#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 26 17:01:04 2021
# Process ID: 13812
# Current directory: D:/ISE/vivado/OExp04/OExp04-datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17988 D:\ISE\vivado\OExp04\OExp04-datapath\OExp04-datapath.xpr
# Log file: D:/ISE/vivado/OExp04/OExp04-datapath/vivado.log
# Journal file: D:/ISE/vivado/OExp04/OExp04-datapath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-datapath/datapath_new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-datapath/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-datapath/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:DataPath_wrapper:1.0'. The one found in IP location 'd:/ISE/vivado/OExp04/OExp04-datapath/datapath_new' will take precedence over the same IP in location d:/ISE/vivado/OExp04/OExp04-datapath/datapath
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'DataPath.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
DataPath_xlslice_0_2
DataPath_xlconstant_0_0
DataPath_xlslice_0_1
DataPath_util_vector_logic_0_0
DataPath_xlslice_0_0
DataPath_xlconstant_0_1

INFO: [Project 1-230] Project 'OExp04-datapath.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1107.898 ; gain = 0.000
report_ip_status -name ip_status 
report_ip_status: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1107.898 ; gain = 0.000
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {DataPath_xlslice_0_0 DataPath_xlconstant_0_1 DataPath_xlconstant_0_0 DataPath_xlslice_0_1 DataPath_xlslice_0_2 DataPath_util_vector_logic_0_0}] -log ip_upgrade.log
Reading block design file <D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - PC4
Adding component instance block -- xilinx.com:user:ImmGen:1.0 - ImmGen_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - and_2
Adding component instance block -- xilinx.com:user:add_32:1.0 - add_32_0
Adding component instance block -- xilinx.com:user:add_32:1.0 - add_32_1
Adding component instance block -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_0
Adding component instance block -- xilinx.com:user:MUX4T1_32:1.0 - MUX4T1_32_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - inst19_15
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - inst24_20
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - inst11_7
Adding component instance block -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_1
Adding component instance block -- xilinx.com:user:MUX2T1_32:1.0 - MUX2T1_32_2
Adding component instance block -- xilinx.com:user:regs:1.0 - regs_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding component instance block -- xilinx.com:user:REG32:1.0 - PC
Adding component instance block -- xilinx.com:user:ALU_wrapper:1.0 - ALU_wrapper_0
Successfully read diagram <DataPath> from block design file <D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd>
Upgrading 'D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd'
INFO: [IP_Flow 19-1972] Upgraded DataPath_util_vector_logic_0_0 from Utility Vector Logic 2.0 to Utility Vector Logic 2.0
INFO: [IP_Flow 19-3422] Upgraded DataPath_xlconstant_0_0 (Constant 1.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3422] Upgraded DataPath_xlconstant_0_1 (Constant 1.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3422] Upgraded DataPath_xlslice_0_0 (Slice 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded DataPath_xlslice_0_1 (Slice 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded DataPath_xlslice_0_2 (Slice 1.0) from revision 1 to revision 2
Wrote  : <D:\ISE\vivado\OExp04\OExp04-datapath\OExp04-datapath.srcs\sources_1\bd\DataPath\DataPath.bd> 
INFO: [BD 41-2124] The block design file <D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/ui/bd_14ffd24f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/ISE/vivado/OExp04/OExp04-datapath/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.898 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {DataPath_xlslice_0_0 DataPath_xlconstant_0_1 DataPath_xlconstant_0_0 DataPath_xlslice_0_1 DataPath_xlslice_0_2 DataPath_util_vector_logic_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd]
Wrote  : <D:\ISE\vivado\OExp04\OExp04-datapath\OExp04-datapath.srcs\sources_1\bd\DataPath\DataPath.bd> 
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/synth/DataPath.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/sim/DataPath.v
VHDL Output written to : D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/hdl/DataPath_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block and_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst19_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst24_20 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inst11_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcc .
Exporting to file D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/hw_handoff/DataPath.hwh
Generated Block Design Tcl file D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/hw_handoff/DataPath_bd.tcl
Generated Hardware Definition File D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/synth/DataPath.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.086 ; gain = 106.188
export_ip_user_files -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/DataPath.bd] -directory D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/sim_scripts -ip_user_files_dir D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files -ipstatic_source_dir D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.cache/compile_simlib/modelsim} {questa=D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.cache/compile_simlib/questa} {riviera=D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.cache/compile_simlib/riviera} {activehdl=D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sim_1/new/datapath_tb.v w ]
add_files -fileset sim_1 D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sim_1/new/datapath_tb.v
update_compile_order -fileset sim_1
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ISE\vivado\OExp04\OExp04-datapath\OExp04-datapath.srcs\sim_1\new\datapath_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ISE\vivado\OExp04\OExp04-datapath\OExp04-datapath.srcs\sources_1\bd\DataPath\hdl\DataPath_wrapper.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_xlconstant_0_0/sim/DataPath_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/2732/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_ImmGen_0_0/sim/DataPath_ImmGen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_ImmGen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_util_vector_logic_0_0/sim/DataPath_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/59fa/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_add_32_0_0/sim/DataPath_add_32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_add_32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_add_32_0_1/sim/DataPath_add_32_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_add_32_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_xlslice_0_0/sim/DataPath_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_xlslice_0_1/sim/DataPath_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_xlslice_0_2/sim/DataPath_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/99ce/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_regs_0_0/sim/DataPath_regs_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_regs_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_xlconstant_0_1/sim/DataPath_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/9980/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_REG32_0_0/sim/DataPath_REG32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_REG32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_and32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_and32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/ipstatic/xlslice_v1_0_1/xlslice_v1_0_vl_rfs.v" into library xlslice_v1_0_1
INFO: [VRFC 10-311] analyzing module xlslice_v1_0_1_xlslice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_xor32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xor32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_nor32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_nor32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_MUX8T1_32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_MUX8T1_32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/or_bit_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_bit_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_or_bit_32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_or_bit_32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/ipstatic/xlconcat_v2_1_1/xlconcat_v2_1_vl_rfs.v" into library xlconcat_v2_1_1
INFO: [VRFC 10-311] analyzing module xlconcat_v2_1_1_xlconcat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_xor32_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xor32_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/ipstatic/xlconstant_v1_1_3/xlconstant_v1_1_vl_rfs.v" into library xlconstant_v1_1_3
INFO: [VRFC 10-311] analyzing module xlconstant_v1_1_3_xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_xlslice_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_xlslice_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/srl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_srl32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_srl32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_or32_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_or32_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/SignalExt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_SignalExt_32_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SignalExt_32_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/sim/ALU_ADC32_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ADC32_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ipshared/258b/src/ALU_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/ip/DataPath_ALU_wrapper_0_0/sim/DataPath_ALU_wrapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_ALU_wrapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/sim/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sources_1/bd/DataPath/hdl/DataPath_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1339.938 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '28' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.sim/sim_1/behav/xsim'
"xelab -wto 0ba0bb7360d6438690d031d9219b171e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlslice_v1_0_2 -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ba0bb7360d6438690d031d9219b171e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlslice_v1_0_2 -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L xlconstant_v1_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <DataPath_MUX2T1_32_0_0> not found while processing module instance <MUX2T1_32_0> [D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/sim/DataPath.v:225]
ERROR: [VRFC 10-2063] Module <DataPath_MUX2T1_32_1_0> not found while processing module instance <MUX2T1_32_1> [D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/sim/DataPath.v:230]
ERROR: [VRFC 10-2063] Module <DataPath_MUX2T1_32_1_1> not found while processing module instance <MUX2T1_32_2> [D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/sim/DataPath.v:235]
ERROR: [VRFC 10-2063] Module <DataPath_MUX4T1_32_0_0> not found while processing module instance <MUX4T1_32_0> [D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.ip_user_files/bd/DataPath/sim/DataPath.v:240]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1339.938 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1349.445 ; gain = 8.309
open_project D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivadoProject/OLab4/SCPU_BASIC_Verilog/SCPU_Verilog' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1349.445 ; gain = 0.000
update_compile_order -fileset sources_1
open_project D:/ISE/vivado/OExp04/OExp04-datapath/OExp04-datapath.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-datapath/datapath_new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-datapath/datapath'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/vivado/OExp04/OExp04-datapath/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:DataPath_wrapper:1.0'. The one found in IP location 'd:/ISE/vivado/OExp04/OExp04-datapath/datapath_new' will take precedence over the same IP in location d:/ISE/vivado/OExp04/OExp04-datapath/datapath
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1350.332 ; gain = 0.887
update_compile_order -fileset sources_1
close_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v w ]
add_files -fileset sim_1 D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v
update_compile_order -fileset sim_1
set_property top tb_scpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.609 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ALU_operation' on this module [D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v:74]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1357.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1357.609 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.000 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim/xsim.dir/datapath_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim/xsim.dir/datapath_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 26 18:09:12 2021. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 116.594 ; gain = 23.590
INFO: [Common 17-206] Exiting Webtalk at Wed May 26 18:09:12 2021...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1358.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.961 ; gain = 31.961
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:01:06 . Memory (MB): peak = 1389.961 ; gain = 31.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1401.555 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1401.555 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1401.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1403.398 ; gain = 1.844
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1403.398 ; gain = 1.844
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1403.398 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1403.398 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1403.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 1406.543 ; gain = 3.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1411.938 ; gain = 0.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1417.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1417.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1417.750 ; gain = 0.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1468.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1468.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.195 ; gain = 1.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1469.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1525.621 ; gain = 56.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.srcs/sim_1/new/tb_scpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2209.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
"xelab -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4fb693db621e477590100c0f6e0d6bcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ADC32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_CTRL
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2209.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ISE/2020/tly/SCPU_Verilog/SCPU_Verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2209.086 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 2209.086 ; gain = 0.000
save_wave_config {D:/ISE/2020/tly/SCPU_Verilog/datapath_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/ISE/2020/tly/SCPU_Verilog/datapath_tb_behav.wcfg
set_property xsim.view D:/ISE/2020/tly/SCPU_Verilog/datapath_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2209.086 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 26 21:33:34 2021...
