<stg><name>normalize<array<ap_fixed,16u>,array<ap_fixed<34,19,5,3,0>,16u>,config13></name>


<trans_list>

<trans id="128" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="400" op_0_bw="400" op_1_bw="400">
<![CDATA[
entry:3 %layer11_out_read = read i400 @_ssdm_op_Read.ap_fifo.volatile.i400P0A, i400 %layer11_out

]]></Node>
<StgValue><ssdm name="layer11_out_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %a = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 50, i32 74

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %a_1 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 75, i32 99

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %a_2 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 125, i32 149

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %a_3 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 225, i32 249

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %a_4 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 325, i32 349

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="400">
<![CDATA[
entry:9 %trunc_ln73 = trunc i400 %layer11_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %tmp_2 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 25, i32 49

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="25">
<![CDATA[
entry:22 %sext_ln73_2 = sext i25 %a

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:25 %add_ln42_16 = add i26 %sext_ln73_2, i26 2048

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="26" op_0_bw="25">
<![CDATA[
entry:28 %sext_ln73_4 = sext i25 %a_1

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:31 %add_ln42_17 = add i26 %sext_ln73_4, i26 20480

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %tmp_6 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 100, i32 124

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="25">
<![CDATA[
entry:43 %sext_ln73_8 = sext i25 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:46 %add_ln42_18 = add i26 %sext_ln73_8, i26 14336

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %tmp_9 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 150, i32 174

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %tmp_s = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 175, i32 199

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %tmp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 200, i32 224

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="25">
<![CDATA[
entry:74 %sext_ln73_16 = sext i25 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln73_16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:77 %add_ln42_19 = add i26 %sext_ln73_16, i26 67094528

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:81 %tmp_3 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 250, i32 274

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %tmp_4 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 275, i32 299

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %tmp_5 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 300, i32 324

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:106 %tmp_7 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 350, i32 374

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="25" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:110 %tmp_8 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer11_out_read, i32 375, i32 399

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %layer13_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="400" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %layer11_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:2 %specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_8, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln22"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="27" op_0_bw="27" op_1_bw="25" op_2_bw="2">
<![CDATA[
entry:10 %shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i25.i2, i25 %trunc_ln73, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="28" op_0_bw="27">
<![CDATA[
entry:11 %sext_ln42_11 = sext i27 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln42_11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:12 %add_ln42 = add i28 %sext_ln42_11, i28 18432

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="34" op_0_bw="28">
<![CDATA[
entry:13 %sext_ln42 = sext i28 %add_ln42

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:15 %and_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp_2, i3 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="29" op_0_bw="28">
<![CDATA[
entry:16 %sext_ln73 = sext i28 %and_ln

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:17 %and_ln73_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_2, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="29" op_0_bw="26">
<![CDATA[
entry:18 %sext_ln73_1 = sext i26 %and_ln73_1

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:19 %sub_ln73 = sub i29 %sext_ln73, i29 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:20 %add_ln42_1 = add i29 %sub_ln73, i29 12288

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="34" op_0_bw="29">
<![CDATA[
entry:21 %sext_ln42_1 = sext i29 %add_ln42_1

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="27" op_1_bw="25" op_2_bw="2">
<![CDATA[
entry:23 %shl_ln73_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i25.i2, i25 %a, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="27">
<![CDATA[
entry:24 %sext_ln73_3 = sext i27 %shl_ln73_1

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="26">
<![CDATA[
entry:26 %sext_ln42_14 = sext i26 %add_ln42_16

]]></Node>
<StgValue><ssdm name="sext_ln42_14"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:27 %add_ln42_2 = add i28 %sext_ln42_14, i28 %sext_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="27" op_1_bw="25" op_2_bw="2">
<![CDATA[
entry:29 %shl_ln73_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i25.i2, i25 %a_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="28" op_0_bw="27">
<![CDATA[
entry:30 %sext_ln73_5 = sext i27 %shl_ln73_2

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="28" op_0_bw="26">
<![CDATA[
entry:32 %sext_ln42_15 = sext i26 %add_ln42_17

]]></Node>
<StgValue><ssdm name="sext_ln42_15"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:33 %add_ln42_3 = add i28 %sext_ln42_15, i28 %sext_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="34" op_0_bw="28">
<![CDATA[
entry:34 %sext_ln42_2 = sext i28 %add_ln42_3

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:36 %and_ln73_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp_6, i3 0

]]></Node>
<StgValue><ssdm name="and_ln73_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="29" op_0_bw="28">
<![CDATA[
entry:37 %sext_ln73_6 = sext i28 %and_ln73_2

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:38 %and_ln73_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_6, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="29" op_0_bw="26">
<![CDATA[
entry:39 %sext_ln73_7 = sext i26 %and_ln73_3

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:40 %sub_ln73_1 = sub i29 %sext_ln73_6, i29 %sext_ln73_7

]]></Node>
<StgValue><ssdm name="sub_ln73_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:41 %add_ln42_4 = add i29 %sub_ln73_1, i29 32768

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="34" op_0_bw="29">
<![CDATA[
entry:42 %sext_ln42_3 = sext i29 %add_ln42_4

]]></Node>
<StgValue><ssdm name="sext_ln42_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="27" op_1_bw="25" op_2_bw="2">
<![CDATA[
entry:44 %shl_ln73_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i25.i2, i25 %a_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="27">
<![CDATA[
entry:45 %sext_ln73_9 = sext i27 %shl_ln73_3

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="26">
<![CDATA[
entry:47 %sext_ln42_16 = sext i26 %add_ln42_18

]]></Node>
<StgValue><ssdm name="sext_ln42_16"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:48 %add_ln42_5 = add i28 %sext_ln42_16, i28 %sext_ln73_9

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="34" op_0_bw="28">
<![CDATA[
entry:49 %sext_ln42_4 = sext i28 %add_ln42_5

]]></Node>
<StgValue><ssdm name="sext_ln42_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:51 %and_ln73_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp_9, i3 0

]]></Node>
<StgValue><ssdm name="and_ln73_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="28">
<![CDATA[
entry:52 %sext_ln73_10 = sext i28 %and_ln73_4

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:53 %and_ln73_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_9, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="29" op_0_bw="26">
<![CDATA[
entry:54 %sext_ln73_11 = sext i26 %and_ln73_5

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:55 %sub_ln73_2 = sub i29 %sext_ln73_10, i29 %sext_ln73_11

]]></Node>
<StgValue><ssdm name="sub_ln73_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:56 %add_ln42_6 = add i29 %sub_ln73_2, i29 536858624

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="34" op_0_bw="29">
<![CDATA[
entry:57 %sext_ln42_5 = sext i29 %add_ln42_6

]]></Node>
<StgValue><ssdm name="sext_ln42_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:59 %and_ln73_6 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp_s, i3 0

]]></Node>
<StgValue><ssdm name="and_ln73_6"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="28">
<![CDATA[
entry:60 %sext_ln73_12 = sext i28 %and_ln73_6

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:61 %and_ln73_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_7"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="29" op_0_bw="26">
<![CDATA[
entry:62 %sext_ln73_13 = sext i26 %and_ln73_7

]]></Node>
<StgValue><ssdm name="sext_ln73_13"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:63 %sub_ln73_3 = sub i29 %sext_ln73_12, i29 %sext_ln73_13

]]></Node>
<StgValue><ssdm name="sub_ln73_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:64 %add_ln42_7 = add i29 %sub_ln73_3, i29 536864768

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="29">
<![CDATA[
entry:65 %sext_ln42_6 = sext i29 %add_ln42_7

]]></Node>
<StgValue><ssdm name="sext_ln42_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:67 %and_ln73_8 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp_1, i3 0

]]></Node>
<StgValue><ssdm name="and_ln73_8"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="28">
<![CDATA[
entry:68 %sext_ln73_14 = sext i28 %and_ln73_8

]]></Node>
<StgValue><ssdm name="sext_ln73_14"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:69 %and_ln73_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_1, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_9"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="26">
<![CDATA[
entry:70 %sext_ln73_15 = sext i26 %and_ln73_9

]]></Node>
<StgValue><ssdm name="sext_ln73_15"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:71 %sub_ln73_4 = sub i29 %sext_ln73_14, i29 %sext_ln73_15

]]></Node>
<StgValue><ssdm name="sub_ln73_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:72 %add_ln42_8 = add i29 %sub_ln73_4, i29 536852480

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="29">
<![CDATA[
entry:73 %sext_ln42_7 = sext i29 %add_ln42_8

]]></Node>
<StgValue><ssdm name="sext_ln42_7"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27" op_1_bw="25" op_2_bw="2">
<![CDATA[
entry:75 %shl_ln73_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i25.i2, i25 %a_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="27">
<![CDATA[
entry:76 %sext_ln73_17 = sext i27 %shl_ln73_4

]]></Node>
<StgValue><ssdm name="sext_ln73_17"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="26">
<![CDATA[
entry:78 %sext_ln42_17 = sext i26 %add_ln42_19

]]></Node>
<StgValue><ssdm name="sext_ln42_17"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:79 %add_ln42_9 = add i28 %sext_ln42_17, i28 %sext_ln73_17

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="34" op_0_bw="28">
<![CDATA[
entry:80 %sext_ln42_8 = sext i28 %add_ln42_9

]]></Node>
<StgValue><ssdm name="sext_ln42_8"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="27" op_0_bw="27" op_1_bw="25" op_2_bw="2">
<![CDATA[
entry:82 %and_ln73_s = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i25.i2, i25 %tmp_3, i2 0

]]></Node>
<StgValue><ssdm name="and_ln73_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="27">
<![CDATA[
entry:83 %sext_ln42_12 = sext i27 %and_ln73_s

]]></Node>
<StgValue><ssdm name="sext_ln42_12"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:84 %add_ln42_10 = add i28 %sext_ln42_12, i28 20480

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:86 %and_ln73_10 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="and_ln73_10"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="28">
<![CDATA[
entry:87 %sext_ln73_18 = sext i28 %and_ln73_10

]]></Node>
<StgValue><ssdm name="sext_ln73_18"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:88 %and_ln73_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_4, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_11"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="29" op_0_bw="26">
<![CDATA[
entry:89 %sext_ln73_19 = sext i26 %and_ln73_11

]]></Node>
<StgValue><ssdm name="sext_ln73_19"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:90 %sub_ln73_5 = sub i29 %sext_ln73_18, i29 %sext_ln73_19

]]></Node>
<StgValue><ssdm name="sub_ln73_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:91 %add_ln42_11 = add i29 %sub_ln73_5, i29 12288

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="34" op_0_bw="29">
<![CDATA[
entry:92 %sext_ln42_9 = sext i29 %add_ln42_11

]]></Node>
<StgValue><ssdm name="sext_ln42_9"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:94 %and_ln73_12 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="and_ln73_12"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="29" op_0_bw="28">
<![CDATA[
entry:95 %sext_ln73_20 = sext i28 %and_ln73_12

]]></Node>
<StgValue><ssdm name="sext_ln73_20"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:96 %and_ln73_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_5, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_13"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="26">
<![CDATA[
entry:97 %sext_ln73_21 = sext i26 %and_ln73_13

]]></Node>
<StgValue><ssdm name="sext_ln73_21"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:98 %sub_ln73_6 = sub i29 %sext_ln73_20, i29 %sext_ln73_21

]]></Node>
<StgValue><ssdm name="sub_ln73_6"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:99 %add_ln42_12 = add i29 %sub_ln73_6, i29 536864768

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="25">
<![CDATA[
entry:100 %sext_ln73_22 = sext i25 %a_4

]]></Node>
<StgValue><ssdm name="sext_ln73_22"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:101 %shl_ln73_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %a_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln73_5"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="28">
<![CDATA[
entry:102 %sext_ln73_23 = sext i28 %shl_ln73_5

]]></Node>
<StgValue><ssdm name="sext_ln73_23"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:103 %sub_ln73_7 = sub i29 %sext_ln73_23, i29 %sext_ln73_22

]]></Node>
<StgValue><ssdm name="sub_ln73_7"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:104 %add_ln42_13 = add i29 %sub_ln73_7, i29 36864

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="34" op_0_bw="29">
<![CDATA[
entry:105 %sext_ln42_10 = sext i29 %add_ln42_13

]]></Node>
<StgValue><ssdm name="sext_ln42_10"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="27" op_1_bw="25" op_2_bw="2">
<![CDATA[
entry:107 %and_ln73_14 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i25.i2, i25 %tmp_7, i2 0

]]></Node>
<StgValue><ssdm name="and_ln73_14"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="27">
<![CDATA[
entry:108 %sext_ln42_13 = sext i27 %and_ln73_14

]]></Node>
<StgValue><ssdm name="sext_ln42_13"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:109 %add_ln42_14 = add i28 %sext_ln42_13, i28 268421120

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="28" op_0_bw="28" op_1_bw="25" op_2_bw="3">
<![CDATA[
entry:111 %and_ln73_15 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i25.i3, i25 %tmp_8, i3 0

]]></Node>
<StgValue><ssdm name="and_ln73_15"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="28">
<![CDATA[
entry:112 %sext_ln73_24 = sext i28 %and_ln73_15

]]></Node>
<StgValue><ssdm name="sext_ln73_24"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="26" op_1_bw="25" op_2_bw="1">
<![CDATA[
entry:113 %and_ln73_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_8, i1 0

]]></Node>
<StgValue><ssdm name="and_ln73_16"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="26">
<![CDATA[
entry:114 %sext_ln73_25 = sext i26 %and_ln73_16

]]></Node>
<StgValue><ssdm name="sext_ln73_25"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:115 %sub_ln73_8 = sub i29 %sext_ln73_24, i29 %sext_ln73_25

]]></Node>
<StgValue><ssdm name="sub_ln73_8"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:116 %add_ln42_15 = add i29 %sub_ln73_8, i29 20480

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="34" op_0_bw="28">
<![CDATA[
entry:117 %sext_ln46 = sext i28 %add_ln42_2

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="34" op_0_bw="28">
<![CDATA[
entry:118 %sext_ln46_1 = sext i28 %add_ln42_10

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="34" op_0_bw="29">
<![CDATA[
entry:119 %sext_ln46_2 = sext i29 %add_ln42_12

]]></Node>
<StgValue><ssdm name="sext_ln46_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="34" op_0_bw="28">
<![CDATA[
entry:120 %sext_ln46_3 = sext i28 %add_ln42_14

]]></Node>
<StgValue><ssdm name="sext_ln46_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="539" op_0_bw="539" op_1_bw="29" op_2_bw="34" op_3_bw="34" op_4_bw="34" op_5_bw="34" op_6_bw="34" op_7_bw="34" op_8_bw="34" op_9_bw="34" op_10_bw="34" op_11_bw="34" op_12_bw="34" op_13_bw="34" op_14_bw="34" op_15_bw="34" op_16_bw="34">
<![CDATA[
entry:121 %tmp = bitconcatenate i539 @_ssdm_op_BitConcatenate.i539.i29.i34.i34.i34.i34.i34.i34.i34.i34.i34.i34.i34.i34.i34.i34.i34, i29 %add_ln42_15, i34 %sext_ln46_3, i34 %sext_ln42_10, i34 %sext_ln46_2, i34 %sext_ln42_9, i34 %sext_ln46_1, i34 %sext_ln42_8, i34 %sext_ln42_7, i34 %sext_ln42_6, i34 %sext_ln42_5, i34 %sext_ln42_4, i34 %sext_ln42_3, i34 %sext_ln42_2, i34 %sext_ln46, i34 %sext_ln42_1, i34 %sext_ln42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="544" op_0_bw="539">
<![CDATA[
entry:122 %sext_ln46_4 = sext i539 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln46_4"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="544" op_2_bw="544">
<![CDATA[
entry:123 %write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i544P0A, i544 %layer13_out, i544 %sext_ln46_4

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0">
<![CDATA[
entry:124 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
