[2025-09-15 17:19:06] START suite=spec trace=400.perlbench-41B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/400.perlbench-41B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2779657 heartbeat IPC: 3.598 cumulative IPC: 3.598 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5369216 heartbeat IPC: 3.862 cumulative IPC: 3.725 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5369216 cumulative IPC: 3.725 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5369216 cumulative IPC: 3.725 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 11542839 heartbeat IPC: 1.62 cumulative IPC: 1.62 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 18305269 heartbeat IPC: 1.479 cumulative IPC: 1.546 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 25370084 heartbeat IPC: 1.415 cumulative IPC: 1.5 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 31369688 heartbeat IPC: 1.667 cumulative IPC: 1.538 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 37923947 heartbeat IPC: 1.526 cumulative IPC: 1.536 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 44482720 heartbeat IPC: 1.525 cumulative IPC: 1.534 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 50598359 heartbeat IPC: 1.635 cumulative IPC: 1.548 (Simulation time: 00 hr 07 min 40 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 57274292 heartbeat IPC: 1.498 cumulative IPC: 1.541 (Simulation time: 00 hr 08 min 31 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 63595483 heartbeat IPC: 1.582 cumulative IPC: 1.546 (Simulation time: 00 hr 09 min 27 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 65147621 cumulative IPC: 1.535 (Simulation time: 00 hr 10 min 24 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 65147621 cumulative IPC: 1.535 (Simulation time: 00 hr 10 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/400.perlbench-41B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.535 instructions: 100000002 cycles: 65147621
CPU 0 Branch Prediction Accuracy: 95.01% MPKI: 10.3 Average ROB Occupancy at Mispredict: 55.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00169
BRANCH_INDIRECT: 0.3285
BRANCH_CONDITIONAL: 9.954
BRANCH_DIRECT_CALL: 0.00375
BRANCH_INDIRECT_CALL: 0.00802
BRANCH_RETURN: 0.002


====Backend Stall Breakdown====
ROB_STALL: 613337
LQ_STALL: 2356
SQ_STALL: 57516


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 421.92856
REPLAY_LOAD: 103.25
NON_REPLAY_LOAD: 5.510388

== Total ==
ADDR_TRANS: 11814
REPLAY_LOAD: 2891
NON_REPLAY_LOAD: 598632

== Counts ==
ADDR_TRANS: 28
REPLAY_LOAD: 28
NON_REPLAY_LOAD: 108637

cpu0->cpu0_STLB TOTAL        ACCESS:      12572 HIT:      11858 MISS:        714 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      12572 HIT:      11858 MISS:        714 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 447.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      34376 HIT:      16378 MISS:      17998 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      30194 HIT:      13947 MISS:      16247 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        837 HIT:        362 MISS:        475 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       2039 HIT:       2036 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1306 HIT:         33 MISS:       1273 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 116.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1116620 HIT:    1098641 MISS:      17979 MSHR_MERGE:       4025
cpu0->cpu0_L1I LOAD         ACCESS:    1116620 HIT:    1098641 MISS:      17979 MSHR_MERGE:       4025
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29334731 HIT:   29312566 MISS:      22165 MSHR_MERGE:       3782
cpu0->cpu0_L1D LOAD         ACCESS:   16055244 HIT:   16036396 MISS:      18848 MSHR_MERGE:       2608
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13278056 HIT:   13276045 MISS:       2011 MSHR_MERGE:       1174
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1431 HIT:        125 MISS:       1306 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 126 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     987569 HIT:     987560 MISS:          9 MSHR_MERGE:          7
cpu0->cpu0_ITLB LOAD         ACCESS:     987569 HIT:     987560 MISS:          9 MSHR_MERGE:          7
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 129 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27674374 HIT:   27658061 MISS:      16313 MSHR_MERGE:       3743
cpu0->cpu0_DTLB LOAD         ACCESS:   27674374 HIT:   27658061 MISS:      16313 MSHR_MERGE:       3743
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 30.43 cycles
cpu0->LLC TOTAL        ACCESS:      20405 HIT:       2790 MISS:      17615 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      16247 HIT:        288 MISS:      15959 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        475 HIT:         38 MISS:        437 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       2410 HIT:       2289 MISS:        121 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1273 HIT:        175 MISS:       1098 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.25 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        123
  ROW_BUFFER_MISS:      17371
  AVG DBUS CONGESTED CYCLE: 8.949
Channel 0 WQ ROW_BUFFER_HIT:        320
  ROW_BUFFER_MISS:       2540
  FULL:          0
Channel 0 REFRESHES ISSUED:       5429
[2025-09-15 17:29:30] END   suite=spec trace=400.perlbench-41B (rc=0)
