Item(by='st_goliath', descendants=None, kids=None, score=None, time=1602226377, title=None, item_type='comment', url=None, parent=24727352, text='&gt; I bet a lot of design and architecture validation is done on big FPGAs.<p>There was a talk at 32c3 (2015) by David Kaplan from AMD about developing and testing&#x2F;verifying real world x86 CPU designs:<p><a href="https:&#x2F;&#x2F;media.ccc.de&#x2F;v&#x2F;32c3-7171-when_hardware_must_just_work" rel="nofollow">https:&#x2F;&#x2F;media.ccc.de&#x2F;v&#x2F;32c3-7171-when_hardware_must_just_wor...</a><p>Around minute ~11&#x2F;12 he briefly mentions (among other methods) emulation on massive FPGA workstations costing something in the order of $1M.')