-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
-- Version: 2021.2.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ldpcDec_colUpdate11_Pipeline_VITIS_LOOP_668_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sub_ln703 : IN STD_LOGIC_VECTOR (14 downto 0);
    r_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    r_ce0 : OUT STD_LOGIC;
    r_we0 : OUT STD_LOGIC;
    r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    sub_ln232 : IN STD_LOGIC_VECTOR (14 downto 0);
    l_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    l_ce0 : OUT STD_LOGIC;
    l_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    sub_ln671 : IN STD_LOGIC_VECTOR (17 downto 0);
    n_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    n_ce0 : OUT STD_LOGIC;
    n_we0 : OUT STD_LOGIC;
    n_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    n_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    n_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    n_ce1 : OUT STD_LOGIC;
    n_we1 : OUT STD_LOGIC;
    n_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    n_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    sub_ln672 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln673 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln674 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln675 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln676 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln677 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln678 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln679 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln680 : IN STD_LOGIC_VECTOR (18 downto 0);
    sub_ln681 : IN STD_LOGIC_VECTOR (18 downto 0) );
end;


architecture behav of ldpcDec_colUpdate11_Pipeline_VITIS_LOOP_668_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal icmp_ln668_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage10 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sub_ln679_cast_fu_273_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln679_cast_reg_710 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln678_cast_fu_277_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln678_cast_reg_715 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln677_cast_fu_281_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln677_cast_reg_720 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln676_cast_fu_285_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln676_cast_reg_725 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln675_cast_fu_289_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln675_cast_reg_730 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln674_cast_fu_293_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln674_cast_reg_735 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln673_cast_fu_297_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln673_cast_reg_740 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln668_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln703_fu_337_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln703_reg_749 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln703_fu_345_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_reg_762 : STD_LOGIC_VECTOR (15 downto 0);
    signal n_addr_reg_772 : STD_LOGIC_VECTOR (18 downto 0);
    signal n_addr_1_reg_777 : STD_LOGIC_VECTOR (18 downto 0);
    signal n_addr_2_reg_783 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal n_addr_3_reg_788 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_reg_794 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_46_reg_800 : STD_LOGIC_VECTOR (5 downto 0);
    signal lhs_reg_806 : STD_LOGIC_VECTOR (5 downto 0);
    signal n_addr_4_reg_811 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal n_addr_5_reg_816 : STD_LOGIC_VECTOR (18 downto 0);
    signal n_addr_5_reg_816_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_47_reg_821 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_48_reg_827 : STD_LOGIC_VECTOR (5 downto 0);
    signal n_addr_6_reg_834 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal n_addr_6_reg_834_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal n_addr_7_reg_840 : STD_LOGIC_VECTOR (18 downto 0);
    signal n_addr_7_reg_840_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_49_reg_845 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_50_reg_852 : STD_LOGIC_VECTOR (5 downto 0);
    signal n_addr_8_reg_859 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal n_addr_8_reg_859_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal n_addr_9_reg_865 : STD_LOGIC_VECTOR (18 downto 0);
    signal n_addr_9_reg_865_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln681_fu_461_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln681_reg_870 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_51_reg_875 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_52_reg_882 : STD_LOGIC_VECTOR (5 downto 0);
    signal n_addr_10_reg_889 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal n_addr_10_reg_889_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_53_reg_895 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_54_reg_902 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_fu_615_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_reg_909 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal add_ln1540_reg_909_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_1_fu_639_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_1_reg_914 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_2_fu_644_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_2_reg_919 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_3_fu_649_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_3_reg_924 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_4_fu_654_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_4_reg_929 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_5_fu_659_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_5_reg_934 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_6_fu_664_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_6_reg_939 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_7_fu_669_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_7_reg_944 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_7_reg_944_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_8_fu_674_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_8_reg_949 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_8_reg_949_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_9_fu_679_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_9_reg_954 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_9_reg_954_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal sext_ln232_45_fu_357_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln671_fu_368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln672_fu_379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln673_fu_393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal sext_ln674_fu_402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln675_fu_411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal sext_ln676_fu_420_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln677_fu_429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal sext_ln678_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln679_fu_447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln680_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln681_fu_465_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal sext_ln703_fu_469_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal i_fu_68 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln668_fu_331_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_16 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln70_fu_633_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal sub_ln703_cast_fu_313_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_1_fu_341_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln232_cast_fu_309_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln232_fu_351_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln671_cast_fu_305_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln671_fu_362_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln672_cast_fu_301_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln672_fu_373_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln673_fu_389_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln674_fu_398_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln675_fu_407_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln676_fu_416_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln677_fu_425_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln678_fu_434_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln679_fu_443_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln680_fu_452_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln232_fu_473_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln232_46_fu_476_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_fu_479_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln232_47_fu_485_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln232_48_fu_489_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_46_fu_492_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1540_fu_498_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_47_fu_501_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1540_36_fu_507_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_37_fu_511_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1540_fu_514_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_48_fu_518_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_38_fu_524_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1540_103_fu_527_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_49_fu_532_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_39_fu_538_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1540_105_fu_541_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_50_fu_546_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_40_fu_552_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_51_fu_560_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1540_107_fu_555_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1540_41_fu_566_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_42_fu_570_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_52_fu_578_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_43_fu_584_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_53_fu_587_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_44_fu_593_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_45_fu_602_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_109_fu_573_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_114_fu_610_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_113_fu_606_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_54_fu_596_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_45_fu_602_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1541_fu_627_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1541_fu_627_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_55_fu_621_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ldpcDec_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ldpcDec_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage10,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage10)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage10_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln668_fu_325_p2 = ap_const_lv1_0))) then 
                    i_fu_68 <= add_ln668_fu_331_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_68 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln1540_reg_909 <= add_ln1540_fu_615_p2;
                sub_ln70_1_reg_914 <= sub_ln70_1_fu_639_p2;
                sub_ln70_2_reg_919 <= sub_ln70_2_fu_644_p2;
                sub_ln70_3_reg_924 <= sub_ln70_3_fu_649_p2;
                sub_ln70_4_reg_929 <= sub_ln70_4_fu_654_p2;
                sub_ln70_5_reg_934 <= sub_ln70_5_fu_659_p2;
                sub_ln70_6_reg_939 <= sub_ln70_6_fu_664_p2;
                sub_ln70_7_reg_944 <= sub_ln70_7_fu_669_p2;
                sub_ln70_8_reg_949 <= sub_ln70_8_fu_674_p2;
                sub_ln70_9_reg_954 <= sub_ln70_9_fu_679_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln1540_reg_909_pp0_iter1_reg <= add_ln1540_reg_909;
                sub_ln70_7_reg_944_pp0_iter1_reg <= sub_ln70_7_reg_944;
                sub_ln70_8_reg_949_pp0_iter1_reg <= sub_ln70_8_reg_949;
                sub_ln70_9_reg_954_pp0_iter1_reg <= sub_ln70_9_reg_954;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln681_reg_870 <= add_ln681_fu_461_p2;
                n_addr_8_reg_859 <= sext_ln679_fu_447_p1(19 - 1 downto 0);
                n_addr_9_reg_865 <= zext_ln680_fu_456_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln668_fu_325_p2 = ap_const_lv1_0))) then
                add_ln703_reg_762 <= add_ln703_fu_345_p2;
                n_addr_1_reg_777 <= sext_ln672_fu_379_p1(19 - 1 downto 0);
                n_addr_reg_772 <= sext_ln671_fu_368_p1(19 - 1 downto 0);
                    zext_ln703_reg_749(7 downto 0) <= zext_ln703_fu_337_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln668_reg_745 <= icmp_ln668_fu_325_p2;
                sub_ln673_cast_reg_740 <= sub_ln673_cast_fu_297_p1;
                sub_ln674_cast_reg_735 <= sub_ln674_cast_fu_293_p1;
                sub_ln675_cast_reg_730 <= sub_ln675_cast_fu_289_p1;
                sub_ln676_cast_reg_725 <= sub_ln676_cast_fu_285_p1;
                sub_ln677_cast_reg_720 <= sub_ln677_cast_fu_281_p1;
                sub_ln678_cast_reg_715 <= sub_ln678_cast_fu_277_p1;
                sub_ln679_cast_reg_710 <= sub_ln679_cast_fu_273_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                lhs_reg_806 <= l_q0;
                n_addr_2_reg_783 <= sext_ln673_fu_393_p1(19 - 1 downto 0);
                n_addr_3_reg_788 <= sext_ln674_fu_402_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                n_addr_10_reg_889 <= zext_ln681_fu_465_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                n_addr_10_reg_889_pp0_iter1_reg <= n_addr_10_reg_889;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                n_addr_4_reg_811 <= sext_ln675_fu_411_p1(19 - 1 downto 0);
                n_addr_5_reg_816 <= sext_ln676_fu_420_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                n_addr_5_reg_816_pp0_iter1_reg <= n_addr_5_reg_816;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                n_addr_6_reg_834 <= sext_ln677_fu_429_p1(19 - 1 downto 0);
                n_addr_7_reg_840 <= sext_ln678_fu_438_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                n_addr_6_reg_834_pp0_iter1_reg <= n_addr_6_reg_834;
                n_addr_7_reg_840_pp0_iter1_reg <= n_addr_7_reg_840;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                n_addr_8_reg_859_pp0_iter1_reg <= n_addr_8_reg_859;
                n_addr_9_reg_865_pp0_iter1_reg <= n_addr_9_reg_865;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rhs_46_reg_800 <= n_q0;
                rhs_reg_794 <= n_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                rhs_47_reg_821 <= n_q1;
                rhs_48_reg_827 <= n_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                rhs_49_reg_845 <= n_q1;
                rhs_50_reg_852 <= n_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                rhs_51_reg_875 <= n_q1;
                rhs_52_reg_882 <= n_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                rhs_53_reg_895 <= n_q1;
                rhs_54_reg_902 <= n_q0;
            end if;
        end if;
    end process;
    zext_ln703_reg_749(18 downto 8) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage10_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln1540_103_fu_527_p2 <= std_logic_vector(unsigned(trunc_ln1540_fu_514_p1) + unsigned(rhs_48_reg_827));
    add_ln1540_105_fu_541_p2 <= std_logic_vector(unsigned(add_ln1540_103_fu_527_p2) + unsigned(rhs_49_reg_845));
    add_ln1540_107_fu_555_p2 <= std_logic_vector(unsigned(add_ln1540_105_fu_541_p2) + unsigned(rhs_50_reg_852));
    add_ln1540_109_fu_573_p2 <= std_logic_vector(unsigned(add_ln1540_107_fu_555_p2) + unsigned(rhs_51_reg_875));
    add_ln1540_113_fu_606_p2 <= std_logic_vector(signed(rhs_53_reg_895) + signed(rhs_52_reg_882));
    add_ln1540_114_fu_610_p2 <= std_logic_vector(signed(rhs_54_reg_902) + signed(add_ln1540_109_fu_573_p2));
    add_ln1540_fu_615_p2 <= std_logic_vector(unsigned(add_ln1540_114_fu_610_p2) + unsigned(add_ln1540_113_fu_606_p2));
    add_ln1541_fu_627_p0 <= n_q1;
    add_ln1541_fu_627_p2 <= std_logic_vector(signed(add_ln1541_fu_627_p0) + signed(add_ln1540_fu_615_p2));
    add_ln232_fu_351_p2 <= std_logic_vector(signed(sub_ln232_cast_fu_309_p1) + signed(zext_ln703_1_fu_341_p1));
    add_ln668_fu_331_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_16) + unsigned(ap_const_lv8_1));
    add_ln671_fu_362_p2 <= std_logic_vector(signed(sub_ln671_cast_fu_305_p1) + signed(zext_ln703_fu_337_p1));
    add_ln672_fu_373_p2 <= std_logic_vector(signed(sub_ln672_cast_fu_301_p1) + signed(zext_ln703_fu_337_p1));
    add_ln673_fu_389_p2 <= std_logic_vector(signed(sub_ln673_cast_reg_740) + signed(zext_ln703_reg_749));
    add_ln674_fu_398_p2 <= std_logic_vector(signed(sub_ln674_cast_reg_735) + signed(zext_ln703_reg_749));
    add_ln675_fu_407_p2 <= std_logic_vector(signed(sub_ln675_cast_reg_730) + signed(zext_ln703_reg_749));
    add_ln676_fu_416_p2 <= std_logic_vector(signed(sub_ln676_cast_reg_725) + signed(zext_ln703_reg_749));
    add_ln677_fu_425_p2 <= std_logic_vector(signed(sub_ln677_cast_reg_720) + signed(zext_ln703_reg_749));
    add_ln678_fu_434_p2 <= std_logic_vector(signed(sub_ln678_cast_reg_715) + signed(zext_ln703_reg_749));
    add_ln679_fu_443_p2 <= std_logic_vector(signed(sub_ln679_cast_reg_710) + signed(zext_ln703_reg_749));
    add_ln680_fu_452_p2 <= std_logic_vector(unsigned(sub_ln680) + unsigned(zext_ln703_reg_749));
    add_ln681_fu_461_p2 <= std_logic_vector(unsigned(sub_ln681) + unsigned(zext_ln703_reg_749));
    add_ln703_fu_345_p2 <= std_logic_vector(signed(sub_ln703_cast_fu_313_p1) + signed(zext_ln703_1_fu_341_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone, icmp_ln668_reg_745)
    begin
        if (((icmp_ln668_reg_745 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            ap_condition_exit_pp0_iter0_stage10 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage10;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_16_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_68, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_16 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i_16 <= i_fu_68;
        end if; 
    end process;

    icmp_ln668_fu_325_p2 <= "1" when (ap_sig_allocacmp_i_16 = ap_const_lv8_A0) else "0";
    l_address0 <= sext_ln232_45_fu_357_p1(16 - 1 downto 0);

    l_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            l_ce0 <= ap_const_logic_1;
        else 
            l_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    n_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, n_addr_5_reg_816_pp0_iter1_reg, ap_CS_fsm_pp0_stage3, n_addr_6_reg_834_pp0_iter1_reg, n_addr_7_reg_840_pp0_iter1_reg, ap_CS_fsm_pp0_stage4, n_addr_8_reg_859_pp0_iter1_reg, n_addr_9_reg_865_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, n_addr_10_reg_889_pp0_iter1_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, sext_ln672_fu_379_p1, ap_block_pp0_stage1, sext_ln674_fu_402_p1, ap_block_pp0_stage2, sext_ln676_fu_420_p1, ap_block_pp0_stage3, sext_ln678_fu_438_p1, ap_block_pp0_stage4, zext_ln680_fu_456_p1, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            n_address0 <= n_addr_10_reg_889_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            n_address0 <= n_addr_9_reg_865_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            n_address0 <= n_addr_8_reg_859_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            n_address0 <= n_addr_7_reg_840_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            n_address0 <= n_addr_6_reg_834_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            n_address0 <= n_addr_5_reg_816_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            n_address0 <= zext_ln680_fu_456_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            n_address0 <= sext_ln678_fu_438_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            n_address0 <= sext_ln676_fu_420_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            n_address0 <= sext_ln674_fu_402_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            n_address0 <= sext_ln672_fu_379_p1(19 - 1 downto 0);
        else 
            n_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    n_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, n_addr_reg_772, n_addr_1_reg_777, n_addr_2_reg_783, ap_CS_fsm_pp0_stage1, n_addr_3_reg_788, n_addr_4_reg_811, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, sext_ln671_fu_368_p1, sext_ln673_fu_393_p1, ap_block_pp0_stage1, sext_ln675_fu_411_p1, ap_block_pp0_stage2, sext_ln677_fu_429_p1, ap_block_pp0_stage3, sext_ln679_fu_447_p1, ap_block_pp0_stage4, zext_ln681_fu_465_p1, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                n_address1 <= n_addr_4_reg_811;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                n_address1 <= n_addr_3_reg_788;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                n_address1 <= n_addr_2_reg_783;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                n_address1 <= n_addr_1_reg_777;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                n_address1 <= n_addr_reg_772;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                n_address1 <= zext_ln681_fu_465_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                n_address1 <= sext_ln679_fu_447_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                n_address1 <= sext_ln677_fu_429_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                n_address1 <= sext_ln675_fu_411_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                n_address1 <= sext_ln673_fu_393_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                n_address1 <= sext_ln671_fu_368_p1(19 - 1 downto 0);
            else 
                n_address1 <= "XXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            n_address1 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    n_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            n_ce0 <= ap_const_logic_1;
        else 
            n_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    n_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            n_ce1 <= ap_const_logic_1;
        else 
            n_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    n_d0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, add_ln1540_reg_909_pp0_iter1_reg, sub_ln70_5_reg_934, sub_ln70_6_reg_939, sub_ln70_7_reg_944_pp0_iter1_reg, sub_ln70_8_reg_949_pp0_iter1_reg, sub_ln70_9_reg_954_pp0_iter1_reg, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                n_d0 <= add_ln1540_reg_909_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                n_d0 <= sub_ln70_9_reg_954_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                n_d0 <= sub_ln70_8_reg_949_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                n_d0 <= sub_ln70_7_reg_944_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                n_d0 <= sub_ln70_6_reg_939;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                n_d0 <= sub_ln70_5_reg_934;
            else 
                n_d0 <= "XXXXXX";
            end if;
        else 
            n_d0 <= "XXXXXX";
        end if; 
    end process;


    n_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage6, sub_ln70_1_reg_914, sub_ln70_2_reg_919, sub_ln70_3_reg_924, sub_ln70_4_reg_929, ap_block_pp0_stage6, sub_ln70_fu_633_p2, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                n_d1 <= sub_ln70_4_reg_929;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                n_d1 <= sub_ln70_3_reg_924;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                n_d1 <= sub_ln70_2_reg_919;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                n_d1 <= sub_ln70_1_reg_914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                n_d1 <= sub_ln70_fu_633_p2;
            else 
                n_d1 <= "XXXXXX";
            end if;
        else 
            n_d1 <= "XXXXXX";
        end if; 
    end process;


    n_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            n_we0 <= ap_const_logic_1;
        else 
            n_we0 <= ap_const_logic_0;
        end if; 
    end process;


    n_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, icmp_ln668_reg_745, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001)
    begin
        if ((((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            n_we1 <= ap_const_logic_1;
        else 
            n_we1 <= ap_const_logic_0;
        end if; 
    end process;

    r_address0 <= sext_ln703_fu_469_p1(16 - 1 downto 0);

    r_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            r_ce0 <= ap_const_logic_1;
        else 
            r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    r_d0 <= ret_55_fu_621_p2(9 downto 9);

    r_we0_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln668_reg_745, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if (((icmp_ln668_reg_745 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            r_we0 <= ap_const_logic_1;
        else 
            r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_46_fu_492_p2 <= std_logic_vector(signed(sext_ln232_47_fu_485_p1) + signed(sext_ln232_48_fu_489_p1));
    ret_47_fu_501_p2 <= std_logic_vector(unsigned(ret_46_fu_492_p2) + unsigned(sext_ln1540_fu_498_p1));
    ret_48_fu_518_p2 <= std_logic_vector(signed(sext_ln1540_36_fu_507_p1) + signed(sext_ln1540_37_fu_511_p1));
    ret_49_fu_532_p2 <= std_logic_vector(unsigned(ret_48_fu_518_p2) + unsigned(sext_ln1540_38_fu_524_p1));
    ret_50_fu_546_p2 <= std_logic_vector(unsigned(ret_49_fu_532_p2) + unsigned(sext_ln1540_39_fu_538_p1));
    ret_51_fu_560_p2 <= std_logic_vector(unsigned(ret_50_fu_546_p2) + unsigned(sext_ln1540_40_fu_552_p1));
    ret_52_fu_578_p2 <= std_logic_vector(signed(sext_ln1540_41_fu_566_p1) + signed(sext_ln1540_42_fu_570_p1));
    ret_53_fu_587_p2 <= std_logic_vector(unsigned(ret_52_fu_578_p2) + unsigned(sext_ln1540_43_fu_584_p1));
    ret_54_fu_596_p2 <= std_logic_vector(unsigned(ret_53_fu_587_p2) + unsigned(sext_ln1540_44_fu_593_p1));
    ret_55_fu_621_p2 <= std_logic_vector(unsigned(ret_54_fu_596_p2) + unsigned(sext_ln1540_45_fu_602_p1));
    ret_fu_479_p2 <= std_logic_vector(signed(sext_ln232_fu_473_p1) + signed(sext_ln232_46_fu_476_p1));
        sext_ln1540_36_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_47_fu_501_p2),9));

        sext_ln1540_37_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_48_reg_827),9));

        sext_ln1540_38_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_49_reg_845),9));

        sext_ln1540_39_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_50_reg_852),9));

        sext_ln1540_40_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_51_reg_875),9));

        sext_ln1540_41_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_51_fu_560_p2),10));

        sext_ln1540_42_fu_570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_52_reg_882),10));

        sext_ln1540_43_fu_584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_53_reg_895),10));

        sext_ln1540_44_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_54_reg_902),10));

    sext_ln1540_45_fu_602_p0 <= n_q1;
        sext_ln1540_45_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1540_45_fu_602_p0),10));

        sext_ln1540_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_47_reg_821),8));

        sext_ln232_45_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln232_fu_351_p2),64));

        sext_ln232_46_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_reg_794),7));

        sext_ln232_47_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_fu_479_p2),8));

        sext_ln232_48_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_46_reg_800),8));

        sext_ln232_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_reg_806),7));

        sext_ln671_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln671_fu_362_p2),64));

        sext_ln672_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln672_fu_373_p2),64));

        sext_ln673_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln673_fu_389_p2),64));

        sext_ln674_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln674_fu_398_p2),64));

        sext_ln675_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln675_fu_407_p2),64));

        sext_ln676_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln676_fu_416_p2),64));

        sext_ln677_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln677_fu_425_p2),64));

        sext_ln678_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln678_fu_434_p2),64));

        sext_ln679_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln679_fu_443_p2),64));

        sext_ln703_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_reg_762),64));

        sub_ln232_cast_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln232),16));

        sub_ln671_cast_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln671),19));

        sub_ln672_cast_fu_301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln672),19));

        sub_ln673_cast_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln673),19));

        sub_ln674_cast_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln674),19));

        sub_ln675_cast_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln675),19));

        sub_ln676_cast_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln676),19));

        sub_ln677_cast_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln677),19));

        sub_ln678_cast_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln678),19));

        sub_ln679_cast_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln679),19));

        sub_ln703_cast_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln703),16));

    sub_ln70_1_fu_639_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_46_reg_800));
    sub_ln70_2_fu_644_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_47_reg_821));
    sub_ln70_3_fu_649_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_48_reg_827));
    sub_ln70_4_fu_654_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_49_reg_845));
    sub_ln70_5_fu_659_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_50_reg_852));
    sub_ln70_6_fu_664_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_51_reg_875));
    sub_ln70_7_fu_669_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_52_reg_882));
    sub_ln70_8_fu_674_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_53_reg_895));
    sub_ln70_9_fu_679_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_54_reg_902));
    sub_ln70_fu_633_p2 <= std_logic_vector(unsigned(add_ln1541_fu_627_p2) - unsigned(rhs_reg_794));
    trunc_ln1540_fu_514_p1 <= ret_47_fu_501_p2(6 - 1 downto 0);
    zext_ln680_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln680_fu_452_p2),64));
    zext_ln681_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln681_reg_870),64));
    zext_ln703_1_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_16),16));
    zext_ln703_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_16),19));
end behav;
