

================================================================
== Vivado HLS Report for 'batch_align2D'
================================================================
* Date:           Sat Oct 26 12:53:41 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.847|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  41674|  515443|  41674|  515443|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                                 |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                            Loop Name                            |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy..pyr_data_ptr                                           |  473761|  473761|         3|          1|          1|  473760|    yes   |
        |- memcpy..ref_patch_with_border_ptr                              |     401|     401|         3|          1|          1|     400|    yes   |
        |- memcpy.batch_align2D.cur_px_estimate.gep3.cur_px_estimate_ptr  |       9|       9|         3|          1|          1|       8|    yes   |
        |- memcpy.inv_out.                                                |      36|      36|         2|          1|          1|      36|    yes   |
        |- memcpy.cur_px_estimate_ptr.batch_align2D.cur_px_estimate.gep   |       8|       8|         2|          1|          1|       8|    yes   |
        +-----------------------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 29 30 31 }
  Pipeline-3 : II = 1, D = 2, States = { 38 39 }
  Pipeline-4 : II = 1, D = 2, States = { 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (transfer_pyr_read)
	12  / (!transfer_pyr_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond4)
	10  / (!exitcond4)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	22  / (exitcond2)
	20  / (!exitcond2)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	32  / (exitcond3)
	30  / (!exitcond3)
30 --> 
	31  / true
31 --> 
	29  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	40  / (exitcond5)
	39  / (!exitcond5)
39 --> 
	38  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	47  / (exitcond6)
	46  / (!exitcond6)
46 --> 
	45  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%inv_out_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %inv_out)"   --->   Operation 52 'read' 'inv_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%transfer_pyr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %transfer_pyr)"   --->   Operation 53 'read' 'transfer_pyr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%n_iter17 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %n_iter)"   --->   Operation 54 'read' 'n_iter17' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%cur_px_estimate_ptr_s = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %cur_px_estimate_ptr)"   --->   Operation 55 'read' 'cur_px_estimate_ptr_s' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%ref_patch_with_borde_699 = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %ref_patch_with_border_ptr)"   --->   Operation 56 'read' 'ref_patch_with_borde_699' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%img_h14 = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %img_h)"   --->   Operation 57 'read' 'img_h14' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%img_w_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %img_w)"   --->   Operation 58 'read' 'img_w_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%pyr_data_ptr_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %pyr_data_ptr)"   --->   Operation 59 'read' 'pyr_data_ptr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%inv_out7 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %inv_out_read, i32 2, i32 63)"   --->   Operation 60 'partselect' 'inv_out7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_120 = zext i62 %inv_out7 to i64"   --->   Operation 61 'zext' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%debug_addr = getelementptr float* %debug, i64 %tmp_120"   --->   Operation 62 'getelementptr' 'debug_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cur_px_estimate_ptr5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %cur_px_estimate_ptr_s, i32 2, i32 63)"   --->   Operation 63 'partselect' 'cur_px_estimate_ptr5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_121 = zext i62 %cur_px_estimate_ptr5 to i64"   --->   Operation 64 'zext' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%pos_addr = getelementptr float* %pos_r, i64 %tmp_121"   --->   Operation 65 'getelementptr' 'pos_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%patches_addr = getelementptr i8* %patches, i64 %ref_patch_with_borde_699"   --->   Operation 66 'getelementptr' 'patches_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%pyr_addr = getelementptr i8* %pyr, i64 %pyr_data_ptr_read"   --->   Operation 67 'getelementptr' 'pyr_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %debug), !map !33"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %pos_r), !map !39"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %patches), !map !45"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %pyr), !map !51"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %img_w) nounwind, !map !57"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %img_h) nounwind, !map !63"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128 %levels) nounwind, !map !67"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %converged) nounwind, !map !71"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n_iter) nounwind, !map !77"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %transfer_pyr) nounwind, !map !81"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @batch_align2D_str) nounwind"   --->   Operation 78 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyr, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [4 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 0, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:192]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %pyr_data_ptr, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 0, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:192]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %patches, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [8 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 0, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:193]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %ref_patch_with_border_ptr, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle4, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 0, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:193]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %pos_r, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [4 x i8]* @p_str10, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:194]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %cur_px_estimate_ptr, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle6, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:194]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %debug, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [6 x i8]* @p_str11, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:195]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %inv_out, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @bundle8, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:195]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %img_w, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str13, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:198]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %img_h, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str13, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:199]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128 %levels, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str13, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:200]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %converged, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str13, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:201]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %n_iter, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str13, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:202]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %transfer_pyr, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str13, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:203]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str14, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [batch_align2d_hls/align2d.c:204]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %transfer_pyr_read, label %burst.rd.header.preheader, label %._crit_edge" [batch_align2d_hls/align2d.c:218]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 95 [7/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:219]   --->   Operation 95 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 96 [6/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:219]   --->   Operation 96 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 97 [5/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:219]   --->   Operation 97 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 98 [4/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:219]   --->   Operation 98 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 99 [3/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:219]   --->   Operation 99 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 100 [2/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:219]   --->   Operation 100 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 101 [1/7] (8.75ns)   --->   "%pyr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %pyr_addr, i32 473760)" [batch_align2d_hls/align2d.c:219]   --->   Operation 101 'readreq' 'pyr_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [1/1] (0.65ns)   --->   "br label %burst.rd.header" [batch_align2d_hls/align2d.c:219]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 8> <Delay = 1.08>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%indvar = phi i19 [ %indvar_next, %burst.rd.body ], [ 0, %burst.rd.header.preheader ]" [batch_align2d_hls/align2d.c:219]   --->   Operation 103 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.08ns)   --->   "%exitcond4 = icmp eq i19 %indvar, -50528" [batch_align2d_hls/align2d.c:219]   --->   Operation 104 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 473760, i64 473760, i64 473760) nounwind"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.88ns)   --->   "%indvar_next = add i19 %indvar, 1" [batch_align2d_hls/align2d.c:219]   --->   Operation 106 'add' 'indvar_next' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %._crit_edge.loopexit, label %burst.rd.body" [batch_align2d_hls/align2d.c:219]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 108 [1/1] (8.75ns)   --->   "%pyr_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %pyr_addr)" [batch_align2d_hls/align2d.c:219]   --->   Operation 108 'read' 'pyr_addr_read' <Predicate = (!exitcond4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.c:219]   --->   Operation 109 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:219]   --->   Operation 110 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_OC_pyr_da)" [batch_align2d_hls/align2d.c:219]   --->   Operation 111 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%indvar5 = zext i19 %indvar to i64" [batch_align2d_hls/align2d.c:219]   --->   Operation 112 'zext' 'indvar5' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%pyr_data_addr = getelementptr [473760 x i8]* @pyr_data, i64 0, i64 %indvar5" [batch_align2d_hls/align2d.c:219]   --->   Operation 113 'getelementptr' 'pyr_data_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (1.23ns)   --->   "store i8 %pyr_addr_read, i8* %pyr_data_addr, align 1" [batch_align2d_hls/align2d.c:219]   --->   Operation 114 'store' <Predicate = (!exitcond4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 473760> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [batch_align2d_hls/align2d.c:219]   --->   Operation 115 'specregionend' 'burstread_rend' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [batch_align2d_hls/align2d.c:219]   --->   Operation 116 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 117 'br' <Predicate = (transfer_pyr_read)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1199 = alloca i8"   --->   Operation 118 'alloca' 'ref_patch_with_borde_1199' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1198 = alloca i8"   --->   Operation 119 'alloca' 'ref_patch_with_borde_1198' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1197 = alloca i8"   --->   Operation 120 'alloca' 'ref_patch_with_borde_1197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1196 = alloca i8"   --->   Operation 121 'alloca' 'ref_patch_with_borde_1196' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1195 = alloca i8"   --->   Operation 122 'alloca' 'ref_patch_with_borde_1195' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1194 = alloca i8"   --->   Operation 123 'alloca' 'ref_patch_with_borde_1194' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1193 = alloca i8"   --->   Operation 124 'alloca' 'ref_patch_with_borde_1193' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1192 = alloca i8"   --->   Operation 125 'alloca' 'ref_patch_with_borde_1192' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1191 = alloca i8"   --->   Operation 126 'alloca' 'ref_patch_with_borde_1191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1190 = alloca i8"   --->   Operation 127 'alloca' 'ref_patch_with_borde_1190' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1189 = alloca i8"   --->   Operation 128 'alloca' 'ref_patch_with_borde_1189' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1188 = alloca i8"   --->   Operation 129 'alloca' 'ref_patch_with_borde_1188' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1187 = alloca i8"   --->   Operation 130 'alloca' 'ref_patch_with_borde_1187' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1186 = alloca i8"   --->   Operation 131 'alloca' 'ref_patch_with_borde_1186' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1185 = alloca i8"   --->   Operation 132 'alloca' 'ref_patch_with_borde_1185' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1184 = alloca i8"   --->   Operation 133 'alloca' 'ref_patch_with_borde_1184' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1183 = alloca i8"   --->   Operation 134 'alloca' 'ref_patch_with_borde_1183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1182 = alloca i8"   --->   Operation 135 'alloca' 'ref_patch_with_borde_1182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1181 = alloca i8"   --->   Operation 136 'alloca' 'ref_patch_with_borde_1181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1180 = alloca i8"   --->   Operation 137 'alloca' 'ref_patch_with_borde_1180' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1179 = alloca i8"   --->   Operation 138 'alloca' 'ref_patch_with_borde_1179' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1178 = alloca i8"   --->   Operation 139 'alloca' 'ref_patch_with_borde_1178' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1177 = alloca i8"   --->   Operation 140 'alloca' 'ref_patch_with_borde_1177' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1176 = alloca i8"   --->   Operation 141 'alloca' 'ref_patch_with_borde_1176' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1175 = alloca i8"   --->   Operation 142 'alloca' 'ref_patch_with_borde_1175' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1174 = alloca i8"   --->   Operation 143 'alloca' 'ref_patch_with_borde_1174' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1173 = alloca i8"   --->   Operation 144 'alloca' 'ref_patch_with_borde_1173' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1172 = alloca i8"   --->   Operation 145 'alloca' 'ref_patch_with_borde_1172' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1171 = alloca i8"   --->   Operation 146 'alloca' 'ref_patch_with_borde_1171' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1170 = alloca i8"   --->   Operation 147 'alloca' 'ref_patch_with_borde_1170' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1169 = alloca i8"   --->   Operation 148 'alloca' 'ref_patch_with_borde_1169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1168 = alloca i8"   --->   Operation 149 'alloca' 'ref_patch_with_borde_1168' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1167 = alloca i8"   --->   Operation 150 'alloca' 'ref_patch_with_borde_1167' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1166 = alloca i8"   --->   Operation 151 'alloca' 'ref_patch_with_borde_1166' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1165 = alloca i8"   --->   Operation 152 'alloca' 'ref_patch_with_borde_1165' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1164 = alloca i8"   --->   Operation 153 'alloca' 'ref_patch_with_borde_1164' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1163 = alloca i8"   --->   Operation 154 'alloca' 'ref_patch_with_borde_1163' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1162 = alloca i8"   --->   Operation 155 'alloca' 'ref_patch_with_borde_1162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1161 = alloca i8"   --->   Operation 156 'alloca' 'ref_patch_with_borde_1161' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1160 = alloca i8"   --->   Operation 157 'alloca' 'ref_patch_with_borde_1160' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1159 = alloca i8"   --->   Operation 158 'alloca' 'ref_patch_with_borde_1159' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1158 = alloca i8"   --->   Operation 159 'alloca' 'ref_patch_with_borde_1158' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1157 = alloca i8"   --->   Operation 160 'alloca' 'ref_patch_with_borde_1157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1156 = alloca i8"   --->   Operation 161 'alloca' 'ref_patch_with_borde_1156' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1155 = alloca i8"   --->   Operation 162 'alloca' 'ref_patch_with_borde_1155' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1154 = alloca i8"   --->   Operation 163 'alloca' 'ref_patch_with_borde_1154' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1153 = alloca i8"   --->   Operation 164 'alloca' 'ref_patch_with_borde_1153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1152 = alloca i8"   --->   Operation 165 'alloca' 'ref_patch_with_borde_1152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1151 = alloca i8"   --->   Operation 166 'alloca' 'ref_patch_with_borde_1151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1150 = alloca i8"   --->   Operation 167 'alloca' 'ref_patch_with_borde_1150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1149 = alloca i8"   --->   Operation 168 'alloca' 'ref_patch_with_borde_1149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1148 = alloca i8"   --->   Operation 169 'alloca' 'ref_patch_with_borde_1148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1147 = alloca i8"   --->   Operation 170 'alloca' 'ref_patch_with_borde_1147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1146 = alloca i8"   --->   Operation 171 'alloca' 'ref_patch_with_borde_1146' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1145 = alloca i8"   --->   Operation 172 'alloca' 'ref_patch_with_borde_1145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1144 = alloca i8"   --->   Operation 173 'alloca' 'ref_patch_with_borde_1144' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1143 = alloca i8"   --->   Operation 174 'alloca' 'ref_patch_with_borde_1143' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1142 = alloca i8"   --->   Operation 175 'alloca' 'ref_patch_with_borde_1142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1141 = alloca i8"   --->   Operation 176 'alloca' 'ref_patch_with_borde_1141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1140 = alloca i8"   --->   Operation 177 'alloca' 'ref_patch_with_borde_1140' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1139 = alloca i8"   --->   Operation 178 'alloca' 'ref_patch_with_borde_1139' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1138 = alloca i8"   --->   Operation 179 'alloca' 'ref_patch_with_borde_1138' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1137 = alloca i8"   --->   Operation 180 'alloca' 'ref_patch_with_borde_1137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1136 = alloca i8"   --->   Operation 181 'alloca' 'ref_patch_with_borde_1136' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1135 = alloca i8"   --->   Operation 182 'alloca' 'ref_patch_with_borde_1135' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1134 = alloca i8"   --->   Operation 183 'alloca' 'ref_patch_with_borde_1134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1133 = alloca i8"   --->   Operation 184 'alloca' 'ref_patch_with_borde_1133' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1132 = alloca i8"   --->   Operation 185 'alloca' 'ref_patch_with_borde_1132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1131 = alloca i8"   --->   Operation 186 'alloca' 'ref_patch_with_borde_1131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1130 = alloca i8"   --->   Operation 187 'alloca' 'ref_patch_with_borde_1130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1129 = alloca i8"   --->   Operation 188 'alloca' 'ref_patch_with_borde_1129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1128 = alloca i8"   --->   Operation 189 'alloca' 'ref_patch_with_borde_1128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1127 = alloca i8"   --->   Operation 190 'alloca' 'ref_patch_with_borde_1127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1126 = alloca i8"   --->   Operation 191 'alloca' 'ref_patch_with_borde_1126' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1125 = alloca i8"   --->   Operation 192 'alloca' 'ref_patch_with_borde_1125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1124 = alloca i8"   --->   Operation 193 'alloca' 'ref_patch_with_borde_1124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1123 = alloca i8"   --->   Operation 194 'alloca' 'ref_patch_with_borde_1123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1122 = alloca i8"   --->   Operation 195 'alloca' 'ref_patch_with_borde_1122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1121 = alloca i8"   --->   Operation 196 'alloca' 'ref_patch_with_borde_1121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1120 = alloca i8"   --->   Operation 197 'alloca' 'ref_patch_with_borde_1120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1119 = alloca i8"   --->   Operation 198 'alloca' 'ref_patch_with_borde_1119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1118 = alloca i8"   --->   Operation 199 'alloca' 'ref_patch_with_borde_1118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1117 = alloca i8"   --->   Operation 200 'alloca' 'ref_patch_with_borde_1117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1116 = alloca i8"   --->   Operation 201 'alloca' 'ref_patch_with_borde_1116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1115 = alloca i8"   --->   Operation 202 'alloca' 'ref_patch_with_borde_1115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1114 = alloca i8"   --->   Operation 203 'alloca' 'ref_patch_with_borde_1114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1113 = alloca i8"   --->   Operation 204 'alloca' 'ref_patch_with_borde_1113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1112 = alloca i8"   --->   Operation 205 'alloca' 'ref_patch_with_borde_1112' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1111 = alloca i8"   --->   Operation 206 'alloca' 'ref_patch_with_borde_1111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1110 = alloca i8"   --->   Operation 207 'alloca' 'ref_patch_with_borde_1110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1109 = alloca i8"   --->   Operation 208 'alloca' 'ref_patch_with_borde_1109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1108 = alloca i8"   --->   Operation 209 'alloca' 'ref_patch_with_borde_1108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1107 = alloca i8"   --->   Operation 210 'alloca' 'ref_patch_with_borde_1107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1106 = alloca i8"   --->   Operation 211 'alloca' 'ref_patch_with_borde_1106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1105 = alloca i8"   --->   Operation 212 'alloca' 'ref_patch_with_borde_1105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1104 = alloca i8"   --->   Operation 213 'alloca' 'ref_patch_with_borde_1104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1103 = alloca i8"   --->   Operation 214 'alloca' 'ref_patch_with_borde_1103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1102 = alloca i8"   --->   Operation 215 'alloca' 'ref_patch_with_borde_1102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1101 = alloca i8"   --->   Operation 216 'alloca' 'ref_patch_with_borde_1101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1100 = alloca i8"   --->   Operation 217 'alloca' 'ref_patch_with_borde_1100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1099 = alloca i8"   --->   Operation 218 'alloca' 'ref_patch_with_borde_1099' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1098 = alloca i8"   --->   Operation 219 'alloca' 'ref_patch_with_borde_1098' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1097 = alloca i8"   --->   Operation 220 'alloca' 'ref_patch_with_borde_1097' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1096 = alloca i8"   --->   Operation 221 'alloca' 'ref_patch_with_borde_1096' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1095 = alloca i8"   --->   Operation 222 'alloca' 'ref_patch_with_borde_1095' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1094 = alloca i8"   --->   Operation 223 'alloca' 'ref_patch_with_borde_1094' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1093 = alloca i8"   --->   Operation 224 'alloca' 'ref_patch_with_borde_1093' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1092 = alloca i8"   --->   Operation 225 'alloca' 'ref_patch_with_borde_1092' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1091 = alloca i8"   --->   Operation 226 'alloca' 'ref_patch_with_borde_1091' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1090 = alloca i8"   --->   Operation 227 'alloca' 'ref_patch_with_borde_1090' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1089 = alloca i8"   --->   Operation 228 'alloca' 'ref_patch_with_borde_1089' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1088 = alloca i8"   --->   Operation 229 'alloca' 'ref_patch_with_borde_1088' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1087 = alloca i8"   --->   Operation 230 'alloca' 'ref_patch_with_borde_1087' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1086 = alloca i8"   --->   Operation 231 'alloca' 'ref_patch_with_borde_1086' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1085 = alloca i8"   --->   Operation 232 'alloca' 'ref_patch_with_borde_1085' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1084 = alloca i8"   --->   Operation 233 'alloca' 'ref_patch_with_borde_1084' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1083 = alloca i8"   --->   Operation 234 'alloca' 'ref_patch_with_borde_1083' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1082 = alloca i8"   --->   Operation 235 'alloca' 'ref_patch_with_borde_1082' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1081 = alloca i8"   --->   Operation 236 'alloca' 'ref_patch_with_borde_1081' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1080 = alloca i8"   --->   Operation 237 'alloca' 'ref_patch_with_borde_1080' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1079 = alloca i8"   --->   Operation 238 'alloca' 'ref_patch_with_borde_1079' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1078 = alloca i8"   --->   Operation 239 'alloca' 'ref_patch_with_borde_1078' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1077 = alloca i8"   --->   Operation 240 'alloca' 'ref_patch_with_borde_1077' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1076 = alloca i8"   --->   Operation 241 'alloca' 'ref_patch_with_borde_1076' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1075 = alloca i8"   --->   Operation 242 'alloca' 'ref_patch_with_borde_1075' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1074 = alloca i8"   --->   Operation 243 'alloca' 'ref_patch_with_borde_1074' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1073 = alloca i8"   --->   Operation 244 'alloca' 'ref_patch_with_borde_1073' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1072 = alloca i8"   --->   Operation 245 'alloca' 'ref_patch_with_borde_1072' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1071 = alloca i8"   --->   Operation 246 'alloca' 'ref_patch_with_borde_1071' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1070 = alloca i8"   --->   Operation 247 'alloca' 'ref_patch_with_borde_1070' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1069 = alloca i8"   --->   Operation 248 'alloca' 'ref_patch_with_borde_1069' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1068 = alloca i8"   --->   Operation 249 'alloca' 'ref_patch_with_borde_1068' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1067 = alloca i8"   --->   Operation 250 'alloca' 'ref_patch_with_borde_1067' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1066 = alloca i8"   --->   Operation 251 'alloca' 'ref_patch_with_borde_1066' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1065 = alloca i8"   --->   Operation 252 'alloca' 'ref_patch_with_borde_1065' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1064 = alloca i8"   --->   Operation 253 'alloca' 'ref_patch_with_borde_1064' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1063 = alloca i8"   --->   Operation 254 'alloca' 'ref_patch_with_borde_1063' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1062 = alloca i8"   --->   Operation 255 'alloca' 'ref_patch_with_borde_1062' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1061 = alloca i8"   --->   Operation 256 'alloca' 'ref_patch_with_borde_1061' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1060 = alloca i8"   --->   Operation 257 'alloca' 'ref_patch_with_borde_1060' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1059 = alloca i8"   --->   Operation 258 'alloca' 'ref_patch_with_borde_1059' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1058 = alloca i8"   --->   Operation 259 'alloca' 'ref_patch_with_borde_1058' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1057 = alloca i8"   --->   Operation 260 'alloca' 'ref_patch_with_borde_1057' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1056 = alloca i8"   --->   Operation 261 'alloca' 'ref_patch_with_borde_1056' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1055 = alloca i8"   --->   Operation 262 'alloca' 'ref_patch_with_borde_1055' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1054 = alloca i8"   --->   Operation 263 'alloca' 'ref_patch_with_borde_1054' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1053 = alloca i8"   --->   Operation 264 'alloca' 'ref_patch_with_borde_1053' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1052 = alloca i8"   --->   Operation 265 'alloca' 'ref_patch_with_borde_1052' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1051 = alloca i8"   --->   Operation 266 'alloca' 'ref_patch_with_borde_1051' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1050 = alloca i8"   --->   Operation 267 'alloca' 'ref_patch_with_borde_1050' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1049 = alloca i8"   --->   Operation 268 'alloca' 'ref_patch_with_borde_1049' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1048 = alloca i8"   --->   Operation 269 'alloca' 'ref_patch_with_borde_1048' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1047 = alloca i8"   --->   Operation 270 'alloca' 'ref_patch_with_borde_1047' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1046 = alloca i8"   --->   Operation 271 'alloca' 'ref_patch_with_borde_1046' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1045 = alloca i8"   --->   Operation 272 'alloca' 'ref_patch_with_borde_1045' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1044 = alloca i8"   --->   Operation 273 'alloca' 'ref_patch_with_borde_1044' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1043 = alloca i8"   --->   Operation 274 'alloca' 'ref_patch_with_borde_1043' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1042 = alloca i8"   --->   Operation 275 'alloca' 'ref_patch_with_borde_1042' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1041 = alloca i8"   --->   Operation 276 'alloca' 'ref_patch_with_borde_1041' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1040 = alloca i8"   --->   Operation 277 'alloca' 'ref_patch_with_borde_1040' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1039 = alloca i8"   --->   Operation 278 'alloca' 'ref_patch_with_borde_1039' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1038 = alloca i8"   --->   Operation 279 'alloca' 'ref_patch_with_borde_1038' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1037 = alloca i8"   --->   Operation 280 'alloca' 'ref_patch_with_borde_1037' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1036 = alloca i8"   --->   Operation 281 'alloca' 'ref_patch_with_borde_1036' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1035 = alloca i8"   --->   Operation 282 'alloca' 'ref_patch_with_borde_1035' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1034 = alloca i8"   --->   Operation 283 'alloca' 'ref_patch_with_borde_1034' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1033 = alloca i8"   --->   Operation 284 'alloca' 'ref_patch_with_borde_1033' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1032 = alloca i8"   --->   Operation 285 'alloca' 'ref_patch_with_borde_1032' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1031 = alloca i8"   --->   Operation 286 'alloca' 'ref_patch_with_borde_1031' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1030 = alloca i8"   --->   Operation 287 'alloca' 'ref_patch_with_borde_1030' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1029 = alloca i8"   --->   Operation 288 'alloca' 'ref_patch_with_borde_1029' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1028 = alloca i8"   --->   Operation 289 'alloca' 'ref_patch_with_borde_1028' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1027 = alloca i8"   --->   Operation 290 'alloca' 'ref_patch_with_borde_1027' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1026 = alloca i8"   --->   Operation 291 'alloca' 'ref_patch_with_borde_1026' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1025 = alloca i8"   --->   Operation 292 'alloca' 'ref_patch_with_borde_1025' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1024 = alloca i8"   --->   Operation 293 'alloca' 'ref_patch_with_borde_1024' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1023 = alloca i8"   --->   Operation 294 'alloca' 'ref_patch_with_borde_1023' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1022 = alloca i8"   --->   Operation 295 'alloca' 'ref_patch_with_borde_1022' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1021 = alloca i8"   --->   Operation 296 'alloca' 'ref_patch_with_borde_1021' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1020 = alloca i8"   --->   Operation 297 'alloca' 'ref_patch_with_borde_1020' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1019 = alloca i8"   --->   Operation 298 'alloca' 'ref_patch_with_borde_1019' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1018 = alloca i8"   --->   Operation 299 'alloca' 'ref_patch_with_borde_1018' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1017 = alloca i8"   --->   Operation 300 'alloca' 'ref_patch_with_borde_1017' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1016 = alloca i8"   --->   Operation 301 'alloca' 'ref_patch_with_borde_1016' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1015 = alloca i8"   --->   Operation 302 'alloca' 'ref_patch_with_borde_1015' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1014 = alloca i8"   --->   Operation 303 'alloca' 'ref_patch_with_borde_1014' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1013 = alloca i8"   --->   Operation 304 'alloca' 'ref_patch_with_borde_1013' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1012 = alloca i8"   --->   Operation 305 'alloca' 'ref_patch_with_borde_1012' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1011 = alloca i8"   --->   Operation 306 'alloca' 'ref_patch_with_borde_1011' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1010 = alloca i8"   --->   Operation 307 'alloca' 'ref_patch_with_borde_1010' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1009 = alloca i8"   --->   Operation 308 'alloca' 'ref_patch_with_borde_1009' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1008 = alloca i8"   --->   Operation 309 'alloca' 'ref_patch_with_borde_1008' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1007 = alloca i8"   --->   Operation 310 'alloca' 'ref_patch_with_borde_1007' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1006 = alloca i8"   --->   Operation 311 'alloca' 'ref_patch_with_borde_1006' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1005 = alloca i8"   --->   Operation 312 'alloca' 'ref_patch_with_borde_1005' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1004 = alloca i8"   --->   Operation 313 'alloca' 'ref_patch_with_borde_1004' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1003 = alloca i8"   --->   Operation 314 'alloca' 'ref_patch_with_borde_1003' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1002 = alloca i8"   --->   Operation 315 'alloca' 'ref_patch_with_borde_1002' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1001 = alloca i8"   --->   Operation 316 'alloca' 'ref_patch_with_borde_1001' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1000 = alloca i8"   --->   Operation 317 'alloca' 'ref_patch_with_borde_1000' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_999 = alloca i8"   --->   Operation 318 'alloca' 'ref_patch_with_borde_999' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_998 = alloca i8"   --->   Operation 319 'alloca' 'ref_patch_with_borde_998' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_997 = alloca i8"   --->   Operation 320 'alloca' 'ref_patch_with_borde_997' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_996 = alloca i8"   --->   Operation 321 'alloca' 'ref_patch_with_borde_996' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_995 = alloca i8"   --->   Operation 322 'alloca' 'ref_patch_with_borde_995' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_994 = alloca i8"   --->   Operation 323 'alloca' 'ref_patch_with_borde_994' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_993 = alloca i8"   --->   Operation 324 'alloca' 'ref_patch_with_borde_993' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_992 = alloca i8"   --->   Operation 325 'alloca' 'ref_patch_with_borde_992' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_991 = alloca i8"   --->   Operation 326 'alloca' 'ref_patch_with_borde_991' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_990 = alloca i8"   --->   Operation 327 'alloca' 'ref_patch_with_borde_990' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_989 = alloca i8"   --->   Operation 328 'alloca' 'ref_patch_with_borde_989' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_988 = alloca i8"   --->   Operation 329 'alloca' 'ref_patch_with_borde_988' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_987 = alloca i8"   --->   Operation 330 'alloca' 'ref_patch_with_borde_987' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_986 = alloca i8"   --->   Operation 331 'alloca' 'ref_patch_with_borde_986' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_985 = alloca i8"   --->   Operation 332 'alloca' 'ref_patch_with_borde_985' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_984 = alloca i8"   --->   Operation 333 'alloca' 'ref_patch_with_borde_984' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_983 = alloca i8"   --->   Operation 334 'alloca' 'ref_patch_with_borde_983' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_982 = alloca i8"   --->   Operation 335 'alloca' 'ref_patch_with_borde_982' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_981 = alloca i8"   --->   Operation 336 'alloca' 'ref_patch_with_borde_981' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_980 = alloca i8"   --->   Operation 337 'alloca' 'ref_patch_with_borde_980' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_979 = alloca i8"   --->   Operation 338 'alloca' 'ref_patch_with_borde_979' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_978 = alloca i8"   --->   Operation 339 'alloca' 'ref_patch_with_borde_978' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_977 = alloca i8"   --->   Operation 340 'alloca' 'ref_patch_with_borde_977' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_976 = alloca i8"   --->   Operation 341 'alloca' 'ref_patch_with_borde_976' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_975 = alloca i8"   --->   Operation 342 'alloca' 'ref_patch_with_borde_975' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_974 = alloca i8"   --->   Operation 343 'alloca' 'ref_patch_with_borde_974' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_973 = alloca i8"   --->   Operation 344 'alloca' 'ref_patch_with_borde_973' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_972 = alloca i8"   --->   Operation 345 'alloca' 'ref_patch_with_borde_972' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_971 = alloca i8"   --->   Operation 346 'alloca' 'ref_patch_with_borde_971' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_970 = alloca i8"   --->   Operation 347 'alloca' 'ref_patch_with_borde_970' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_969 = alloca i8"   --->   Operation 348 'alloca' 'ref_patch_with_borde_969' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_968 = alloca i8"   --->   Operation 349 'alloca' 'ref_patch_with_borde_968' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_967 = alloca i8"   --->   Operation 350 'alloca' 'ref_patch_with_borde_967' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_966 = alloca i8"   --->   Operation 351 'alloca' 'ref_patch_with_borde_966' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_965 = alloca i8"   --->   Operation 352 'alloca' 'ref_patch_with_borde_965' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_964 = alloca i8"   --->   Operation 353 'alloca' 'ref_patch_with_borde_964' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_963 = alloca i8"   --->   Operation 354 'alloca' 'ref_patch_with_borde_963' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_962 = alloca i8"   --->   Operation 355 'alloca' 'ref_patch_with_borde_962' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_961 = alloca i8"   --->   Operation 356 'alloca' 'ref_patch_with_borde_961' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_960 = alloca i8"   --->   Operation 357 'alloca' 'ref_patch_with_borde_960' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_959 = alloca i8"   --->   Operation 358 'alloca' 'ref_patch_with_borde_959' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_958 = alloca i8"   --->   Operation 359 'alloca' 'ref_patch_with_borde_958' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_957 = alloca i8"   --->   Operation 360 'alloca' 'ref_patch_with_borde_957' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_956 = alloca i8"   --->   Operation 361 'alloca' 'ref_patch_with_borde_956' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_955 = alloca i8"   --->   Operation 362 'alloca' 'ref_patch_with_borde_955' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_954 = alloca i8"   --->   Operation 363 'alloca' 'ref_patch_with_borde_954' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_953 = alloca i8"   --->   Operation 364 'alloca' 'ref_patch_with_borde_953' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_952 = alloca i8"   --->   Operation 365 'alloca' 'ref_patch_with_borde_952' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_951 = alloca i8"   --->   Operation 366 'alloca' 'ref_patch_with_borde_951' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_950 = alloca i8"   --->   Operation 367 'alloca' 'ref_patch_with_borde_950' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_949 = alloca i8"   --->   Operation 368 'alloca' 'ref_patch_with_borde_949' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_948 = alloca i8"   --->   Operation 369 'alloca' 'ref_patch_with_borde_948' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_947 = alloca i8"   --->   Operation 370 'alloca' 'ref_patch_with_borde_947' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_946 = alloca i8"   --->   Operation 371 'alloca' 'ref_patch_with_borde_946' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_945 = alloca i8"   --->   Operation 372 'alloca' 'ref_patch_with_borde_945' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_944 = alloca i8"   --->   Operation 373 'alloca' 'ref_patch_with_borde_944' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_943 = alloca i8"   --->   Operation 374 'alloca' 'ref_patch_with_borde_943' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_942 = alloca i8"   --->   Operation 375 'alloca' 'ref_patch_with_borde_942' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_941 = alloca i8"   --->   Operation 376 'alloca' 'ref_patch_with_borde_941' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_940 = alloca i8"   --->   Operation 377 'alloca' 'ref_patch_with_borde_940' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_939 = alloca i8"   --->   Operation 378 'alloca' 'ref_patch_with_borde_939' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_938 = alloca i8"   --->   Operation 379 'alloca' 'ref_patch_with_borde_938' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_937 = alloca i8"   --->   Operation 380 'alloca' 'ref_patch_with_borde_937' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_936 = alloca i8"   --->   Operation 381 'alloca' 'ref_patch_with_borde_936' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_935 = alloca i8"   --->   Operation 382 'alloca' 'ref_patch_with_borde_935' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_934 = alloca i8"   --->   Operation 383 'alloca' 'ref_patch_with_borde_934' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_933 = alloca i8"   --->   Operation 384 'alloca' 'ref_patch_with_borde_933' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_932 = alloca i8"   --->   Operation 385 'alloca' 'ref_patch_with_borde_932' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_931 = alloca i8"   --->   Operation 386 'alloca' 'ref_patch_with_borde_931' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_930 = alloca i8"   --->   Operation 387 'alloca' 'ref_patch_with_borde_930' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_929 = alloca i8"   --->   Operation 388 'alloca' 'ref_patch_with_borde_929' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_928 = alloca i8"   --->   Operation 389 'alloca' 'ref_patch_with_borde_928' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_927 = alloca i8"   --->   Operation 390 'alloca' 'ref_patch_with_borde_927' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_926 = alloca i8"   --->   Operation 391 'alloca' 'ref_patch_with_borde_926' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_925 = alloca i8"   --->   Operation 392 'alloca' 'ref_patch_with_borde_925' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_924 = alloca i8"   --->   Operation 393 'alloca' 'ref_patch_with_borde_924' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_923 = alloca i8"   --->   Operation 394 'alloca' 'ref_patch_with_borde_923' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_922 = alloca i8"   --->   Operation 395 'alloca' 'ref_patch_with_borde_922' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_921 = alloca i8"   --->   Operation 396 'alloca' 'ref_patch_with_borde_921' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_920 = alloca i8"   --->   Operation 397 'alloca' 'ref_patch_with_borde_920' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_919 = alloca i8"   --->   Operation 398 'alloca' 'ref_patch_with_borde_919' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_918 = alloca i8"   --->   Operation 399 'alloca' 'ref_patch_with_borde_918' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_917 = alloca i8"   --->   Operation 400 'alloca' 'ref_patch_with_borde_917' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_916 = alloca i8"   --->   Operation 401 'alloca' 'ref_patch_with_borde_916' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_915 = alloca i8"   --->   Operation 402 'alloca' 'ref_patch_with_borde_915' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 403 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_914 = alloca i8"   --->   Operation 403 'alloca' 'ref_patch_with_borde_914' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_913 = alloca i8"   --->   Operation 404 'alloca' 'ref_patch_with_borde_913' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 405 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_912 = alloca i8"   --->   Operation 405 'alloca' 'ref_patch_with_borde_912' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 406 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_911 = alloca i8"   --->   Operation 406 'alloca' 'ref_patch_with_borde_911' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 407 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_910 = alloca i8"   --->   Operation 407 'alloca' 'ref_patch_with_borde_910' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_909 = alloca i8"   --->   Operation 408 'alloca' 'ref_patch_with_borde_909' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_908 = alloca i8"   --->   Operation 409 'alloca' 'ref_patch_with_borde_908' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 410 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_907 = alloca i8"   --->   Operation 410 'alloca' 'ref_patch_with_borde_907' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 411 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_906 = alloca i8"   --->   Operation 411 'alloca' 'ref_patch_with_borde_906' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 412 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_905 = alloca i8"   --->   Operation 412 'alloca' 'ref_patch_with_borde_905' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 413 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_904 = alloca i8"   --->   Operation 413 'alloca' 'ref_patch_with_borde_904' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 414 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_903 = alloca i8"   --->   Operation 414 'alloca' 'ref_patch_with_borde_903' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 415 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_902 = alloca i8"   --->   Operation 415 'alloca' 'ref_patch_with_borde_902' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_901 = alloca i8"   --->   Operation 416 'alloca' 'ref_patch_with_borde_901' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_900 = alloca i8"   --->   Operation 417 'alloca' 'ref_patch_with_borde_900' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_899 = alloca i8"   --->   Operation 418 'alloca' 'ref_patch_with_borde_899' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_898 = alloca i8"   --->   Operation 419 'alloca' 'ref_patch_with_borde_898' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_897 = alloca i8"   --->   Operation 420 'alloca' 'ref_patch_with_borde_897' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_896 = alloca i8"   --->   Operation 421 'alloca' 'ref_patch_with_borde_896' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_895 = alloca i8"   --->   Operation 422 'alloca' 'ref_patch_with_borde_895' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_894 = alloca i8"   --->   Operation 423 'alloca' 'ref_patch_with_borde_894' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_893 = alloca i8"   --->   Operation 424 'alloca' 'ref_patch_with_borde_893' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_892 = alloca i8"   --->   Operation 425 'alloca' 'ref_patch_with_borde_892' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_891 = alloca i8"   --->   Operation 426 'alloca' 'ref_patch_with_borde_891' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_890 = alloca i8"   --->   Operation 427 'alloca' 'ref_patch_with_borde_890' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_889 = alloca i8"   --->   Operation 428 'alloca' 'ref_patch_with_borde_889' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_888 = alloca i8"   --->   Operation 429 'alloca' 'ref_patch_with_borde_888' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_887 = alloca i8"   --->   Operation 430 'alloca' 'ref_patch_with_borde_887' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_886 = alloca i8"   --->   Operation 431 'alloca' 'ref_patch_with_borde_886' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_885 = alloca i8"   --->   Operation 432 'alloca' 'ref_patch_with_borde_885' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_884 = alloca i8"   --->   Operation 433 'alloca' 'ref_patch_with_borde_884' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_883 = alloca i8"   --->   Operation 434 'alloca' 'ref_patch_with_borde_883' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_882 = alloca i8"   --->   Operation 435 'alloca' 'ref_patch_with_borde_882' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_881 = alloca i8"   --->   Operation 436 'alloca' 'ref_patch_with_borde_881' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_880 = alloca i8"   --->   Operation 437 'alloca' 'ref_patch_with_borde_880' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 438 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_879 = alloca i8"   --->   Operation 438 'alloca' 'ref_patch_with_borde_879' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_878 = alloca i8"   --->   Operation 439 'alloca' 'ref_patch_with_borde_878' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_877 = alloca i8"   --->   Operation 440 'alloca' 'ref_patch_with_borde_877' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_876 = alloca i8"   --->   Operation 441 'alloca' 'ref_patch_with_borde_876' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 442 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_875 = alloca i8"   --->   Operation 442 'alloca' 'ref_patch_with_borde_875' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 443 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_874 = alloca i8"   --->   Operation 443 'alloca' 'ref_patch_with_borde_874' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_873 = alloca i8"   --->   Operation 444 'alloca' 'ref_patch_with_borde_873' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_872 = alloca i8"   --->   Operation 445 'alloca' 'ref_patch_with_borde_872' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_871 = alloca i8"   --->   Operation 446 'alloca' 'ref_patch_with_borde_871' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 447 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_870 = alloca i8"   --->   Operation 447 'alloca' 'ref_patch_with_borde_870' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 448 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_869 = alloca i8"   --->   Operation 448 'alloca' 'ref_patch_with_borde_869' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_868 = alloca i8"   --->   Operation 449 'alloca' 'ref_patch_with_borde_868' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 450 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_867 = alloca i8"   --->   Operation 450 'alloca' 'ref_patch_with_borde_867' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_866 = alloca i8"   --->   Operation 451 'alloca' 'ref_patch_with_borde_866' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_865 = alloca i8"   --->   Operation 452 'alloca' 'ref_patch_with_borde_865' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_864 = alloca i8"   --->   Operation 453 'alloca' 'ref_patch_with_borde_864' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_863 = alloca i8"   --->   Operation 454 'alloca' 'ref_patch_with_borde_863' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_862 = alloca i8"   --->   Operation 455 'alloca' 'ref_patch_with_borde_862' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_861 = alloca i8"   --->   Operation 456 'alloca' 'ref_patch_with_borde_861' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_860 = alloca i8"   --->   Operation 457 'alloca' 'ref_patch_with_borde_860' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_859 = alloca i8"   --->   Operation 458 'alloca' 'ref_patch_with_borde_859' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_858 = alloca i8"   --->   Operation 459 'alloca' 'ref_patch_with_borde_858' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_857 = alloca i8"   --->   Operation 460 'alloca' 'ref_patch_with_borde_857' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_856 = alloca i8"   --->   Operation 461 'alloca' 'ref_patch_with_borde_856' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_855 = alloca i8"   --->   Operation 462 'alloca' 'ref_patch_with_borde_855' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 463 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_854 = alloca i8"   --->   Operation 463 'alloca' 'ref_patch_with_borde_854' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_853 = alloca i8"   --->   Operation 464 'alloca' 'ref_patch_with_borde_853' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_852 = alloca i8"   --->   Operation 465 'alloca' 'ref_patch_with_borde_852' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 466 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_851 = alloca i8"   --->   Operation 466 'alloca' 'ref_patch_with_borde_851' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_850 = alloca i8"   --->   Operation 467 'alloca' 'ref_patch_with_borde_850' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_849 = alloca i8"   --->   Operation 468 'alloca' 'ref_patch_with_borde_849' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_848 = alloca i8"   --->   Operation 469 'alloca' 'ref_patch_with_borde_848' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_847 = alloca i8"   --->   Operation 470 'alloca' 'ref_patch_with_borde_847' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_846 = alloca i8"   --->   Operation 471 'alloca' 'ref_patch_with_borde_846' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_845 = alloca i8"   --->   Operation 472 'alloca' 'ref_patch_with_borde_845' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 473 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_844 = alloca i8"   --->   Operation 473 'alloca' 'ref_patch_with_borde_844' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_843 = alloca i8"   --->   Operation 474 'alloca' 'ref_patch_with_borde_843' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 475 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_842 = alloca i8"   --->   Operation 475 'alloca' 'ref_patch_with_borde_842' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_841 = alloca i8"   --->   Operation 476 'alloca' 'ref_patch_with_borde_841' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_840 = alloca i8"   --->   Operation 477 'alloca' 'ref_patch_with_borde_840' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 478 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_839 = alloca i8"   --->   Operation 478 'alloca' 'ref_patch_with_borde_839' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 479 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_838 = alloca i8"   --->   Operation 479 'alloca' 'ref_patch_with_borde_838' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_837 = alloca i8"   --->   Operation 480 'alloca' 'ref_patch_with_borde_837' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 481 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_836 = alloca i8"   --->   Operation 481 'alloca' 'ref_patch_with_borde_836' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_835 = alloca i8"   --->   Operation 482 'alloca' 'ref_patch_with_borde_835' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_834 = alloca i8"   --->   Operation 483 'alloca' 'ref_patch_with_borde_834' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 484 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_833 = alloca i8"   --->   Operation 484 'alloca' 'ref_patch_with_borde_833' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_832 = alloca i8"   --->   Operation 485 'alloca' 'ref_patch_with_borde_832' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 486 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_831 = alloca i8"   --->   Operation 486 'alloca' 'ref_patch_with_borde_831' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 487 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_830 = alloca i8"   --->   Operation 487 'alloca' 'ref_patch_with_borde_830' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 488 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_829 = alloca i8"   --->   Operation 488 'alloca' 'ref_patch_with_borde_829' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_828 = alloca i8"   --->   Operation 489 'alloca' 'ref_patch_with_borde_828' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_827 = alloca i8"   --->   Operation 490 'alloca' 'ref_patch_with_borde_827' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_826 = alloca i8"   --->   Operation 491 'alloca' 'ref_patch_with_borde_826' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 492 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_825 = alloca i8"   --->   Operation 492 'alloca' 'ref_patch_with_borde_825' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_824 = alloca i8"   --->   Operation 493 'alloca' 'ref_patch_with_borde_824' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 494 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_823 = alloca i8"   --->   Operation 494 'alloca' 'ref_patch_with_borde_823' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_822 = alloca i8"   --->   Operation 495 'alloca' 'ref_patch_with_borde_822' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 496 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_821 = alloca i8"   --->   Operation 496 'alloca' 'ref_patch_with_borde_821' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_820 = alloca i8"   --->   Operation 497 'alloca' 'ref_patch_with_borde_820' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_819 = alloca i8"   --->   Operation 498 'alloca' 'ref_patch_with_borde_819' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_818 = alloca i8"   --->   Operation 499 'alloca' 'ref_patch_with_borde_818' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_817 = alloca i8"   --->   Operation 500 'alloca' 'ref_patch_with_borde_817' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_816 = alloca i8"   --->   Operation 501 'alloca' 'ref_patch_with_borde_816' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_815 = alloca i8"   --->   Operation 502 'alloca' 'ref_patch_with_borde_815' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_814 = alloca i8"   --->   Operation 503 'alloca' 'ref_patch_with_borde_814' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_813 = alloca i8"   --->   Operation 504 'alloca' 'ref_patch_with_borde_813' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_812 = alloca i8"   --->   Operation 505 'alloca' 'ref_patch_with_borde_812' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_811 = alloca i8"   --->   Operation 506 'alloca' 'ref_patch_with_borde_811' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_810 = alloca i8"   --->   Operation 507 'alloca' 'ref_patch_with_borde_810' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_809 = alloca i8"   --->   Operation 508 'alloca' 'ref_patch_with_borde_809' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_808 = alloca i8"   --->   Operation 509 'alloca' 'ref_patch_with_borde_808' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_807 = alloca i8"   --->   Operation 510 'alloca' 'ref_patch_with_borde_807' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_806 = alloca i8"   --->   Operation 511 'alloca' 'ref_patch_with_borde_806' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_805 = alloca i8"   --->   Operation 512 'alloca' 'ref_patch_with_borde_805' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_804 = alloca i8"   --->   Operation 513 'alloca' 'ref_patch_with_borde_804' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_803 = alloca i8"   --->   Operation 514 'alloca' 'ref_patch_with_borde_803' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_802 = alloca i8"   --->   Operation 515 'alloca' 'ref_patch_with_borde_802' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_801 = alloca i8"   --->   Operation 516 'alloca' 'ref_patch_with_borde_801' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_800 = alloca i8"   --->   Operation 517 'alloca' 'ref_patch_with_borde_800' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_700 = load i8* @ref_patch_with_borde_399, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 518 'load' 'ref_patch_with_borde_700' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_701 = load i8* @ref_patch_with_borde_400, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 519 'load' 'ref_patch_with_borde_701' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_702 = load i8* @ref_patch_with_borde_411, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 520 'load' 'ref_patch_with_borde_702' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_703 = load i8* @ref_patch_with_borde_422, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 521 'load' 'ref_patch_with_borde_703' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_704 = load i8* @ref_patch_with_borde_433, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 522 'load' 'ref_patch_with_borde_704' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_705 = load i8* @ref_patch_with_borde_444, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 523 'load' 'ref_patch_with_borde_705' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_706 = load i8* @ref_patch_with_borde_455, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 524 'load' 'ref_patch_with_borde_706' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_707 = load i8* @ref_patch_with_borde_466, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 525 'load' 'ref_patch_with_borde_707' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_708 = load i8* @ref_patch_with_borde_477, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 526 'load' 'ref_patch_with_borde_708' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 527 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_709 = load i8* @ref_patch_with_borde_488, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 527 'load' 'ref_patch_with_borde_709' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_710 = load i8* @ref_patch_with_borde_401, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 528 'load' 'ref_patch_with_borde_710' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 529 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_711 = load i8* @ref_patch_with_borde_402, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 529 'load' 'ref_patch_with_borde_711' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_712 = load i8* @ref_patch_with_borde_403, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 530 'load' 'ref_patch_with_borde_712' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_713 = load i8* @ref_patch_with_borde_404, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 531 'load' 'ref_patch_with_borde_713' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_714 = load i8* @ref_patch_with_borde_405, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 532 'load' 'ref_patch_with_borde_714' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 533 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_715 = load i8* @ref_patch_with_borde_406, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 533 'load' 'ref_patch_with_borde_715' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 534 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_716 = load i8* @ref_patch_with_borde_407, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 534 'load' 'ref_patch_with_borde_716' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 535 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_717 = load i8* @ref_patch_with_borde_408, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 535 'load' 'ref_patch_with_borde_717' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_718 = load i8* @ref_patch_with_borde_409, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 536 'load' 'ref_patch_with_borde_718' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_719 = load i8* @ref_patch_with_borde_410, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 537 'load' 'ref_patch_with_borde_719' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_720 = load i8* @ref_patch_with_borde_412, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 538 'load' 'ref_patch_with_borde_720' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_721 = load i8* @ref_patch_with_borde_413, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 539 'load' 'ref_patch_with_borde_721' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_722 = load i8* @ref_patch_with_borde_414, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 540 'load' 'ref_patch_with_borde_722' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_723 = load i8* @ref_patch_with_borde_415, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 541 'load' 'ref_patch_with_borde_723' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 542 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_724 = load i8* @ref_patch_with_borde_416, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 542 'load' 'ref_patch_with_borde_724' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 543 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_725 = load i8* @ref_patch_with_borde_417, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 543 'load' 'ref_patch_with_borde_725' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 544 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_726 = load i8* @ref_patch_with_borde_418, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 544 'load' 'ref_patch_with_borde_726' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 545 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_727 = load i8* @ref_patch_with_borde_419, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 545 'load' 'ref_patch_with_borde_727' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 546 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_728 = load i8* @ref_patch_with_borde_420, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 546 'load' 'ref_patch_with_borde_728' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 547 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_729 = load i8* @ref_patch_with_borde_421, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 547 'load' 'ref_patch_with_borde_729' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_730 = load i8* @ref_patch_with_borde_423, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 548 'load' 'ref_patch_with_borde_730' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 549 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_731 = load i8* @ref_patch_with_borde_424, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 549 'load' 'ref_patch_with_borde_731' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_732 = load i8* @ref_patch_with_borde_425, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 550 'load' 'ref_patch_with_borde_732' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 551 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_733 = load i8* @ref_patch_with_borde_426, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 551 'load' 'ref_patch_with_borde_733' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_734 = load i8* @ref_patch_with_borde_427, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 552 'load' 'ref_patch_with_borde_734' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 553 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_735 = load i8* @ref_patch_with_borde_428, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 553 'load' 'ref_patch_with_borde_735' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 554 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_736 = load i8* @ref_patch_with_borde_429, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 554 'load' 'ref_patch_with_borde_736' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 555 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_737 = load i8* @ref_patch_with_borde_430, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 555 'load' 'ref_patch_with_borde_737' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_738 = load i8* @ref_patch_with_borde_431, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 556 'load' 'ref_patch_with_borde_738' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_739 = load i8* @ref_patch_with_borde_432, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 557 'load' 'ref_patch_with_borde_739' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_740 = load i8* @ref_patch_with_borde_434, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 558 'load' 'ref_patch_with_borde_740' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 559 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_741 = load i8* @ref_patch_with_borde_435, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 559 'load' 'ref_patch_with_borde_741' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_742 = load i8* @ref_patch_with_borde_436, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 560 'load' 'ref_patch_with_borde_742' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_743 = load i8* @ref_patch_with_borde_437, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 561 'load' 'ref_patch_with_borde_743' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_744 = load i8* @ref_patch_with_borde_438, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 562 'load' 'ref_patch_with_borde_744' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_745 = load i8* @ref_patch_with_borde_439, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 563 'load' 'ref_patch_with_borde_745' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_746 = load i8* @ref_patch_with_borde_440, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 564 'load' 'ref_patch_with_borde_746' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 565 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_747 = load i8* @ref_patch_with_borde_441, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 565 'load' 'ref_patch_with_borde_747' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_748 = load i8* @ref_patch_with_borde_442, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 566 'load' 'ref_patch_with_borde_748' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 567 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_749 = load i8* @ref_patch_with_borde_443, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 567 'load' 'ref_patch_with_borde_749' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_750 = load i8* @ref_patch_with_borde_445, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 568 'load' 'ref_patch_with_borde_750' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 569 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_751 = load i8* @ref_patch_with_borde_446, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 569 'load' 'ref_patch_with_borde_751' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_752 = load i8* @ref_patch_with_borde_447, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 570 'load' 'ref_patch_with_borde_752' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_753 = load i8* @ref_patch_with_borde_448, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 571 'load' 'ref_patch_with_borde_753' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_754 = load i8* @ref_patch_with_borde_449, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 572 'load' 'ref_patch_with_borde_754' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_755 = load i8* @ref_patch_with_borde_450, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 573 'load' 'ref_patch_with_borde_755' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_756 = load i8* @ref_patch_with_borde_451, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 574 'load' 'ref_patch_with_borde_756' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_757 = load i8* @ref_patch_with_borde_452, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 575 'load' 'ref_patch_with_borde_757' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_758 = load i8* @ref_patch_with_borde_453, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 576 'load' 'ref_patch_with_borde_758' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_759 = load i8* @ref_patch_with_borde_454, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 577 'load' 'ref_patch_with_borde_759' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_760 = load i8* @ref_patch_with_borde_456, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 578 'load' 'ref_patch_with_borde_760' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_761 = load i8* @ref_patch_with_borde_457, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 579 'load' 'ref_patch_with_borde_761' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_762 = load i8* @ref_patch_with_borde_458, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 580 'load' 'ref_patch_with_borde_762' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 581 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_763 = load i8* @ref_patch_with_borde_459, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 581 'load' 'ref_patch_with_borde_763' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_764 = load i8* @ref_patch_with_borde_460, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 582 'load' 'ref_patch_with_borde_764' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_765 = load i8* @ref_patch_with_borde_461, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 583 'load' 'ref_patch_with_borde_765' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_766 = load i8* @ref_patch_with_borde_462, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 584 'load' 'ref_patch_with_borde_766' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_767 = load i8* @ref_patch_with_borde_463, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 585 'load' 'ref_patch_with_borde_767' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_768 = load i8* @ref_patch_with_borde_464, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 586 'load' 'ref_patch_with_borde_768' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_769 = load i8* @ref_patch_with_borde_465, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 587 'load' 'ref_patch_with_borde_769' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_770 = load i8* @ref_patch_with_borde_467, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 588 'load' 'ref_patch_with_borde_770' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 589 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_771 = load i8* @ref_patch_with_borde_468, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 589 'load' 'ref_patch_with_borde_771' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 590 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_772 = load i8* @ref_patch_with_borde_469, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 590 'load' 'ref_patch_with_borde_772' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 591 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_773 = load i8* @ref_patch_with_borde_470, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 591 'load' 'ref_patch_with_borde_773' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_774 = load i8* @ref_patch_with_borde_471, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 592 'load' 'ref_patch_with_borde_774' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_775 = load i8* @ref_patch_with_borde_472, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 593 'load' 'ref_patch_with_borde_775' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 594 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_776 = load i8* @ref_patch_with_borde_473, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 594 'load' 'ref_patch_with_borde_776' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_777 = load i8* @ref_patch_with_borde_474, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 595 'load' 'ref_patch_with_borde_777' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_778 = load i8* @ref_patch_with_borde_475, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 596 'load' 'ref_patch_with_borde_778' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 597 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_779 = load i8* @ref_patch_with_borde_476, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 597 'load' 'ref_patch_with_borde_779' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 598 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_780 = load i8* @ref_patch_with_borde_478, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 598 'load' 'ref_patch_with_borde_780' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 599 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_781 = load i8* @ref_patch_with_borde_479, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 599 'load' 'ref_patch_with_borde_781' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 600 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_782 = load i8* @ref_patch_with_borde_480, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 600 'load' 'ref_patch_with_borde_782' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_783 = load i8* @ref_patch_with_borde_481, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 601 'load' 'ref_patch_with_borde_783' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_784 = load i8* @ref_patch_with_borde_482, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 602 'load' 'ref_patch_with_borde_784' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 603 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_785 = load i8* @ref_patch_with_borde_483, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 603 'load' 'ref_patch_with_borde_785' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 604 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_786 = load i8* @ref_patch_with_borde_484, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 604 'load' 'ref_patch_with_borde_786' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_787 = load i8* @ref_patch_with_borde_485, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 605 'load' 'ref_patch_with_borde_787' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 606 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_788 = load i8* @ref_patch_with_borde_486, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 606 'load' 'ref_patch_with_borde_788' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_789 = load i8* @ref_patch_with_borde_487, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 607 'load' 'ref_patch_with_borde_789' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_790 = load i8* @ref_patch_with_borde_489, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 608 'load' 'ref_patch_with_borde_790' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 609 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_791 = load i8* @ref_patch_with_borde_490, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 609 'load' 'ref_patch_with_borde_791' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 610 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_792 = load i8* @ref_patch_with_borde_491, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 610 'load' 'ref_patch_with_borde_792' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 611 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_793 = load i8* @ref_patch_with_borde_492, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 611 'load' 'ref_patch_with_borde_793' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 612 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_794 = load i8* @ref_patch_with_borde_493, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 612 'load' 'ref_patch_with_borde_794' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 613 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_795 = load i8* @ref_patch_with_borde_494, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 613 'load' 'ref_patch_with_borde_795' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 614 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_796 = load i8* @ref_patch_with_borde_495, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 614 'load' 'ref_patch_with_borde_796' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 615 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_797 = load i8* @ref_patch_with_borde_496, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 615 'load' 'ref_patch_with_borde_797' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 616 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_798 = load i8* @ref_patch_with_borde_497, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 616 'load' 'ref_patch_with_borde_798' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 617 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_799 = load i8* @ref_patch_with_borde_498, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 617 'load' 'ref_patch_with_borde_799' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 618 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1200 = load i8* @ref_patch_with_borde_499, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 618 'load' 'ref_patch_with_borde_1200' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 619 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1201 = load i8* @ref_patch_with_borde_500, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 619 'load' 'ref_patch_with_borde_1201' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 620 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1202 = load i8* @ref_patch_with_borde_511, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 620 'load' 'ref_patch_with_borde_1202' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 621 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1203 = load i8* @ref_patch_with_borde_522, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 621 'load' 'ref_patch_with_borde_1203' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 622 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1204 = load i8* @ref_patch_with_borde_533, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 622 'load' 'ref_patch_with_borde_1204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 623 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1205 = load i8* @ref_patch_with_borde_544, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 623 'load' 'ref_patch_with_borde_1205' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 624 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1206 = load i8* @ref_patch_with_borde_555, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 624 'load' 'ref_patch_with_borde_1206' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 625 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1207 = load i8* @ref_patch_with_borde_566, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 625 'load' 'ref_patch_with_borde_1207' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 626 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1208 = load i8* @ref_patch_with_borde_577, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 626 'load' 'ref_patch_with_borde_1208' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 627 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1209 = load i8* @ref_patch_with_borde_588, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 627 'load' 'ref_patch_with_borde_1209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 628 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1210 = load i8* @ref_patch_with_borde_501, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 628 'load' 'ref_patch_with_borde_1210' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1211 = load i8* @ref_patch_with_borde_502, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 629 'load' 'ref_patch_with_borde_1211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1212 = load i8* @ref_patch_with_borde_503, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 630 'load' 'ref_patch_with_borde_1212' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1213 = load i8* @ref_patch_with_borde_504, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 631 'load' 'ref_patch_with_borde_1213' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1214 = load i8* @ref_patch_with_borde_505, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 632 'load' 'ref_patch_with_borde_1214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1215 = load i8* @ref_patch_with_borde_506, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 633 'load' 'ref_patch_with_borde_1215' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1216 = load i8* @ref_patch_with_borde_507, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 634 'load' 'ref_patch_with_borde_1216' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1217 = load i8* @ref_patch_with_borde_508, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 635 'load' 'ref_patch_with_borde_1217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1218 = load i8* @ref_patch_with_borde_509, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 636 'load' 'ref_patch_with_borde_1218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 637 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1219 = load i8* @ref_patch_with_borde_510, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 637 'load' 'ref_patch_with_borde_1219' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 638 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1220 = load i8* @ref_patch_with_borde_512, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 638 'load' 'ref_patch_with_borde_1220' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 639 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1221 = load i8* @ref_patch_with_borde_513, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 639 'load' 'ref_patch_with_borde_1221' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 640 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1222 = load i8* @ref_patch_with_borde_514, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 640 'load' 'ref_patch_with_borde_1222' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 641 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1223 = load i8* @ref_patch_with_borde_515, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 641 'load' 'ref_patch_with_borde_1223' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 642 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1224 = load i8* @ref_patch_with_borde_516, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 642 'load' 'ref_patch_with_borde_1224' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 643 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1225 = load i8* @ref_patch_with_borde_517, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 643 'load' 'ref_patch_with_borde_1225' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 644 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1226 = load i8* @ref_patch_with_borde_518, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 644 'load' 'ref_patch_with_borde_1226' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 645 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1227 = load i8* @ref_patch_with_borde_519, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 645 'load' 'ref_patch_with_borde_1227' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 646 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1228 = load i8* @ref_patch_with_borde_520, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 646 'load' 'ref_patch_with_borde_1228' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 647 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1229 = load i8* @ref_patch_with_borde_521, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 647 'load' 'ref_patch_with_borde_1229' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 648 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1230 = load i8* @ref_patch_with_borde_523, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 648 'load' 'ref_patch_with_borde_1230' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 649 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1231 = load i8* @ref_patch_with_borde_524, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 649 'load' 'ref_patch_with_borde_1231' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 650 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1232 = load i8* @ref_patch_with_borde_525, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 650 'load' 'ref_patch_with_borde_1232' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 651 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1233 = load i8* @ref_patch_with_borde_526, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 651 'load' 'ref_patch_with_borde_1233' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 652 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1234 = load i8* @ref_patch_with_borde_527, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 652 'load' 'ref_patch_with_borde_1234' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 653 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1235 = load i8* @ref_patch_with_borde_528, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 653 'load' 'ref_patch_with_borde_1235' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 654 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1236 = load i8* @ref_patch_with_borde_529, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 654 'load' 'ref_patch_with_borde_1236' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 655 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1237 = load i8* @ref_patch_with_borde_530, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 655 'load' 'ref_patch_with_borde_1237' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 656 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1238 = load i8* @ref_patch_with_borde_531, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 656 'load' 'ref_patch_with_borde_1238' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 657 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1239 = load i8* @ref_patch_with_borde_532, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 657 'load' 'ref_patch_with_borde_1239' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 658 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1240 = load i8* @ref_patch_with_borde_534, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 658 'load' 'ref_patch_with_borde_1240' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 659 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1241 = load i8* @ref_patch_with_borde_535, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 659 'load' 'ref_patch_with_borde_1241' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 660 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1242 = load i8* @ref_patch_with_borde_536, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 660 'load' 'ref_patch_with_borde_1242' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 661 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1243 = load i8* @ref_patch_with_borde_537, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 661 'load' 'ref_patch_with_borde_1243' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1244 = load i8* @ref_patch_with_borde_538, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 662 'load' 'ref_patch_with_borde_1244' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1245 = load i8* @ref_patch_with_borde_539, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 663 'load' 'ref_patch_with_borde_1245' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1246 = load i8* @ref_patch_with_borde_540, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 664 'load' 'ref_patch_with_borde_1246' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1247 = load i8* @ref_patch_with_borde_541, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 665 'load' 'ref_patch_with_borde_1247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1248 = load i8* @ref_patch_with_borde_542, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 666 'load' 'ref_patch_with_borde_1248' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1249 = load i8* @ref_patch_with_borde_543, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 667 'load' 'ref_patch_with_borde_1249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 668 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1250 = load i8* @ref_patch_with_borde_545, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 668 'load' 'ref_patch_with_borde_1250' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1251 = load i8* @ref_patch_with_borde_546, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 669 'load' 'ref_patch_with_borde_1251' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 670 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1252 = load i8* @ref_patch_with_borde_547, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 670 'load' 'ref_patch_with_borde_1252' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 671 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1253 = load i8* @ref_patch_with_borde_548, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 671 'load' 'ref_patch_with_borde_1253' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 672 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1254 = load i8* @ref_patch_with_borde_549, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 672 'load' 'ref_patch_with_borde_1254' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 673 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1255 = load i8* @ref_patch_with_borde_550, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 673 'load' 'ref_patch_with_borde_1255' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 674 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1256 = load i8* @ref_patch_with_borde_551, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 674 'load' 'ref_patch_with_borde_1256' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1257 = load i8* @ref_patch_with_borde_552, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 675 'load' 'ref_patch_with_borde_1257' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 676 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1258 = load i8* @ref_patch_with_borde_553, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 676 'load' 'ref_patch_with_borde_1258' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 677 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1259 = load i8* @ref_patch_with_borde_554, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 677 'load' 'ref_patch_with_borde_1259' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 678 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1260 = load i8* @ref_patch_with_borde_556, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 678 'load' 'ref_patch_with_borde_1260' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 679 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1261 = load i8* @ref_patch_with_borde_557, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 679 'load' 'ref_patch_with_borde_1261' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 680 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1262 = load i8* @ref_patch_with_borde_558, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 680 'load' 'ref_patch_with_borde_1262' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 681 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1263 = load i8* @ref_patch_with_borde_559, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 681 'load' 'ref_patch_with_borde_1263' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 682 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1264 = load i8* @ref_patch_with_borde_560, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 682 'load' 'ref_patch_with_borde_1264' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 683 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1265 = load i8* @ref_patch_with_borde_561, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 683 'load' 'ref_patch_with_borde_1265' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 684 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1266 = load i8* @ref_patch_with_borde_562, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 684 'load' 'ref_patch_with_borde_1266' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 685 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1267 = load i8* @ref_patch_with_borde_563, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 685 'load' 'ref_patch_with_borde_1267' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 686 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1268 = load i8* @ref_patch_with_borde_564, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 686 'load' 'ref_patch_with_borde_1268' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 687 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1269 = load i8* @ref_patch_with_borde_565, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 687 'load' 'ref_patch_with_borde_1269' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 688 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1270 = load i8* @ref_patch_with_borde_567, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 688 'load' 'ref_patch_with_borde_1270' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 689 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1271 = load i8* @ref_patch_with_borde_568, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 689 'load' 'ref_patch_with_borde_1271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 690 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1272 = load i8* @ref_patch_with_borde_569, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 690 'load' 'ref_patch_with_borde_1272' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 691 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1273 = load i8* @ref_patch_with_borde_570, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 691 'load' 'ref_patch_with_borde_1273' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1274 = load i8* @ref_patch_with_borde_571, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 692 'load' 'ref_patch_with_borde_1274' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 693 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1275 = load i8* @ref_patch_with_borde_572, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 693 'load' 'ref_patch_with_borde_1275' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 694 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1276 = load i8* @ref_patch_with_borde_573, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 694 'load' 'ref_patch_with_borde_1276' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1277 = load i8* @ref_patch_with_borde_574, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 695 'load' 'ref_patch_with_borde_1277' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 696 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1278 = load i8* @ref_patch_with_borde_575, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 696 'load' 'ref_patch_with_borde_1278' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 697 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1279 = load i8* @ref_patch_with_borde_576, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 697 'load' 'ref_patch_with_borde_1279' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 698 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1280 = load i8* @ref_patch_with_borde_578, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 698 'load' 'ref_patch_with_borde_1280' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1281 = load i8* @ref_patch_with_borde_579, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 699 'load' 'ref_patch_with_borde_1281' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1282 = load i8* @ref_patch_with_borde_580, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 700 'load' 'ref_patch_with_borde_1282' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1283 = load i8* @ref_patch_with_borde_581, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 701 'load' 'ref_patch_with_borde_1283' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 702 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1284 = load i8* @ref_patch_with_borde_582, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 702 'load' 'ref_patch_with_borde_1284' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 703 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1285 = load i8* @ref_patch_with_borde_583, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 703 'load' 'ref_patch_with_borde_1285' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 704 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1286 = load i8* @ref_patch_with_borde_584, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 704 'load' 'ref_patch_with_borde_1286' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 705 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1287 = load i8* @ref_patch_with_borde_585, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 705 'load' 'ref_patch_with_borde_1287' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 706 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1288 = load i8* @ref_patch_with_borde_586, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 706 'load' 'ref_patch_with_borde_1288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 707 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1289 = load i8* @ref_patch_with_borde_587, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 707 'load' 'ref_patch_with_borde_1289' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 708 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1290 = load i8* @ref_patch_with_borde_589, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 708 'load' 'ref_patch_with_borde_1290' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 709 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1291 = load i8* @ref_patch_with_borde_590, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 709 'load' 'ref_patch_with_borde_1291' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 710 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1292 = load i8* @ref_patch_with_borde_591, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 710 'load' 'ref_patch_with_borde_1292' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 711 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1293 = load i8* @ref_patch_with_borde_592, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 711 'load' 'ref_patch_with_borde_1293' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 712 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1294 = load i8* @ref_patch_with_borde_593, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 712 'load' 'ref_patch_with_borde_1294' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 713 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1295 = load i8* @ref_patch_with_borde_594, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 713 'load' 'ref_patch_with_borde_1295' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 714 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1296 = load i8* @ref_patch_with_borde_595, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 714 'load' 'ref_patch_with_borde_1296' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 715 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1297 = load i8* @ref_patch_with_borde_596, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 715 'load' 'ref_patch_with_borde_1297' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 716 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1298 = load i8* @ref_patch_with_borde_597, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 716 'load' 'ref_patch_with_borde_1298' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 717 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1299 = load i8* @ref_patch_with_borde_598, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 717 'load' 'ref_patch_with_borde_1299' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 718 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1300 = load i8* @ref_patch_with_borde_599, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 718 'load' 'ref_patch_with_borde_1300' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 719 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1301 = load i8* @ref_patch_with_borde_600, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 719 'load' 'ref_patch_with_borde_1301' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 720 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1302 = load i8* @ref_patch_with_borde_611, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 720 'load' 'ref_patch_with_borde_1302' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 721 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1303 = load i8* @ref_patch_with_borde_622, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 721 'load' 'ref_patch_with_borde_1303' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 722 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1304 = load i8* @ref_patch_with_borde_633, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 722 'load' 'ref_patch_with_borde_1304' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 723 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1305 = load i8* @ref_patch_with_borde_644, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 723 'load' 'ref_patch_with_borde_1305' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 724 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1306 = load i8* @ref_patch_with_borde_655, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 724 'load' 'ref_patch_with_borde_1306' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 725 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1307 = load i8* @ref_patch_with_borde_666, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 725 'load' 'ref_patch_with_borde_1307' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 726 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1308 = load i8* @ref_patch_with_borde_677, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 726 'load' 'ref_patch_with_borde_1308' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 727 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1309 = load i8* @ref_patch_with_borde_688, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 727 'load' 'ref_patch_with_borde_1309' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 728 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1310 = load i8* @ref_patch_with_borde_601, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 728 'load' 'ref_patch_with_borde_1310' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 729 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1311 = load i8* @ref_patch_with_borde_602, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 729 'load' 'ref_patch_with_borde_1311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 730 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1312 = load i8* @ref_patch_with_borde_603, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 730 'load' 'ref_patch_with_borde_1312' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 731 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1313 = load i8* @ref_patch_with_borde_604, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 731 'load' 'ref_patch_with_borde_1313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 732 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1314 = load i8* @ref_patch_with_borde_605, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 732 'load' 'ref_patch_with_borde_1314' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 733 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1315 = load i8* @ref_patch_with_borde_606, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 733 'load' 'ref_patch_with_borde_1315' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 734 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1316 = load i8* @ref_patch_with_borde_607, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 734 'load' 'ref_patch_with_borde_1316' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 735 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1317 = load i8* @ref_patch_with_borde_608, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 735 'load' 'ref_patch_with_borde_1317' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 736 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1318 = load i8* @ref_patch_with_borde_609, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 736 'load' 'ref_patch_with_borde_1318' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 737 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1319 = load i8* @ref_patch_with_borde_610, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 737 'load' 'ref_patch_with_borde_1319' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 738 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1320 = load i8* @ref_patch_with_borde_612, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 738 'load' 'ref_patch_with_borde_1320' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 739 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1321 = load i8* @ref_patch_with_borde_613, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 739 'load' 'ref_patch_with_borde_1321' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 740 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1322 = load i8* @ref_patch_with_borde_614, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 740 'load' 'ref_patch_with_borde_1322' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 741 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1323 = load i8* @ref_patch_with_borde_615, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 741 'load' 'ref_patch_with_borde_1323' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 742 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1324 = load i8* @ref_patch_with_borde_616, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 742 'load' 'ref_patch_with_borde_1324' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 743 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1325 = load i8* @ref_patch_with_borde_617, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 743 'load' 'ref_patch_with_borde_1325' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 744 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1326 = load i8* @ref_patch_with_borde_618, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 744 'load' 'ref_patch_with_borde_1326' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 745 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1327 = load i8* @ref_patch_with_borde_619, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 745 'load' 'ref_patch_with_borde_1327' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 746 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1328 = load i8* @ref_patch_with_borde_620, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 746 'load' 'ref_patch_with_borde_1328' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 747 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1329 = load i8* @ref_patch_with_borde_621, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 747 'load' 'ref_patch_with_borde_1329' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 748 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1330 = load i8* @ref_patch_with_borde_623, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 748 'load' 'ref_patch_with_borde_1330' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 749 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1331 = load i8* @ref_patch_with_borde_624, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 749 'load' 'ref_patch_with_borde_1331' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 750 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1332 = load i8* @ref_patch_with_borde_625, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 750 'load' 'ref_patch_with_borde_1332' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 751 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1333 = load i8* @ref_patch_with_borde_626, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 751 'load' 'ref_patch_with_borde_1333' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 752 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1334 = load i8* @ref_patch_with_borde_627, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 752 'load' 'ref_patch_with_borde_1334' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 753 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1335 = load i8* @ref_patch_with_borde_628, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 753 'load' 'ref_patch_with_borde_1335' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 754 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1336 = load i8* @ref_patch_with_borde_629, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 754 'load' 'ref_patch_with_borde_1336' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 755 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1337 = load i8* @ref_patch_with_borde_630, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 755 'load' 'ref_patch_with_borde_1337' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 756 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1338 = load i8* @ref_patch_with_borde_631, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 756 'load' 'ref_patch_with_borde_1338' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 757 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1339 = load i8* @ref_patch_with_borde_632, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 757 'load' 'ref_patch_with_borde_1339' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 758 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1340 = load i8* @ref_patch_with_borde_634, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 758 'load' 'ref_patch_with_borde_1340' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 759 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1341 = load i8* @ref_patch_with_borde_635, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 759 'load' 'ref_patch_with_borde_1341' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 760 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1342 = load i8* @ref_patch_with_borde_636, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 760 'load' 'ref_patch_with_borde_1342' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 761 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1343 = load i8* @ref_patch_with_borde_637, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 761 'load' 'ref_patch_with_borde_1343' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 762 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1344 = load i8* @ref_patch_with_borde_638, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 762 'load' 'ref_patch_with_borde_1344' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 763 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1345 = load i8* @ref_patch_with_borde_639, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 763 'load' 'ref_patch_with_borde_1345' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 764 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1346 = load i8* @ref_patch_with_borde_640, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 764 'load' 'ref_patch_with_borde_1346' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 765 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1347 = load i8* @ref_patch_with_borde_641, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 765 'load' 'ref_patch_with_borde_1347' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 766 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1348 = load i8* @ref_patch_with_borde_642, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 766 'load' 'ref_patch_with_borde_1348' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 767 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1349 = load i8* @ref_patch_with_borde_643, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 767 'load' 'ref_patch_with_borde_1349' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 768 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1350 = load i8* @ref_patch_with_borde_645, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 768 'load' 'ref_patch_with_borde_1350' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 769 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1351 = load i8* @ref_patch_with_borde_646, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 769 'load' 'ref_patch_with_borde_1351' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 770 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1352 = load i8* @ref_patch_with_borde_647, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 770 'load' 'ref_patch_with_borde_1352' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 771 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1353 = load i8* @ref_patch_with_borde_648, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 771 'load' 'ref_patch_with_borde_1353' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 772 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1354 = load i8* @ref_patch_with_borde_649, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 772 'load' 'ref_patch_with_borde_1354' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 773 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1355 = load i8* @ref_patch_with_borde_650, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 773 'load' 'ref_patch_with_borde_1355' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 774 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1356 = load i8* @ref_patch_with_borde_651, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 774 'load' 'ref_patch_with_borde_1356' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 775 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1357 = load i8* @ref_patch_with_borde_652, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 775 'load' 'ref_patch_with_borde_1357' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 776 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1358 = load i8* @ref_patch_with_borde_653, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 776 'load' 'ref_patch_with_borde_1358' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 777 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1359 = load i8* @ref_patch_with_borde_654, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 777 'load' 'ref_patch_with_borde_1359' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 778 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1360 = load i8* @ref_patch_with_borde_656, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 778 'load' 'ref_patch_with_borde_1360' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 779 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1361 = load i8* @ref_patch_with_borde_657, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 779 'load' 'ref_patch_with_borde_1361' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 780 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1362 = load i8* @ref_patch_with_borde_658, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 780 'load' 'ref_patch_with_borde_1362' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 781 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1363 = load i8* @ref_patch_with_borde_659, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 781 'load' 'ref_patch_with_borde_1363' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 782 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1364 = load i8* @ref_patch_with_borde_660, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 782 'load' 'ref_patch_with_borde_1364' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 783 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1365 = load i8* @ref_patch_with_borde_661, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 783 'load' 'ref_patch_with_borde_1365' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 784 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1366 = load i8* @ref_patch_with_borde_662, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 784 'load' 'ref_patch_with_borde_1366' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 785 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1367 = load i8* @ref_patch_with_borde_663, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 785 'load' 'ref_patch_with_borde_1367' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 786 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1368 = load i8* @ref_patch_with_borde_664, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 786 'load' 'ref_patch_with_borde_1368' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 787 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1369 = load i8* @ref_patch_with_borde_665, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 787 'load' 'ref_patch_with_borde_1369' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 788 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1370 = load i8* @ref_patch_with_borde_667, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 788 'load' 'ref_patch_with_borde_1370' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 789 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1371 = load i8* @ref_patch_with_borde_668, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 789 'load' 'ref_patch_with_borde_1371' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 790 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1372 = load i8* @ref_patch_with_borde_669, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 790 'load' 'ref_patch_with_borde_1372' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 791 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1373 = load i8* @ref_patch_with_borde_670, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 791 'load' 'ref_patch_with_borde_1373' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 792 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1374 = load i8* @ref_patch_with_borde_671, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 792 'load' 'ref_patch_with_borde_1374' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 793 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1375 = load i8* @ref_patch_with_borde_672, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 793 'load' 'ref_patch_with_borde_1375' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 794 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1376 = load i8* @ref_patch_with_borde_673, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 794 'load' 'ref_patch_with_borde_1376' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 795 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1377 = load i8* @ref_patch_with_borde_674, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 795 'load' 'ref_patch_with_borde_1377' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 796 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1378 = load i8* @ref_patch_with_borde_675, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 796 'load' 'ref_patch_with_borde_1378' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 797 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1379 = load i8* @ref_patch_with_borde_676, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 797 'load' 'ref_patch_with_borde_1379' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 798 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1380 = load i8* @ref_patch_with_borde_678, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 798 'load' 'ref_patch_with_borde_1380' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 799 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1381 = load i8* @ref_patch_with_borde_679, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 799 'load' 'ref_patch_with_borde_1381' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 800 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1382 = load i8* @ref_patch_with_borde_680, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 800 'load' 'ref_patch_with_borde_1382' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 801 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1383 = load i8* @ref_patch_with_borde_681, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 801 'load' 'ref_patch_with_borde_1383' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 802 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1384 = load i8* @ref_patch_with_borde_682, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 802 'load' 'ref_patch_with_borde_1384' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 803 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1385 = load i8* @ref_patch_with_borde_683, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 803 'load' 'ref_patch_with_borde_1385' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 804 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1386 = load i8* @ref_patch_with_borde_684, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 804 'load' 'ref_patch_with_borde_1386' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 805 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1387 = load i8* @ref_patch_with_borde_685, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 805 'load' 'ref_patch_with_borde_1387' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 806 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1388 = load i8* @ref_patch_with_borde_686, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 806 'load' 'ref_patch_with_borde_1388' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 807 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1389 = load i8* @ref_patch_with_borde_687, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 807 'load' 'ref_patch_with_borde_1389' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 808 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1390 = load i8* @ref_patch_with_borde_689, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 808 'load' 'ref_patch_with_borde_1390' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 809 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1391 = load i8* @ref_patch_with_borde_690, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 809 'load' 'ref_patch_with_borde_1391' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 810 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1392 = load i8* @ref_patch_with_borde_691, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 810 'load' 'ref_patch_with_borde_1392' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 811 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1393 = load i8* @ref_patch_with_borde_692, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 811 'load' 'ref_patch_with_borde_1393' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 812 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1394 = load i8* @ref_patch_with_borde_693, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 812 'load' 'ref_patch_with_borde_1394' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 813 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1395 = load i8* @ref_patch_with_borde_694, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 813 'load' 'ref_patch_with_borde_1395' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 814 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1396 = load i8* @ref_patch_with_borde_695, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 814 'load' 'ref_patch_with_borde_1396' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 815 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1397 = load i8* @ref_patch_with_borde_696, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 815 'load' 'ref_patch_with_borde_1397' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 816 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1398 = load i8* @ref_patch_with_borde_697, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 816 'load' 'ref_patch_with_borde_1398' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 817 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1399 = load i8* @ref_patch_with_borde_698, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 817 'load' 'ref_patch_with_borde_1399' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 818 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1400 = load i8* @ref_patch_with_borde_99, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 818 'load' 'ref_patch_with_borde_1400' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 819 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1401 = load i8* @ref_patch_with_borde_98, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 819 'load' 'ref_patch_with_borde_1401' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 820 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1402 = load i8* @ref_patch_with_borde_87, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 820 'load' 'ref_patch_with_borde_1402' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 821 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1403 = load i8* @ref_patch_with_borde_76, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 821 'load' 'ref_patch_with_borde_1403' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 822 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1404 = load i8* @ref_patch_with_borde_65, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 822 'load' 'ref_patch_with_borde_1404' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 823 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1405 = load i8* @ref_patch_with_borde_54, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 823 'load' 'ref_patch_with_borde_1405' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 824 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1406 = load i8* @ref_patch_with_borde_43, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 824 'load' 'ref_patch_with_borde_1406' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 825 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1407 = load i8* @ref_patch_with_borde_32, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 825 'load' 'ref_patch_with_borde_1407' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 826 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1408 = load i8* @ref_patch_with_borde_21, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 826 'load' 'ref_patch_with_borde_1408' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 827 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1409 = load i8* @ref_patch_with_borde_10, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 827 'load' 'ref_patch_with_borde_1409' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 828 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1410 = load i8* @ref_patch_with_borde_97, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 828 'load' 'ref_patch_with_borde_1410' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 829 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1411 = load i8* @ref_patch_with_borde_96, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 829 'load' 'ref_patch_with_borde_1411' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 830 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1412 = load i8* @ref_patch_with_borde_95, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 830 'load' 'ref_patch_with_borde_1412' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 831 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1413 = load i8* @ref_patch_with_borde_94, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 831 'load' 'ref_patch_with_borde_1413' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 832 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1414 = load i8* @ref_patch_with_borde_93, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 832 'load' 'ref_patch_with_borde_1414' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 833 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1415 = load i8* @ref_patch_with_borde_92, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 833 'load' 'ref_patch_with_borde_1415' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 834 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1416 = load i8* @ref_patch_with_borde_91, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 834 'load' 'ref_patch_with_borde_1416' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 835 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1417 = load i8* @ref_patch_with_borde_90, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 835 'load' 'ref_patch_with_borde_1417' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 836 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1418 = load i8* @ref_patch_with_borde_89, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 836 'load' 'ref_patch_with_borde_1418' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 837 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1419 = load i8* @ref_patch_with_borde_88, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 837 'load' 'ref_patch_with_borde_1419' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 838 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1420 = load i8* @ref_patch_with_borde_86, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 838 'load' 'ref_patch_with_borde_1420' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 839 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1421 = load i8* @ref_patch_with_borde_85, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 839 'load' 'ref_patch_with_borde_1421' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 840 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1422 = load i8* @ref_patch_with_borde_84, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 840 'load' 'ref_patch_with_borde_1422' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 841 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1423 = load i8* @ref_patch_with_borde_83, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 841 'load' 'ref_patch_with_borde_1423' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 842 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1424 = load i8* @ref_patch_with_borde_82, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 842 'load' 'ref_patch_with_borde_1424' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 843 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1425 = load i8* @ref_patch_with_borde_81, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 843 'load' 'ref_patch_with_borde_1425' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 844 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1426 = load i8* @ref_patch_with_borde_80, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 844 'load' 'ref_patch_with_borde_1426' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 845 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1427 = load i8* @ref_patch_with_borde_79, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 845 'load' 'ref_patch_with_borde_1427' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 846 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1428 = load i8* @ref_patch_with_borde_78, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 846 'load' 'ref_patch_with_borde_1428' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 847 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1429 = load i8* @ref_patch_with_borde_77, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 847 'load' 'ref_patch_with_borde_1429' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 848 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1430 = load i8* @ref_patch_with_borde_75, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 848 'load' 'ref_patch_with_borde_1430' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 849 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1431 = load i8* @ref_patch_with_borde_74, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 849 'load' 'ref_patch_with_borde_1431' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 850 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1432 = load i8* @ref_patch_with_borde_73, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 850 'load' 'ref_patch_with_borde_1432' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 851 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1433 = load i8* @ref_patch_with_borde_72, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 851 'load' 'ref_patch_with_borde_1433' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 852 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1434 = load i8* @ref_patch_with_borde_71, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 852 'load' 'ref_patch_with_borde_1434' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 853 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1435 = load i8* @ref_patch_with_borde_70, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 853 'load' 'ref_patch_with_borde_1435' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 854 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1436 = load i8* @ref_patch_with_borde_69, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 854 'load' 'ref_patch_with_borde_1436' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 855 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1437 = load i8* @ref_patch_with_borde_68, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 855 'load' 'ref_patch_with_borde_1437' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 856 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1438 = load i8* @ref_patch_with_borde_67, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 856 'load' 'ref_patch_with_borde_1438' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 857 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1439 = load i8* @ref_patch_with_borde_66, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 857 'load' 'ref_patch_with_borde_1439' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 858 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1440 = load i8* @ref_patch_with_borde_64, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 858 'load' 'ref_patch_with_borde_1440' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 859 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1441 = load i8* @ref_patch_with_borde_63, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 859 'load' 'ref_patch_with_borde_1441' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 860 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1442 = load i8* @ref_patch_with_borde_62, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 860 'load' 'ref_patch_with_borde_1442' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 861 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1443 = load i8* @ref_patch_with_borde_61, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 861 'load' 'ref_patch_with_borde_1443' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 862 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1444 = load i8* @ref_patch_with_borde_60, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 862 'load' 'ref_patch_with_borde_1444' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 863 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1445 = load i8* @ref_patch_with_borde_59, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 863 'load' 'ref_patch_with_borde_1445' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 864 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1446 = load i8* @ref_patch_with_borde_58, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 864 'load' 'ref_patch_with_borde_1446' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 865 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1447 = load i8* @ref_patch_with_borde_57, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 865 'load' 'ref_patch_with_borde_1447' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 866 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1448 = load i8* @ref_patch_with_borde_56, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 866 'load' 'ref_patch_with_borde_1448' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 867 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1449 = load i8* @ref_patch_with_borde_55, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 867 'load' 'ref_patch_with_borde_1449' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 868 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1450 = load i8* @ref_patch_with_borde_53, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 868 'load' 'ref_patch_with_borde_1450' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 869 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1451 = load i8* @ref_patch_with_borde_52, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 869 'load' 'ref_patch_with_borde_1451' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 870 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1452 = load i8* @ref_patch_with_borde_51, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 870 'load' 'ref_patch_with_borde_1452' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 871 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1453 = load i8* @ref_patch_with_borde_50, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 871 'load' 'ref_patch_with_borde_1453' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 872 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1454 = load i8* @ref_patch_with_borde_49, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 872 'load' 'ref_patch_with_borde_1454' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 873 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1455 = load i8* @ref_patch_with_borde_48, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 873 'load' 'ref_patch_with_borde_1455' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 874 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1456 = load i8* @ref_patch_with_borde_47, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 874 'load' 'ref_patch_with_borde_1456' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 875 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1457 = load i8* @ref_patch_with_borde_46, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 875 'load' 'ref_patch_with_borde_1457' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 876 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1458 = load i8* @ref_patch_with_borde_45, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 876 'load' 'ref_patch_with_borde_1458' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 877 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1459 = load i8* @ref_patch_with_borde_44, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 877 'load' 'ref_patch_with_borde_1459' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 878 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1460 = load i8* @ref_patch_with_borde_42, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 878 'load' 'ref_patch_with_borde_1460' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 879 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1461 = load i8* @ref_patch_with_borde_41, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 879 'load' 'ref_patch_with_borde_1461' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 880 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1462 = load i8* @ref_patch_with_borde_40, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 880 'load' 'ref_patch_with_borde_1462' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 881 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1463 = load i8* @ref_patch_with_borde_39, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 881 'load' 'ref_patch_with_borde_1463' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 882 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1464 = load i8* @ref_patch_with_borde_38, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 882 'load' 'ref_patch_with_borde_1464' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 883 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1465 = load i8* @ref_patch_with_borde_37, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 883 'load' 'ref_patch_with_borde_1465' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 884 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1466 = load i8* @ref_patch_with_borde_36, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 884 'load' 'ref_patch_with_borde_1466' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 885 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1467 = load i8* @ref_patch_with_borde_35, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 885 'load' 'ref_patch_with_borde_1467' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 886 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1468 = load i8* @ref_patch_with_borde_34, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 886 'load' 'ref_patch_with_borde_1468' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 887 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1469 = load i8* @ref_patch_with_borde_33, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 887 'load' 'ref_patch_with_borde_1469' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 888 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1470 = load i8* @ref_patch_with_borde_31, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 888 'load' 'ref_patch_with_borde_1470' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 889 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1471 = load i8* @ref_patch_with_borde_30, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 889 'load' 'ref_patch_with_borde_1471' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 890 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1472 = load i8* @ref_patch_with_borde_29, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 890 'load' 'ref_patch_with_borde_1472' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 891 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1473 = load i8* @ref_patch_with_borde_28, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 891 'load' 'ref_patch_with_borde_1473' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1474 = load i8* @ref_patch_with_borde_27, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 892 'load' 'ref_patch_with_borde_1474' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 893 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1475 = load i8* @ref_patch_with_borde_26, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 893 'load' 'ref_patch_with_borde_1475' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1476 = load i8* @ref_patch_with_borde_25, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 894 'load' 'ref_patch_with_borde_1476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1477 = load i8* @ref_patch_with_borde_24, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 895 'load' 'ref_patch_with_borde_1477' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 896 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1478 = load i8* @ref_patch_with_borde_23, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 896 'load' 'ref_patch_with_borde_1478' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 897 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1479 = load i8* @ref_patch_with_borde_22, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 897 'load' 'ref_patch_with_borde_1479' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 898 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1480 = load i8* @ref_patch_with_borde_20, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 898 'load' 'ref_patch_with_borde_1480' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1481 = load i8* @ref_patch_with_borde_19, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 899 'load' 'ref_patch_with_borde_1481' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1482 = load i8* @ref_patch_with_borde_18, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 900 'load' 'ref_patch_with_borde_1482' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 901 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1483 = load i8* @ref_patch_with_borde_17, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 901 'load' 'ref_patch_with_borde_1483' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 902 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1484 = load i8* @ref_patch_with_borde_16, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 902 'load' 'ref_patch_with_borde_1484' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 903 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1485 = load i8* @ref_patch_with_borde_15, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 903 'load' 'ref_patch_with_borde_1485' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 904 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1486 = load i8* @ref_patch_with_borde_14, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 904 'load' 'ref_patch_with_borde_1486' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 905 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1487 = load i8* @ref_patch_with_borde_13, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 905 'load' 'ref_patch_with_borde_1487' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 906 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1488 = load i8* @ref_patch_with_borde_12, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 906 'load' 'ref_patch_with_borde_1488' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 907 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1489 = load i8* @ref_patch_with_borde_11, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 907 'load' 'ref_patch_with_borde_1489' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 908 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1490 = load i8* @ref_patch_with_borde_9, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 908 'load' 'ref_patch_with_borde_1490' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 909 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1491 = load i8* @ref_patch_with_borde_8, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 909 'load' 'ref_patch_with_borde_1491' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 910 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1492 = load i8* @ref_patch_with_borde_7, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 910 'load' 'ref_patch_with_borde_1492' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 911 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1493 = load i8* @ref_patch_with_borde_6, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 911 'load' 'ref_patch_with_borde_1493' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 912 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1494 = load i8* @ref_patch_with_borde_5, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 912 'load' 'ref_patch_with_borde_1494' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 913 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1495 = load i8* @ref_patch_with_borde_4, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 913 'load' 'ref_patch_with_borde_1495' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 914 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1496 = load i8* @ref_patch_with_borde_3, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 914 'load' 'ref_patch_with_borde_1496' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 915 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1497 = load i8* @ref_patch_with_borde_2, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 915 'load' 'ref_patch_with_borde_1497' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 916 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1498 = load i8* @ref_patch_with_borde_1, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 916 'load' 'ref_patch_with_borde_1498' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 917 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1499 = load i8* @ref_patch_with_borde, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 917 'load' 'ref_patch_with_borde_1499' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 918 [7/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:221]   --->   Operation 918 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 919 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_700, i8* %ref_patch_with_borde_800" [batch_align2d_hls/align2d.c:247]   --->   Operation 919 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 920 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_701, i8* %ref_patch_with_borde_801" [batch_align2d_hls/align2d.c:247]   --->   Operation 920 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 921 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_702, i8* %ref_patch_with_borde_802" [batch_align2d_hls/align2d.c:247]   --->   Operation 921 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 922 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_703, i8* %ref_patch_with_borde_803" [batch_align2d_hls/align2d.c:247]   --->   Operation 922 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 923 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_704, i8* %ref_patch_with_borde_804" [batch_align2d_hls/align2d.c:247]   --->   Operation 923 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 924 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_705, i8* %ref_patch_with_borde_805" [batch_align2d_hls/align2d.c:247]   --->   Operation 924 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 925 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_706, i8* %ref_patch_with_borde_806" [batch_align2d_hls/align2d.c:247]   --->   Operation 925 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 926 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_707, i8* %ref_patch_with_borde_807" [batch_align2d_hls/align2d.c:247]   --->   Operation 926 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 927 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_708, i8* %ref_patch_with_borde_808" [batch_align2d_hls/align2d.c:247]   --->   Operation 927 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 928 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_709, i8* %ref_patch_with_borde_809" [batch_align2d_hls/align2d.c:247]   --->   Operation 928 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 929 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_710, i8* %ref_patch_with_borde_810" [batch_align2d_hls/align2d.c:247]   --->   Operation 929 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 930 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_711, i8* %ref_patch_with_borde_811" [batch_align2d_hls/align2d.c:247]   --->   Operation 930 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 931 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_712, i8* %ref_patch_with_borde_812" [batch_align2d_hls/align2d.c:247]   --->   Operation 931 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 932 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_713, i8* %ref_patch_with_borde_813" [batch_align2d_hls/align2d.c:247]   --->   Operation 932 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 933 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_714, i8* %ref_patch_with_borde_814" [batch_align2d_hls/align2d.c:247]   --->   Operation 933 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 934 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_715, i8* %ref_patch_with_borde_815" [batch_align2d_hls/align2d.c:247]   --->   Operation 934 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 935 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_716, i8* %ref_patch_with_borde_816" [batch_align2d_hls/align2d.c:247]   --->   Operation 935 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 936 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_717, i8* %ref_patch_with_borde_817" [batch_align2d_hls/align2d.c:247]   --->   Operation 936 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 937 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_718, i8* %ref_patch_with_borde_818" [batch_align2d_hls/align2d.c:247]   --->   Operation 937 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 938 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_719, i8* %ref_patch_with_borde_819" [batch_align2d_hls/align2d.c:247]   --->   Operation 938 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 939 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_720, i8* %ref_patch_with_borde_820" [batch_align2d_hls/align2d.c:247]   --->   Operation 939 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 940 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_721, i8* %ref_patch_with_borde_821" [batch_align2d_hls/align2d.c:247]   --->   Operation 940 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 941 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_722, i8* %ref_patch_with_borde_822" [batch_align2d_hls/align2d.c:247]   --->   Operation 941 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 942 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_723, i8* %ref_patch_with_borde_823" [batch_align2d_hls/align2d.c:247]   --->   Operation 942 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 943 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_724, i8* %ref_patch_with_borde_824" [batch_align2d_hls/align2d.c:247]   --->   Operation 943 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 944 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_725, i8* %ref_patch_with_borde_825" [batch_align2d_hls/align2d.c:247]   --->   Operation 944 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 945 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_726, i8* %ref_patch_with_borde_826" [batch_align2d_hls/align2d.c:247]   --->   Operation 945 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 946 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_727, i8* %ref_patch_with_borde_827" [batch_align2d_hls/align2d.c:247]   --->   Operation 946 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 947 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_728, i8* %ref_patch_with_borde_828" [batch_align2d_hls/align2d.c:247]   --->   Operation 947 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 948 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_729, i8* %ref_patch_with_borde_829" [batch_align2d_hls/align2d.c:247]   --->   Operation 948 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 949 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_730, i8* %ref_patch_with_borde_830" [batch_align2d_hls/align2d.c:247]   --->   Operation 949 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 950 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_731, i8* %ref_patch_with_borde_831" [batch_align2d_hls/align2d.c:247]   --->   Operation 950 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 951 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_732, i8* %ref_patch_with_borde_832" [batch_align2d_hls/align2d.c:247]   --->   Operation 951 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 952 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_733, i8* %ref_patch_with_borde_833" [batch_align2d_hls/align2d.c:247]   --->   Operation 952 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 953 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_734, i8* %ref_patch_with_borde_834" [batch_align2d_hls/align2d.c:247]   --->   Operation 953 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 954 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_735, i8* %ref_patch_with_borde_835" [batch_align2d_hls/align2d.c:247]   --->   Operation 954 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 955 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_736, i8* %ref_patch_with_borde_836" [batch_align2d_hls/align2d.c:247]   --->   Operation 955 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 956 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_737, i8* %ref_patch_with_borde_837" [batch_align2d_hls/align2d.c:247]   --->   Operation 956 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 957 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_738, i8* %ref_patch_with_borde_838" [batch_align2d_hls/align2d.c:247]   --->   Operation 957 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 958 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_739, i8* %ref_patch_with_borde_839" [batch_align2d_hls/align2d.c:247]   --->   Operation 958 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 959 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_740, i8* %ref_patch_with_borde_840" [batch_align2d_hls/align2d.c:247]   --->   Operation 959 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 960 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_741, i8* %ref_patch_with_borde_841" [batch_align2d_hls/align2d.c:247]   --->   Operation 960 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 961 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_742, i8* %ref_patch_with_borde_842" [batch_align2d_hls/align2d.c:247]   --->   Operation 961 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 962 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_743, i8* %ref_patch_with_borde_843" [batch_align2d_hls/align2d.c:247]   --->   Operation 962 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 963 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_744, i8* %ref_patch_with_borde_844" [batch_align2d_hls/align2d.c:247]   --->   Operation 963 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 964 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_745, i8* %ref_patch_with_borde_845" [batch_align2d_hls/align2d.c:247]   --->   Operation 964 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 965 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_746, i8* %ref_patch_with_borde_846" [batch_align2d_hls/align2d.c:247]   --->   Operation 965 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 966 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_747, i8* %ref_patch_with_borde_847" [batch_align2d_hls/align2d.c:247]   --->   Operation 966 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 967 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_748, i8* %ref_patch_with_borde_848" [batch_align2d_hls/align2d.c:247]   --->   Operation 967 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 968 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_749, i8* %ref_patch_with_borde_849" [batch_align2d_hls/align2d.c:247]   --->   Operation 968 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 969 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_750, i8* %ref_patch_with_borde_850" [batch_align2d_hls/align2d.c:247]   --->   Operation 969 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 970 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_751, i8* %ref_patch_with_borde_851" [batch_align2d_hls/align2d.c:247]   --->   Operation 970 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 971 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_752, i8* %ref_patch_with_borde_852" [batch_align2d_hls/align2d.c:247]   --->   Operation 971 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 972 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_753, i8* %ref_patch_with_borde_853" [batch_align2d_hls/align2d.c:247]   --->   Operation 972 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 973 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_754, i8* %ref_patch_with_borde_854" [batch_align2d_hls/align2d.c:247]   --->   Operation 973 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 974 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_755, i8* %ref_patch_with_borde_855" [batch_align2d_hls/align2d.c:247]   --->   Operation 974 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 975 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_756, i8* %ref_patch_with_borde_856" [batch_align2d_hls/align2d.c:247]   --->   Operation 975 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 976 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_757, i8* %ref_patch_with_borde_857" [batch_align2d_hls/align2d.c:247]   --->   Operation 976 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 977 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_758, i8* %ref_patch_with_borde_858" [batch_align2d_hls/align2d.c:247]   --->   Operation 977 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 978 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_759, i8* %ref_patch_with_borde_859" [batch_align2d_hls/align2d.c:247]   --->   Operation 978 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 979 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_760, i8* %ref_patch_with_borde_860" [batch_align2d_hls/align2d.c:247]   --->   Operation 979 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 980 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_761, i8* %ref_patch_with_borde_861" [batch_align2d_hls/align2d.c:247]   --->   Operation 980 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 981 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_762, i8* %ref_patch_with_borde_862" [batch_align2d_hls/align2d.c:247]   --->   Operation 981 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 982 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_763, i8* %ref_patch_with_borde_863" [batch_align2d_hls/align2d.c:247]   --->   Operation 982 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 983 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_764, i8* %ref_patch_with_borde_864" [batch_align2d_hls/align2d.c:247]   --->   Operation 983 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 984 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_765, i8* %ref_patch_with_borde_865" [batch_align2d_hls/align2d.c:247]   --->   Operation 984 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 985 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_766, i8* %ref_patch_with_borde_866" [batch_align2d_hls/align2d.c:247]   --->   Operation 985 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 986 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_767, i8* %ref_patch_with_borde_867" [batch_align2d_hls/align2d.c:247]   --->   Operation 986 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 987 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_768, i8* %ref_patch_with_borde_868" [batch_align2d_hls/align2d.c:247]   --->   Operation 987 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 988 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_769, i8* %ref_patch_with_borde_869" [batch_align2d_hls/align2d.c:247]   --->   Operation 988 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 989 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_770, i8* %ref_patch_with_borde_870" [batch_align2d_hls/align2d.c:247]   --->   Operation 989 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 990 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_771, i8* %ref_patch_with_borde_871" [batch_align2d_hls/align2d.c:247]   --->   Operation 990 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 991 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_772, i8* %ref_patch_with_borde_872" [batch_align2d_hls/align2d.c:247]   --->   Operation 991 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 992 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_773, i8* %ref_patch_with_borde_873" [batch_align2d_hls/align2d.c:247]   --->   Operation 992 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 993 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_774, i8* %ref_patch_with_borde_874" [batch_align2d_hls/align2d.c:247]   --->   Operation 993 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 994 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_775, i8* %ref_patch_with_borde_875" [batch_align2d_hls/align2d.c:247]   --->   Operation 994 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 995 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_776, i8* %ref_patch_with_borde_876" [batch_align2d_hls/align2d.c:247]   --->   Operation 995 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 996 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_777, i8* %ref_patch_with_borde_877" [batch_align2d_hls/align2d.c:247]   --->   Operation 996 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 997 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_778, i8* %ref_patch_with_borde_878" [batch_align2d_hls/align2d.c:247]   --->   Operation 997 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 998 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_779, i8* %ref_patch_with_borde_879" [batch_align2d_hls/align2d.c:247]   --->   Operation 998 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 999 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_780, i8* %ref_patch_with_borde_880" [batch_align2d_hls/align2d.c:247]   --->   Operation 999 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1000 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_781, i8* %ref_patch_with_borde_881" [batch_align2d_hls/align2d.c:247]   --->   Operation 1000 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1001 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_782, i8* %ref_patch_with_borde_882" [batch_align2d_hls/align2d.c:247]   --->   Operation 1001 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1002 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_783, i8* %ref_patch_with_borde_883" [batch_align2d_hls/align2d.c:247]   --->   Operation 1002 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1003 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_784, i8* %ref_patch_with_borde_884" [batch_align2d_hls/align2d.c:247]   --->   Operation 1003 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1004 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_785, i8* %ref_patch_with_borde_885" [batch_align2d_hls/align2d.c:247]   --->   Operation 1004 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1005 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_786, i8* %ref_patch_with_borde_886" [batch_align2d_hls/align2d.c:247]   --->   Operation 1005 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1006 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_787, i8* %ref_patch_with_borde_887" [batch_align2d_hls/align2d.c:247]   --->   Operation 1006 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1007 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_788, i8* %ref_patch_with_borde_888" [batch_align2d_hls/align2d.c:247]   --->   Operation 1007 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1008 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_789, i8* %ref_patch_with_borde_889" [batch_align2d_hls/align2d.c:247]   --->   Operation 1008 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1009 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_790, i8* %ref_patch_with_borde_890" [batch_align2d_hls/align2d.c:247]   --->   Operation 1009 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1010 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_791, i8* %ref_patch_with_borde_891" [batch_align2d_hls/align2d.c:247]   --->   Operation 1010 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1011 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_792, i8* %ref_patch_with_borde_892" [batch_align2d_hls/align2d.c:247]   --->   Operation 1011 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1012 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_793, i8* %ref_patch_with_borde_893" [batch_align2d_hls/align2d.c:247]   --->   Operation 1012 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1013 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_794, i8* %ref_patch_with_borde_894" [batch_align2d_hls/align2d.c:247]   --->   Operation 1013 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1014 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_795, i8* %ref_patch_with_borde_895" [batch_align2d_hls/align2d.c:247]   --->   Operation 1014 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1015 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_796, i8* %ref_patch_with_borde_896" [batch_align2d_hls/align2d.c:247]   --->   Operation 1015 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1016 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_797, i8* %ref_patch_with_borde_897" [batch_align2d_hls/align2d.c:247]   --->   Operation 1016 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1017 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_798, i8* %ref_patch_with_borde_898" [batch_align2d_hls/align2d.c:247]   --->   Operation 1017 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1018 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_799, i8* %ref_patch_with_borde_899" [batch_align2d_hls/align2d.c:247]   --->   Operation 1018 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1019 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1200, i8* %ref_patch_with_borde_900" [batch_align2d_hls/align2d.c:247]   --->   Operation 1019 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1020 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1201, i8* %ref_patch_with_borde_901" [batch_align2d_hls/align2d.c:247]   --->   Operation 1020 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1021 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1202, i8* %ref_patch_with_borde_902" [batch_align2d_hls/align2d.c:247]   --->   Operation 1021 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1022 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1203, i8* %ref_patch_with_borde_903" [batch_align2d_hls/align2d.c:247]   --->   Operation 1022 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1023 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1204, i8* %ref_patch_with_borde_904" [batch_align2d_hls/align2d.c:247]   --->   Operation 1023 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1024 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1205, i8* %ref_patch_with_borde_905" [batch_align2d_hls/align2d.c:247]   --->   Operation 1024 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1025 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1206, i8* %ref_patch_with_borde_906" [batch_align2d_hls/align2d.c:247]   --->   Operation 1025 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1026 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1207, i8* %ref_patch_with_borde_907" [batch_align2d_hls/align2d.c:247]   --->   Operation 1026 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1027 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1208, i8* %ref_patch_with_borde_908" [batch_align2d_hls/align2d.c:247]   --->   Operation 1027 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1028 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1209, i8* %ref_patch_with_borde_909" [batch_align2d_hls/align2d.c:247]   --->   Operation 1028 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1029 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1210, i8* %ref_patch_with_borde_910" [batch_align2d_hls/align2d.c:247]   --->   Operation 1029 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1030 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1211, i8* %ref_patch_with_borde_911" [batch_align2d_hls/align2d.c:247]   --->   Operation 1030 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1031 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1212, i8* %ref_patch_with_borde_912" [batch_align2d_hls/align2d.c:247]   --->   Operation 1031 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1032 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1213, i8* %ref_patch_with_borde_913" [batch_align2d_hls/align2d.c:247]   --->   Operation 1032 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1033 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1214, i8* %ref_patch_with_borde_914" [batch_align2d_hls/align2d.c:247]   --->   Operation 1033 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1034 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1215, i8* %ref_patch_with_borde_915" [batch_align2d_hls/align2d.c:247]   --->   Operation 1034 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1035 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1216, i8* %ref_patch_with_borde_916" [batch_align2d_hls/align2d.c:247]   --->   Operation 1035 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1036 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1217, i8* %ref_patch_with_borde_917" [batch_align2d_hls/align2d.c:247]   --->   Operation 1036 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1037 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1218, i8* %ref_patch_with_borde_918" [batch_align2d_hls/align2d.c:247]   --->   Operation 1037 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1038 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1219, i8* %ref_patch_with_borde_919" [batch_align2d_hls/align2d.c:247]   --->   Operation 1038 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1039 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1220, i8* %ref_patch_with_borde_920" [batch_align2d_hls/align2d.c:247]   --->   Operation 1039 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1040 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1221, i8* %ref_patch_with_borde_921" [batch_align2d_hls/align2d.c:247]   --->   Operation 1040 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1041 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1222, i8* %ref_patch_with_borde_922" [batch_align2d_hls/align2d.c:247]   --->   Operation 1041 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1042 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1223, i8* %ref_patch_with_borde_923" [batch_align2d_hls/align2d.c:247]   --->   Operation 1042 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1043 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1224, i8* %ref_patch_with_borde_924" [batch_align2d_hls/align2d.c:247]   --->   Operation 1043 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1044 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1225, i8* %ref_patch_with_borde_925" [batch_align2d_hls/align2d.c:247]   --->   Operation 1044 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1045 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1226, i8* %ref_patch_with_borde_926" [batch_align2d_hls/align2d.c:247]   --->   Operation 1045 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1046 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1227, i8* %ref_patch_with_borde_927" [batch_align2d_hls/align2d.c:247]   --->   Operation 1046 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1047 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1228, i8* %ref_patch_with_borde_928" [batch_align2d_hls/align2d.c:247]   --->   Operation 1047 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1048 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1229, i8* %ref_patch_with_borde_929" [batch_align2d_hls/align2d.c:247]   --->   Operation 1048 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1049 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1230, i8* %ref_patch_with_borde_930" [batch_align2d_hls/align2d.c:247]   --->   Operation 1049 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1050 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1231, i8* %ref_patch_with_borde_931" [batch_align2d_hls/align2d.c:247]   --->   Operation 1050 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1051 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1232, i8* %ref_patch_with_borde_932" [batch_align2d_hls/align2d.c:247]   --->   Operation 1051 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1052 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1233, i8* %ref_patch_with_borde_933" [batch_align2d_hls/align2d.c:247]   --->   Operation 1052 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1053 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1234, i8* %ref_patch_with_borde_934" [batch_align2d_hls/align2d.c:247]   --->   Operation 1053 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1054 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1235, i8* %ref_patch_with_borde_935" [batch_align2d_hls/align2d.c:247]   --->   Operation 1054 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1055 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1236, i8* %ref_patch_with_borde_936" [batch_align2d_hls/align2d.c:247]   --->   Operation 1055 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1056 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1237, i8* %ref_patch_with_borde_937" [batch_align2d_hls/align2d.c:247]   --->   Operation 1056 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1057 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1238, i8* %ref_patch_with_borde_938" [batch_align2d_hls/align2d.c:247]   --->   Operation 1057 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1058 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1239, i8* %ref_patch_with_borde_939" [batch_align2d_hls/align2d.c:247]   --->   Operation 1058 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1059 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1240, i8* %ref_patch_with_borde_940" [batch_align2d_hls/align2d.c:247]   --->   Operation 1059 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1060 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1241, i8* %ref_patch_with_borde_941" [batch_align2d_hls/align2d.c:247]   --->   Operation 1060 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1061 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1242, i8* %ref_patch_with_borde_942" [batch_align2d_hls/align2d.c:247]   --->   Operation 1061 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1062 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1243, i8* %ref_patch_with_borde_943" [batch_align2d_hls/align2d.c:247]   --->   Operation 1062 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1063 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1244, i8* %ref_patch_with_borde_944" [batch_align2d_hls/align2d.c:247]   --->   Operation 1063 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1064 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1245, i8* %ref_patch_with_borde_945" [batch_align2d_hls/align2d.c:247]   --->   Operation 1064 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1065 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1246, i8* %ref_patch_with_borde_946" [batch_align2d_hls/align2d.c:247]   --->   Operation 1065 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1066 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1247, i8* %ref_patch_with_borde_947" [batch_align2d_hls/align2d.c:247]   --->   Operation 1066 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1067 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1248, i8* %ref_patch_with_borde_948" [batch_align2d_hls/align2d.c:247]   --->   Operation 1067 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1068 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1249, i8* %ref_patch_with_borde_949" [batch_align2d_hls/align2d.c:247]   --->   Operation 1068 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1069 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1250, i8* %ref_patch_with_borde_950" [batch_align2d_hls/align2d.c:247]   --->   Operation 1069 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1070 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1251, i8* %ref_patch_with_borde_951" [batch_align2d_hls/align2d.c:247]   --->   Operation 1070 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1071 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1252, i8* %ref_patch_with_borde_952" [batch_align2d_hls/align2d.c:247]   --->   Operation 1071 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1072 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1253, i8* %ref_patch_with_borde_953" [batch_align2d_hls/align2d.c:247]   --->   Operation 1072 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1073 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1254, i8* %ref_patch_with_borde_954" [batch_align2d_hls/align2d.c:247]   --->   Operation 1073 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1074 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1255, i8* %ref_patch_with_borde_955" [batch_align2d_hls/align2d.c:247]   --->   Operation 1074 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1075 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1256, i8* %ref_patch_with_borde_956" [batch_align2d_hls/align2d.c:247]   --->   Operation 1075 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1076 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1257, i8* %ref_patch_with_borde_957" [batch_align2d_hls/align2d.c:247]   --->   Operation 1076 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1077 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1258, i8* %ref_patch_with_borde_958" [batch_align2d_hls/align2d.c:247]   --->   Operation 1077 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1078 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1259, i8* %ref_patch_with_borde_959" [batch_align2d_hls/align2d.c:247]   --->   Operation 1078 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1079 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1260, i8* %ref_patch_with_borde_960" [batch_align2d_hls/align2d.c:247]   --->   Operation 1079 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1080 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1261, i8* %ref_patch_with_borde_961" [batch_align2d_hls/align2d.c:247]   --->   Operation 1080 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1081 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1262, i8* %ref_patch_with_borde_962" [batch_align2d_hls/align2d.c:247]   --->   Operation 1081 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1082 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1263, i8* %ref_patch_with_borde_963" [batch_align2d_hls/align2d.c:247]   --->   Operation 1082 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1083 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1264, i8* %ref_patch_with_borde_964" [batch_align2d_hls/align2d.c:247]   --->   Operation 1083 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1084 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1265, i8* %ref_patch_with_borde_965" [batch_align2d_hls/align2d.c:247]   --->   Operation 1084 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1085 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1266, i8* %ref_patch_with_borde_966" [batch_align2d_hls/align2d.c:247]   --->   Operation 1085 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1086 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1267, i8* %ref_patch_with_borde_967" [batch_align2d_hls/align2d.c:247]   --->   Operation 1086 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1087 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1268, i8* %ref_patch_with_borde_968" [batch_align2d_hls/align2d.c:247]   --->   Operation 1087 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1088 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1269, i8* %ref_patch_with_borde_969" [batch_align2d_hls/align2d.c:247]   --->   Operation 1088 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1089 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1270, i8* %ref_patch_with_borde_970" [batch_align2d_hls/align2d.c:247]   --->   Operation 1089 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1090 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1271, i8* %ref_patch_with_borde_971" [batch_align2d_hls/align2d.c:247]   --->   Operation 1090 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1091 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1272, i8* %ref_patch_with_borde_972" [batch_align2d_hls/align2d.c:247]   --->   Operation 1091 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1092 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1273, i8* %ref_patch_with_borde_973" [batch_align2d_hls/align2d.c:247]   --->   Operation 1092 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1093 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1274, i8* %ref_patch_with_borde_974" [batch_align2d_hls/align2d.c:247]   --->   Operation 1093 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1094 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1275, i8* %ref_patch_with_borde_975" [batch_align2d_hls/align2d.c:247]   --->   Operation 1094 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1095 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1276, i8* %ref_patch_with_borde_976" [batch_align2d_hls/align2d.c:247]   --->   Operation 1095 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1096 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1277, i8* %ref_patch_with_borde_977" [batch_align2d_hls/align2d.c:247]   --->   Operation 1096 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1097 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1278, i8* %ref_patch_with_borde_978" [batch_align2d_hls/align2d.c:247]   --->   Operation 1097 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1098 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1279, i8* %ref_patch_with_borde_979" [batch_align2d_hls/align2d.c:247]   --->   Operation 1098 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1099 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1280, i8* %ref_patch_with_borde_980" [batch_align2d_hls/align2d.c:247]   --->   Operation 1099 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1100 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1281, i8* %ref_patch_with_borde_981" [batch_align2d_hls/align2d.c:247]   --->   Operation 1100 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1101 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1282, i8* %ref_patch_with_borde_982" [batch_align2d_hls/align2d.c:247]   --->   Operation 1101 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1102 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1283, i8* %ref_patch_with_borde_983" [batch_align2d_hls/align2d.c:247]   --->   Operation 1102 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1103 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1284, i8* %ref_patch_with_borde_984" [batch_align2d_hls/align2d.c:247]   --->   Operation 1103 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1104 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1285, i8* %ref_patch_with_borde_985" [batch_align2d_hls/align2d.c:247]   --->   Operation 1104 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1105 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1286, i8* %ref_patch_with_borde_986" [batch_align2d_hls/align2d.c:247]   --->   Operation 1105 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1106 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1287, i8* %ref_patch_with_borde_987" [batch_align2d_hls/align2d.c:247]   --->   Operation 1106 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1107 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1288, i8* %ref_patch_with_borde_988" [batch_align2d_hls/align2d.c:247]   --->   Operation 1107 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1108 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1289, i8* %ref_patch_with_borde_989" [batch_align2d_hls/align2d.c:247]   --->   Operation 1108 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1109 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1290, i8* %ref_patch_with_borde_990" [batch_align2d_hls/align2d.c:247]   --->   Operation 1109 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1110 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1291, i8* %ref_patch_with_borde_991" [batch_align2d_hls/align2d.c:247]   --->   Operation 1110 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1111 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1292, i8* %ref_patch_with_borde_992" [batch_align2d_hls/align2d.c:247]   --->   Operation 1111 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1112 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1293, i8* %ref_patch_with_borde_993" [batch_align2d_hls/align2d.c:247]   --->   Operation 1112 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1113 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1294, i8* %ref_patch_with_borde_994" [batch_align2d_hls/align2d.c:247]   --->   Operation 1113 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1114 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1295, i8* %ref_patch_with_borde_995" [batch_align2d_hls/align2d.c:247]   --->   Operation 1114 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1115 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1296, i8* %ref_patch_with_borde_996" [batch_align2d_hls/align2d.c:247]   --->   Operation 1115 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1116 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1297, i8* %ref_patch_with_borde_997" [batch_align2d_hls/align2d.c:247]   --->   Operation 1116 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1117 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1298, i8* %ref_patch_with_borde_998" [batch_align2d_hls/align2d.c:247]   --->   Operation 1117 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1118 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1299, i8* %ref_patch_with_borde_999" [batch_align2d_hls/align2d.c:247]   --->   Operation 1118 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1119 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1300, i8* %ref_patch_with_borde_1000" [batch_align2d_hls/align2d.c:247]   --->   Operation 1119 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1120 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1301, i8* %ref_patch_with_borde_1001" [batch_align2d_hls/align2d.c:247]   --->   Operation 1120 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1121 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1302, i8* %ref_patch_with_borde_1002" [batch_align2d_hls/align2d.c:247]   --->   Operation 1121 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1122 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1303, i8* %ref_patch_with_borde_1003" [batch_align2d_hls/align2d.c:247]   --->   Operation 1122 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1123 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1304, i8* %ref_patch_with_borde_1004" [batch_align2d_hls/align2d.c:247]   --->   Operation 1123 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1124 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1305, i8* %ref_patch_with_borde_1005" [batch_align2d_hls/align2d.c:247]   --->   Operation 1124 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1125 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1306, i8* %ref_patch_with_borde_1006" [batch_align2d_hls/align2d.c:247]   --->   Operation 1125 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1126 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1307, i8* %ref_patch_with_borde_1007" [batch_align2d_hls/align2d.c:247]   --->   Operation 1126 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1127 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1308, i8* %ref_patch_with_borde_1008" [batch_align2d_hls/align2d.c:247]   --->   Operation 1127 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1128 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1309, i8* %ref_patch_with_borde_1009" [batch_align2d_hls/align2d.c:247]   --->   Operation 1128 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1129 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1310, i8* %ref_patch_with_borde_1010" [batch_align2d_hls/align2d.c:247]   --->   Operation 1129 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1130 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1311, i8* %ref_patch_with_borde_1011" [batch_align2d_hls/align2d.c:247]   --->   Operation 1130 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1131 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1312, i8* %ref_patch_with_borde_1012" [batch_align2d_hls/align2d.c:247]   --->   Operation 1131 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1132 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1313, i8* %ref_patch_with_borde_1013" [batch_align2d_hls/align2d.c:247]   --->   Operation 1132 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1133 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1314, i8* %ref_patch_with_borde_1014" [batch_align2d_hls/align2d.c:247]   --->   Operation 1133 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1134 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1315, i8* %ref_patch_with_borde_1015" [batch_align2d_hls/align2d.c:247]   --->   Operation 1134 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1135 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1316, i8* %ref_patch_with_borde_1016" [batch_align2d_hls/align2d.c:247]   --->   Operation 1135 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1136 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1317, i8* %ref_patch_with_borde_1017" [batch_align2d_hls/align2d.c:247]   --->   Operation 1136 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1137 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1318, i8* %ref_patch_with_borde_1018" [batch_align2d_hls/align2d.c:247]   --->   Operation 1137 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1138 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1319, i8* %ref_patch_with_borde_1019" [batch_align2d_hls/align2d.c:247]   --->   Operation 1138 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1139 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1320, i8* %ref_patch_with_borde_1020" [batch_align2d_hls/align2d.c:247]   --->   Operation 1139 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1140 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1321, i8* %ref_patch_with_borde_1021" [batch_align2d_hls/align2d.c:247]   --->   Operation 1140 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1141 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1322, i8* %ref_patch_with_borde_1022" [batch_align2d_hls/align2d.c:247]   --->   Operation 1141 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1142 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1323, i8* %ref_patch_with_borde_1023" [batch_align2d_hls/align2d.c:247]   --->   Operation 1142 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1143 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1324, i8* %ref_patch_with_borde_1024" [batch_align2d_hls/align2d.c:247]   --->   Operation 1143 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1144 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1325, i8* %ref_patch_with_borde_1025" [batch_align2d_hls/align2d.c:247]   --->   Operation 1144 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1145 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1326, i8* %ref_patch_with_borde_1026" [batch_align2d_hls/align2d.c:247]   --->   Operation 1145 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1146 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1327, i8* %ref_patch_with_borde_1027" [batch_align2d_hls/align2d.c:247]   --->   Operation 1146 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1147 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1328, i8* %ref_patch_with_borde_1028" [batch_align2d_hls/align2d.c:247]   --->   Operation 1147 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1148 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1329, i8* %ref_patch_with_borde_1029" [batch_align2d_hls/align2d.c:247]   --->   Operation 1148 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1149 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1330, i8* %ref_patch_with_borde_1030" [batch_align2d_hls/align2d.c:247]   --->   Operation 1149 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1150 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1331, i8* %ref_patch_with_borde_1031" [batch_align2d_hls/align2d.c:247]   --->   Operation 1150 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1151 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1332, i8* %ref_patch_with_borde_1032" [batch_align2d_hls/align2d.c:247]   --->   Operation 1151 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1152 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1333, i8* %ref_patch_with_borde_1033" [batch_align2d_hls/align2d.c:247]   --->   Operation 1152 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1153 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1334, i8* %ref_patch_with_borde_1034" [batch_align2d_hls/align2d.c:247]   --->   Operation 1153 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1154 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1335, i8* %ref_patch_with_borde_1035" [batch_align2d_hls/align2d.c:247]   --->   Operation 1154 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1155 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1336, i8* %ref_patch_with_borde_1036" [batch_align2d_hls/align2d.c:247]   --->   Operation 1155 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1156 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1337, i8* %ref_patch_with_borde_1037" [batch_align2d_hls/align2d.c:247]   --->   Operation 1156 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1157 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1338, i8* %ref_patch_with_borde_1038" [batch_align2d_hls/align2d.c:247]   --->   Operation 1157 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1158 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1339, i8* %ref_patch_with_borde_1039" [batch_align2d_hls/align2d.c:247]   --->   Operation 1158 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1159 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1340, i8* %ref_patch_with_borde_1040" [batch_align2d_hls/align2d.c:247]   --->   Operation 1159 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1160 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1341, i8* %ref_patch_with_borde_1041" [batch_align2d_hls/align2d.c:247]   --->   Operation 1160 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1161 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1342, i8* %ref_patch_with_borde_1042" [batch_align2d_hls/align2d.c:247]   --->   Operation 1161 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1162 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1343, i8* %ref_patch_with_borde_1043" [batch_align2d_hls/align2d.c:247]   --->   Operation 1162 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1163 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1344, i8* %ref_patch_with_borde_1044" [batch_align2d_hls/align2d.c:247]   --->   Operation 1163 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1164 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1345, i8* %ref_patch_with_borde_1045" [batch_align2d_hls/align2d.c:247]   --->   Operation 1164 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1165 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1346, i8* %ref_patch_with_borde_1046" [batch_align2d_hls/align2d.c:247]   --->   Operation 1165 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1166 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1347, i8* %ref_patch_with_borde_1047" [batch_align2d_hls/align2d.c:247]   --->   Operation 1166 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1167 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1348, i8* %ref_patch_with_borde_1048" [batch_align2d_hls/align2d.c:247]   --->   Operation 1167 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1168 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1349, i8* %ref_patch_with_borde_1049" [batch_align2d_hls/align2d.c:247]   --->   Operation 1168 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1169 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1350, i8* %ref_patch_with_borde_1050" [batch_align2d_hls/align2d.c:247]   --->   Operation 1169 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1170 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1351, i8* %ref_patch_with_borde_1051" [batch_align2d_hls/align2d.c:247]   --->   Operation 1170 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1171 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1352, i8* %ref_patch_with_borde_1052" [batch_align2d_hls/align2d.c:247]   --->   Operation 1171 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1172 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1353, i8* %ref_patch_with_borde_1053" [batch_align2d_hls/align2d.c:247]   --->   Operation 1172 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1173 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1354, i8* %ref_patch_with_borde_1054" [batch_align2d_hls/align2d.c:247]   --->   Operation 1173 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1174 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1355, i8* %ref_patch_with_borde_1055" [batch_align2d_hls/align2d.c:247]   --->   Operation 1174 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1175 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1356, i8* %ref_patch_with_borde_1056" [batch_align2d_hls/align2d.c:247]   --->   Operation 1175 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1176 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1357, i8* %ref_patch_with_borde_1057" [batch_align2d_hls/align2d.c:247]   --->   Operation 1176 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1177 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1358, i8* %ref_patch_with_borde_1058" [batch_align2d_hls/align2d.c:247]   --->   Operation 1177 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1178 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1359, i8* %ref_patch_with_borde_1059" [batch_align2d_hls/align2d.c:247]   --->   Operation 1178 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1179 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1360, i8* %ref_patch_with_borde_1060" [batch_align2d_hls/align2d.c:247]   --->   Operation 1179 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1180 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1361, i8* %ref_patch_with_borde_1061" [batch_align2d_hls/align2d.c:247]   --->   Operation 1180 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1181 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1362, i8* %ref_patch_with_borde_1062" [batch_align2d_hls/align2d.c:247]   --->   Operation 1181 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1182 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1363, i8* %ref_patch_with_borde_1063" [batch_align2d_hls/align2d.c:247]   --->   Operation 1182 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1183 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1364, i8* %ref_patch_with_borde_1064" [batch_align2d_hls/align2d.c:247]   --->   Operation 1183 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1184 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1365, i8* %ref_patch_with_borde_1065" [batch_align2d_hls/align2d.c:247]   --->   Operation 1184 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1185 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1366, i8* %ref_patch_with_borde_1066" [batch_align2d_hls/align2d.c:247]   --->   Operation 1185 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1186 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1367, i8* %ref_patch_with_borde_1067" [batch_align2d_hls/align2d.c:247]   --->   Operation 1186 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1187 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1368, i8* %ref_patch_with_borde_1068" [batch_align2d_hls/align2d.c:247]   --->   Operation 1187 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1188 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1369, i8* %ref_patch_with_borde_1069" [batch_align2d_hls/align2d.c:247]   --->   Operation 1188 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1189 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1370, i8* %ref_patch_with_borde_1070" [batch_align2d_hls/align2d.c:247]   --->   Operation 1189 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1190 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1371, i8* %ref_patch_with_borde_1071" [batch_align2d_hls/align2d.c:247]   --->   Operation 1190 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1191 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1372, i8* %ref_patch_with_borde_1072" [batch_align2d_hls/align2d.c:247]   --->   Operation 1191 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1192 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1373, i8* %ref_patch_with_borde_1073" [batch_align2d_hls/align2d.c:247]   --->   Operation 1192 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1193 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1374, i8* %ref_patch_with_borde_1074" [batch_align2d_hls/align2d.c:247]   --->   Operation 1193 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1194 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1375, i8* %ref_patch_with_borde_1075" [batch_align2d_hls/align2d.c:247]   --->   Operation 1194 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1195 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1376, i8* %ref_patch_with_borde_1076" [batch_align2d_hls/align2d.c:247]   --->   Operation 1195 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1196 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1377, i8* %ref_patch_with_borde_1077" [batch_align2d_hls/align2d.c:247]   --->   Operation 1196 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1197 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1378, i8* %ref_patch_with_borde_1078" [batch_align2d_hls/align2d.c:247]   --->   Operation 1197 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1198 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1379, i8* %ref_patch_with_borde_1079" [batch_align2d_hls/align2d.c:247]   --->   Operation 1198 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1199 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1380, i8* %ref_patch_with_borde_1080" [batch_align2d_hls/align2d.c:247]   --->   Operation 1199 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1200 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1381, i8* %ref_patch_with_borde_1081" [batch_align2d_hls/align2d.c:247]   --->   Operation 1200 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1201 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1382, i8* %ref_patch_with_borde_1082" [batch_align2d_hls/align2d.c:247]   --->   Operation 1201 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1202 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1383, i8* %ref_patch_with_borde_1083" [batch_align2d_hls/align2d.c:247]   --->   Operation 1202 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1203 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1384, i8* %ref_patch_with_borde_1084" [batch_align2d_hls/align2d.c:247]   --->   Operation 1203 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1204 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1385, i8* %ref_patch_with_borde_1085" [batch_align2d_hls/align2d.c:247]   --->   Operation 1204 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1205 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1386, i8* %ref_patch_with_borde_1086" [batch_align2d_hls/align2d.c:247]   --->   Operation 1205 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1206 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1387, i8* %ref_patch_with_borde_1087" [batch_align2d_hls/align2d.c:247]   --->   Operation 1206 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1207 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1388, i8* %ref_patch_with_borde_1088" [batch_align2d_hls/align2d.c:247]   --->   Operation 1207 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1208 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1389, i8* %ref_patch_with_borde_1089" [batch_align2d_hls/align2d.c:247]   --->   Operation 1208 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1209 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1390, i8* %ref_patch_with_borde_1090" [batch_align2d_hls/align2d.c:247]   --->   Operation 1209 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1210 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1391, i8* %ref_patch_with_borde_1091" [batch_align2d_hls/align2d.c:247]   --->   Operation 1210 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1211 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1392, i8* %ref_patch_with_borde_1092" [batch_align2d_hls/align2d.c:247]   --->   Operation 1211 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1212 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1393, i8* %ref_patch_with_borde_1093" [batch_align2d_hls/align2d.c:247]   --->   Operation 1212 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1213 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1394, i8* %ref_patch_with_borde_1094" [batch_align2d_hls/align2d.c:247]   --->   Operation 1213 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1214 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1395, i8* %ref_patch_with_borde_1095" [batch_align2d_hls/align2d.c:247]   --->   Operation 1214 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1215 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1396, i8* %ref_patch_with_borde_1096" [batch_align2d_hls/align2d.c:247]   --->   Operation 1215 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1216 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1397, i8* %ref_patch_with_borde_1097" [batch_align2d_hls/align2d.c:247]   --->   Operation 1216 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1217 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1398, i8* %ref_patch_with_borde_1098" [batch_align2d_hls/align2d.c:247]   --->   Operation 1217 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1218 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1399, i8* %ref_patch_with_borde_1099" [batch_align2d_hls/align2d.c:247]   --->   Operation 1218 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1219 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1400, i8* %ref_patch_with_borde_1100" [batch_align2d_hls/align2d.c:247]   --->   Operation 1219 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1220 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1401, i8* %ref_patch_with_borde_1101" [batch_align2d_hls/align2d.c:247]   --->   Operation 1220 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1221 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1402, i8* %ref_patch_with_borde_1102" [batch_align2d_hls/align2d.c:247]   --->   Operation 1221 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1222 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1403, i8* %ref_patch_with_borde_1103" [batch_align2d_hls/align2d.c:247]   --->   Operation 1222 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1223 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1404, i8* %ref_patch_with_borde_1104" [batch_align2d_hls/align2d.c:247]   --->   Operation 1223 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1224 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1405, i8* %ref_patch_with_borde_1105" [batch_align2d_hls/align2d.c:247]   --->   Operation 1224 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1225 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1406, i8* %ref_patch_with_borde_1106" [batch_align2d_hls/align2d.c:247]   --->   Operation 1225 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1226 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1407, i8* %ref_patch_with_borde_1107" [batch_align2d_hls/align2d.c:247]   --->   Operation 1226 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1227 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1408, i8* %ref_patch_with_borde_1108" [batch_align2d_hls/align2d.c:247]   --->   Operation 1227 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1228 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1409, i8* %ref_patch_with_borde_1109" [batch_align2d_hls/align2d.c:247]   --->   Operation 1228 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1229 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1410, i8* %ref_patch_with_borde_1110" [batch_align2d_hls/align2d.c:247]   --->   Operation 1229 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1230 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1411, i8* %ref_patch_with_borde_1111" [batch_align2d_hls/align2d.c:247]   --->   Operation 1230 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1231 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1412, i8* %ref_patch_with_borde_1112" [batch_align2d_hls/align2d.c:247]   --->   Operation 1231 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1232 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1413, i8* %ref_patch_with_borde_1113" [batch_align2d_hls/align2d.c:247]   --->   Operation 1232 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1233 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1414, i8* %ref_patch_with_borde_1114" [batch_align2d_hls/align2d.c:247]   --->   Operation 1233 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1234 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1415, i8* %ref_patch_with_borde_1115" [batch_align2d_hls/align2d.c:247]   --->   Operation 1234 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1235 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1416, i8* %ref_patch_with_borde_1116" [batch_align2d_hls/align2d.c:247]   --->   Operation 1235 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1236 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1417, i8* %ref_patch_with_borde_1117" [batch_align2d_hls/align2d.c:247]   --->   Operation 1236 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1237 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1418, i8* %ref_patch_with_borde_1118" [batch_align2d_hls/align2d.c:247]   --->   Operation 1237 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1238 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1419, i8* %ref_patch_with_borde_1119" [batch_align2d_hls/align2d.c:247]   --->   Operation 1238 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1239 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1420, i8* %ref_patch_with_borde_1120" [batch_align2d_hls/align2d.c:247]   --->   Operation 1239 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1240 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1421, i8* %ref_patch_with_borde_1121" [batch_align2d_hls/align2d.c:247]   --->   Operation 1240 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1241 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1422, i8* %ref_patch_with_borde_1122" [batch_align2d_hls/align2d.c:247]   --->   Operation 1241 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1242 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1423, i8* %ref_patch_with_borde_1123" [batch_align2d_hls/align2d.c:247]   --->   Operation 1242 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1243 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1424, i8* %ref_patch_with_borde_1124" [batch_align2d_hls/align2d.c:247]   --->   Operation 1243 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1244 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1425, i8* %ref_patch_with_borde_1125" [batch_align2d_hls/align2d.c:247]   --->   Operation 1244 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1245 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1426, i8* %ref_patch_with_borde_1126" [batch_align2d_hls/align2d.c:247]   --->   Operation 1245 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1246 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1427, i8* %ref_patch_with_borde_1127" [batch_align2d_hls/align2d.c:247]   --->   Operation 1246 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1247 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1428, i8* %ref_patch_with_borde_1128" [batch_align2d_hls/align2d.c:247]   --->   Operation 1247 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1248 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1429, i8* %ref_patch_with_borde_1129" [batch_align2d_hls/align2d.c:247]   --->   Operation 1248 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1249 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1430, i8* %ref_patch_with_borde_1130" [batch_align2d_hls/align2d.c:247]   --->   Operation 1249 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1250 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1431, i8* %ref_patch_with_borde_1131" [batch_align2d_hls/align2d.c:247]   --->   Operation 1250 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1251 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1432, i8* %ref_patch_with_borde_1132" [batch_align2d_hls/align2d.c:247]   --->   Operation 1251 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1252 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1433, i8* %ref_patch_with_borde_1133" [batch_align2d_hls/align2d.c:247]   --->   Operation 1252 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1253 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1434, i8* %ref_patch_with_borde_1134" [batch_align2d_hls/align2d.c:247]   --->   Operation 1253 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1254 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1435, i8* %ref_patch_with_borde_1135" [batch_align2d_hls/align2d.c:247]   --->   Operation 1254 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1255 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1436, i8* %ref_patch_with_borde_1136" [batch_align2d_hls/align2d.c:247]   --->   Operation 1255 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1256 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1437, i8* %ref_patch_with_borde_1137" [batch_align2d_hls/align2d.c:247]   --->   Operation 1256 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1257 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1438, i8* %ref_patch_with_borde_1138" [batch_align2d_hls/align2d.c:247]   --->   Operation 1257 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1258 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1439, i8* %ref_patch_with_borde_1139" [batch_align2d_hls/align2d.c:247]   --->   Operation 1258 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1259 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1440, i8* %ref_patch_with_borde_1140" [batch_align2d_hls/align2d.c:247]   --->   Operation 1259 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1260 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1441, i8* %ref_patch_with_borde_1141" [batch_align2d_hls/align2d.c:247]   --->   Operation 1260 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1261 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1442, i8* %ref_patch_with_borde_1142" [batch_align2d_hls/align2d.c:247]   --->   Operation 1261 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1262 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1443, i8* %ref_patch_with_borde_1143" [batch_align2d_hls/align2d.c:247]   --->   Operation 1262 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1263 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1444, i8* %ref_patch_with_borde_1144" [batch_align2d_hls/align2d.c:247]   --->   Operation 1263 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1264 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1445, i8* %ref_patch_with_borde_1145" [batch_align2d_hls/align2d.c:247]   --->   Operation 1264 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1265 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1446, i8* %ref_patch_with_borde_1146" [batch_align2d_hls/align2d.c:247]   --->   Operation 1265 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1266 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1447, i8* %ref_patch_with_borde_1147" [batch_align2d_hls/align2d.c:247]   --->   Operation 1266 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1267 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1448, i8* %ref_patch_with_borde_1148" [batch_align2d_hls/align2d.c:247]   --->   Operation 1267 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1268 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1449, i8* %ref_patch_with_borde_1149" [batch_align2d_hls/align2d.c:247]   --->   Operation 1268 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1269 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1450, i8* %ref_patch_with_borde_1150" [batch_align2d_hls/align2d.c:247]   --->   Operation 1269 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1270 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1451, i8* %ref_patch_with_borde_1151" [batch_align2d_hls/align2d.c:247]   --->   Operation 1270 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1271 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1452, i8* %ref_patch_with_borde_1152" [batch_align2d_hls/align2d.c:247]   --->   Operation 1271 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1272 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1453, i8* %ref_patch_with_borde_1153" [batch_align2d_hls/align2d.c:247]   --->   Operation 1272 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1273 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1454, i8* %ref_patch_with_borde_1154" [batch_align2d_hls/align2d.c:247]   --->   Operation 1273 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1274 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1455, i8* %ref_patch_with_borde_1155" [batch_align2d_hls/align2d.c:247]   --->   Operation 1274 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1275 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1456, i8* %ref_patch_with_borde_1156" [batch_align2d_hls/align2d.c:247]   --->   Operation 1275 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1276 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1457, i8* %ref_patch_with_borde_1157" [batch_align2d_hls/align2d.c:247]   --->   Operation 1276 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1277 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1458, i8* %ref_patch_with_borde_1158" [batch_align2d_hls/align2d.c:247]   --->   Operation 1277 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1278 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1459, i8* %ref_patch_with_borde_1159" [batch_align2d_hls/align2d.c:247]   --->   Operation 1278 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1279 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1460, i8* %ref_patch_with_borde_1160" [batch_align2d_hls/align2d.c:247]   --->   Operation 1279 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1280 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1461, i8* %ref_patch_with_borde_1161" [batch_align2d_hls/align2d.c:247]   --->   Operation 1280 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1281 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1462, i8* %ref_patch_with_borde_1162" [batch_align2d_hls/align2d.c:247]   --->   Operation 1281 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1282 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1463, i8* %ref_patch_with_borde_1163" [batch_align2d_hls/align2d.c:247]   --->   Operation 1282 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1283 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1464, i8* %ref_patch_with_borde_1164" [batch_align2d_hls/align2d.c:247]   --->   Operation 1283 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1284 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1465, i8* %ref_patch_with_borde_1165" [batch_align2d_hls/align2d.c:247]   --->   Operation 1284 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1285 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1466, i8* %ref_patch_with_borde_1166" [batch_align2d_hls/align2d.c:247]   --->   Operation 1285 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1286 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1467, i8* %ref_patch_with_borde_1167" [batch_align2d_hls/align2d.c:247]   --->   Operation 1286 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1287 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1468, i8* %ref_patch_with_borde_1168" [batch_align2d_hls/align2d.c:247]   --->   Operation 1287 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1288 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1469, i8* %ref_patch_with_borde_1169" [batch_align2d_hls/align2d.c:247]   --->   Operation 1288 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1289 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1470, i8* %ref_patch_with_borde_1170" [batch_align2d_hls/align2d.c:247]   --->   Operation 1289 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1290 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1471, i8* %ref_patch_with_borde_1171" [batch_align2d_hls/align2d.c:247]   --->   Operation 1290 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1291 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1472, i8* %ref_patch_with_borde_1172" [batch_align2d_hls/align2d.c:247]   --->   Operation 1291 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1292 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1473, i8* %ref_patch_with_borde_1173" [batch_align2d_hls/align2d.c:247]   --->   Operation 1292 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1293 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1474, i8* %ref_patch_with_borde_1174" [batch_align2d_hls/align2d.c:247]   --->   Operation 1293 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1294 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1475, i8* %ref_patch_with_borde_1175" [batch_align2d_hls/align2d.c:247]   --->   Operation 1294 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1295 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1476, i8* %ref_patch_with_borde_1176" [batch_align2d_hls/align2d.c:247]   --->   Operation 1295 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1296 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1477, i8* %ref_patch_with_borde_1177" [batch_align2d_hls/align2d.c:247]   --->   Operation 1296 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1297 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1478, i8* %ref_patch_with_borde_1178" [batch_align2d_hls/align2d.c:247]   --->   Operation 1297 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1298 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1479, i8* %ref_patch_with_borde_1179" [batch_align2d_hls/align2d.c:247]   --->   Operation 1298 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1299 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1480, i8* %ref_patch_with_borde_1180" [batch_align2d_hls/align2d.c:247]   --->   Operation 1299 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1300 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1481, i8* %ref_patch_with_borde_1181" [batch_align2d_hls/align2d.c:247]   --->   Operation 1300 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1301 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1482, i8* %ref_patch_with_borde_1182" [batch_align2d_hls/align2d.c:247]   --->   Operation 1301 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1302 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1483, i8* %ref_patch_with_borde_1183" [batch_align2d_hls/align2d.c:247]   --->   Operation 1302 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1303 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1484, i8* %ref_patch_with_borde_1184" [batch_align2d_hls/align2d.c:247]   --->   Operation 1303 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1304 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1485, i8* %ref_patch_with_borde_1185" [batch_align2d_hls/align2d.c:247]   --->   Operation 1304 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1305 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1486, i8* %ref_patch_with_borde_1186" [batch_align2d_hls/align2d.c:247]   --->   Operation 1305 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1306 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1487, i8* %ref_patch_with_borde_1187" [batch_align2d_hls/align2d.c:247]   --->   Operation 1306 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1307 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1488, i8* %ref_patch_with_borde_1188" [batch_align2d_hls/align2d.c:247]   --->   Operation 1307 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1308 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1489, i8* %ref_patch_with_borde_1189" [batch_align2d_hls/align2d.c:247]   --->   Operation 1308 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1309 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1490, i8* %ref_patch_with_borde_1190" [batch_align2d_hls/align2d.c:247]   --->   Operation 1309 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1310 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1491, i8* %ref_patch_with_borde_1191" [batch_align2d_hls/align2d.c:247]   --->   Operation 1310 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1311 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1492, i8* %ref_patch_with_borde_1192" [batch_align2d_hls/align2d.c:247]   --->   Operation 1311 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1312 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1493, i8* %ref_patch_with_borde_1193" [batch_align2d_hls/align2d.c:247]   --->   Operation 1312 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1313 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1494, i8* %ref_patch_with_borde_1194" [batch_align2d_hls/align2d.c:247]   --->   Operation 1313 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1314 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1495, i8* %ref_patch_with_borde_1195" [batch_align2d_hls/align2d.c:247]   --->   Operation 1314 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1315 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1496, i8* %ref_patch_with_borde_1196" [batch_align2d_hls/align2d.c:247]   --->   Operation 1315 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1316 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1497, i8* %ref_patch_with_borde_1197" [batch_align2d_hls/align2d.c:247]   --->   Operation 1316 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1317 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1498, i8* %ref_patch_with_borde_1198" [batch_align2d_hls/align2d.c:247]   --->   Operation 1317 'store' <Predicate = true> <Delay = 0.65>
ST_12 : Operation 1318 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_1499, i8* %ref_patch_with_borde_1199" [batch_align2d_hls/align2d.c:247]   --->   Operation 1318 'store' <Predicate = true> <Delay = 0.65>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 1319 [6/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1319 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 1320 [5/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1320 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 1321 [4/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1321 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 1322 [3/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1322 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 1323 [2/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1323 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 1324 [1/7] (8.75ns)   --->   "%patches_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %patches_addr, i32 400)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1324 'readreq' 'patches_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 1325 [1/1] (0.65ns)   --->   "br label %burst.rd.header10" [batch_align2d_hls/align2d.c:221]   --->   Operation 1325 'br' <Predicate = true> <Delay = 0.65>

State 19 <SV = 16> <Delay = 2.05>
ST_19 : Operation 1326 [1/1] (0.00ns)   --->   "%indvar1 = phi i9 [ 0, %._crit_edge ], [ %indvar_next1, %burst.rd.body1122 ]" [batch_align2d_hls/align2d.c:221]   --->   Operation 1326 'phi' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1327 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 [ 0, %._crit_edge ], [ %next_mul, %burst.rd.body1122 ]"   --->   Operation 1327 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1328 [1/1] (0.00ns)   --->   "%phi_urem = phi i9 [ 0, %._crit_edge ], [ %idx_urem, %burst.rd.body1122 ]"   --->   Operation 1328 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1329 [1/1] (0.88ns)   --->   "%exitcond2 = icmp eq i9 %indvar1, -112" [batch_align2d_hls/align2d.c:221]   --->   Operation 1329 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1330 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 1330 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1331 [1/1] (0.77ns)   --->   "%indvar_next1 = add i9 %indvar1, 1" [batch_align2d_hls/align2d.c:221]   --->   Operation 1331 'add' 'indvar_next1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1332 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.rd.header21.preheader, label %burst.rd.body11" [batch_align2d_hls/align2d.c:221]   --->   Operation 1332 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1333 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1333 'specregionbegin' 'burstread_rbegin1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 1334 [1/1] (0.88ns)   --->   "%next_mul = add i19 656, %phi_mul"   --->   Operation 1334 'add' 'next_mul' <Predicate = (!exitcond2)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1335 [1/1] (0.00ns)   --->   "%div_t = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %phi_mul, i32 16, i32 17)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1335 'partselect' 'div_t' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp = trunc i9 %phi_urem to i7" [batch_align2d_hls/align2d.c:221]   --->   Operation 1336 'trunc' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 1337 [1/1] (0.72ns)   --->   "switch i2 %div_t, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [batch_align2d_hls/align2d.c:221]   --->   Operation 1337 'switch' <Predicate = (!exitcond2)> <Delay = 0.72>
ST_19 : Operation 1338 [1/1] (0.77ns)   --->   "%next_urem = add i9 %phi_urem, 1"   --->   Operation 1338 'add' 'next_urem' <Predicate = (!exitcond2)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1339 [1/1] (0.88ns)   --->   "%tmp_108 = icmp ult i9 %next_urem, 100"   --->   Operation 1339 'icmp' 'tmp_108' <Predicate = (!exitcond2)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1340 [1/1] (0.39ns)   --->   "%idx_urem = select i1 %tmp_108, i9 %next_urem, i9 0"   --->   Operation 1340 'select' 'idx_urem' <Predicate = (!exitcond2)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1341 [1/1] (0.00ns)   --->   "%burstread_rend19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1341 'specregionend' 'burstread_rend19' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_19 : Operation 1342 [1/1] (0.00ns)   --->   "br label %burst.rd.header10" [batch_align2d_hls/align2d.c:221]   --->   Operation 1342 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 8.75>
ST_20 : Operation 1343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1343 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 1344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_OC_ref_pa)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1344 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 1345 [1/1] (8.75ns)   --->   "%patches_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %patches_addr)" [batch_align2d_hls/align2d.c:221]   --->   Operation 1345 'read' 'patches_addr_read' <Predicate = (!exitcond2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 1.97>
ST_21 : Operation 1346 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2100 = load i8* %ref_patch_with_borde_1099"   --->   Operation 1346 'load' 'ref_patch_with_borde_2100' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1347 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2101 = load i8* %ref_patch_with_borde_1098"   --->   Operation 1347 'load' 'ref_patch_with_borde_2101' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1348 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2102 = load i8* %ref_patch_with_borde_1097"   --->   Operation 1348 'load' 'ref_patch_with_borde_2102' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1349 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2103 = load i8* %ref_patch_with_borde_1096"   --->   Operation 1349 'load' 'ref_patch_with_borde_2103' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1350 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2104 = load i8* %ref_patch_with_borde_1095"   --->   Operation 1350 'load' 'ref_patch_with_borde_2104' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1351 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2105 = load i8* %ref_patch_with_borde_1094"   --->   Operation 1351 'load' 'ref_patch_with_borde_2105' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1352 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2106 = load i8* %ref_patch_with_borde_1093"   --->   Operation 1352 'load' 'ref_patch_with_borde_2106' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1353 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2107 = load i8* %ref_patch_with_borde_1092"   --->   Operation 1353 'load' 'ref_patch_with_borde_2107' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1354 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2108 = load i8* %ref_patch_with_borde_1091"   --->   Operation 1354 'load' 'ref_patch_with_borde_2108' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1355 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2109 = load i8* %ref_patch_with_borde_1090"   --->   Operation 1355 'load' 'ref_patch_with_borde_2109' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1356 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2110 = load i8* %ref_patch_with_borde_1089"   --->   Operation 1356 'load' 'ref_patch_with_borde_2110' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1357 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2111 = load i8* %ref_patch_with_borde_1088"   --->   Operation 1357 'load' 'ref_patch_with_borde_2111' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1358 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2112 = load i8* %ref_patch_with_borde_1087"   --->   Operation 1358 'load' 'ref_patch_with_borde_2112' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1359 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2113 = load i8* %ref_patch_with_borde_1086"   --->   Operation 1359 'load' 'ref_patch_with_borde_2113' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1360 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2114 = load i8* %ref_patch_with_borde_1085"   --->   Operation 1360 'load' 'ref_patch_with_borde_2114' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1361 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2115 = load i8* %ref_patch_with_borde_1084"   --->   Operation 1361 'load' 'ref_patch_with_borde_2115' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1362 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2116 = load i8* %ref_patch_with_borde_1083"   --->   Operation 1362 'load' 'ref_patch_with_borde_2116' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1363 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2117 = load i8* %ref_patch_with_borde_1082"   --->   Operation 1363 'load' 'ref_patch_with_borde_2117' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1364 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2118 = load i8* %ref_patch_with_borde_1081"   --->   Operation 1364 'load' 'ref_patch_with_borde_2118' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1365 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2119 = load i8* %ref_patch_with_borde_1080"   --->   Operation 1365 'load' 'ref_patch_with_borde_2119' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1366 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2120 = load i8* %ref_patch_with_borde_1079"   --->   Operation 1366 'load' 'ref_patch_with_borde_2120' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1367 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2121 = load i8* %ref_patch_with_borde_1078"   --->   Operation 1367 'load' 'ref_patch_with_borde_2121' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1368 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2122 = load i8* %ref_patch_with_borde_1077"   --->   Operation 1368 'load' 'ref_patch_with_borde_2122' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1369 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2123 = load i8* %ref_patch_with_borde_1076"   --->   Operation 1369 'load' 'ref_patch_with_borde_2123' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1370 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2124 = load i8* %ref_patch_with_borde_1075"   --->   Operation 1370 'load' 'ref_patch_with_borde_2124' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1371 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2125 = load i8* %ref_patch_with_borde_1074"   --->   Operation 1371 'load' 'ref_patch_with_borde_2125' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1372 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2126 = load i8* %ref_patch_with_borde_1073"   --->   Operation 1372 'load' 'ref_patch_with_borde_2126' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1373 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2127 = load i8* %ref_patch_with_borde_1072"   --->   Operation 1373 'load' 'ref_patch_with_borde_2127' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1374 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2128 = load i8* %ref_patch_with_borde_1071"   --->   Operation 1374 'load' 'ref_patch_with_borde_2128' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1375 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2129 = load i8* %ref_patch_with_borde_1070"   --->   Operation 1375 'load' 'ref_patch_with_borde_2129' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1376 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2130 = load i8* %ref_patch_with_borde_1069"   --->   Operation 1376 'load' 'ref_patch_with_borde_2130' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1377 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2131 = load i8* %ref_patch_with_borde_1068"   --->   Operation 1377 'load' 'ref_patch_with_borde_2131' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1378 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2132 = load i8* %ref_patch_with_borde_1067"   --->   Operation 1378 'load' 'ref_patch_with_borde_2132' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1379 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2133 = load i8* %ref_patch_with_borde_1066"   --->   Operation 1379 'load' 'ref_patch_with_borde_2133' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1380 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2134 = load i8* %ref_patch_with_borde_1065"   --->   Operation 1380 'load' 'ref_patch_with_borde_2134' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1381 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2135 = load i8* %ref_patch_with_borde_1064"   --->   Operation 1381 'load' 'ref_patch_with_borde_2135' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1382 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2136 = load i8* %ref_patch_with_borde_1063"   --->   Operation 1382 'load' 'ref_patch_with_borde_2136' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1383 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2137 = load i8* %ref_patch_with_borde_1062"   --->   Operation 1383 'load' 'ref_patch_with_borde_2137' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1384 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2138 = load i8* %ref_patch_with_borde_1061"   --->   Operation 1384 'load' 'ref_patch_with_borde_2138' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1385 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2139 = load i8* %ref_patch_with_borde_1060"   --->   Operation 1385 'load' 'ref_patch_with_borde_2139' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1386 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2140 = load i8* %ref_patch_with_borde_1059"   --->   Operation 1386 'load' 'ref_patch_with_borde_2140' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1387 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2141 = load i8* %ref_patch_with_borde_1058"   --->   Operation 1387 'load' 'ref_patch_with_borde_2141' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1388 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2142 = load i8* %ref_patch_with_borde_1057"   --->   Operation 1388 'load' 'ref_patch_with_borde_2142' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1389 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2143 = load i8* %ref_patch_with_borde_1056"   --->   Operation 1389 'load' 'ref_patch_with_borde_2143' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1390 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2144 = load i8* %ref_patch_with_borde_1055"   --->   Operation 1390 'load' 'ref_patch_with_borde_2144' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1391 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2145 = load i8* %ref_patch_with_borde_1054"   --->   Operation 1391 'load' 'ref_patch_with_borde_2145' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1392 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2146 = load i8* %ref_patch_with_borde_1053"   --->   Operation 1392 'load' 'ref_patch_with_borde_2146' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1393 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2147 = load i8* %ref_patch_with_borde_1052"   --->   Operation 1393 'load' 'ref_patch_with_borde_2147' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1394 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2148 = load i8* %ref_patch_with_borde_1051"   --->   Operation 1394 'load' 'ref_patch_with_borde_2148' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1395 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2149 = load i8* %ref_patch_with_borde_1050"   --->   Operation 1395 'load' 'ref_patch_with_borde_2149' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1396 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2150 = load i8* %ref_patch_with_borde_1049"   --->   Operation 1396 'load' 'ref_patch_with_borde_2150' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1397 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2151 = load i8* %ref_patch_with_borde_1048"   --->   Operation 1397 'load' 'ref_patch_with_borde_2151' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1398 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2152 = load i8* %ref_patch_with_borde_1047"   --->   Operation 1398 'load' 'ref_patch_with_borde_2152' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1399 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2153 = load i8* %ref_patch_with_borde_1046"   --->   Operation 1399 'load' 'ref_patch_with_borde_2153' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1400 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2154 = load i8* %ref_patch_with_borde_1045"   --->   Operation 1400 'load' 'ref_patch_with_borde_2154' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1401 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2155 = load i8* %ref_patch_with_borde_1044"   --->   Operation 1401 'load' 'ref_patch_with_borde_2155' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1402 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2156 = load i8* %ref_patch_with_borde_1043"   --->   Operation 1402 'load' 'ref_patch_with_borde_2156' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1403 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2157 = load i8* %ref_patch_with_borde_1042"   --->   Operation 1403 'load' 'ref_patch_with_borde_2157' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1404 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2158 = load i8* %ref_patch_with_borde_1041"   --->   Operation 1404 'load' 'ref_patch_with_borde_2158' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1405 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2159 = load i8* %ref_patch_with_borde_1040"   --->   Operation 1405 'load' 'ref_patch_with_borde_2159' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1406 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2160 = load i8* %ref_patch_with_borde_1039"   --->   Operation 1406 'load' 'ref_patch_with_borde_2160' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1407 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2161 = load i8* %ref_patch_with_borde_1038"   --->   Operation 1407 'load' 'ref_patch_with_borde_2161' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1408 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2162 = load i8* %ref_patch_with_borde_1037"   --->   Operation 1408 'load' 'ref_patch_with_borde_2162' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1409 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2163 = load i8* %ref_patch_with_borde_1036"   --->   Operation 1409 'load' 'ref_patch_with_borde_2163' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1410 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2164 = load i8* %ref_patch_with_borde_1035"   --->   Operation 1410 'load' 'ref_patch_with_borde_2164' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1411 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2165 = load i8* %ref_patch_with_borde_1034"   --->   Operation 1411 'load' 'ref_patch_with_borde_2165' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1412 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2166 = load i8* %ref_patch_with_borde_1033"   --->   Operation 1412 'load' 'ref_patch_with_borde_2166' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1413 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2167 = load i8* %ref_patch_with_borde_1032"   --->   Operation 1413 'load' 'ref_patch_with_borde_2167' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1414 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2168 = load i8* %ref_patch_with_borde_1031"   --->   Operation 1414 'load' 'ref_patch_with_borde_2168' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1415 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2169 = load i8* %ref_patch_with_borde_1030"   --->   Operation 1415 'load' 'ref_patch_with_borde_2169' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1416 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2170 = load i8* %ref_patch_with_borde_1029"   --->   Operation 1416 'load' 'ref_patch_with_borde_2170' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1417 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2171 = load i8* %ref_patch_with_borde_1028"   --->   Operation 1417 'load' 'ref_patch_with_borde_2171' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1418 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2172 = load i8* %ref_patch_with_borde_1027"   --->   Operation 1418 'load' 'ref_patch_with_borde_2172' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1419 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2173 = load i8* %ref_patch_with_borde_1026"   --->   Operation 1419 'load' 'ref_patch_with_borde_2173' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1420 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2174 = load i8* %ref_patch_with_borde_1025"   --->   Operation 1420 'load' 'ref_patch_with_borde_2174' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1421 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2175 = load i8* %ref_patch_with_borde_1024"   --->   Operation 1421 'load' 'ref_patch_with_borde_2175' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1422 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2176 = load i8* %ref_patch_with_borde_1023"   --->   Operation 1422 'load' 'ref_patch_with_borde_2176' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1423 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2177 = load i8* %ref_patch_with_borde_1022"   --->   Operation 1423 'load' 'ref_patch_with_borde_2177' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1424 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2178 = load i8* %ref_patch_with_borde_1021"   --->   Operation 1424 'load' 'ref_patch_with_borde_2178' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1425 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2179 = load i8* %ref_patch_with_borde_1020"   --->   Operation 1425 'load' 'ref_patch_with_borde_2179' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1426 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2180 = load i8* %ref_patch_with_borde_1019"   --->   Operation 1426 'load' 'ref_patch_with_borde_2180' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1427 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2181 = load i8* %ref_patch_with_borde_1018"   --->   Operation 1427 'load' 'ref_patch_with_borde_2181' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1428 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2182 = load i8* %ref_patch_with_borde_1017"   --->   Operation 1428 'load' 'ref_patch_with_borde_2182' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1429 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2183 = load i8* %ref_patch_with_borde_1016"   --->   Operation 1429 'load' 'ref_patch_with_borde_2183' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1430 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2184 = load i8* %ref_patch_with_borde_1015"   --->   Operation 1430 'load' 'ref_patch_with_borde_2184' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1431 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2185 = load i8* %ref_patch_with_borde_1014"   --->   Operation 1431 'load' 'ref_patch_with_borde_2185' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1432 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2186 = load i8* %ref_patch_with_borde_1013"   --->   Operation 1432 'load' 'ref_patch_with_borde_2186' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1433 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2187 = load i8* %ref_patch_with_borde_1012"   --->   Operation 1433 'load' 'ref_patch_with_borde_2187' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1434 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2188 = load i8* %ref_patch_with_borde_1011"   --->   Operation 1434 'load' 'ref_patch_with_borde_2188' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1435 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2189 = load i8* %ref_patch_with_borde_1010"   --->   Operation 1435 'load' 'ref_patch_with_borde_2189' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1436 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2190 = load i8* %ref_patch_with_borde_1009"   --->   Operation 1436 'load' 'ref_patch_with_borde_2190' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1437 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2191 = load i8* %ref_patch_with_borde_1008"   --->   Operation 1437 'load' 'ref_patch_with_borde_2191' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1438 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2192 = load i8* %ref_patch_with_borde_1007"   --->   Operation 1438 'load' 'ref_patch_with_borde_2192' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1439 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2193 = load i8* %ref_patch_with_borde_1006"   --->   Operation 1439 'load' 'ref_patch_with_borde_2193' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1440 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2194 = load i8* %ref_patch_with_borde_1005"   --->   Operation 1440 'load' 'ref_patch_with_borde_2194' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1441 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2195 = load i8* %ref_patch_with_borde_1004"   --->   Operation 1441 'load' 'ref_patch_with_borde_2195' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1442 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2196 = load i8* %ref_patch_with_borde_1003"   --->   Operation 1442 'load' 'ref_patch_with_borde_2196' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1443 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2197 = load i8* %ref_patch_with_borde_1002"   --->   Operation 1443 'load' 'ref_patch_with_borde_2197' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1444 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2198 = load i8* %ref_patch_with_borde_1001"   --->   Operation 1444 'load' 'ref_patch_with_borde_2198' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1445 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2199 = load i8* %ref_patch_with_borde_1000"   --->   Operation 1445 'load' 'ref_patch_with_borde_2199' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1446 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_300 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %ref_patch_with_borde_2100, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1446 'mux' 'ref_patch_with_borde_300' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1447 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_301 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %patches_addr_read, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i8 %ref_patch_with_borde_2101, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1447 'mux' 'ref_patch_with_borde_301' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1448 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_302 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %patches_addr_read, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i8 %ref_patch_with_borde_2102, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1448 'mux' 'ref_patch_with_borde_302' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1449 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_303 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %patches_addr_read, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i8 %ref_patch_with_borde_2103, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1449 'mux' 'ref_patch_with_borde_303' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1450 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_304 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %patches_addr_read, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i8 %ref_patch_with_borde_2104, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1450 'mux' 'ref_patch_with_borde_304' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1451 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_305 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %patches_addr_read, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i8 %ref_patch_with_borde_2105, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1451 'mux' 'ref_patch_with_borde_305' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1452 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_306 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %patches_addr_read, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i8 %ref_patch_with_borde_2106, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1452 'mux' 'ref_patch_with_borde_306' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1453 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_307 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %patches_addr_read, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i8 %ref_patch_with_borde_2107, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1453 'mux' 'ref_patch_with_borde_307' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1454 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_308 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %patches_addr_read, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i8 %ref_patch_with_borde_2108, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1454 'mux' 'ref_patch_with_borde_308' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1455 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_309 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %patches_addr_read, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i8 %ref_patch_with_borde_2109, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1455 'mux' 'ref_patch_with_borde_309' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1456 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_310 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %patches_addr_read, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i8 %ref_patch_with_borde_2110, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1456 'mux' 'ref_patch_with_borde_310' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1457 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_311 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %patches_addr_read, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i8 %ref_patch_with_borde_2111, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1457 'mux' 'ref_patch_with_borde_311' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1458 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_312 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %patches_addr_read, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i8 %ref_patch_with_borde_2112, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1458 'mux' 'ref_patch_with_borde_312' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1459 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_313 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %patches_addr_read, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i8 %ref_patch_with_borde_2113, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1459 'mux' 'ref_patch_with_borde_313' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1460 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_314 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %patches_addr_read, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i8 %ref_patch_with_borde_2114, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1460 'mux' 'ref_patch_with_borde_314' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1461 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_315 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %patches_addr_read, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i8 %ref_patch_with_borde_2115, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1461 'mux' 'ref_patch_with_borde_315' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1462 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_316 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %patches_addr_read, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i8 %ref_patch_with_borde_2116, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1462 'mux' 'ref_patch_with_borde_316' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1463 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_317 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %patches_addr_read, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i8 %ref_patch_with_borde_2117, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1463 'mux' 'ref_patch_with_borde_317' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1464 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_318 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %patches_addr_read, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i8 %ref_patch_with_borde_2118, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1464 'mux' 'ref_patch_with_borde_318' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1465 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_319 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %patches_addr_read, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i8 %ref_patch_with_borde_2119, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1465 'mux' 'ref_patch_with_borde_319' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1466 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_320 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %patches_addr_read, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i8 %ref_patch_with_borde_2120, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1466 'mux' 'ref_patch_with_borde_320' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1467 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_321 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %patches_addr_read, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i8 %ref_patch_with_borde_2121, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1467 'mux' 'ref_patch_with_borde_321' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1468 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_322 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %patches_addr_read, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i8 %ref_patch_with_borde_2122, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1468 'mux' 'ref_patch_with_borde_322' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1469 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_323 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %patches_addr_read, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i8 %ref_patch_with_borde_2123, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1469 'mux' 'ref_patch_with_borde_323' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1470 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_324 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %patches_addr_read, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i8 %ref_patch_with_borde_2124, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1470 'mux' 'ref_patch_with_borde_324' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1471 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_325 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %patches_addr_read, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i8 %ref_patch_with_borde_2125, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1471 'mux' 'ref_patch_with_borde_325' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1472 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_326 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %patches_addr_read, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i8 %ref_patch_with_borde_2126, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1472 'mux' 'ref_patch_with_borde_326' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1473 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_327 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %patches_addr_read, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i8 %ref_patch_with_borde_2127, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1473 'mux' 'ref_patch_with_borde_327' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1474 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_328 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %patches_addr_read, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i8 %ref_patch_with_borde_2128, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1474 'mux' 'ref_patch_with_borde_328' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1475 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_329 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %patches_addr_read, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i8 %ref_patch_with_borde_2129, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1475 'mux' 'ref_patch_with_borde_329' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1476 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_330 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %patches_addr_read, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i8 %ref_patch_with_borde_2130, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1476 'mux' 'ref_patch_with_borde_330' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1477 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_331 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %patches_addr_read, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i8 %ref_patch_with_borde_2131, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1477 'mux' 'ref_patch_with_borde_331' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1478 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_332 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %patches_addr_read, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i8 %ref_patch_with_borde_2132, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1478 'mux' 'ref_patch_with_borde_332' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1479 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_333 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %patches_addr_read, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i8 %ref_patch_with_borde_2133, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1479 'mux' 'ref_patch_with_borde_333' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1480 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_334 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %patches_addr_read, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i8 %ref_patch_with_borde_2134, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1480 'mux' 'ref_patch_with_borde_334' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1481 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_335 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %patches_addr_read, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i8 %ref_patch_with_borde_2135, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1481 'mux' 'ref_patch_with_borde_335' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1482 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_336 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %patches_addr_read, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i8 %ref_patch_with_borde_2136, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1482 'mux' 'ref_patch_with_borde_336' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1483 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_337 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %patches_addr_read, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i8 %ref_patch_with_borde_2137, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1483 'mux' 'ref_patch_with_borde_337' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1484 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_338 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %patches_addr_read, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i8 %ref_patch_with_borde_2138, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1484 'mux' 'ref_patch_with_borde_338' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1485 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_339 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %patches_addr_read, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i8 %ref_patch_with_borde_2139, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1485 'mux' 'ref_patch_with_borde_339' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1486 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_340 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %patches_addr_read, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i8 %ref_patch_with_borde_2140, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1486 'mux' 'ref_patch_with_borde_340' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1487 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_341 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %patches_addr_read, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i8 %ref_patch_with_borde_2141, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1487 'mux' 'ref_patch_with_borde_341' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1488 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_342 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %patches_addr_read, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i8 %ref_patch_with_borde_2142, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1488 'mux' 'ref_patch_with_borde_342' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1489 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_343 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %patches_addr_read, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i8 %ref_patch_with_borde_2143, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1489 'mux' 'ref_patch_with_borde_343' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1490 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_344 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %patches_addr_read, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i8 %ref_patch_with_borde_2144, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1490 'mux' 'ref_patch_with_borde_344' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1491 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_345 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %patches_addr_read, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i8 %ref_patch_with_borde_2145, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1491 'mux' 'ref_patch_with_borde_345' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1492 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_346 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %patches_addr_read, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i8 %ref_patch_with_borde_2146, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1492 'mux' 'ref_patch_with_borde_346' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1493 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_347 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %patches_addr_read, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i8 %ref_patch_with_borde_2147, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1493 'mux' 'ref_patch_with_borde_347' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1494 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_348 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %patches_addr_read, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i8 %ref_patch_with_borde_2148, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1494 'mux' 'ref_patch_with_borde_348' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1495 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_349 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %patches_addr_read, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i8 %ref_patch_with_borde_2149, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1495 'mux' 'ref_patch_with_borde_349' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1496 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_350 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %patches_addr_read, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i8 %ref_patch_with_borde_2150, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1496 'mux' 'ref_patch_with_borde_350' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1497 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_351 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %patches_addr_read, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i8 %ref_patch_with_borde_2151, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1497 'mux' 'ref_patch_with_borde_351' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1498 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_352 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %patches_addr_read, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i8 %ref_patch_with_borde_2152, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1498 'mux' 'ref_patch_with_borde_352' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1499 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_353 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %patches_addr_read, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i8 %ref_patch_with_borde_2153, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1499 'mux' 'ref_patch_with_borde_353' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1500 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_354 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %patches_addr_read, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i8 %ref_patch_with_borde_2154, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1500 'mux' 'ref_patch_with_borde_354' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1501 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_355 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %patches_addr_read, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i8 %ref_patch_with_borde_2155, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1501 'mux' 'ref_patch_with_borde_355' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1502 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_356 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %patches_addr_read, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i8 %ref_patch_with_borde_2156, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1502 'mux' 'ref_patch_with_borde_356' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1503 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_357 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %patches_addr_read, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i8 %ref_patch_with_borde_2157, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1503 'mux' 'ref_patch_with_borde_357' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1504 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_358 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %patches_addr_read, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i8 %ref_patch_with_borde_2158, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1504 'mux' 'ref_patch_with_borde_358' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1505 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_359 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %patches_addr_read, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i8 %ref_patch_with_borde_2159, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1505 'mux' 'ref_patch_with_borde_359' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1506 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_360 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %patches_addr_read, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i8 %ref_patch_with_borde_2160, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1506 'mux' 'ref_patch_with_borde_360' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1507 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_361 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %patches_addr_read, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i8 %ref_patch_with_borde_2161, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1507 'mux' 'ref_patch_with_borde_361' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1508 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_362 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %patches_addr_read, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i8 %ref_patch_with_borde_2162, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1508 'mux' 'ref_patch_with_borde_362' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1509 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_363 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %patches_addr_read, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i8 %ref_patch_with_borde_2163, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1509 'mux' 'ref_patch_with_borde_363' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1510 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_364 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %patches_addr_read, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i8 %ref_patch_with_borde_2164, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1510 'mux' 'ref_patch_with_borde_364' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1511 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_365 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %patches_addr_read, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i8 %ref_patch_with_borde_2165, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1511 'mux' 'ref_patch_with_borde_365' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1512 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_366 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %patches_addr_read, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i8 %ref_patch_with_borde_2166, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1512 'mux' 'ref_patch_with_borde_366' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1513 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_367 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %patches_addr_read, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i8 %ref_patch_with_borde_2167, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1513 'mux' 'ref_patch_with_borde_367' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1514 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_368 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %patches_addr_read, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i8 %ref_patch_with_borde_2168, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1514 'mux' 'ref_patch_with_borde_368' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1515 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_369 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %patches_addr_read, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i8 %ref_patch_with_borde_2169, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1515 'mux' 'ref_patch_with_borde_369' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1516 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_370 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %patches_addr_read, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i8 %ref_patch_with_borde_2170, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1516 'mux' 'ref_patch_with_borde_370' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1517 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_371 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %patches_addr_read, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i8 %ref_patch_with_borde_2171, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1517 'mux' 'ref_patch_with_borde_371' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1518 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_372 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %patches_addr_read, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i8 %ref_patch_with_borde_2172, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1518 'mux' 'ref_patch_with_borde_372' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1519 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_373 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %patches_addr_read, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i8 %ref_patch_with_borde_2173, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1519 'mux' 'ref_patch_with_borde_373' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1520 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_374 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %patches_addr_read, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i8 %ref_patch_with_borde_2174, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1520 'mux' 'ref_patch_with_borde_374' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1521 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_375 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %patches_addr_read, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i8 %ref_patch_with_borde_2175, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1521 'mux' 'ref_patch_with_borde_375' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1522 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_376 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %patches_addr_read, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i8 %ref_patch_with_borde_2176, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1522 'mux' 'ref_patch_with_borde_376' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1523 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_377 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %patches_addr_read, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i8 %ref_patch_with_borde_2177, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1523 'mux' 'ref_patch_with_borde_377' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1524 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_378 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %patches_addr_read, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i8 %ref_patch_with_borde_2178, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1524 'mux' 'ref_patch_with_borde_378' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1525 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_379 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %patches_addr_read, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i8 %ref_patch_with_borde_2179, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1525 'mux' 'ref_patch_with_borde_379' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1526 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_380 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %patches_addr_read, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i8 %ref_patch_with_borde_2180, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1526 'mux' 'ref_patch_with_borde_380' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1527 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_381 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %patches_addr_read, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i8 %ref_patch_with_borde_2181, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1527 'mux' 'ref_patch_with_borde_381' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1528 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_382 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %patches_addr_read, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i8 %ref_patch_with_borde_2182, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1528 'mux' 'ref_patch_with_borde_382' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1529 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_383 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %patches_addr_read, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i8 %ref_patch_with_borde_2183, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1529 'mux' 'ref_patch_with_borde_383' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1530 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_384 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %patches_addr_read, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i8 %ref_patch_with_borde_2184, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1530 'mux' 'ref_patch_with_borde_384' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1531 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_385 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %patches_addr_read, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i8 %ref_patch_with_borde_2185, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1531 'mux' 'ref_patch_with_borde_385' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1532 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_386 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %patches_addr_read, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i8 %ref_patch_with_borde_2186, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1532 'mux' 'ref_patch_with_borde_386' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1533 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_387 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %patches_addr_read, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i8 %ref_patch_with_borde_2187, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1533 'mux' 'ref_patch_with_borde_387' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1534 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_388 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %patches_addr_read, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i8 %ref_patch_with_borde_2188, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1534 'mux' 'ref_patch_with_borde_388' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1535 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_389 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %patches_addr_read, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i8 %ref_patch_with_borde_2189, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1535 'mux' 'ref_patch_with_borde_389' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1536 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_390 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %patches_addr_read, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i8 %ref_patch_with_borde_2190, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1536 'mux' 'ref_patch_with_borde_390' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1537 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_391 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %patches_addr_read, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i8 %ref_patch_with_borde_2191, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1537 'mux' 'ref_patch_with_borde_391' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1538 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_392 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %patches_addr_read, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i8 %ref_patch_with_borde_2192, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1538 'mux' 'ref_patch_with_borde_392' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1539 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_393 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %patches_addr_read, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i8 %ref_patch_with_borde_2193, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1539 'mux' 'ref_patch_with_borde_393' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1540 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_394 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %patches_addr_read, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i8 %ref_patch_with_borde_2194, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1540 'mux' 'ref_patch_with_borde_394' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1541 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_395 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %patches_addr_read, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i8 %ref_patch_with_borde_2195, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1541 'mux' 'ref_patch_with_borde_395' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1542 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_396 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %patches_addr_read, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i8 %ref_patch_with_borde_2196, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1542 'mux' 'ref_patch_with_borde_396' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1543 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_397 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %patches_addr_read, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i8 %ref_patch_with_borde_2197, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1543 'mux' 'ref_patch_with_borde_397' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1544 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_398 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2198, i8 %patches_addr_read, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i8 %ref_patch_with_borde_2198, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1544 'mux' 'ref_patch_with_borde_398' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1545 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2200 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %patches_addr_read, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i8 %ref_patch_with_borde_2199, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1545 'mux' 'ref_patch_with_borde_2200' <Predicate = (div_t == 2)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1546 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2200, i8* %ref_patch_with_borde_1000" [batch_align2d_hls/align2d.c:221]   --->   Operation 1546 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1547 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_398, i8* %ref_patch_with_borde_1001" [batch_align2d_hls/align2d.c:221]   --->   Operation 1547 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1548 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_397, i8* %ref_patch_with_borde_1002" [batch_align2d_hls/align2d.c:221]   --->   Operation 1548 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1549 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_396, i8* %ref_patch_with_borde_1003" [batch_align2d_hls/align2d.c:221]   --->   Operation 1549 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1550 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_395, i8* %ref_patch_with_borde_1004" [batch_align2d_hls/align2d.c:221]   --->   Operation 1550 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1551 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_394, i8* %ref_patch_with_borde_1005" [batch_align2d_hls/align2d.c:221]   --->   Operation 1551 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1552 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_393, i8* %ref_patch_with_borde_1006" [batch_align2d_hls/align2d.c:221]   --->   Operation 1552 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1553 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_392, i8* %ref_patch_with_borde_1007" [batch_align2d_hls/align2d.c:221]   --->   Operation 1553 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1554 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_391, i8* %ref_patch_with_borde_1008" [batch_align2d_hls/align2d.c:221]   --->   Operation 1554 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1555 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_390, i8* %ref_patch_with_borde_1009" [batch_align2d_hls/align2d.c:221]   --->   Operation 1555 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1556 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_389, i8* %ref_patch_with_borde_1010" [batch_align2d_hls/align2d.c:221]   --->   Operation 1556 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1557 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_388, i8* %ref_patch_with_borde_1011" [batch_align2d_hls/align2d.c:221]   --->   Operation 1557 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1558 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_387, i8* %ref_patch_with_borde_1012" [batch_align2d_hls/align2d.c:221]   --->   Operation 1558 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1559 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_386, i8* %ref_patch_with_borde_1013" [batch_align2d_hls/align2d.c:221]   --->   Operation 1559 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1560 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_385, i8* %ref_patch_with_borde_1014" [batch_align2d_hls/align2d.c:221]   --->   Operation 1560 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1561 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_384, i8* %ref_patch_with_borde_1015" [batch_align2d_hls/align2d.c:221]   --->   Operation 1561 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1562 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_383, i8* %ref_patch_with_borde_1016" [batch_align2d_hls/align2d.c:221]   --->   Operation 1562 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1563 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_382, i8* %ref_patch_with_borde_1017" [batch_align2d_hls/align2d.c:221]   --->   Operation 1563 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1564 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_381, i8* %ref_patch_with_borde_1018" [batch_align2d_hls/align2d.c:221]   --->   Operation 1564 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1565 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_380, i8* %ref_patch_with_borde_1019" [batch_align2d_hls/align2d.c:221]   --->   Operation 1565 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1566 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_379, i8* %ref_patch_with_borde_1020" [batch_align2d_hls/align2d.c:221]   --->   Operation 1566 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1567 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_378, i8* %ref_patch_with_borde_1021" [batch_align2d_hls/align2d.c:221]   --->   Operation 1567 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1568 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_377, i8* %ref_patch_with_borde_1022" [batch_align2d_hls/align2d.c:221]   --->   Operation 1568 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1569 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_376, i8* %ref_patch_with_borde_1023" [batch_align2d_hls/align2d.c:221]   --->   Operation 1569 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1570 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_375, i8* %ref_patch_with_borde_1024" [batch_align2d_hls/align2d.c:221]   --->   Operation 1570 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1571 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_374, i8* %ref_patch_with_borde_1025" [batch_align2d_hls/align2d.c:221]   --->   Operation 1571 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1572 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_373, i8* %ref_patch_with_borde_1026" [batch_align2d_hls/align2d.c:221]   --->   Operation 1572 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1573 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_372, i8* %ref_patch_with_borde_1027" [batch_align2d_hls/align2d.c:221]   --->   Operation 1573 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1574 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_371, i8* %ref_patch_with_borde_1028" [batch_align2d_hls/align2d.c:221]   --->   Operation 1574 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1575 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_370, i8* %ref_patch_with_borde_1029" [batch_align2d_hls/align2d.c:221]   --->   Operation 1575 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1576 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_369, i8* %ref_patch_with_borde_1030" [batch_align2d_hls/align2d.c:221]   --->   Operation 1576 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1577 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_368, i8* %ref_patch_with_borde_1031" [batch_align2d_hls/align2d.c:221]   --->   Operation 1577 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1578 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_367, i8* %ref_patch_with_borde_1032" [batch_align2d_hls/align2d.c:221]   --->   Operation 1578 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1579 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_366, i8* %ref_patch_with_borde_1033" [batch_align2d_hls/align2d.c:221]   --->   Operation 1579 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1580 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_365, i8* %ref_patch_with_borde_1034" [batch_align2d_hls/align2d.c:221]   --->   Operation 1580 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1581 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_364, i8* %ref_patch_with_borde_1035" [batch_align2d_hls/align2d.c:221]   --->   Operation 1581 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1582 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_363, i8* %ref_patch_with_borde_1036" [batch_align2d_hls/align2d.c:221]   --->   Operation 1582 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1583 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_362, i8* %ref_patch_with_borde_1037" [batch_align2d_hls/align2d.c:221]   --->   Operation 1583 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1584 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_361, i8* %ref_patch_with_borde_1038" [batch_align2d_hls/align2d.c:221]   --->   Operation 1584 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1585 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_360, i8* %ref_patch_with_borde_1039" [batch_align2d_hls/align2d.c:221]   --->   Operation 1585 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1586 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_359, i8* %ref_patch_with_borde_1040" [batch_align2d_hls/align2d.c:221]   --->   Operation 1586 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1587 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_358, i8* %ref_patch_with_borde_1041" [batch_align2d_hls/align2d.c:221]   --->   Operation 1587 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1588 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_357, i8* %ref_patch_with_borde_1042" [batch_align2d_hls/align2d.c:221]   --->   Operation 1588 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1589 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_356, i8* %ref_patch_with_borde_1043" [batch_align2d_hls/align2d.c:221]   --->   Operation 1589 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1590 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_355, i8* %ref_patch_with_borde_1044" [batch_align2d_hls/align2d.c:221]   --->   Operation 1590 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1591 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_354, i8* %ref_patch_with_borde_1045" [batch_align2d_hls/align2d.c:221]   --->   Operation 1591 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1592 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_353, i8* %ref_patch_with_borde_1046" [batch_align2d_hls/align2d.c:221]   --->   Operation 1592 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1593 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_352, i8* %ref_patch_with_borde_1047" [batch_align2d_hls/align2d.c:221]   --->   Operation 1593 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1594 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_351, i8* %ref_patch_with_borde_1048" [batch_align2d_hls/align2d.c:221]   --->   Operation 1594 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1595 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_350, i8* %ref_patch_with_borde_1049" [batch_align2d_hls/align2d.c:221]   --->   Operation 1595 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1596 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_349, i8* %ref_patch_with_borde_1050" [batch_align2d_hls/align2d.c:221]   --->   Operation 1596 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1597 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_348, i8* %ref_patch_with_borde_1051" [batch_align2d_hls/align2d.c:221]   --->   Operation 1597 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1598 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_347, i8* %ref_patch_with_borde_1052" [batch_align2d_hls/align2d.c:221]   --->   Operation 1598 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1599 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_346, i8* %ref_patch_with_borde_1053" [batch_align2d_hls/align2d.c:221]   --->   Operation 1599 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1600 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_345, i8* %ref_patch_with_borde_1054" [batch_align2d_hls/align2d.c:221]   --->   Operation 1600 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1601 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_344, i8* %ref_patch_with_borde_1055" [batch_align2d_hls/align2d.c:221]   --->   Operation 1601 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1602 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_343, i8* %ref_patch_with_borde_1056" [batch_align2d_hls/align2d.c:221]   --->   Operation 1602 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1603 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_342, i8* %ref_patch_with_borde_1057" [batch_align2d_hls/align2d.c:221]   --->   Operation 1603 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1604 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_341, i8* %ref_patch_with_borde_1058" [batch_align2d_hls/align2d.c:221]   --->   Operation 1604 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1605 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_340, i8* %ref_patch_with_borde_1059" [batch_align2d_hls/align2d.c:221]   --->   Operation 1605 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1606 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_339, i8* %ref_patch_with_borde_1060" [batch_align2d_hls/align2d.c:221]   --->   Operation 1606 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1607 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_338, i8* %ref_patch_with_borde_1061" [batch_align2d_hls/align2d.c:221]   --->   Operation 1607 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1608 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_337, i8* %ref_patch_with_borde_1062" [batch_align2d_hls/align2d.c:221]   --->   Operation 1608 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1609 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_336, i8* %ref_patch_with_borde_1063" [batch_align2d_hls/align2d.c:221]   --->   Operation 1609 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1610 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_335, i8* %ref_patch_with_borde_1064" [batch_align2d_hls/align2d.c:221]   --->   Operation 1610 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1611 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_334, i8* %ref_patch_with_borde_1065" [batch_align2d_hls/align2d.c:221]   --->   Operation 1611 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1612 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_333, i8* %ref_patch_with_borde_1066" [batch_align2d_hls/align2d.c:221]   --->   Operation 1612 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1613 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_332, i8* %ref_patch_with_borde_1067" [batch_align2d_hls/align2d.c:221]   --->   Operation 1613 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1614 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_331, i8* %ref_patch_with_borde_1068" [batch_align2d_hls/align2d.c:221]   --->   Operation 1614 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1615 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_330, i8* %ref_patch_with_borde_1069" [batch_align2d_hls/align2d.c:221]   --->   Operation 1615 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1616 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_329, i8* %ref_patch_with_borde_1070" [batch_align2d_hls/align2d.c:221]   --->   Operation 1616 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1617 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_328, i8* %ref_patch_with_borde_1071" [batch_align2d_hls/align2d.c:221]   --->   Operation 1617 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1618 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_327, i8* %ref_patch_with_borde_1072" [batch_align2d_hls/align2d.c:221]   --->   Operation 1618 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1619 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_326, i8* %ref_patch_with_borde_1073" [batch_align2d_hls/align2d.c:221]   --->   Operation 1619 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1620 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_325, i8* %ref_patch_with_borde_1074" [batch_align2d_hls/align2d.c:221]   --->   Operation 1620 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1621 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_324, i8* %ref_patch_with_borde_1075" [batch_align2d_hls/align2d.c:221]   --->   Operation 1621 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1622 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_323, i8* %ref_patch_with_borde_1076" [batch_align2d_hls/align2d.c:221]   --->   Operation 1622 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1623 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_322, i8* %ref_patch_with_borde_1077" [batch_align2d_hls/align2d.c:221]   --->   Operation 1623 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1624 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_321, i8* %ref_patch_with_borde_1078" [batch_align2d_hls/align2d.c:221]   --->   Operation 1624 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1625 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_320, i8* %ref_patch_with_borde_1079" [batch_align2d_hls/align2d.c:221]   --->   Operation 1625 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1626 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_319, i8* %ref_patch_with_borde_1080" [batch_align2d_hls/align2d.c:221]   --->   Operation 1626 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1627 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_318, i8* %ref_patch_with_borde_1081" [batch_align2d_hls/align2d.c:221]   --->   Operation 1627 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1628 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_317, i8* %ref_patch_with_borde_1082" [batch_align2d_hls/align2d.c:221]   --->   Operation 1628 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1629 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_316, i8* %ref_patch_with_borde_1083" [batch_align2d_hls/align2d.c:221]   --->   Operation 1629 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1630 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_315, i8* %ref_patch_with_borde_1084" [batch_align2d_hls/align2d.c:221]   --->   Operation 1630 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1631 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_314, i8* %ref_patch_with_borde_1085" [batch_align2d_hls/align2d.c:221]   --->   Operation 1631 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1632 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_313, i8* %ref_patch_with_borde_1086" [batch_align2d_hls/align2d.c:221]   --->   Operation 1632 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1633 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_312, i8* %ref_patch_with_borde_1087" [batch_align2d_hls/align2d.c:221]   --->   Operation 1633 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1634 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_311, i8* %ref_patch_with_borde_1088" [batch_align2d_hls/align2d.c:221]   --->   Operation 1634 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1635 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_310, i8* %ref_patch_with_borde_1089" [batch_align2d_hls/align2d.c:221]   --->   Operation 1635 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1636 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_309, i8* %ref_patch_with_borde_1090" [batch_align2d_hls/align2d.c:221]   --->   Operation 1636 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1637 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_308, i8* %ref_patch_with_borde_1091" [batch_align2d_hls/align2d.c:221]   --->   Operation 1637 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1638 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_307, i8* %ref_patch_with_borde_1092" [batch_align2d_hls/align2d.c:221]   --->   Operation 1638 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1639 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_306, i8* %ref_patch_with_borde_1093" [batch_align2d_hls/align2d.c:221]   --->   Operation 1639 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1640 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_305, i8* %ref_patch_with_borde_1094" [batch_align2d_hls/align2d.c:221]   --->   Operation 1640 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1641 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_304, i8* %ref_patch_with_borde_1095" [batch_align2d_hls/align2d.c:221]   --->   Operation 1641 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1642 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_303, i8* %ref_patch_with_borde_1096" [batch_align2d_hls/align2d.c:221]   --->   Operation 1642 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1643 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_302, i8* %ref_patch_with_borde_1097" [batch_align2d_hls/align2d.c:221]   --->   Operation 1643 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1644 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_301, i8* %ref_patch_with_borde_1098" [batch_align2d_hls/align2d.c:221]   --->   Operation 1644 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1645 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_300, i8* %ref_patch_with_borde_1099" [batch_align2d_hls/align2d.c:221]   --->   Operation 1645 'store' <Predicate = (div_t == 2)> <Delay = 0.65>
ST_21 : Operation 1646 [1/1] (0.00ns)   --->   "br label %burst.rd.body1122" [batch_align2d_hls/align2d.c:221]   --->   Operation 1646 'br' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_21 : Operation 1647 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2000 = load i8* %ref_patch_with_borde_999"   --->   Operation 1647 'load' 'ref_patch_with_borde_2000' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1648 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2001 = load i8* %ref_patch_with_borde_998"   --->   Operation 1648 'load' 'ref_patch_with_borde_2001' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1649 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2002 = load i8* %ref_patch_with_borde_997"   --->   Operation 1649 'load' 'ref_patch_with_borde_2002' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1650 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2003 = load i8* %ref_patch_with_borde_996"   --->   Operation 1650 'load' 'ref_patch_with_borde_2003' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1651 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2004 = load i8* %ref_patch_with_borde_995"   --->   Operation 1651 'load' 'ref_patch_with_borde_2004' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1652 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2005 = load i8* %ref_patch_with_borde_994"   --->   Operation 1652 'load' 'ref_patch_with_borde_2005' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1653 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2006 = load i8* %ref_patch_with_borde_993"   --->   Operation 1653 'load' 'ref_patch_with_borde_2006' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1654 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2007 = load i8* %ref_patch_with_borde_992"   --->   Operation 1654 'load' 'ref_patch_with_borde_2007' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1655 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2008 = load i8* %ref_patch_with_borde_991"   --->   Operation 1655 'load' 'ref_patch_with_borde_2008' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1656 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2009 = load i8* %ref_patch_with_borde_990"   --->   Operation 1656 'load' 'ref_patch_with_borde_2009' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1657 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2010 = load i8* %ref_patch_with_borde_989"   --->   Operation 1657 'load' 'ref_patch_with_borde_2010' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1658 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2011 = load i8* %ref_patch_with_borde_988"   --->   Operation 1658 'load' 'ref_patch_with_borde_2011' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1659 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2012 = load i8* %ref_patch_with_borde_987"   --->   Operation 1659 'load' 'ref_patch_with_borde_2012' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1660 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2013 = load i8* %ref_patch_with_borde_986"   --->   Operation 1660 'load' 'ref_patch_with_borde_2013' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1661 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2014 = load i8* %ref_patch_with_borde_985"   --->   Operation 1661 'load' 'ref_patch_with_borde_2014' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1662 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2015 = load i8* %ref_patch_with_borde_984"   --->   Operation 1662 'load' 'ref_patch_with_borde_2015' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1663 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2016 = load i8* %ref_patch_with_borde_983"   --->   Operation 1663 'load' 'ref_patch_with_borde_2016' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1664 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2017 = load i8* %ref_patch_with_borde_982"   --->   Operation 1664 'load' 'ref_patch_with_borde_2017' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1665 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2018 = load i8* %ref_patch_with_borde_981"   --->   Operation 1665 'load' 'ref_patch_with_borde_2018' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1666 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2019 = load i8* %ref_patch_with_borde_980"   --->   Operation 1666 'load' 'ref_patch_with_borde_2019' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1667 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2020 = load i8* %ref_patch_with_borde_979"   --->   Operation 1667 'load' 'ref_patch_with_borde_2020' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1668 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2021 = load i8* %ref_patch_with_borde_978"   --->   Operation 1668 'load' 'ref_patch_with_borde_2021' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1669 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2022 = load i8* %ref_patch_with_borde_977"   --->   Operation 1669 'load' 'ref_patch_with_borde_2022' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1670 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2023 = load i8* %ref_patch_with_borde_976"   --->   Operation 1670 'load' 'ref_patch_with_borde_2023' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1671 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2024 = load i8* %ref_patch_with_borde_975"   --->   Operation 1671 'load' 'ref_patch_with_borde_2024' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1672 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2025 = load i8* %ref_patch_with_borde_974"   --->   Operation 1672 'load' 'ref_patch_with_borde_2025' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1673 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2026 = load i8* %ref_patch_with_borde_973"   --->   Operation 1673 'load' 'ref_patch_with_borde_2026' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1674 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2027 = load i8* %ref_patch_with_borde_972"   --->   Operation 1674 'load' 'ref_patch_with_borde_2027' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1675 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2028 = load i8* %ref_patch_with_borde_971"   --->   Operation 1675 'load' 'ref_patch_with_borde_2028' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1676 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2029 = load i8* %ref_patch_with_borde_970"   --->   Operation 1676 'load' 'ref_patch_with_borde_2029' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1677 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2030 = load i8* %ref_patch_with_borde_969"   --->   Operation 1677 'load' 'ref_patch_with_borde_2030' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1678 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2031 = load i8* %ref_patch_with_borde_968"   --->   Operation 1678 'load' 'ref_patch_with_borde_2031' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1679 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2032 = load i8* %ref_patch_with_borde_967"   --->   Operation 1679 'load' 'ref_patch_with_borde_2032' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1680 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2033 = load i8* %ref_patch_with_borde_966"   --->   Operation 1680 'load' 'ref_patch_with_borde_2033' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1681 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2034 = load i8* %ref_patch_with_borde_965"   --->   Operation 1681 'load' 'ref_patch_with_borde_2034' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1682 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2035 = load i8* %ref_patch_with_borde_964"   --->   Operation 1682 'load' 'ref_patch_with_borde_2035' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1683 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2036 = load i8* %ref_patch_with_borde_963"   --->   Operation 1683 'load' 'ref_patch_with_borde_2036' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1684 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2037 = load i8* %ref_patch_with_borde_962"   --->   Operation 1684 'load' 'ref_patch_with_borde_2037' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1685 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2038 = load i8* %ref_patch_with_borde_961"   --->   Operation 1685 'load' 'ref_patch_with_borde_2038' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1686 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2039 = load i8* %ref_patch_with_borde_960"   --->   Operation 1686 'load' 'ref_patch_with_borde_2039' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1687 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2040 = load i8* %ref_patch_with_borde_959"   --->   Operation 1687 'load' 'ref_patch_with_borde_2040' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1688 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2041 = load i8* %ref_patch_with_borde_958"   --->   Operation 1688 'load' 'ref_patch_with_borde_2041' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1689 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2042 = load i8* %ref_patch_with_borde_957"   --->   Operation 1689 'load' 'ref_patch_with_borde_2042' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1690 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2043 = load i8* %ref_patch_with_borde_956"   --->   Operation 1690 'load' 'ref_patch_with_borde_2043' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1691 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2044 = load i8* %ref_patch_with_borde_955"   --->   Operation 1691 'load' 'ref_patch_with_borde_2044' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1692 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2045 = load i8* %ref_patch_with_borde_954"   --->   Operation 1692 'load' 'ref_patch_with_borde_2045' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1693 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2046 = load i8* %ref_patch_with_borde_953"   --->   Operation 1693 'load' 'ref_patch_with_borde_2046' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1694 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2047 = load i8* %ref_patch_with_borde_952"   --->   Operation 1694 'load' 'ref_patch_with_borde_2047' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1695 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2048 = load i8* %ref_patch_with_borde_951"   --->   Operation 1695 'load' 'ref_patch_with_borde_2048' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1696 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2049 = load i8* %ref_patch_with_borde_950"   --->   Operation 1696 'load' 'ref_patch_with_borde_2049' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1697 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2050 = load i8* %ref_patch_with_borde_949"   --->   Operation 1697 'load' 'ref_patch_with_borde_2050' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1698 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2051 = load i8* %ref_patch_with_borde_948"   --->   Operation 1698 'load' 'ref_patch_with_borde_2051' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1699 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2052 = load i8* %ref_patch_with_borde_947"   --->   Operation 1699 'load' 'ref_patch_with_borde_2052' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1700 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2053 = load i8* %ref_patch_with_borde_946"   --->   Operation 1700 'load' 'ref_patch_with_borde_2053' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1701 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2054 = load i8* %ref_patch_with_borde_945"   --->   Operation 1701 'load' 'ref_patch_with_borde_2054' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1702 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2055 = load i8* %ref_patch_with_borde_944"   --->   Operation 1702 'load' 'ref_patch_with_borde_2055' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1703 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2056 = load i8* %ref_patch_with_borde_943"   --->   Operation 1703 'load' 'ref_patch_with_borde_2056' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1704 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2057 = load i8* %ref_patch_with_borde_942"   --->   Operation 1704 'load' 'ref_patch_with_borde_2057' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1705 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2058 = load i8* %ref_patch_with_borde_941"   --->   Operation 1705 'load' 'ref_patch_with_borde_2058' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1706 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2059 = load i8* %ref_patch_with_borde_940"   --->   Operation 1706 'load' 'ref_patch_with_borde_2059' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1707 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2060 = load i8* %ref_patch_with_borde_939"   --->   Operation 1707 'load' 'ref_patch_with_borde_2060' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1708 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2061 = load i8* %ref_patch_with_borde_938"   --->   Operation 1708 'load' 'ref_patch_with_borde_2061' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1709 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2062 = load i8* %ref_patch_with_borde_937"   --->   Operation 1709 'load' 'ref_patch_with_borde_2062' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1710 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2063 = load i8* %ref_patch_with_borde_936"   --->   Operation 1710 'load' 'ref_patch_with_borde_2063' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1711 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2064 = load i8* %ref_patch_with_borde_935"   --->   Operation 1711 'load' 'ref_patch_with_borde_2064' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1712 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2065 = load i8* %ref_patch_with_borde_934"   --->   Operation 1712 'load' 'ref_patch_with_borde_2065' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1713 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2066 = load i8* %ref_patch_with_borde_933"   --->   Operation 1713 'load' 'ref_patch_with_borde_2066' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1714 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2067 = load i8* %ref_patch_with_borde_932"   --->   Operation 1714 'load' 'ref_patch_with_borde_2067' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1715 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2068 = load i8* %ref_patch_with_borde_931"   --->   Operation 1715 'load' 'ref_patch_with_borde_2068' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1716 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2069 = load i8* %ref_patch_with_borde_930"   --->   Operation 1716 'load' 'ref_patch_with_borde_2069' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1717 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2070 = load i8* %ref_patch_with_borde_929"   --->   Operation 1717 'load' 'ref_patch_with_borde_2070' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1718 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2071 = load i8* %ref_patch_with_borde_928"   --->   Operation 1718 'load' 'ref_patch_with_borde_2071' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1719 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2072 = load i8* %ref_patch_with_borde_927"   --->   Operation 1719 'load' 'ref_patch_with_borde_2072' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1720 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2073 = load i8* %ref_patch_with_borde_926"   --->   Operation 1720 'load' 'ref_patch_with_borde_2073' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1721 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2074 = load i8* %ref_patch_with_borde_925"   --->   Operation 1721 'load' 'ref_patch_with_borde_2074' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1722 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2075 = load i8* %ref_patch_with_borde_924"   --->   Operation 1722 'load' 'ref_patch_with_borde_2075' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1723 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2076 = load i8* %ref_patch_with_borde_923"   --->   Operation 1723 'load' 'ref_patch_with_borde_2076' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1724 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2077 = load i8* %ref_patch_with_borde_922"   --->   Operation 1724 'load' 'ref_patch_with_borde_2077' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1725 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2078 = load i8* %ref_patch_with_borde_921"   --->   Operation 1725 'load' 'ref_patch_with_borde_2078' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1726 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2079 = load i8* %ref_patch_with_borde_920"   --->   Operation 1726 'load' 'ref_patch_with_borde_2079' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1727 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2080 = load i8* %ref_patch_with_borde_919"   --->   Operation 1727 'load' 'ref_patch_with_borde_2080' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1728 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2081 = load i8* %ref_patch_with_borde_918"   --->   Operation 1728 'load' 'ref_patch_with_borde_2081' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1729 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2082 = load i8* %ref_patch_with_borde_917"   --->   Operation 1729 'load' 'ref_patch_with_borde_2082' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1730 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2083 = load i8* %ref_patch_with_borde_916"   --->   Operation 1730 'load' 'ref_patch_with_borde_2083' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1731 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2084 = load i8* %ref_patch_with_borde_915"   --->   Operation 1731 'load' 'ref_patch_with_borde_2084' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1732 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2085 = load i8* %ref_patch_with_borde_914"   --->   Operation 1732 'load' 'ref_patch_with_borde_2085' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1733 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2086 = load i8* %ref_patch_with_borde_913"   --->   Operation 1733 'load' 'ref_patch_with_borde_2086' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1734 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2087 = load i8* %ref_patch_with_borde_912"   --->   Operation 1734 'load' 'ref_patch_with_borde_2087' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1735 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2088 = load i8* %ref_patch_with_borde_911"   --->   Operation 1735 'load' 'ref_patch_with_borde_2088' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1736 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2089 = load i8* %ref_patch_with_borde_910"   --->   Operation 1736 'load' 'ref_patch_with_borde_2089' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1737 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2090 = load i8* %ref_patch_with_borde_909"   --->   Operation 1737 'load' 'ref_patch_with_borde_2090' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1738 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2091 = load i8* %ref_patch_with_borde_908"   --->   Operation 1738 'load' 'ref_patch_with_borde_2091' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1739 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2092 = load i8* %ref_patch_with_borde_907"   --->   Operation 1739 'load' 'ref_patch_with_borde_2092' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1740 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2093 = load i8* %ref_patch_with_borde_906"   --->   Operation 1740 'load' 'ref_patch_with_borde_2093' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1741 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2094 = load i8* %ref_patch_with_borde_905"   --->   Operation 1741 'load' 'ref_patch_with_borde_2094' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1742 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2095 = load i8* %ref_patch_with_borde_904"   --->   Operation 1742 'load' 'ref_patch_with_borde_2095' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1743 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2096 = load i8* %ref_patch_with_borde_903"   --->   Operation 1743 'load' 'ref_patch_with_borde_2096' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1744 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2097 = load i8* %ref_patch_with_borde_902"   --->   Operation 1744 'load' 'ref_patch_with_borde_2097' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1745 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2098 = load i8* %ref_patch_with_borde_901"   --->   Operation 1745 'load' 'ref_patch_with_borde_2098' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1746 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2099 = load i8* %ref_patch_with_borde_900"   --->   Operation 1746 'load' 'ref_patch_with_borde_2099' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1747 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_200 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %ref_patch_with_borde_2000, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1747 'mux' 'ref_patch_with_borde_200' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1748 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_201 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %patches_addr_read, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i8 %ref_patch_with_borde_2001, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1748 'mux' 'ref_patch_with_borde_201' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1749 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_202 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %patches_addr_read, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i8 %ref_patch_with_borde_2002, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1749 'mux' 'ref_patch_with_borde_202' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1750 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_203 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %patches_addr_read, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i8 %ref_patch_with_borde_2003, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1750 'mux' 'ref_patch_with_borde_203' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1751 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_204 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %patches_addr_read, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i8 %ref_patch_with_borde_2004, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1751 'mux' 'ref_patch_with_borde_204' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1752 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_205 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %patches_addr_read, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i8 %ref_patch_with_borde_2005, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1752 'mux' 'ref_patch_with_borde_205' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1753 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_206 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %patches_addr_read, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i8 %ref_patch_with_borde_2006, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1753 'mux' 'ref_patch_with_borde_206' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1754 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_207 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %patches_addr_read, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i8 %ref_patch_with_borde_2007, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1754 'mux' 'ref_patch_with_borde_207' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1755 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_208 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %patches_addr_read, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i8 %ref_patch_with_borde_2008, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1755 'mux' 'ref_patch_with_borde_208' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1756 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_209 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %patches_addr_read, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i8 %ref_patch_with_borde_2009, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1756 'mux' 'ref_patch_with_borde_209' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1757 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_210 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %patches_addr_read, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i8 %ref_patch_with_borde_2010, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1757 'mux' 'ref_patch_with_borde_210' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1758 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_211 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %patches_addr_read, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i8 %ref_patch_with_borde_2011, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1758 'mux' 'ref_patch_with_borde_211' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1759 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_212 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %patches_addr_read, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i8 %ref_patch_with_borde_2012, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1759 'mux' 'ref_patch_with_borde_212' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1760 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_213 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %patches_addr_read, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i8 %ref_patch_with_borde_2013, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1760 'mux' 'ref_patch_with_borde_213' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1761 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_214 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %patches_addr_read, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i8 %ref_patch_with_borde_2014, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1761 'mux' 'ref_patch_with_borde_214' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1762 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_215 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %patches_addr_read, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i8 %ref_patch_with_borde_2015, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1762 'mux' 'ref_patch_with_borde_215' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1763 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_216 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %patches_addr_read, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i8 %ref_patch_with_borde_2016, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1763 'mux' 'ref_patch_with_borde_216' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1764 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_217 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %patches_addr_read, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i8 %ref_patch_with_borde_2017, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1764 'mux' 'ref_patch_with_borde_217' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1765 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_218 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %patches_addr_read, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i8 %ref_patch_with_borde_2018, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1765 'mux' 'ref_patch_with_borde_218' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1766 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_219 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %patches_addr_read, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i8 %ref_patch_with_borde_2019, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1766 'mux' 'ref_patch_with_borde_219' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1767 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_220 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %patches_addr_read, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i8 %ref_patch_with_borde_2020, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1767 'mux' 'ref_patch_with_borde_220' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1768 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_221 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %patches_addr_read, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i8 %ref_patch_with_borde_2021, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1768 'mux' 'ref_patch_with_borde_221' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1769 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_222 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %patches_addr_read, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i8 %ref_patch_with_borde_2022, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1769 'mux' 'ref_patch_with_borde_222' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1770 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_223 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %patches_addr_read, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i8 %ref_patch_with_borde_2023, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1770 'mux' 'ref_patch_with_borde_223' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1771 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_224 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %patches_addr_read, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i8 %ref_patch_with_borde_2024, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1771 'mux' 'ref_patch_with_borde_224' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1772 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_225 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %patches_addr_read, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i8 %ref_patch_with_borde_2025, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1772 'mux' 'ref_patch_with_borde_225' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1773 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_226 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %patches_addr_read, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i8 %ref_patch_with_borde_2026, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1773 'mux' 'ref_patch_with_borde_226' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1774 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_227 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %patches_addr_read, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i8 %ref_patch_with_borde_2027, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1774 'mux' 'ref_patch_with_borde_227' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1775 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_228 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %patches_addr_read, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i8 %ref_patch_with_borde_2028, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1775 'mux' 'ref_patch_with_borde_228' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1776 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_229 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %patches_addr_read, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i8 %ref_patch_with_borde_2029, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1776 'mux' 'ref_patch_with_borde_229' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1777 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_230 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %patches_addr_read, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i8 %ref_patch_with_borde_2030, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1777 'mux' 'ref_patch_with_borde_230' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1778 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_231 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %patches_addr_read, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i8 %ref_patch_with_borde_2031, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1778 'mux' 'ref_patch_with_borde_231' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1779 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_232 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %patches_addr_read, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i8 %ref_patch_with_borde_2032, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1779 'mux' 'ref_patch_with_borde_232' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1780 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_233 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %patches_addr_read, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i8 %ref_patch_with_borde_2033, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1780 'mux' 'ref_patch_with_borde_233' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1781 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_234 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %patches_addr_read, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i8 %ref_patch_with_borde_2034, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1781 'mux' 'ref_patch_with_borde_234' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1782 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_235 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %patches_addr_read, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i8 %ref_patch_with_borde_2035, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1782 'mux' 'ref_patch_with_borde_235' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1783 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_236 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %patches_addr_read, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i8 %ref_patch_with_borde_2036, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1783 'mux' 'ref_patch_with_borde_236' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1784 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_237 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %patches_addr_read, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i8 %ref_patch_with_borde_2037, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1784 'mux' 'ref_patch_with_borde_237' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1785 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_238 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %patches_addr_read, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i8 %ref_patch_with_borde_2038, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1785 'mux' 'ref_patch_with_borde_238' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1786 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_239 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %patches_addr_read, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i8 %ref_patch_with_borde_2039, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1786 'mux' 'ref_patch_with_borde_239' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1787 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_240 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %patches_addr_read, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i8 %ref_patch_with_borde_2040, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1787 'mux' 'ref_patch_with_borde_240' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1788 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_241 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %patches_addr_read, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i8 %ref_patch_with_borde_2041, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1788 'mux' 'ref_patch_with_borde_241' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1789 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_242 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %patches_addr_read, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i8 %ref_patch_with_borde_2042, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1789 'mux' 'ref_patch_with_borde_242' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1790 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_243 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %patches_addr_read, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i8 %ref_patch_with_borde_2043, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1790 'mux' 'ref_patch_with_borde_243' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1791 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_244 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %patches_addr_read, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i8 %ref_patch_with_borde_2044, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1791 'mux' 'ref_patch_with_borde_244' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1792 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_245 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %patches_addr_read, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i8 %ref_patch_with_borde_2045, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1792 'mux' 'ref_patch_with_borde_245' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1793 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_246 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %patches_addr_read, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i8 %ref_patch_with_borde_2046, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1793 'mux' 'ref_patch_with_borde_246' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1794 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_247 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %patches_addr_read, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i8 %ref_patch_with_borde_2047, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1794 'mux' 'ref_patch_with_borde_247' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1795 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_248 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %patches_addr_read, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i8 %ref_patch_with_borde_2048, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1795 'mux' 'ref_patch_with_borde_248' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1796 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_249 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %patches_addr_read, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i8 %ref_patch_with_borde_2049, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1796 'mux' 'ref_patch_with_borde_249' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1797 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_250 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %patches_addr_read, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i8 %ref_patch_with_borde_2050, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1797 'mux' 'ref_patch_with_borde_250' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1798 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_251 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %patches_addr_read, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i8 %ref_patch_with_borde_2051, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1798 'mux' 'ref_patch_with_borde_251' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1799 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_252 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %patches_addr_read, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i8 %ref_patch_with_borde_2052, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1799 'mux' 'ref_patch_with_borde_252' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1800 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_253 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %patches_addr_read, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i8 %ref_patch_with_borde_2053, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1800 'mux' 'ref_patch_with_borde_253' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1801 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_254 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %patches_addr_read, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i8 %ref_patch_with_borde_2054, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1801 'mux' 'ref_patch_with_borde_254' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1802 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_255 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %patches_addr_read, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i8 %ref_patch_with_borde_2055, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1802 'mux' 'ref_patch_with_borde_255' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1803 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_256 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %patches_addr_read, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i8 %ref_patch_with_borde_2056, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1803 'mux' 'ref_patch_with_borde_256' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1804 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_257 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %patches_addr_read, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i8 %ref_patch_with_borde_2057, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1804 'mux' 'ref_patch_with_borde_257' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1805 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_258 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %patches_addr_read, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i8 %ref_patch_with_borde_2058, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1805 'mux' 'ref_patch_with_borde_258' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1806 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_259 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %patches_addr_read, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i8 %ref_patch_with_borde_2059, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1806 'mux' 'ref_patch_with_borde_259' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1807 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_260 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %patches_addr_read, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i8 %ref_patch_with_borde_2060, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1807 'mux' 'ref_patch_with_borde_260' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1808 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_261 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %patches_addr_read, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i8 %ref_patch_with_borde_2061, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1808 'mux' 'ref_patch_with_borde_261' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1809 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_262 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %patches_addr_read, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i8 %ref_patch_with_borde_2062, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1809 'mux' 'ref_patch_with_borde_262' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1810 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_263 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %patches_addr_read, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i8 %ref_patch_with_borde_2063, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1810 'mux' 'ref_patch_with_borde_263' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1811 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_264 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %patches_addr_read, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i8 %ref_patch_with_borde_2064, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1811 'mux' 'ref_patch_with_borde_264' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1812 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_265 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %patches_addr_read, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i8 %ref_patch_with_borde_2065, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1812 'mux' 'ref_patch_with_borde_265' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1813 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_266 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %patches_addr_read, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i8 %ref_patch_with_borde_2066, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1813 'mux' 'ref_patch_with_borde_266' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1814 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_267 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %patches_addr_read, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i8 %ref_patch_with_borde_2067, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1814 'mux' 'ref_patch_with_borde_267' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1815 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_268 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %patches_addr_read, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i8 %ref_patch_with_borde_2068, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1815 'mux' 'ref_patch_with_borde_268' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1816 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_269 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %patches_addr_read, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i8 %ref_patch_with_borde_2069, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1816 'mux' 'ref_patch_with_borde_269' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1817 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_270 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %patches_addr_read, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i8 %ref_patch_with_borde_2070, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1817 'mux' 'ref_patch_with_borde_270' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1818 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_271 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %patches_addr_read, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i8 %ref_patch_with_borde_2071, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1818 'mux' 'ref_patch_with_borde_271' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1819 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_272 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %patches_addr_read, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i8 %ref_patch_with_borde_2072, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1819 'mux' 'ref_patch_with_borde_272' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1820 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_273 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %patches_addr_read, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i8 %ref_patch_with_borde_2073, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1820 'mux' 'ref_patch_with_borde_273' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1821 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_274 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %patches_addr_read, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i8 %ref_patch_with_borde_2074, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1821 'mux' 'ref_patch_with_borde_274' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1822 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_275 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %patches_addr_read, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i8 %ref_patch_with_borde_2075, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1822 'mux' 'ref_patch_with_borde_275' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1823 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_276 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %patches_addr_read, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i8 %ref_patch_with_borde_2076, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1823 'mux' 'ref_patch_with_borde_276' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1824 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_277 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %patches_addr_read, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i8 %ref_patch_with_borde_2077, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1824 'mux' 'ref_patch_with_borde_277' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1825 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_278 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %patches_addr_read, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i8 %ref_patch_with_borde_2078, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1825 'mux' 'ref_patch_with_borde_278' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1826 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_279 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %patches_addr_read, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i8 %ref_patch_with_borde_2079, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1826 'mux' 'ref_patch_with_borde_279' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1827 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_280 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %patches_addr_read, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i8 %ref_patch_with_borde_2080, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1827 'mux' 'ref_patch_with_borde_280' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1828 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_281 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %patches_addr_read, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i8 %ref_patch_with_borde_2081, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1828 'mux' 'ref_patch_with_borde_281' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1829 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_282 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %patches_addr_read, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i8 %ref_patch_with_borde_2082, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1829 'mux' 'ref_patch_with_borde_282' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1830 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_283 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %patches_addr_read, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i8 %ref_patch_with_borde_2083, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1830 'mux' 'ref_patch_with_borde_283' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1831 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_284 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %patches_addr_read, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i8 %ref_patch_with_borde_2084, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1831 'mux' 'ref_patch_with_borde_284' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1832 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_285 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %patches_addr_read, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i8 %ref_patch_with_borde_2085, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1832 'mux' 'ref_patch_with_borde_285' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1833 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_286 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %patches_addr_read, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i8 %ref_patch_with_borde_2086, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1833 'mux' 'ref_patch_with_borde_286' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1834 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_287 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %patches_addr_read, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i8 %ref_patch_with_borde_2087, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1834 'mux' 'ref_patch_with_borde_287' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1835 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_288 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %patches_addr_read, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i8 %ref_patch_with_borde_2088, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1835 'mux' 'ref_patch_with_borde_288' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1836 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_289 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %patches_addr_read, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i8 %ref_patch_with_borde_2089, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1836 'mux' 'ref_patch_with_borde_289' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1837 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_290 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %patches_addr_read, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i8 %ref_patch_with_borde_2090, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1837 'mux' 'ref_patch_with_borde_290' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1838 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_291 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %patches_addr_read, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i8 %ref_patch_with_borde_2091, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1838 'mux' 'ref_patch_with_borde_291' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1839 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_292 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %patches_addr_read, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i8 %ref_patch_with_borde_2092, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1839 'mux' 'ref_patch_with_borde_292' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1840 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_293 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %patches_addr_read, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i8 %ref_patch_with_borde_2093, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1840 'mux' 'ref_patch_with_borde_293' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1841 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_294 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %patches_addr_read, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i8 %ref_patch_with_borde_2094, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1841 'mux' 'ref_patch_with_borde_294' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1842 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_295 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %patches_addr_read, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i8 %ref_patch_with_borde_2095, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1842 'mux' 'ref_patch_with_borde_295' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1843 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_296 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %patches_addr_read, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i8 %ref_patch_with_borde_2096, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1843 'mux' 'ref_patch_with_borde_296' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1844 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_297 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %patches_addr_read, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i8 %ref_patch_with_borde_2097, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1844 'mux' 'ref_patch_with_borde_297' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1845 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_298 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2098, i8 %patches_addr_read, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i8 %ref_patch_with_borde_2098, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1845 'mux' 'ref_patch_with_borde_298' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1846 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_299 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %patches_addr_read, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i8 %ref_patch_with_borde_2099, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 1846 'mux' 'ref_patch_with_borde_299' <Predicate = (div_t == 1)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1847 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_299, i8* %ref_patch_with_borde_900" [batch_align2d_hls/align2d.c:221]   --->   Operation 1847 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1848 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_298, i8* %ref_patch_with_borde_901" [batch_align2d_hls/align2d.c:221]   --->   Operation 1848 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1849 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_297, i8* %ref_patch_with_borde_902" [batch_align2d_hls/align2d.c:221]   --->   Operation 1849 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1850 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_296, i8* %ref_patch_with_borde_903" [batch_align2d_hls/align2d.c:221]   --->   Operation 1850 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1851 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_295, i8* %ref_patch_with_borde_904" [batch_align2d_hls/align2d.c:221]   --->   Operation 1851 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1852 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_294, i8* %ref_patch_with_borde_905" [batch_align2d_hls/align2d.c:221]   --->   Operation 1852 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1853 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_293, i8* %ref_patch_with_borde_906" [batch_align2d_hls/align2d.c:221]   --->   Operation 1853 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1854 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_292, i8* %ref_patch_with_borde_907" [batch_align2d_hls/align2d.c:221]   --->   Operation 1854 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1855 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_291, i8* %ref_patch_with_borde_908" [batch_align2d_hls/align2d.c:221]   --->   Operation 1855 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1856 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_290, i8* %ref_patch_with_borde_909" [batch_align2d_hls/align2d.c:221]   --->   Operation 1856 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1857 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_289, i8* %ref_patch_with_borde_910" [batch_align2d_hls/align2d.c:221]   --->   Operation 1857 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1858 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_288, i8* %ref_patch_with_borde_911" [batch_align2d_hls/align2d.c:221]   --->   Operation 1858 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1859 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_287, i8* %ref_patch_with_borde_912" [batch_align2d_hls/align2d.c:221]   --->   Operation 1859 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1860 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_286, i8* %ref_patch_with_borde_913" [batch_align2d_hls/align2d.c:221]   --->   Operation 1860 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1861 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_285, i8* %ref_patch_with_borde_914" [batch_align2d_hls/align2d.c:221]   --->   Operation 1861 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1862 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_284, i8* %ref_patch_with_borde_915" [batch_align2d_hls/align2d.c:221]   --->   Operation 1862 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1863 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_283, i8* %ref_patch_with_borde_916" [batch_align2d_hls/align2d.c:221]   --->   Operation 1863 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1864 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_282, i8* %ref_patch_with_borde_917" [batch_align2d_hls/align2d.c:221]   --->   Operation 1864 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1865 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_281, i8* %ref_patch_with_borde_918" [batch_align2d_hls/align2d.c:221]   --->   Operation 1865 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1866 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_280, i8* %ref_patch_with_borde_919" [batch_align2d_hls/align2d.c:221]   --->   Operation 1866 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1867 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_279, i8* %ref_patch_with_borde_920" [batch_align2d_hls/align2d.c:221]   --->   Operation 1867 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1868 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_278, i8* %ref_patch_with_borde_921" [batch_align2d_hls/align2d.c:221]   --->   Operation 1868 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1869 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_277, i8* %ref_patch_with_borde_922" [batch_align2d_hls/align2d.c:221]   --->   Operation 1869 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1870 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_276, i8* %ref_patch_with_borde_923" [batch_align2d_hls/align2d.c:221]   --->   Operation 1870 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1871 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_275, i8* %ref_patch_with_borde_924" [batch_align2d_hls/align2d.c:221]   --->   Operation 1871 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1872 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_274, i8* %ref_patch_with_borde_925" [batch_align2d_hls/align2d.c:221]   --->   Operation 1872 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1873 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_273, i8* %ref_patch_with_borde_926" [batch_align2d_hls/align2d.c:221]   --->   Operation 1873 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1874 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_272, i8* %ref_patch_with_borde_927" [batch_align2d_hls/align2d.c:221]   --->   Operation 1874 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1875 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_271, i8* %ref_patch_with_borde_928" [batch_align2d_hls/align2d.c:221]   --->   Operation 1875 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1876 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_270, i8* %ref_patch_with_borde_929" [batch_align2d_hls/align2d.c:221]   --->   Operation 1876 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1877 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_269, i8* %ref_patch_with_borde_930" [batch_align2d_hls/align2d.c:221]   --->   Operation 1877 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1878 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_268, i8* %ref_patch_with_borde_931" [batch_align2d_hls/align2d.c:221]   --->   Operation 1878 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1879 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_267, i8* %ref_patch_with_borde_932" [batch_align2d_hls/align2d.c:221]   --->   Operation 1879 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1880 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_266, i8* %ref_patch_with_borde_933" [batch_align2d_hls/align2d.c:221]   --->   Operation 1880 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1881 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_265, i8* %ref_patch_with_borde_934" [batch_align2d_hls/align2d.c:221]   --->   Operation 1881 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1882 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_264, i8* %ref_patch_with_borde_935" [batch_align2d_hls/align2d.c:221]   --->   Operation 1882 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1883 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_263, i8* %ref_patch_with_borde_936" [batch_align2d_hls/align2d.c:221]   --->   Operation 1883 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1884 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_262, i8* %ref_patch_with_borde_937" [batch_align2d_hls/align2d.c:221]   --->   Operation 1884 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1885 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_261, i8* %ref_patch_with_borde_938" [batch_align2d_hls/align2d.c:221]   --->   Operation 1885 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1886 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_260, i8* %ref_patch_with_borde_939" [batch_align2d_hls/align2d.c:221]   --->   Operation 1886 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1887 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_259, i8* %ref_patch_with_borde_940" [batch_align2d_hls/align2d.c:221]   --->   Operation 1887 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1888 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_258, i8* %ref_patch_with_borde_941" [batch_align2d_hls/align2d.c:221]   --->   Operation 1888 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1889 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_257, i8* %ref_patch_with_borde_942" [batch_align2d_hls/align2d.c:221]   --->   Operation 1889 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1890 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_256, i8* %ref_patch_with_borde_943" [batch_align2d_hls/align2d.c:221]   --->   Operation 1890 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1891 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_255, i8* %ref_patch_with_borde_944" [batch_align2d_hls/align2d.c:221]   --->   Operation 1891 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1892 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_254, i8* %ref_patch_with_borde_945" [batch_align2d_hls/align2d.c:221]   --->   Operation 1892 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1893 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_253, i8* %ref_patch_with_borde_946" [batch_align2d_hls/align2d.c:221]   --->   Operation 1893 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1894 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_252, i8* %ref_patch_with_borde_947" [batch_align2d_hls/align2d.c:221]   --->   Operation 1894 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1895 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_251, i8* %ref_patch_with_borde_948" [batch_align2d_hls/align2d.c:221]   --->   Operation 1895 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1896 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_250, i8* %ref_patch_with_borde_949" [batch_align2d_hls/align2d.c:221]   --->   Operation 1896 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1897 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_249, i8* %ref_patch_with_borde_950" [batch_align2d_hls/align2d.c:221]   --->   Operation 1897 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1898 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_248, i8* %ref_patch_with_borde_951" [batch_align2d_hls/align2d.c:221]   --->   Operation 1898 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1899 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_247, i8* %ref_patch_with_borde_952" [batch_align2d_hls/align2d.c:221]   --->   Operation 1899 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1900 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_246, i8* %ref_patch_with_borde_953" [batch_align2d_hls/align2d.c:221]   --->   Operation 1900 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1901 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_245, i8* %ref_patch_with_borde_954" [batch_align2d_hls/align2d.c:221]   --->   Operation 1901 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1902 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_244, i8* %ref_patch_with_borde_955" [batch_align2d_hls/align2d.c:221]   --->   Operation 1902 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1903 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_243, i8* %ref_patch_with_borde_956" [batch_align2d_hls/align2d.c:221]   --->   Operation 1903 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1904 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_242, i8* %ref_patch_with_borde_957" [batch_align2d_hls/align2d.c:221]   --->   Operation 1904 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1905 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_241, i8* %ref_patch_with_borde_958" [batch_align2d_hls/align2d.c:221]   --->   Operation 1905 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1906 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_240, i8* %ref_patch_with_borde_959" [batch_align2d_hls/align2d.c:221]   --->   Operation 1906 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1907 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_239, i8* %ref_patch_with_borde_960" [batch_align2d_hls/align2d.c:221]   --->   Operation 1907 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1908 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_238, i8* %ref_patch_with_borde_961" [batch_align2d_hls/align2d.c:221]   --->   Operation 1908 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1909 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_237, i8* %ref_patch_with_borde_962" [batch_align2d_hls/align2d.c:221]   --->   Operation 1909 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1910 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_236, i8* %ref_patch_with_borde_963" [batch_align2d_hls/align2d.c:221]   --->   Operation 1910 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1911 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_235, i8* %ref_patch_with_borde_964" [batch_align2d_hls/align2d.c:221]   --->   Operation 1911 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1912 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_234, i8* %ref_patch_with_borde_965" [batch_align2d_hls/align2d.c:221]   --->   Operation 1912 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1913 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_233, i8* %ref_patch_with_borde_966" [batch_align2d_hls/align2d.c:221]   --->   Operation 1913 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1914 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_232, i8* %ref_patch_with_borde_967" [batch_align2d_hls/align2d.c:221]   --->   Operation 1914 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1915 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_231, i8* %ref_patch_with_borde_968" [batch_align2d_hls/align2d.c:221]   --->   Operation 1915 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1916 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_230, i8* %ref_patch_with_borde_969" [batch_align2d_hls/align2d.c:221]   --->   Operation 1916 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1917 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_229, i8* %ref_patch_with_borde_970" [batch_align2d_hls/align2d.c:221]   --->   Operation 1917 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1918 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_228, i8* %ref_patch_with_borde_971" [batch_align2d_hls/align2d.c:221]   --->   Operation 1918 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1919 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_227, i8* %ref_patch_with_borde_972" [batch_align2d_hls/align2d.c:221]   --->   Operation 1919 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1920 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_226, i8* %ref_patch_with_borde_973" [batch_align2d_hls/align2d.c:221]   --->   Operation 1920 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1921 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_225, i8* %ref_patch_with_borde_974" [batch_align2d_hls/align2d.c:221]   --->   Operation 1921 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1922 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_224, i8* %ref_patch_with_borde_975" [batch_align2d_hls/align2d.c:221]   --->   Operation 1922 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1923 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_223, i8* %ref_patch_with_borde_976" [batch_align2d_hls/align2d.c:221]   --->   Operation 1923 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1924 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_222, i8* %ref_patch_with_borde_977" [batch_align2d_hls/align2d.c:221]   --->   Operation 1924 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1925 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_221, i8* %ref_patch_with_borde_978" [batch_align2d_hls/align2d.c:221]   --->   Operation 1925 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1926 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_220, i8* %ref_patch_with_borde_979" [batch_align2d_hls/align2d.c:221]   --->   Operation 1926 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1927 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_219, i8* %ref_patch_with_borde_980" [batch_align2d_hls/align2d.c:221]   --->   Operation 1927 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1928 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_218, i8* %ref_patch_with_borde_981" [batch_align2d_hls/align2d.c:221]   --->   Operation 1928 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1929 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_217, i8* %ref_patch_with_borde_982" [batch_align2d_hls/align2d.c:221]   --->   Operation 1929 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1930 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_216, i8* %ref_patch_with_borde_983" [batch_align2d_hls/align2d.c:221]   --->   Operation 1930 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1931 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_215, i8* %ref_patch_with_borde_984" [batch_align2d_hls/align2d.c:221]   --->   Operation 1931 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1932 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_214, i8* %ref_patch_with_borde_985" [batch_align2d_hls/align2d.c:221]   --->   Operation 1932 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1933 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_213, i8* %ref_patch_with_borde_986" [batch_align2d_hls/align2d.c:221]   --->   Operation 1933 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1934 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_212, i8* %ref_patch_with_borde_987" [batch_align2d_hls/align2d.c:221]   --->   Operation 1934 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1935 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_211, i8* %ref_patch_with_borde_988" [batch_align2d_hls/align2d.c:221]   --->   Operation 1935 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1936 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_210, i8* %ref_patch_with_borde_989" [batch_align2d_hls/align2d.c:221]   --->   Operation 1936 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1937 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_209, i8* %ref_patch_with_borde_990" [batch_align2d_hls/align2d.c:221]   --->   Operation 1937 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1938 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_208, i8* %ref_patch_with_borde_991" [batch_align2d_hls/align2d.c:221]   --->   Operation 1938 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1939 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_207, i8* %ref_patch_with_borde_992" [batch_align2d_hls/align2d.c:221]   --->   Operation 1939 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1940 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_206, i8* %ref_patch_with_borde_993" [batch_align2d_hls/align2d.c:221]   --->   Operation 1940 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1941 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_205, i8* %ref_patch_with_borde_994" [batch_align2d_hls/align2d.c:221]   --->   Operation 1941 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1942 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_204, i8* %ref_patch_with_borde_995" [batch_align2d_hls/align2d.c:221]   --->   Operation 1942 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1943 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_203, i8* %ref_patch_with_borde_996" [batch_align2d_hls/align2d.c:221]   --->   Operation 1943 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1944 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_202, i8* %ref_patch_with_borde_997" [batch_align2d_hls/align2d.c:221]   --->   Operation 1944 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1945 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_201, i8* %ref_patch_with_borde_998" [batch_align2d_hls/align2d.c:221]   --->   Operation 1945 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1946 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_200, i8* %ref_patch_with_borde_999" [batch_align2d_hls/align2d.c:221]   --->   Operation 1946 'store' <Predicate = (div_t == 1)> <Delay = 0.65>
ST_21 : Operation 1947 [1/1] (0.00ns)   --->   "br label %burst.rd.body1122" [batch_align2d_hls/align2d.c:221]   --->   Operation 1947 'br' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_21 : Operation 1948 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1900 = load i8* %ref_patch_with_borde_899"   --->   Operation 1948 'load' 'ref_patch_with_borde_1900' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1949 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1901 = load i8* %ref_patch_with_borde_898"   --->   Operation 1949 'load' 'ref_patch_with_borde_1901' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1950 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1902 = load i8* %ref_patch_with_borde_897"   --->   Operation 1950 'load' 'ref_patch_with_borde_1902' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1951 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1903 = load i8* %ref_patch_with_borde_896"   --->   Operation 1951 'load' 'ref_patch_with_borde_1903' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1952 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1904 = load i8* %ref_patch_with_borde_895"   --->   Operation 1952 'load' 'ref_patch_with_borde_1904' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1953 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1905 = load i8* %ref_patch_with_borde_894"   --->   Operation 1953 'load' 'ref_patch_with_borde_1905' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1954 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1906 = load i8* %ref_patch_with_borde_893"   --->   Operation 1954 'load' 'ref_patch_with_borde_1906' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1955 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1907 = load i8* %ref_patch_with_borde_892"   --->   Operation 1955 'load' 'ref_patch_with_borde_1907' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1956 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1908 = load i8* %ref_patch_with_borde_891"   --->   Operation 1956 'load' 'ref_patch_with_borde_1908' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1957 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1909 = load i8* %ref_patch_with_borde_890"   --->   Operation 1957 'load' 'ref_patch_with_borde_1909' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1958 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1910 = load i8* %ref_patch_with_borde_889"   --->   Operation 1958 'load' 'ref_patch_with_borde_1910' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1959 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1911 = load i8* %ref_patch_with_borde_888"   --->   Operation 1959 'load' 'ref_patch_with_borde_1911' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1960 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1912 = load i8* %ref_patch_with_borde_887"   --->   Operation 1960 'load' 'ref_patch_with_borde_1912' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1961 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1913 = load i8* %ref_patch_with_borde_886"   --->   Operation 1961 'load' 'ref_patch_with_borde_1913' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1962 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1914 = load i8* %ref_patch_with_borde_885"   --->   Operation 1962 'load' 'ref_patch_with_borde_1914' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1963 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1915 = load i8* %ref_patch_with_borde_884"   --->   Operation 1963 'load' 'ref_patch_with_borde_1915' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1964 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1916 = load i8* %ref_patch_with_borde_883"   --->   Operation 1964 'load' 'ref_patch_with_borde_1916' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1965 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1917 = load i8* %ref_patch_with_borde_882"   --->   Operation 1965 'load' 'ref_patch_with_borde_1917' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1966 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1918 = load i8* %ref_patch_with_borde_881"   --->   Operation 1966 'load' 'ref_patch_with_borde_1918' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1967 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1919 = load i8* %ref_patch_with_borde_880"   --->   Operation 1967 'load' 'ref_patch_with_borde_1919' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1968 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1920 = load i8* %ref_patch_with_borde_879"   --->   Operation 1968 'load' 'ref_patch_with_borde_1920' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1969 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1921 = load i8* %ref_patch_with_borde_878"   --->   Operation 1969 'load' 'ref_patch_with_borde_1921' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1970 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1922 = load i8* %ref_patch_with_borde_877"   --->   Operation 1970 'load' 'ref_patch_with_borde_1922' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1971 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1923 = load i8* %ref_patch_with_borde_876"   --->   Operation 1971 'load' 'ref_patch_with_borde_1923' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1972 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1924 = load i8* %ref_patch_with_borde_875"   --->   Operation 1972 'load' 'ref_patch_with_borde_1924' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1973 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1925 = load i8* %ref_patch_with_borde_874"   --->   Operation 1973 'load' 'ref_patch_with_borde_1925' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1974 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1926 = load i8* %ref_patch_with_borde_873"   --->   Operation 1974 'load' 'ref_patch_with_borde_1926' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1975 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1927 = load i8* %ref_patch_with_borde_872"   --->   Operation 1975 'load' 'ref_patch_with_borde_1927' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1976 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1928 = load i8* %ref_patch_with_borde_871"   --->   Operation 1976 'load' 'ref_patch_with_borde_1928' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1977 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1929 = load i8* %ref_patch_with_borde_870"   --->   Operation 1977 'load' 'ref_patch_with_borde_1929' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1978 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1930 = load i8* %ref_patch_with_borde_869"   --->   Operation 1978 'load' 'ref_patch_with_borde_1930' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1979 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1931 = load i8* %ref_patch_with_borde_868"   --->   Operation 1979 'load' 'ref_patch_with_borde_1931' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1980 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1932 = load i8* %ref_patch_with_borde_867"   --->   Operation 1980 'load' 'ref_patch_with_borde_1932' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1981 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1933 = load i8* %ref_patch_with_borde_866"   --->   Operation 1981 'load' 'ref_patch_with_borde_1933' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1982 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1934 = load i8* %ref_patch_with_borde_865"   --->   Operation 1982 'load' 'ref_patch_with_borde_1934' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1983 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1935 = load i8* %ref_patch_with_borde_864"   --->   Operation 1983 'load' 'ref_patch_with_borde_1935' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1984 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1936 = load i8* %ref_patch_with_borde_863"   --->   Operation 1984 'load' 'ref_patch_with_borde_1936' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1985 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1937 = load i8* %ref_patch_with_borde_862"   --->   Operation 1985 'load' 'ref_patch_with_borde_1937' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1986 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1938 = load i8* %ref_patch_with_borde_861"   --->   Operation 1986 'load' 'ref_patch_with_borde_1938' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1987 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1939 = load i8* %ref_patch_with_borde_860"   --->   Operation 1987 'load' 'ref_patch_with_borde_1939' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1988 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1940 = load i8* %ref_patch_with_borde_859"   --->   Operation 1988 'load' 'ref_patch_with_borde_1940' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1989 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1941 = load i8* %ref_patch_with_borde_858"   --->   Operation 1989 'load' 'ref_patch_with_borde_1941' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1990 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1942 = load i8* %ref_patch_with_borde_857"   --->   Operation 1990 'load' 'ref_patch_with_borde_1942' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1991 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1943 = load i8* %ref_patch_with_borde_856"   --->   Operation 1991 'load' 'ref_patch_with_borde_1943' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1992 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1944 = load i8* %ref_patch_with_borde_855"   --->   Operation 1992 'load' 'ref_patch_with_borde_1944' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1993 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1945 = load i8* %ref_patch_with_borde_854"   --->   Operation 1993 'load' 'ref_patch_with_borde_1945' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1994 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1946 = load i8* %ref_patch_with_borde_853"   --->   Operation 1994 'load' 'ref_patch_with_borde_1946' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1995 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1947 = load i8* %ref_patch_with_borde_852"   --->   Operation 1995 'load' 'ref_patch_with_borde_1947' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1996 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1948 = load i8* %ref_patch_with_borde_851"   --->   Operation 1996 'load' 'ref_patch_with_borde_1948' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1997 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1949 = load i8* %ref_patch_with_borde_850"   --->   Operation 1997 'load' 'ref_patch_with_borde_1949' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1998 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1950 = load i8* %ref_patch_with_borde_849"   --->   Operation 1998 'load' 'ref_patch_with_borde_1950' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 1999 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1951 = load i8* %ref_patch_with_borde_848"   --->   Operation 1999 'load' 'ref_patch_with_borde_1951' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2000 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1952 = load i8* %ref_patch_with_borde_847"   --->   Operation 2000 'load' 'ref_patch_with_borde_1952' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2001 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1953 = load i8* %ref_patch_with_borde_846"   --->   Operation 2001 'load' 'ref_patch_with_borde_1953' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2002 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1954 = load i8* %ref_patch_with_borde_845"   --->   Operation 2002 'load' 'ref_patch_with_borde_1954' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2003 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1955 = load i8* %ref_patch_with_borde_844"   --->   Operation 2003 'load' 'ref_patch_with_borde_1955' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2004 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1956 = load i8* %ref_patch_with_borde_843"   --->   Operation 2004 'load' 'ref_patch_with_borde_1956' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2005 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1957 = load i8* %ref_patch_with_borde_842"   --->   Operation 2005 'load' 'ref_patch_with_borde_1957' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2006 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1958 = load i8* %ref_patch_with_borde_841"   --->   Operation 2006 'load' 'ref_patch_with_borde_1958' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2007 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1959 = load i8* %ref_patch_with_borde_840"   --->   Operation 2007 'load' 'ref_patch_with_borde_1959' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2008 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1960 = load i8* %ref_patch_with_borde_839"   --->   Operation 2008 'load' 'ref_patch_with_borde_1960' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2009 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1961 = load i8* %ref_patch_with_borde_838"   --->   Operation 2009 'load' 'ref_patch_with_borde_1961' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2010 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1962 = load i8* %ref_patch_with_borde_837"   --->   Operation 2010 'load' 'ref_patch_with_borde_1962' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2011 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1963 = load i8* %ref_patch_with_borde_836"   --->   Operation 2011 'load' 'ref_patch_with_borde_1963' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2012 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1964 = load i8* %ref_patch_with_borde_835"   --->   Operation 2012 'load' 'ref_patch_with_borde_1964' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2013 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1965 = load i8* %ref_patch_with_borde_834"   --->   Operation 2013 'load' 'ref_patch_with_borde_1965' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2014 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1966 = load i8* %ref_patch_with_borde_833"   --->   Operation 2014 'load' 'ref_patch_with_borde_1966' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2015 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1967 = load i8* %ref_patch_with_borde_832"   --->   Operation 2015 'load' 'ref_patch_with_borde_1967' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2016 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1968 = load i8* %ref_patch_with_borde_831"   --->   Operation 2016 'load' 'ref_patch_with_borde_1968' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2017 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1969 = load i8* %ref_patch_with_borde_830"   --->   Operation 2017 'load' 'ref_patch_with_borde_1969' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2018 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1970 = load i8* %ref_patch_with_borde_829"   --->   Operation 2018 'load' 'ref_patch_with_borde_1970' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2019 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1971 = load i8* %ref_patch_with_borde_828"   --->   Operation 2019 'load' 'ref_patch_with_borde_1971' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2020 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1972 = load i8* %ref_patch_with_borde_827"   --->   Operation 2020 'load' 'ref_patch_with_borde_1972' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2021 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1973 = load i8* %ref_patch_with_borde_826"   --->   Operation 2021 'load' 'ref_patch_with_borde_1973' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2022 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1974 = load i8* %ref_patch_with_borde_825"   --->   Operation 2022 'load' 'ref_patch_with_borde_1974' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2023 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1975 = load i8* %ref_patch_with_borde_824"   --->   Operation 2023 'load' 'ref_patch_with_borde_1975' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2024 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1976 = load i8* %ref_patch_with_borde_823"   --->   Operation 2024 'load' 'ref_patch_with_borde_1976' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2025 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1977 = load i8* %ref_patch_with_borde_822"   --->   Operation 2025 'load' 'ref_patch_with_borde_1977' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2026 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1978 = load i8* %ref_patch_with_borde_821"   --->   Operation 2026 'load' 'ref_patch_with_borde_1978' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2027 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1979 = load i8* %ref_patch_with_borde_820"   --->   Operation 2027 'load' 'ref_patch_with_borde_1979' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2028 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1980 = load i8* %ref_patch_with_borde_819"   --->   Operation 2028 'load' 'ref_patch_with_borde_1980' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2029 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1981 = load i8* %ref_patch_with_borde_818"   --->   Operation 2029 'load' 'ref_patch_with_borde_1981' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2030 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1982 = load i8* %ref_patch_with_borde_817"   --->   Operation 2030 'load' 'ref_patch_with_borde_1982' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2031 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1983 = load i8* %ref_patch_with_borde_816"   --->   Operation 2031 'load' 'ref_patch_with_borde_1983' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2032 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1984 = load i8* %ref_patch_with_borde_815"   --->   Operation 2032 'load' 'ref_patch_with_borde_1984' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2033 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1985 = load i8* %ref_patch_with_borde_814"   --->   Operation 2033 'load' 'ref_patch_with_borde_1985' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2034 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1986 = load i8* %ref_patch_with_borde_813"   --->   Operation 2034 'load' 'ref_patch_with_borde_1986' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2035 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1987 = load i8* %ref_patch_with_borde_812"   --->   Operation 2035 'load' 'ref_patch_with_borde_1987' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2036 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1988 = load i8* %ref_patch_with_borde_811"   --->   Operation 2036 'load' 'ref_patch_with_borde_1988' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2037 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1989 = load i8* %ref_patch_with_borde_810"   --->   Operation 2037 'load' 'ref_patch_with_borde_1989' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2038 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1990 = load i8* %ref_patch_with_borde_809"   --->   Operation 2038 'load' 'ref_patch_with_borde_1990' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2039 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1991 = load i8* %ref_patch_with_borde_808"   --->   Operation 2039 'load' 'ref_patch_with_borde_1991' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2040 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1992 = load i8* %ref_patch_with_borde_807"   --->   Operation 2040 'load' 'ref_patch_with_borde_1992' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2041 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1993 = load i8* %ref_patch_with_borde_806"   --->   Operation 2041 'load' 'ref_patch_with_borde_1993' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2042 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1994 = load i8* %ref_patch_with_borde_805"   --->   Operation 2042 'load' 'ref_patch_with_borde_1994' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2043 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1995 = load i8* %ref_patch_with_borde_804"   --->   Operation 2043 'load' 'ref_patch_with_borde_1995' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2044 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1996 = load i8* %ref_patch_with_borde_803"   --->   Operation 2044 'load' 'ref_patch_with_borde_1996' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2045 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1997 = load i8* %ref_patch_with_borde_802"   --->   Operation 2045 'load' 'ref_patch_with_borde_1997' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2046 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1998 = load i8* %ref_patch_with_borde_801"   --->   Operation 2046 'load' 'ref_patch_with_borde_1998' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2047 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1999 = load i8* %ref_patch_with_borde_800"   --->   Operation 2047 'load' 'ref_patch_with_borde_1999' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2048 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_100 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %ref_patch_with_borde_1900, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2048 'mux' 'ref_patch_with_borde_100' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2049 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_101 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %patches_addr_read, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i8 %ref_patch_with_borde_1901, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2049 'mux' 'ref_patch_with_borde_101' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2050 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_102 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %patches_addr_read, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i8 %ref_patch_with_borde_1902, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2050 'mux' 'ref_patch_with_borde_102' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2051 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_103 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %patches_addr_read, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i8 %ref_patch_with_borde_1903, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2051 'mux' 'ref_patch_with_borde_103' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2052 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_104 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %patches_addr_read, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i8 %ref_patch_with_borde_1904, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2052 'mux' 'ref_patch_with_borde_104' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2053 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_105 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %patches_addr_read, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i8 %ref_patch_with_borde_1905, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2053 'mux' 'ref_patch_with_borde_105' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2054 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_106 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %patches_addr_read, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i8 %ref_patch_with_borde_1906, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2054 'mux' 'ref_patch_with_borde_106' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2055 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_107 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %patches_addr_read, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i8 %ref_patch_with_borde_1907, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2055 'mux' 'ref_patch_with_borde_107' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2056 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_108 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %patches_addr_read, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i8 %ref_patch_with_borde_1908, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2056 'mux' 'ref_patch_with_borde_108' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2057 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_109 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %patches_addr_read, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i8 %ref_patch_with_borde_1909, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2057 'mux' 'ref_patch_with_borde_109' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2058 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_110 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %patches_addr_read, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i8 %ref_patch_with_borde_1910, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2058 'mux' 'ref_patch_with_borde_110' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2059 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_111 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %patches_addr_read, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i8 %ref_patch_with_borde_1911, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2059 'mux' 'ref_patch_with_borde_111' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2060 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_112 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %patches_addr_read, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i8 %ref_patch_with_borde_1912, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2060 'mux' 'ref_patch_with_borde_112' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2061 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_113 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %patches_addr_read, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i8 %ref_patch_with_borde_1913, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2061 'mux' 'ref_patch_with_borde_113' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2062 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_114 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %patches_addr_read, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i8 %ref_patch_with_borde_1914, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2062 'mux' 'ref_patch_with_borde_114' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2063 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_115 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %patches_addr_read, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i8 %ref_patch_with_borde_1915, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2063 'mux' 'ref_patch_with_borde_115' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2064 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_116 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %patches_addr_read, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i8 %ref_patch_with_borde_1916, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2064 'mux' 'ref_patch_with_borde_116' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2065 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_117 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %patches_addr_read, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i8 %ref_patch_with_borde_1917, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2065 'mux' 'ref_patch_with_borde_117' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2066 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_118 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %patches_addr_read, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i8 %ref_patch_with_borde_1918, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2066 'mux' 'ref_patch_with_borde_118' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2067 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_119 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %patches_addr_read, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i8 %ref_patch_with_borde_1919, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2067 'mux' 'ref_patch_with_borde_119' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2068 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_120 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %patches_addr_read, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i8 %ref_patch_with_borde_1920, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2068 'mux' 'ref_patch_with_borde_120' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2069 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_121 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %patches_addr_read, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i8 %ref_patch_with_borde_1921, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2069 'mux' 'ref_patch_with_borde_121' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2070 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_122 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %patches_addr_read, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i8 %ref_patch_with_borde_1922, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2070 'mux' 'ref_patch_with_borde_122' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2071 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_123 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %patches_addr_read, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i8 %ref_patch_with_borde_1923, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2071 'mux' 'ref_patch_with_borde_123' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2072 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_124 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %patches_addr_read, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i8 %ref_patch_with_borde_1924, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2072 'mux' 'ref_patch_with_borde_124' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2073 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_125 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %patches_addr_read, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i8 %ref_patch_with_borde_1925, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2073 'mux' 'ref_patch_with_borde_125' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2074 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_126 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %patches_addr_read, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i8 %ref_patch_with_borde_1926, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2074 'mux' 'ref_patch_with_borde_126' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2075 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_127 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %patches_addr_read, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i8 %ref_patch_with_borde_1927, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2075 'mux' 'ref_patch_with_borde_127' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2076 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_128 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %patches_addr_read, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i8 %ref_patch_with_borde_1928, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2076 'mux' 'ref_patch_with_borde_128' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2077 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_129 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %patches_addr_read, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i8 %ref_patch_with_borde_1929, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2077 'mux' 'ref_patch_with_borde_129' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2078 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_130 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %patches_addr_read, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i8 %ref_patch_with_borde_1930, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2078 'mux' 'ref_patch_with_borde_130' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2079 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_131 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %patches_addr_read, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i8 %ref_patch_with_borde_1931, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2079 'mux' 'ref_patch_with_borde_131' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2080 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_132 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %patches_addr_read, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i8 %ref_patch_with_borde_1932, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2080 'mux' 'ref_patch_with_borde_132' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2081 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_133 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %patches_addr_read, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i8 %ref_patch_with_borde_1933, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2081 'mux' 'ref_patch_with_borde_133' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2082 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_134 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %patches_addr_read, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i8 %ref_patch_with_borde_1934, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2082 'mux' 'ref_patch_with_borde_134' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2083 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_135 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %patches_addr_read, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i8 %ref_patch_with_borde_1935, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2083 'mux' 'ref_patch_with_borde_135' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2084 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_136 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %patches_addr_read, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i8 %ref_patch_with_borde_1936, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2084 'mux' 'ref_patch_with_borde_136' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2085 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_137 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %patches_addr_read, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i8 %ref_patch_with_borde_1937, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2085 'mux' 'ref_patch_with_borde_137' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2086 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_138 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %patches_addr_read, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i8 %ref_patch_with_borde_1938, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2086 'mux' 'ref_patch_with_borde_138' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2087 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_139 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %patches_addr_read, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i8 %ref_patch_with_borde_1939, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2087 'mux' 'ref_patch_with_borde_139' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2088 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_140 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %patches_addr_read, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i8 %ref_patch_with_borde_1940, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2088 'mux' 'ref_patch_with_borde_140' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2089 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_141 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %patches_addr_read, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i8 %ref_patch_with_borde_1941, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2089 'mux' 'ref_patch_with_borde_141' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2090 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_142 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %patches_addr_read, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i8 %ref_patch_with_borde_1942, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2090 'mux' 'ref_patch_with_borde_142' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2091 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_143 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %patches_addr_read, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i8 %ref_patch_with_borde_1943, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2091 'mux' 'ref_patch_with_borde_143' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2092 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_144 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %patches_addr_read, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i8 %ref_patch_with_borde_1944, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2092 'mux' 'ref_patch_with_borde_144' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2093 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_145 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %patches_addr_read, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i8 %ref_patch_with_borde_1945, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2093 'mux' 'ref_patch_with_borde_145' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2094 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_146 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %patches_addr_read, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i8 %ref_patch_with_borde_1946, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2094 'mux' 'ref_patch_with_borde_146' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2095 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_147 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %patches_addr_read, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i8 %ref_patch_with_borde_1947, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2095 'mux' 'ref_patch_with_borde_147' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2096 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_148 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %patches_addr_read, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i8 %ref_patch_with_borde_1948, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2096 'mux' 'ref_patch_with_borde_148' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2097 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_149 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %patches_addr_read, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i8 %ref_patch_with_borde_1949, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2097 'mux' 'ref_patch_with_borde_149' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2098 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_150 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %patches_addr_read, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i8 %ref_patch_with_borde_1950, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2098 'mux' 'ref_patch_with_borde_150' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2099 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_151 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %patches_addr_read, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i8 %ref_patch_with_borde_1951, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2099 'mux' 'ref_patch_with_borde_151' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2100 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_152 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %patches_addr_read, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i8 %ref_patch_with_borde_1952, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2100 'mux' 'ref_patch_with_borde_152' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2101 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_153 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %patches_addr_read, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i8 %ref_patch_with_borde_1953, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2101 'mux' 'ref_patch_with_borde_153' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2102 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_154 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %patches_addr_read, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i8 %ref_patch_with_borde_1954, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2102 'mux' 'ref_patch_with_borde_154' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2103 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_155 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %patches_addr_read, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i8 %ref_patch_with_borde_1955, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2103 'mux' 'ref_patch_with_borde_155' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2104 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_156 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %patches_addr_read, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i8 %ref_patch_with_borde_1956, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2104 'mux' 'ref_patch_with_borde_156' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2105 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_157 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %patches_addr_read, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i8 %ref_patch_with_borde_1957, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2105 'mux' 'ref_patch_with_borde_157' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2106 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_158 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %patches_addr_read, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i8 %ref_patch_with_borde_1958, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2106 'mux' 'ref_patch_with_borde_158' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2107 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_159 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %patches_addr_read, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i8 %ref_patch_with_borde_1959, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2107 'mux' 'ref_patch_with_borde_159' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2108 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_160 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %patches_addr_read, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i8 %ref_patch_with_borde_1960, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2108 'mux' 'ref_patch_with_borde_160' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2109 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_161 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %patches_addr_read, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i8 %ref_patch_with_borde_1961, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2109 'mux' 'ref_patch_with_borde_161' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2110 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_162 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %patches_addr_read, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i8 %ref_patch_with_borde_1962, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2110 'mux' 'ref_patch_with_borde_162' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2111 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_163 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %patches_addr_read, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i8 %ref_patch_with_borde_1963, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2111 'mux' 'ref_patch_with_borde_163' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2112 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_164 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %patches_addr_read, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i8 %ref_patch_with_borde_1964, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2112 'mux' 'ref_patch_with_borde_164' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2113 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_165 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %patches_addr_read, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i8 %ref_patch_with_borde_1965, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2113 'mux' 'ref_patch_with_borde_165' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2114 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_166 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %patches_addr_read, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i8 %ref_patch_with_borde_1966, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2114 'mux' 'ref_patch_with_borde_166' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2115 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_167 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %patches_addr_read, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i8 %ref_patch_with_borde_1967, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2115 'mux' 'ref_patch_with_borde_167' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2116 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_168 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %patches_addr_read, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i8 %ref_patch_with_borde_1968, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2116 'mux' 'ref_patch_with_borde_168' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2117 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_169 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %patches_addr_read, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i8 %ref_patch_with_borde_1969, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2117 'mux' 'ref_patch_with_borde_169' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2118 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_170 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %patches_addr_read, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i8 %ref_patch_with_borde_1970, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2118 'mux' 'ref_patch_with_borde_170' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2119 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_171 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %patches_addr_read, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i8 %ref_patch_with_borde_1971, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2119 'mux' 'ref_patch_with_borde_171' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2120 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_172 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %patches_addr_read, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i8 %ref_patch_with_borde_1972, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2120 'mux' 'ref_patch_with_borde_172' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2121 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_173 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %patches_addr_read, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i8 %ref_patch_with_borde_1973, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2121 'mux' 'ref_patch_with_borde_173' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2122 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_174 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %patches_addr_read, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i8 %ref_patch_with_borde_1974, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2122 'mux' 'ref_patch_with_borde_174' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2123 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_175 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %patches_addr_read, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i8 %ref_patch_with_borde_1975, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2123 'mux' 'ref_patch_with_borde_175' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2124 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_176 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %patches_addr_read, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i8 %ref_patch_with_borde_1976, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2124 'mux' 'ref_patch_with_borde_176' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2125 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_177 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %patches_addr_read, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i8 %ref_patch_with_borde_1977, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2125 'mux' 'ref_patch_with_borde_177' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2126 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_178 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %patches_addr_read, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i8 %ref_patch_with_borde_1978, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2126 'mux' 'ref_patch_with_borde_178' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2127 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_179 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %patches_addr_read, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i8 %ref_patch_with_borde_1979, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2127 'mux' 'ref_patch_with_borde_179' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2128 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_180 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %patches_addr_read, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i8 %ref_patch_with_borde_1980, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2128 'mux' 'ref_patch_with_borde_180' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2129 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_181 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %patches_addr_read, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i8 %ref_patch_with_borde_1981, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2129 'mux' 'ref_patch_with_borde_181' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2130 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_182 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %patches_addr_read, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i8 %ref_patch_with_borde_1982, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2130 'mux' 'ref_patch_with_borde_182' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2131 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_183 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %patches_addr_read, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i8 %ref_patch_with_borde_1983, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2131 'mux' 'ref_patch_with_borde_183' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2132 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_184 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %patches_addr_read, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i8 %ref_patch_with_borde_1984, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2132 'mux' 'ref_patch_with_borde_184' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2133 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_185 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %patches_addr_read, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i8 %ref_patch_with_borde_1985, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2133 'mux' 'ref_patch_with_borde_185' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2134 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_186 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %patches_addr_read, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i8 %ref_patch_with_borde_1986, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2134 'mux' 'ref_patch_with_borde_186' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2135 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_187 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %patches_addr_read, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i8 %ref_patch_with_borde_1987, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2135 'mux' 'ref_patch_with_borde_187' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2136 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_188 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %patches_addr_read, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i8 %ref_patch_with_borde_1988, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2136 'mux' 'ref_patch_with_borde_188' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2137 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_189 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %patches_addr_read, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i8 %ref_patch_with_borde_1989, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2137 'mux' 'ref_patch_with_borde_189' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2138 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_190 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %patches_addr_read, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i8 %ref_patch_with_borde_1990, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2138 'mux' 'ref_patch_with_borde_190' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2139 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_191 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %patches_addr_read, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i8 %ref_patch_with_borde_1991, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2139 'mux' 'ref_patch_with_borde_191' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2140 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_192 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %patches_addr_read, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i8 %ref_patch_with_borde_1992, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2140 'mux' 'ref_patch_with_borde_192' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2141 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_193 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %patches_addr_read, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i8 %ref_patch_with_borde_1993, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2141 'mux' 'ref_patch_with_borde_193' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2142 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_194 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %patches_addr_read, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i8 %ref_patch_with_borde_1994, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2142 'mux' 'ref_patch_with_borde_194' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2143 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_195 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %patches_addr_read, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i8 %ref_patch_with_borde_1995, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2143 'mux' 'ref_patch_with_borde_195' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2144 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_196 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %patches_addr_read, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i8 %ref_patch_with_borde_1996, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2144 'mux' 'ref_patch_with_borde_196' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2145 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_197 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %patches_addr_read, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i8 %ref_patch_with_borde_1997, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2145 'mux' 'ref_patch_with_borde_197' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2146 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_198 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_1998, i8 %patches_addr_read, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i8 %ref_patch_with_borde_1998, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2146 'mux' 'ref_patch_with_borde_198' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2147 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_199 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %patches_addr_read, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i8 %ref_patch_with_borde_1999, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2147 'mux' 'ref_patch_with_borde_199' <Predicate = (div_t == 0)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2148 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_199, i8* %ref_patch_with_borde_800" [batch_align2d_hls/align2d.c:221]   --->   Operation 2148 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2149 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_198, i8* %ref_patch_with_borde_801" [batch_align2d_hls/align2d.c:221]   --->   Operation 2149 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2150 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_197, i8* %ref_patch_with_borde_802" [batch_align2d_hls/align2d.c:221]   --->   Operation 2150 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2151 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_196, i8* %ref_patch_with_borde_803" [batch_align2d_hls/align2d.c:221]   --->   Operation 2151 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2152 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_195, i8* %ref_patch_with_borde_804" [batch_align2d_hls/align2d.c:221]   --->   Operation 2152 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2153 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_194, i8* %ref_patch_with_borde_805" [batch_align2d_hls/align2d.c:221]   --->   Operation 2153 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2154 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_193, i8* %ref_patch_with_borde_806" [batch_align2d_hls/align2d.c:221]   --->   Operation 2154 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2155 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_192, i8* %ref_patch_with_borde_807" [batch_align2d_hls/align2d.c:221]   --->   Operation 2155 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2156 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_191, i8* %ref_patch_with_borde_808" [batch_align2d_hls/align2d.c:221]   --->   Operation 2156 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2157 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_190, i8* %ref_patch_with_borde_809" [batch_align2d_hls/align2d.c:221]   --->   Operation 2157 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2158 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_189, i8* %ref_patch_with_borde_810" [batch_align2d_hls/align2d.c:221]   --->   Operation 2158 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2159 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_188, i8* %ref_patch_with_borde_811" [batch_align2d_hls/align2d.c:221]   --->   Operation 2159 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2160 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_187, i8* %ref_patch_with_borde_812" [batch_align2d_hls/align2d.c:221]   --->   Operation 2160 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2161 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_186, i8* %ref_patch_with_borde_813" [batch_align2d_hls/align2d.c:221]   --->   Operation 2161 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2162 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_185, i8* %ref_patch_with_borde_814" [batch_align2d_hls/align2d.c:221]   --->   Operation 2162 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2163 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_184, i8* %ref_patch_with_borde_815" [batch_align2d_hls/align2d.c:221]   --->   Operation 2163 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2164 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_183, i8* %ref_patch_with_borde_816" [batch_align2d_hls/align2d.c:221]   --->   Operation 2164 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2165 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_182, i8* %ref_patch_with_borde_817" [batch_align2d_hls/align2d.c:221]   --->   Operation 2165 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2166 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_181, i8* %ref_patch_with_borde_818" [batch_align2d_hls/align2d.c:221]   --->   Operation 2166 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2167 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_180, i8* %ref_patch_with_borde_819" [batch_align2d_hls/align2d.c:221]   --->   Operation 2167 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2168 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_179, i8* %ref_patch_with_borde_820" [batch_align2d_hls/align2d.c:221]   --->   Operation 2168 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2169 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_178, i8* %ref_patch_with_borde_821" [batch_align2d_hls/align2d.c:221]   --->   Operation 2169 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2170 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_177, i8* %ref_patch_with_borde_822" [batch_align2d_hls/align2d.c:221]   --->   Operation 2170 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2171 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_176, i8* %ref_patch_with_borde_823" [batch_align2d_hls/align2d.c:221]   --->   Operation 2171 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2172 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_175, i8* %ref_patch_with_borde_824" [batch_align2d_hls/align2d.c:221]   --->   Operation 2172 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2173 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_174, i8* %ref_patch_with_borde_825" [batch_align2d_hls/align2d.c:221]   --->   Operation 2173 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2174 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_173, i8* %ref_patch_with_borde_826" [batch_align2d_hls/align2d.c:221]   --->   Operation 2174 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2175 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_172, i8* %ref_patch_with_borde_827" [batch_align2d_hls/align2d.c:221]   --->   Operation 2175 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2176 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_171, i8* %ref_patch_with_borde_828" [batch_align2d_hls/align2d.c:221]   --->   Operation 2176 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2177 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_170, i8* %ref_patch_with_borde_829" [batch_align2d_hls/align2d.c:221]   --->   Operation 2177 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2178 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_169, i8* %ref_patch_with_borde_830" [batch_align2d_hls/align2d.c:221]   --->   Operation 2178 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2179 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_168, i8* %ref_patch_with_borde_831" [batch_align2d_hls/align2d.c:221]   --->   Operation 2179 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2180 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_167, i8* %ref_patch_with_borde_832" [batch_align2d_hls/align2d.c:221]   --->   Operation 2180 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2181 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_166, i8* %ref_patch_with_borde_833" [batch_align2d_hls/align2d.c:221]   --->   Operation 2181 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2182 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_165, i8* %ref_patch_with_borde_834" [batch_align2d_hls/align2d.c:221]   --->   Operation 2182 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2183 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_164, i8* %ref_patch_with_borde_835" [batch_align2d_hls/align2d.c:221]   --->   Operation 2183 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2184 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_163, i8* %ref_patch_with_borde_836" [batch_align2d_hls/align2d.c:221]   --->   Operation 2184 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2185 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_162, i8* %ref_patch_with_borde_837" [batch_align2d_hls/align2d.c:221]   --->   Operation 2185 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2186 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_161, i8* %ref_patch_with_borde_838" [batch_align2d_hls/align2d.c:221]   --->   Operation 2186 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2187 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_160, i8* %ref_patch_with_borde_839" [batch_align2d_hls/align2d.c:221]   --->   Operation 2187 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2188 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_159, i8* %ref_patch_with_borde_840" [batch_align2d_hls/align2d.c:221]   --->   Operation 2188 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2189 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_158, i8* %ref_patch_with_borde_841" [batch_align2d_hls/align2d.c:221]   --->   Operation 2189 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2190 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_157, i8* %ref_patch_with_borde_842" [batch_align2d_hls/align2d.c:221]   --->   Operation 2190 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2191 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_156, i8* %ref_patch_with_borde_843" [batch_align2d_hls/align2d.c:221]   --->   Operation 2191 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2192 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_155, i8* %ref_patch_with_borde_844" [batch_align2d_hls/align2d.c:221]   --->   Operation 2192 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2193 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_154, i8* %ref_patch_with_borde_845" [batch_align2d_hls/align2d.c:221]   --->   Operation 2193 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2194 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_153, i8* %ref_patch_with_borde_846" [batch_align2d_hls/align2d.c:221]   --->   Operation 2194 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2195 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_152, i8* %ref_patch_with_borde_847" [batch_align2d_hls/align2d.c:221]   --->   Operation 2195 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2196 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_151, i8* %ref_patch_with_borde_848" [batch_align2d_hls/align2d.c:221]   --->   Operation 2196 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2197 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_150, i8* %ref_patch_with_borde_849" [batch_align2d_hls/align2d.c:221]   --->   Operation 2197 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2198 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_149, i8* %ref_patch_with_borde_850" [batch_align2d_hls/align2d.c:221]   --->   Operation 2198 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2199 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_148, i8* %ref_patch_with_borde_851" [batch_align2d_hls/align2d.c:221]   --->   Operation 2199 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2200 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_147, i8* %ref_patch_with_borde_852" [batch_align2d_hls/align2d.c:221]   --->   Operation 2200 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2201 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_146, i8* %ref_patch_with_borde_853" [batch_align2d_hls/align2d.c:221]   --->   Operation 2201 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2202 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_145, i8* %ref_patch_with_borde_854" [batch_align2d_hls/align2d.c:221]   --->   Operation 2202 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2203 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_144, i8* %ref_patch_with_borde_855" [batch_align2d_hls/align2d.c:221]   --->   Operation 2203 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2204 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_143, i8* %ref_patch_with_borde_856" [batch_align2d_hls/align2d.c:221]   --->   Operation 2204 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2205 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_142, i8* %ref_patch_with_borde_857" [batch_align2d_hls/align2d.c:221]   --->   Operation 2205 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2206 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_141, i8* %ref_patch_with_borde_858" [batch_align2d_hls/align2d.c:221]   --->   Operation 2206 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2207 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_140, i8* %ref_patch_with_borde_859" [batch_align2d_hls/align2d.c:221]   --->   Operation 2207 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2208 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_139, i8* %ref_patch_with_borde_860" [batch_align2d_hls/align2d.c:221]   --->   Operation 2208 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2209 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_138, i8* %ref_patch_with_borde_861" [batch_align2d_hls/align2d.c:221]   --->   Operation 2209 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2210 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_137, i8* %ref_patch_with_borde_862" [batch_align2d_hls/align2d.c:221]   --->   Operation 2210 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2211 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_136, i8* %ref_patch_with_borde_863" [batch_align2d_hls/align2d.c:221]   --->   Operation 2211 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2212 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_135, i8* %ref_patch_with_borde_864" [batch_align2d_hls/align2d.c:221]   --->   Operation 2212 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2213 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_134, i8* %ref_patch_with_borde_865" [batch_align2d_hls/align2d.c:221]   --->   Operation 2213 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2214 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_133, i8* %ref_patch_with_borde_866" [batch_align2d_hls/align2d.c:221]   --->   Operation 2214 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2215 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_132, i8* %ref_patch_with_borde_867" [batch_align2d_hls/align2d.c:221]   --->   Operation 2215 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2216 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_131, i8* %ref_patch_with_borde_868" [batch_align2d_hls/align2d.c:221]   --->   Operation 2216 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2217 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_130, i8* %ref_patch_with_borde_869" [batch_align2d_hls/align2d.c:221]   --->   Operation 2217 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2218 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_129, i8* %ref_patch_with_borde_870" [batch_align2d_hls/align2d.c:221]   --->   Operation 2218 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2219 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_128, i8* %ref_patch_with_borde_871" [batch_align2d_hls/align2d.c:221]   --->   Operation 2219 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2220 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_127, i8* %ref_patch_with_borde_872" [batch_align2d_hls/align2d.c:221]   --->   Operation 2220 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2221 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_126, i8* %ref_patch_with_borde_873" [batch_align2d_hls/align2d.c:221]   --->   Operation 2221 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2222 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_125, i8* %ref_patch_with_borde_874" [batch_align2d_hls/align2d.c:221]   --->   Operation 2222 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2223 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_124, i8* %ref_patch_with_borde_875" [batch_align2d_hls/align2d.c:221]   --->   Operation 2223 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2224 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_123, i8* %ref_patch_with_borde_876" [batch_align2d_hls/align2d.c:221]   --->   Operation 2224 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2225 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_122, i8* %ref_patch_with_borde_877" [batch_align2d_hls/align2d.c:221]   --->   Operation 2225 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2226 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_121, i8* %ref_patch_with_borde_878" [batch_align2d_hls/align2d.c:221]   --->   Operation 2226 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2227 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_120, i8* %ref_patch_with_borde_879" [batch_align2d_hls/align2d.c:221]   --->   Operation 2227 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2228 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_119, i8* %ref_patch_with_borde_880" [batch_align2d_hls/align2d.c:221]   --->   Operation 2228 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2229 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_118, i8* %ref_patch_with_borde_881" [batch_align2d_hls/align2d.c:221]   --->   Operation 2229 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2230 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_117, i8* %ref_patch_with_borde_882" [batch_align2d_hls/align2d.c:221]   --->   Operation 2230 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2231 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_116, i8* %ref_patch_with_borde_883" [batch_align2d_hls/align2d.c:221]   --->   Operation 2231 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2232 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_115, i8* %ref_patch_with_borde_884" [batch_align2d_hls/align2d.c:221]   --->   Operation 2232 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2233 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_114, i8* %ref_patch_with_borde_885" [batch_align2d_hls/align2d.c:221]   --->   Operation 2233 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2234 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_113, i8* %ref_patch_with_borde_886" [batch_align2d_hls/align2d.c:221]   --->   Operation 2234 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2235 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_112, i8* %ref_patch_with_borde_887" [batch_align2d_hls/align2d.c:221]   --->   Operation 2235 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2236 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_111, i8* %ref_patch_with_borde_888" [batch_align2d_hls/align2d.c:221]   --->   Operation 2236 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2237 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_110, i8* %ref_patch_with_borde_889" [batch_align2d_hls/align2d.c:221]   --->   Operation 2237 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2238 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_109, i8* %ref_patch_with_borde_890" [batch_align2d_hls/align2d.c:221]   --->   Operation 2238 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2239 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_108, i8* %ref_patch_with_borde_891" [batch_align2d_hls/align2d.c:221]   --->   Operation 2239 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2240 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_107, i8* %ref_patch_with_borde_892" [batch_align2d_hls/align2d.c:221]   --->   Operation 2240 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2241 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_106, i8* %ref_patch_with_borde_893" [batch_align2d_hls/align2d.c:221]   --->   Operation 2241 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2242 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_105, i8* %ref_patch_with_borde_894" [batch_align2d_hls/align2d.c:221]   --->   Operation 2242 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2243 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_104, i8* %ref_patch_with_borde_895" [batch_align2d_hls/align2d.c:221]   --->   Operation 2243 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2244 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_103, i8* %ref_patch_with_borde_896" [batch_align2d_hls/align2d.c:221]   --->   Operation 2244 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2245 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_102, i8* %ref_patch_with_borde_897" [batch_align2d_hls/align2d.c:221]   --->   Operation 2245 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2246 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_101, i8* %ref_patch_with_borde_898" [batch_align2d_hls/align2d.c:221]   --->   Operation 2246 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2247 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_100, i8* %ref_patch_with_borde_899" [batch_align2d_hls/align2d.c:221]   --->   Operation 2247 'store' <Predicate = (div_t == 0)> <Delay = 0.65>
ST_21 : Operation 2248 [1/1] (0.00ns)   --->   "br label %burst.rd.body1122" [batch_align2d_hls/align2d.c:221]   --->   Operation 2248 'br' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_21 : Operation 2249 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2201 = load i8* %ref_patch_with_borde_1199"   --->   Operation 2249 'load' 'ref_patch_with_borde_2201' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2250 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2202 = load i8* %ref_patch_with_borde_1198"   --->   Operation 2250 'load' 'ref_patch_with_borde_2202' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2251 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2203 = load i8* %ref_patch_with_borde_1197"   --->   Operation 2251 'load' 'ref_patch_with_borde_2203' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2252 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2204 = load i8* %ref_patch_with_borde_1196"   --->   Operation 2252 'load' 'ref_patch_with_borde_2204' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2253 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2205 = load i8* %ref_patch_with_borde_1195"   --->   Operation 2253 'load' 'ref_patch_with_borde_2205' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2254 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2206 = load i8* %ref_patch_with_borde_1194"   --->   Operation 2254 'load' 'ref_patch_with_borde_2206' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2255 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2207 = load i8* %ref_patch_with_borde_1193"   --->   Operation 2255 'load' 'ref_patch_with_borde_2207' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2256 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2208 = load i8* %ref_patch_with_borde_1192"   --->   Operation 2256 'load' 'ref_patch_with_borde_2208' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2257 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2209 = load i8* %ref_patch_with_borde_1191"   --->   Operation 2257 'load' 'ref_patch_with_borde_2209' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2258 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2210 = load i8* %ref_patch_with_borde_1190"   --->   Operation 2258 'load' 'ref_patch_with_borde_2210' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2259 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2211 = load i8* %ref_patch_with_borde_1189"   --->   Operation 2259 'load' 'ref_patch_with_borde_2211' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2260 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2212 = load i8* %ref_patch_with_borde_1188"   --->   Operation 2260 'load' 'ref_patch_with_borde_2212' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2261 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2213 = load i8* %ref_patch_with_borde_1187"   --->   Operation 2261 'load' 'ref_patch_with_borde_2213' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2262 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2214 = load i8* %ref_patch_with_borde_1186"   --->   Operation 2262 'load' 'ref_patch_with_borde_2214' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2263 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2215 = load i8* %ref_patch_with_borde_1185"   --->   Operation 2263 'load' 'ref_patch_with_borde_2215' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2264 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2216 = load i8* %ref_patch_with_borde_1184"   --->   Operation 2264 'load' 'ref_patch_with_borde_2216' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2265 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2217 = load i8* %ref_patch_with_borde_1183"   --->   Operation 2265 'load' 'ref_patch_with_borde_2217' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2266 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2218 = load i8* %ref_patch_with_borde_1182"   --->   Operation 2266 'load' 'ref_patch_with_borde_2218' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2267 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2219 = load i8* %ref_patch_with_borde_1181"   --->   Operation 2267 'load' 'ref_patch_with_borde_2219' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2268 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2220 = load i8* %ref_patch_with_borde_1180"   --->   Operation 2268 'load' 'ref_patch_with_borde_2220' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2269 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2221 = load i8* %ref_patch_with_borde_1179"   --->   Operation 2269 'load' 'ref_patch_with_borde_2221' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2270 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2222 = load i8* %ref_patch_with_borde_1178"   --->   Operation 2270 'load' 'ref_patch_with_borde_2222' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2271 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2223 = load i8* %ref_patch_with_borde_1177"   --->   Operation 2271 'load' 'ref_patch_with_borde_2223' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2272 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2224 = load i8* %ref_patch_with_borde_1176"   --->   Operation 2272 'load' 'ref_patch_with_borde_2224' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2273 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2225 = load i8* %ref_patch_with_borde_1175"   --->   Operation 2273 'load' 'ref_patch_with_borde_2225' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2274 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2226 = load i8* %ref_patch_with_borde_1174"   --->   Operation 2274 'load' 'ref_patch_with_borde_2226' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2275 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2227 = load i8* %ref_patch_with_borde_1173"   --->   Operation 2275 'load' 'ref_patch_with_borde_2227' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2276 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2228 = load i8* %ref_patch_with_borde_1172"   --->   Operation 2276 'load' 'ref_patch_with_borde_2228' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2277 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2229 = load i8* %ref_patch_with_borde_1171"   --->   Operation 2277 'load' 'ref_patch_with_borde_2229' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2278 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2230 = load i8* %ref_patch_with_borde_1170"   --->   Operation 2278 'load' 'ref_patch_with_borde_2230' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2279 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2231 = load i8* %ref_patch_with_borde_1169"   --->   Operation 2279 'load' 'ref_patch_with_borde_2231' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2280 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2232 = load i8* %ref_patch_with_borde_1168"   --->   Operation 2280 'load' 'ref_patch_with_borde_2232' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2281 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2233 = load i8* %ref_patch_with_borde_1167"   --->   Operation 2281 'load' 'ref_patch_with_borde_2233' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2282 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2234 = load i8* %ref_patch_with_borde_1166"   --->   Operation 2282 'load' 'ref_patch_with_borde_2234' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2283 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2235 = load i8* %ref_patch_with_borde_1165"   --->   Operation 2283 'load' 'ref_patch_with_borde_2235' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2284 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2236 = load i8* %ref_patch_with_borde_1164"   --->   Operation 2284 'load' 'ref_patch_with_borde_2236' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2285 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2237 = load i8* %ref_patch_with_borde_1163"   --->   Operation 2285 'load' 'ref_patch_with_borde_2237' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2286 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2238 = load i8* %ref_patch_with_borde_1162"   --->   Operation 2286 'load' 'ref_patch_with_borde_2238' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2287 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2239 = load i8* %ref_patch_with_borde_1161"   --->   Operation 2287 'load' 'ref_patch_with_borde_2239' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2288 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2240 = load i8* %ref_patch_with_borde_1160"   --->   Operation 2288 'load' 'ref_patch_with_borde_2240' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2289 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2241 = load i8* %ref_patch_with_borde_1159"   --->   Operation 2289 'load' 'ref_patch_with_borde_2241' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2290 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2242 = load i8* %ref_patch_with_borde_1158"   --->   Operation 2290 'load' 'ref_patch_with_borde_2242' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2291 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2243 = load i8* %ref_patch_with_borde_1157"   --->   Operation 2291 'load' 'ref_patch_with_borde_2243' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2292 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2244 = load i8* %ref_patch_with_borde_1156"   --->   Operation 2292 'load' 'ref_patch_with_borde_2244' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2293 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2245 = load i8* %ref_patch_with_borde_1155"   --->   Operation 2293 'load' 'ref_patch_with_borde_2245' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2294 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2246 = load i8* %ref_patch_with_borde_1154"   --->   Operation 2294 'load' 'ref_patch_with_borde_2246' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2295 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2247 = load i8* %ref_patch_with_borde_1153"   --->   Operation 2295 'load' 'ref_patch_with_borde_2247' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2296 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2248 = load i8* %ref_patch_with_borde_1152"   --->   Operation 2296 'load' 'ref_patch_with_borde_2248' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2297 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2249 = load i8* %ref_patch_with_borde_1151"   --->   Operation 2297 'load' 'ref_patch_with_borde_2249' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2298 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2250 = load i8* %ref_patch_with_borde_1150"   --->   Operation 2298 'load' 'ref_patch_with_borde_2250' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2299 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2251 = load i8* %ref_patch_with_borde_1149"   --->   Operation 2299 'load' 'ref_patch_with_borde_2251' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2300 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2252 = load i8* %ref_patch_with_borde_1148"   --->   Operation 2300 'load' 'ref_patch_with_borde_2252' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2301 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2253 = load i8* %ref_patch_with_borde_1147"   --->   Operation 2301 'load' 'ref_patch_with_borde_2253' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2302 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2254 = load i8* %ref_patch_with_borde_1146"   --->   Operation 2302 'load' 'ref_patch_with_borde_2254' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2303 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2255 = load i8* %ref_patch_with_borde_1145"   --->   Operation 2303 'load' 'ref_patch_with_borde_2255' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2304 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2256 = load i8* %ref_patch_with_borde_1144"   --->   Operation 2304 'load' 'ref_patch_with_borde_2256' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2305 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2257 = load i8* %ref_patch_with_borde_1143"   --->   Operation 2305 'load' 'ref_patch_with_borde_2257' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2306 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2258 = load i8* %ref_patch_with_borde_1142"   --->   Operation 2306 'load' 'ref_patch_with_borde_2258' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2307 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2259 = load i8* %ref_patch_with_borde_1141"   --->   Operation 2307 'load' 'ref_patch_with_borde_2259' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2308 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2260 = load i8* %ref_patch_with_borde_1140"   --->   Operation 2308 'load' 'ref_patch_with_borde_2260' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2309 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2261 = load i8* %ref_patch_with_borde_1139"   --->   Operation 2309 'load' 'ref_patch_with_borde_2261' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2310 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2262 = load i8* %ref_patch_with_borde_1138"   --->   Operation 2310 'load' 'ref_patch_with_borde_2262' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2311 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2263 = load i8* %ref_patch_with_borde_1137"   --->   Operation 2311 'load' 'ref_patch_with_borde_2263' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2312 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2264 = load i8* %ref_patch_with_borde_1136"   --->   Operation 2312 'load' 'ref_patch_with_borde_2264' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2313 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2265 = load i8* %ref_patch_with_borde_1135"   --->   Operation 2313 'load' 'ref_patch_with_borde_2265' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2314 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2266 = load i8* %ref_patch_with_borde_1134"   --->   Operation 2314 'load' 'ref_patch_with_borde_2266' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2315 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2267 = load i8* %ref_patch_with_borde_1133"   --->   Operation 2315 'load' 'ref_patch_with_borde_2267' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2316 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2268 = load i8* %ref_patch_with_borde_1132"   --->   Operation 2316 'load' 'ref_patch_with_borde_2268' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2317 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2269 = load i8* %ref_patch_with_borde_1131"   --->   Operation 2317 'load' 'ref_patch_with_borde_2269' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2318 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2270 = load i8* %ref_patch_with_borde_1130"   --->   Operation 2318 'load' 'ref_patch_with_borde_2270' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2319 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2271 = load i8* %ref_patch_with_borde_1129"   --->   Operation 2319 'load' 'ref_patch_with_borde_2271' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2320 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2272 = load i8* %ref_patch_with_borde_1128"   --->   Operation 2320 'load' 'ref_patch_with_borde_2272' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2321 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2273 = load i8* %ref_patch_with_borde_1127"   --->   Operation 2321 'load' 'ref_patch_with_borde_2273' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2322 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2274 = load i8* %ref_patch_with_borde_1126"   --->   Operation 2322 'load' 'ref_patch_with_borde_2274' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2323 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2275 = load i8* %ref_patch_with_borde_1125"   --->   Operation 2323 'load' 'ref_patch_with_borde_2275' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2324 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2276 = load i8* %ref_patch_with_borde_1124"   --->   Operation 2324 'load' 'ref_patch_with_borde_2276' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2325 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2277 = load i8* %ref_patch_with_borde_1123"   --->   Operation 2325 'load' 'ref_patch_with_borde_2277' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2326 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2278 = load i8* %ref_patch_with_borde_1122"   --->   Operation 2326 'load' 'ref_patch_with_borde_2278' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2327 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2279 = load i8* %ref_patch_with_borde_1121"   --->   Operation 2327 'load' 'ref_patch_with_borde_2279' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2328 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2280 = load i8* %ref_patch_with_borde_1120"   --->   Operation 2328 'load' 'ref_patch_with_borde_2280' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2329 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2281 = load i8* %ref_patch_with_borde_1119"   --->   Operation 2329 'load' 'ref_patch_with_borde_2281' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2330 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2282 = load i8* %ref_patch_with_borde_1118"   --->   Operation 2330 'load' 'ref_patch_with_borde_2282' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2331 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2283 = load i8* %ref_patch_with_borde_1117"   --->   Operation 2331 'load' 'ref_patch_with_borde_2283' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2332 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2284 = load i8* %ref_patch_with_borde_1116"   --->   Operation 2332 'load' 'ref_patch_with_borde_2284' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2333 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2285 = load i8* %ref_patch_with_borde_1115"   --->   Operation 2333 'load' 'ref_patch_with_borde_2285' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2334 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2286 = load i8* %ref_patch_with_borde_1114"   --->   Operation 2334 'load' 'ref_patch_with_borde_2286' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2335 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2287 = load i8* %ref_patch_with_borde_1113"   --->   Operation 2335 'load' 'ref_patch_with_borde_2287' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2336 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2288 = load i8* %ref_patch_with_borde_1112"   --->   Operation 2336 'load' 'ref_patch_with_borde_2288' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2337 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2289 = load i8* %ref_patch_with_borde_1111"   --->   Operation 2337 'load' 'ref_patch_with_borde_2289' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2338 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2290 = load i8* %ref_patch_with_borde_1110"   --->   Operation 2338 'load' 'ref_patch_with_borde_2290' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2339 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2291 = load i8* %ref_patch_with_borde_1109"   --->   Operation 2339 'load' 'ref_patch_with_borde_2291' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2340 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2292 = load i8* %ref_patch_with_borde_1108"   --->   Operation 2340 'load' 'ref_patch_with_borde_2292' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2341 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2293 = load i8* %ref_patch_with_borde_1107"   --->   Operation 2341 'load' 'ref_patch_with_borde_2293' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2342 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2294 = load i8* %ref_patch_with_borde_1106"   --->   Operation 2342 'load' 'ref_patch_with_borde_2294' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2343 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2295 = load i8* %ref_patch_with_borde_1105"   --->   Operation 2343 'load' 'ref_patch_with_borde_2295' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2344 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2296 = load i8* %ref_patch_with_borde_1104"   --->   Operation 2344 'load' 'ref_patch_with_borde_2296' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2345 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2297 = load i8* %ref_patch_with_borde_1103"   --->   Operation 2345 'load' 'ref_patch_with_borde_2297' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2346 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2298 = load i8* %ref_patch_with_borde_1102"   --->   Operation 2346 'load' 'ref_patch_with_borde_2298' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2347 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2299 = load i8* %ref_patch_with_borde_1101"   --->   Operation 2347 'load' 'ref_patch_with_borde_2299' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2348 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_2300 = load i8* %ref_patch_with_borde_1100"   --->   Operation 2348 'load' 'ref_patch_with_borde_2300' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_21 : Operation 2349 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2301 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %ref_patch_with_borde_2201, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i8 %patches_addr_read, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2349 'mux' 'ref_patch_with_borde_2301' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2350 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2302 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %patches_addr_read, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i8 %ref_patch_with_borde_2202, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2350 'mux' 'ref_patch_with_borde_2302' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2351 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2303 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %patches_addr_read, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i8 %ref_patch_with_borde_2203, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2351 'mux' 'ref_patch_with_borde_2303' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2352 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2304 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %patches_addr_read, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i8 %ref_patch_with_borde_2204, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2352 'mux' 'ref_patch_with_borde_2304' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2353 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2305 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %patches_addr_read, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i8 %ref_patch_with_borde_2205, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2353 'mux' 'ref_patch_with_borde_2305' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2354 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2306 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %patches_addr_read, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i8 %ref_patch_with_borde_2206, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2354 'mux' 'ref_patch_with_borde_2306' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2355 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2307 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %patches_addr_read, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i8 %ref_patch_with_borde_2207, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2355 'mux' 'ref_patch_with_borde_2307' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2356 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2308 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %patches_addr_read, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i8 %ref_patch_with_borde_2208, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2356 'mux' 'ref_patch_with_borde_2308' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2357 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2309 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %patches_addr_read, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i8 %ref_patch_with_borde_2209, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2357 'mux' 'ref_patch_with_borde_2309' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2358 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2310 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %patches_addr_read, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i8 %ref_patch_with_borde_2210, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2358 'mux' 'ref_patch_with_borde_2310' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2359 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2311 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %patches_addr_read, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i8 %ref_patch_with_borde_2211, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2359 'mux' 'ref_patch_with_borde_2311' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2360 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2312 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %patches_addr_read, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i8 %ref_patch_with_borde_2212, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2360 'mux' 'ref_patch_with_borde_2312' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2361 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2313 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %patches_addr_read, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i8 %ref_patch_with_borde_2213, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2361 'mux' 'ref_patch_with_borde_2313' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2362 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2314 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %patches_addr_read, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i8 %ref_patch_with_borde_2214, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2362 'mux' 'ref_patch_with_borde_2314' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2363 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2315 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %patches_addr_read, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i8 %ref_patch_with_borde_2215, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2363 'mux' 'ref_patch_with_borde_2315' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2364 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2316 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %patches_addr_read, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i8 %ref_patch_with_borde_2216, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2364 'mux' 'ref_patch_with_borde_2316' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2365 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2317 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %patches_addr_read, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i8 %ref_patch_with_borde_2217, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2365 'mux' 'ref_patch_with_borde_2317' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2366 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2318 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %patches_addr_read, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i8 %ref_patch_with_borde_2218, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2366 'mux' 'ref_patch_with_borde_2318' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2367 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2319 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %patches_addr_read, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i8 %ref_patch_with_borde_2219, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2367 'mux' 'ref_patch_with_borde_2319' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2368 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2320 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %patches_addr_read, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i8 %ref_patch_with_borde_2220, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2368 'mux' 'ref_patch_with_borde_2320' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2369 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2321 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %patches_addr_read, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i8 %ref_patch_with_borde_2221, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2369 'mux' 'ref_patch_with_borde_2321' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2370 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2322 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %patches_addr_read, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i8 %ref_patch_with_borde_2222, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2370 'mux' 'ref_patch_with_borde_2322' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2371 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2323 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %patches_addr_read, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i8 %ref_patch_with_borde_2223, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2371 'mux' 'ref_patch_with_borde_2323' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2372 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2324 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %patches_addr_read, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i8 %ref_patch_with_borde_2224, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2372 'mux' 'ref_patch_with_borde_2324' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2373 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2325 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %patches_addr_read, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i8 %ref_patch_with_borde_2225, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2373 'mux' 'ref_patch_with_borde_2325' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2374 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2326 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %patches_addr_read, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i8 %ref_patch_with_borde_2226, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2374 'mux' 'ref_patch_with_borde_2326' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2375 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2327 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %patches_addr_read, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i8 %ref_patch_with_borde_2227, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2375 'mux' 'ref_patch_with_borde_2327' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2376 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2328 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %patches_addr_read, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i8 %ref_patch_with_borde_2228, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2376 'mux' 'ref_patch_with_borde_2328' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2377 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2329 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %patches_addr_read, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i8 %ref_patch_with_borde_2229, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2377 'mux' 'ref_patch_with_borde_2329' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2378 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2330 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %patches_addr_read, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i8 %ref_patch_with_borde_2230, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2378 'mux' 'ref_patch_with_borde_2330' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2379 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2331 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %patches_addr_read, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i8 %ref_patch_with_borde_2231, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2379 'mux' 'ref_patch_with_borde_2331' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2380 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2332 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %patches_addr_read, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i8 %ref_patch_with_borde_2232, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2380 'mux' 'ref_patch_with_borde_2332' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2381 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2333 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %patches_addr_read, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i8 %ref_patch_with_borde_2233, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2381 'mux' 'ref_patch_with_borde_2333' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2382 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2334 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %patches_addr_read, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i8 %ref_patch_with_borde_2234, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2382 'mux' 'ref_patch_with_borde_2334' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2383 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2335 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %patches_addr_read, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i8 %ref_patch_with_borde_2235, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2383 'mux' 'ref_patch_with_borde_2335' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2384 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2336 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %patches_addr_read, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i8 %ref_patch_with_borde_2236, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2384 'mux' 'ref_patch_with_borde_2336' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2385 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2337 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %patches_addr_read, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i8 %ref_patch_with_borde_2237, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2385 'mux' 'ref_patch_with_borde_2337' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2386 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2338 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %patches_addr_read, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i8 %ref_patch_with_borde_2238, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2386 'mux' 'ref_patch_with_borde_2338' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2387 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2339 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %patches_addr_read, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i8 %ref_patch_with_borde_2239, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2387 'mux' 'ref_patch_with_borde_2339' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2388 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2340 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %patches_addr_read, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i8 %ref_patch_with_borde_2240, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2388 'mux' 'ref_patch_with_borde_2340' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2389 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2341 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %patches_addr_read, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i8 %ref_patch_with_borde_2241, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2389 'mux' 'ref_patch_with_borde_2341' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2390 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2342 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %patches_addr_read, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i8 %ref_patch_with_borde_2242, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2390 'mux' 'ref_patch_with_borde_2342' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2391 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2343 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %patches_addr_read, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i8 %ref_patch_with_borde_2243, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2391 'mux' 'ref_patch_with_borde_2343' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2392 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2344 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %patches_addr_read, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i8 %ref_patch_with_borde_2244, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2392 'mux' 'ref_patch_with_borde_2344' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2393 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2345 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %patches_addr_read, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i8 %ref_patch_with_borde_2245, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2393 'mux' 'ref_patch_with_borde_2345' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2394 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2346 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %patches_addr_read, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i8 %ref_patch_with_borde_2246, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2394 'mux' 'ref_patch_with_borde_2346' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2395 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2347 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %patches_addr_read, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i8 %ref_patch_with_borde_2247, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2395 'mux' 'ref_patch_with_borde_2347' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2396 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2348 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %patches_addr_read, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i8 %ref_patch_with_borde_2248, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2396 'mux' 'ref_patch_with_borde_2348' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2397 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2349 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %patches_addr_read, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i8 %ref_patch_with_borde_2249, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2397 'mux' 'ref_patch_with_borde_2349' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2398 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2350 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %patches_addr_read, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i8 %ref_patch_with_borde_2250, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2398 'mux' 'ref_patch_with_borde_2350' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2399 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2351 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %patches_addr_read, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i8 %ref_patch_with_borde_2251, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2399 'mux' 'ref_patch_with_borde_2351' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2400 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2352 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %patches_addr_read, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i8 %ref_patch_with_borde_2252, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2400 'mux' 'ref_patch_with_borde_2352' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2401 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2353 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %patches_addr_read, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i8 %ref_patch_with_borde_2253, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2401 'mux' 'ref_patch_with_borde_2353' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2402 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2354 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %patches_addr_read, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i8 %ref_patch_with_borde_2254, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2402 'mux' 'ref_patch_with_borde_2354' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2403 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2355 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %patches_addr_read, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i8 %ref_patch_with_borde_2255, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2403 'mux' 'ref_patch_with_borde_2355' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2404 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2356 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %patches_addr_read, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i8 %ref_patch_with_borde_2256, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2404 'mux' 'ref_patch_with_borde_2356' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2405 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2357 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %patches_addr_read, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i8 %ref_patch_with_borde_2257, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2405 'mux' 'ref_patch_with_borde_2357' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2406 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2358 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %patches_addr_read, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i8 %ref_patch_with_borde_2258, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2406 'mux' 'ref_patch_with_borde_2358' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2407 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2359 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %patches_addr_read, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i8 %ref_patch_with_borde_2259, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2407 'mux' 'ref_patch_with_borde_2359' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2408 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2360 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %patches_addr_read, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i8 %ref_patch_with_borde_2260, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2408 'mux' 'ref_patch_with_borde_2360' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2409 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2361 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %patches_addr_read, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i8 %ref_patch_with_borde_2261, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2409 'mux' 'ref_patch_with_borde_2361' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2410 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2362 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %patches_addr_read, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i8 %ref_patch_with_borde_2262, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2410 'mux' 'ref_patch_with_borde_2362' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2411 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2363 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %patches_addr_read, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i8 %ref_patch_with_borde_2263, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2411 'mux' 'ref_patch_with_borde_2363' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2412 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2364 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %patches_addr_read, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i8 %ref_patch_with_borde_2264, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2412 'mux' 'ref_patch_with_borde_2364' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2413 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2365 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %patches_addr_read, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i8 %ref_patch_with_borde_2265, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2413 'mux' 'ref_patch_with_borde_2365' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2414 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2366 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %patches_addr_read, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i8 %ref_patch_with_borde_2266, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2414 'mux' 'ref_patch_with_borde_2366' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2415 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2367 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %patches_addr_read, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i8 %ref_patch_with_borde_2267, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2415 'mux' 'ref_patch_with_borde_2367' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2416 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2368 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %patches_addr_read, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i8 %ref_patch_with_borde_2268, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2416 'mux' 'ref_patch_with_borde_2368' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2417 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2369 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %patches_addr_read, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i8 %ref_patch_with_borde_2269, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2417 'mux' 'ref_patch_with_borde_2369' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2418 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2370 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %patches_addr_read, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i8 %ref_patch_with_borde_2270, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2418 'mux' 'ref_patch_with_borde_2370' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2419 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2371 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %patches_addr_read, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i8 %ref_patch_with_borde_2271, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2419 'mux' 'ref_patch_with_borde_2371' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2420 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2372 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %patches_addr_read, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i8 %ref_patch_with_borde_2272, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2420 'mux' 'ref_patch_with_borde_2372' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2421 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2373 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %patches_addr_read, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i8 %ref_patch_with_borde_2273, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2421 'mux' 'ref_patch_with_borde_2373' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2422 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2374 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %patches_addr_read, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i8 %ref_patch_with_borde_2274, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2422 'mux' 'ref_patch_with_borde_2374' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2423 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2375 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %patches_addr_read, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i8 %ref_patch_with_borde_2275, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2423 'mux' 'ref_patch_with_borde_2375' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2424 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2376 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %patches_addr_read, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i8 %ref_patch_with_borde_2276, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2424 'mux' 'ref_patch_with_borde_2376' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2425 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2377 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %patches_addr_read, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i8 %ref_patch_with_borde_2277, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2425 'mux' 'ref_patch_with_borde_2377' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2426 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2378 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %patches_addr_read, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i8 %ref_patch_with_borde_2278, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2426 'mux' 'ref_patch_with_borde_2378' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2427 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2379 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %patches_addr_read, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i8 %ref_patch_with_borde_2279, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2427 'mux' 'ref_patch_with_borde_2379' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2428 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2380 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %patches_addr_read, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i8 %ref_patch_with_borde_2280, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2428 'mux' 'ref_patch_with_borde_2380' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2429 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2381 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %patches_addr_read, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i8 %ref_patch_with_borde_2281, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2429 'mux' 'ref_patch_with_borde_2381' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2430 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2382 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %patches_addr_read, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i8 %ref_patch_with_borde_2282, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2430 'mux' 'ref_patch_with_borde_2382' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2431 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2383 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %patches_addr_read, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i8 %ref_patch_with_borde_2283, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2431 'mux' 'ref_patch_with_borde_2383' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2432 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2384 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %patches_addr_read, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i8 %ref_patch_with_borde_2284, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2432 'mux' 'ref_patch_with_borde_2384' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2433 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2385 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %patches_addr_read, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i8 %ref_patch_with_borde_2285, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2433 'mux' 'ref_patch_with_borde_2385' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2434 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2386 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %patches_addr_read, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i8 %ref_patch_with_borde_2286, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2434 'mux' 'ref_patch_with_borde_2386' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2435 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2387 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %patches_addr_read, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i8 %ref_patch_with_borde_2287, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2435 'mux' 'ref_patch_with_borde_2387' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2436 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2388 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %patches_addr_read, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i8 %ref_patch_with_borde_2288, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2436 'mux' 'ref_patch_with_borde_2388' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2437 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2389 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %patches_addr_read, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i8 %ref_patch_with_borde_2289, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2437 'mux' 'ref_patch_with_borde_2389' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2438 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2390 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %patches_addr_read, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i8 %ref_patch_with_borde_2290, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2438 'mux' 'ref_patch_with_borde_2390' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2439 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2391 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %patches_addr_read, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i8 %ref_patch_with_borde_2291, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2439 'mux' 'ref_patch_with_borde_2391' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2440 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2392 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %patches_addr_read, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i8 %ref_patch_with_borde_2292, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2440 'mux' 'ref_patch_with_borde_2392' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2441 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2393 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %patches_addr_read, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i8 %ref_patch_with_borde_2293, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2441 'mux' 'ref_patch_with_borde_2393' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2442 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2394 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %patches_addr_read, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i8 %ref_patch_with_borde_2294, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2442 'mux' 'ref_patch_with_borde_2394' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2443 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2395 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %patches_addr_read, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i8 %ref_patch_with_borde_2295, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2443 'mux' 'ref_patch_with_borde_2395' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2444 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2396 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %patches_addr_read, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i8 %ref_patch_with_borde_2296, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2444 'mux' 'ref_patch_with_borde_2396' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2445 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2397 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %patches_addr_read, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i8 %ref_patch_with_borde_2297, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2445 'mux' 'ref_patch_with_borde_2397' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2446 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2398 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %patches_addr_read, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i8 %ref_patch_with_borde_2298, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2446 'mux' 'ref_patch_with_borde_2398' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2447 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2399 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %ref_patch_with_borde_2299, i8 %patches_addr_read, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i8 %ref_patch_with_borde_2299, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2447 'mux' 'ref_patch_with_borde_2399' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2448 [1/1] (1.31ns)   --->   "%ref_patch_with_borde_2400 = call i8 @_ssdm_op_Mux.ap_auto.128i8.i7(i8 %patches_addr_read, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i8 %ref_patch_with_borde_2300, i7 %tmp) nounwind" [batch_align2d_hls/align2d.c:221]   --->   Operation 2448 'mux' 'ref_patch_with_borde_2400' <Predicate = (div_t == 3)> <Delay = 1.31> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2449 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2400, i8* %ref_patch_with_borde_1100" [batch_align2d_hls/align2d.c:221]   --->   Operation 2449 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2450 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2399, i8* %ref_patch_with_borde_1101" [batch_align2d_hls/align2d.c:221]   --->   Operation 2450 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2451 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2398, i8* %ref_patch_with_borde_1102" [batch_align2d_hls/align2d.c:221]   --->   Operation 2451 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2452 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2397, i8* %ref_patch_with_borde_1103" [batch_align2d_hls/align2d.c:221]   --->   Operation 2452 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2453 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2396, i8* %ref_patch_with_borde_1104" [batch_align2d_hls/align2d.c:221]   --->   Operation 2453 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2454 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2395, i8* %ref_patch_with_borde_1105" [batch_align2d_hls/align2d.c:221]   --->   Operation 2454 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2455 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2394, i8* %ref_patch_with_borde_1106" [batch_align2d_hls/align2d.c:221]   --->   Operation 2455 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2456 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2393, i8* %ref_patch_with_borde_1107" [batch_align2d_hls/align2d.c:221]   --->   Operation 2456 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2457 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2392, i8* %ref_patch_with_borde_1108" [batch_align2d_hls/align2d.c:221]   --->   Operation 2457 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2458 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2391, i8* %ref_patch_with_borde_1109" [batch_align2d_hls/align2d.c:221]   --->   Operation 2458 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2459 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2390, i8* %ref_patch_with_borde_1110" [batch_align2d_hls/align2d.c:221]   --->   Operation 2459 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2460 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2389, i8* %ref_patch_with_borde_1111" [batch_align2d_hls/align2d.c:221]   --->   Operation 2460 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2461 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2388, i8* %ref_patch_with_borde_1112" [batch_align2d_hls/align2d.c:221]   --->   Operation 2461 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2462 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2387, i8* %ref_patch_with_borde_1113" [batch_align2d_hls/align2d.c:221]   --->   Operation 2462 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2463 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2386, i8* %ref_patch_with_borde_1114" [batch_align2d_hls/align2d.c:221]   --->   Operation 2463 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2464 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2385, i8* %ref_patch_with_borde_1115" [batch_align2d_hls/align2d.c:221]   --->   Operation 2464 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2465 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2384, i8* %ref_patch_with_borde_1116" [batch_align2d_hls/align2d.c:221]   --->   Operation 2465 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2466 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2383, i8* %ref_patch_with_borde_1117" [batch_align2d_hls/align2d.c:221]   --->   Operation 2466 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2467 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2382, i8* %ref_patch_with_borde_1118" [batch_align2d_hls/align2d.c:221]   --->   Operation 2467 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2468 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2381, i8* %ref_patch_with_borde_1119" [batch_align2d_hls/align2d.c:221]   --->   Operation 2468 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2469 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2380, i8* %ref_patch_with_borde_1120" [batch_align2d_hls/align2d.c:221]   --->   Operation 2469 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2470 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2379, i8* %ref_patch_with_borde_1121" [batch_align2d_hls/align2d.c:221]   --->   Operation 2470 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2471 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2378, i8* %ref_patch_with_borde_1122" [batch_align2d_hls/align2d.c:221]   --->   Operation 2471 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2472 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2377, i8* %ref_patch_with_borde_1123" [batch_align2d_hls/align2d.c:221]   --->   Operation 2472 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2473 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2376, i8* %ref_patch_with_borde_1124" [batch_align2d_hls/align2d.c:221]   --->   Operation 2473 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2474 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2375, i8* %ref_patch_with_borde_1125" [batch_align2d_hls/align2d.c:221]   --->   Operation 2474 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2475 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2374, i8* %ref_patch_with_borde_1126" [batch_align2d_hls/align2d.c:221]   --->   Operation 2475 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2476 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2373, i8* %ref_patch_with_borde_1127" [batch_align2d_hls/align2d.c:221]   --->   Operation 2476 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2477 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2372, i8* %ref_patch_with_borde_1128" [batch_align2d_hls/align2d.c:221]   --->   Operation 2477 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2478 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2371, i8* %ref_patch_with_borde_1129" [batch_align2d_hls/align2d.c:221]   --->   Operation 2478 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2479 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2370, i8* %ref_patch_with_borde_1130" [batch_align2d_hls/align2d.c:221]   --->   Operation 2479 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2480 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2369, i8* %ref_patch_with_borde_1131" [batch_align2d_hls/align2d.c:221]   --->   Operation 2480 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2481 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2368, i8* %ref_patch_with_borde_1132" [batch_align2d_hls/align2d.c:221]   --->   Operation 2481 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2482 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2367, i8* %ref_patch_with_borde_1133" [batch_align2d_hls/align2d.c:221]   --->   Operation 2482 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2483 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2366, i8* %ref_patch_with_borde_1134" [batch_align2d_hls/align2d.c:221]   --->   Operation 2483 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2484 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2365, i8* %ref_patch_with_borde_1135" [batch_align2d_hls/align2d.c:221]   --->   Operation 2484 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2485 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2364, i8* %ref_patch_with_borde_1136" [batch_align2d_hls/align2d.c:221]   --->   Operation 2485 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2486 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2363, i8* %ref_patch_with_borde_1137" [batch_align2d_hls/align2d.c:221]   --->   Operation 2486 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2487 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2362, i8* %ref_patch_with_borde_1138" [batch_align2d_hls/align2d.c:221]   --->   Operation 2487 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2488 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2361, i8* %ref_patch_with_borde_1139" [batch_align2d_hls/align2d.c:221]   --->   Operation 2488 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2489 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2360, i8* %ref_patch_with_borde_1140" [batch_align2d_hls/align2d.c:221]   --->   Operation 2489 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2490 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2359, i8* %ref_patch_with_borde_1141" [batch_align2d_hls/align2d.c:221]   --->   Operation 2490 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2491 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2358, i8* %ref_patch_with_borde_1142" [batch_align2d_hls/align2d.c:221]   --->   Operation 2491 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2492 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2357, i8* %ref_patch_with_borde_1143" [batch_align2d_hls/align2d.c:221]   --->   Operation 2492 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2493 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2356, i8* %ref_patch_with_borde_1144" [batch_align2d_hls/align2d.c:221]   --->   Operation 2493 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2494 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2355, i8* %ref_patch_with_borde_1145" [batch_align2d_hls/align2d.c:221]   --->   Operation 2494 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2495 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2354, i8* %ref_patch_with_borde_1146" [batch_align2d_hls/align2d.c:221]   --->   Operation 2495 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2496 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2353, i8* %ref_patch_with_borde_1147" [batch_align2d_hls/align2d.c:221]   --->   Operation 2496 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2497 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2352, i8* %ref_patch_with_borde_1148" [batch_align2d_hls/align2d.c:221]   --->   Operation 2497 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2498 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2351, i8* %ref_patch_with_borde_1149" [batch_align2d_hls/align2d.c:221]   --->   Operation 2498 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2499 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2350, i8* %ref_patch_with_borde_1150" [batch_align2d_hls/align2d.c:221]   --->   Operation 2499 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2500 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2349, i8* %ref_patch_with_borde_1151" [batch_align2d_hls/align2d.c:221]   --->   Operation 2500 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2501 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2348, i8* %ref_patch_with_borde_1152" [batch_align2d_hls/align2d.c:221]   --->   Operation 2501 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2502 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2347, i8* %ref_patch_with_borde_1153" [batch_align2d_hls/align2d.c:221]   --->   Operation 2502 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2503 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2346, i8* %ref_patch_with_borde_1154" [batch_align2d_hls/align2d.c:221]   --->   Operation 2503 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2504 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2345, i8* %ref_patch_with_borde_1155" [batch_align2d_hls/align2d.c:221]   --->   Operation 2504 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2505 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2344, i8* %ref_patch_with_borde_1156" [batch_align2d_hls/align2d.c:221]   --->   Operation 2505 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2506 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2343, i8* %ref_patch_with_borde_1157" [batch_align2d_hls/align2d.c:221]   --->   Operation 2506 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2507 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2342, i8* %ref_patch_with_borde_1158" [batch_align2d_hls/align2d.c:221]   --->   Operation 2507 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2508 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2341, i8* %ref_patch_with_borde_1159" [batch_align2d_hls/align2d.c:221]   --->   Operation 2508 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2509 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2340, i8* %ref_patch_with_borde_1160" [batch_align2d_hls/align2d.c:221]   --->   Operation 2509 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2510 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2339, i8* %ref_patch_with_borde_1161" [batch_align2d_hls/align2d.c:221]   --->   Operation 2510 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2511 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2338, i8* %ref_patch_with_borde_1162" [batch_align2d_hls/align2d.c:221]   --->   Operation 2511 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2512 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2337, i8* %ref_patch_with_borde_1163" [batch_align2d_hls/align2d.c:221]   --->   Operation 2512 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2513 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2336, i8* %ref_patch_with_borde_1164" [batch_align2d_hls/align2d.c:221]   --->   Operation 2513 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2514 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2335, i8* %ref_patch_with_borde_1165" [batch_align2d_hls/align2d.c:221]   --->   Operation 2514 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2515 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2334, i8* %ref_patch_with_borde_1166" [batch_align2d_hls/align2d.c:221]   --->   Operation 2515 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2516 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2333, i8* %ref_patch_with_borde_1167" [batch_align2d_hls/align2d.c:221]   --->   Operation 2516 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2517 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2332, i8* %ref_patch_with_borde_1168" [batch_align2d_hls/align2d.c:221]   --->   Operation 2517 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2518 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2331, i8* %ref_patch_with_borde_1169" [batch_align2d_hls/align2d.c:221]   --->   Operation 2518 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2519 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2330, i8* %ref_patch_with_borde_1170" [batch_align2d_hls/align2d.c:221]   --->   Operation 2519 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2520 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2329, i8* %ref_patch_with_borde_1171" [batch_align2d_hls/align2d.c:221]   --->   Operation 2520 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2521 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2328, i8* %ref_patch_with_borde_1172" [batch_align2d_hls/align2d.c:221]   --->   Operation 2521 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2522 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2327, i8* %ref_patch_with_borde_1173" [batch_align2d_hls/align2d.c:221]   --->   Operation 2522 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2523 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2326, i8* %ref_patch_with_borde_1174" [batch_align2d_hls/align2d.c:221]   --->   Operation 2523 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2524 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2325, i8* %ref_patch_with_borde_1175" [batch_align2d_hls/align2d.c:221]   --->   Operation 2524 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2525 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2324, i8* %ref_patch_with_borde_1176" [batch_align2d_hls/align2d.c:221]   --->   Operation 2525 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2526 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2323, i8* %ref_patch_with_borde_1177" [batch_align2d_hls/align2d.c:221]   --->   Operation 2526 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2527 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2322, i8* %ref_patch_with_borde_1178" [batch_align2d_hls/align2d.c:221]   --->   Operation 2527 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2528 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2321, i8* %ref_patch_with_borde_1179" [batch_align2d_hls/align2d.c:221]   --->   Operation 2528 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2529 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2320, i8* %ref_patch_with_borde_1180" [batch_align2d_hls/align2d.c:221]   --->   Operation 2529 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2530 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2319, i8* %ref_patch_with_borde_1181" [batch_align2d_hls/align2d.c:221]   --->   Operation 2530 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2531 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2318, i8* %ref_patch_with_borde_1182" [batch_align2d_hls/align2d.c:221]   --->   Operation 2531 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2532 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2317, i8* %ref_patch_with_borde_1183" [batch_align2d_hls/align2d.c:221]   --->   Operation 2532 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2533 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2316, i8* %ref_patch_with_borde_1184" [batch_align2d_hls/align2d.c:221]   --->   Operation 2533 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2534 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2315, i8* %ref_patch_with_borde_1185" [batch_align2d_hls/align2d.c:221]   --->   Operation 2534 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2535 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2314, i8* %ref_patch_with_borde_1186" [batch_align2d_hls/align2d.c:221]   --->   Operation 2535 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2536 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2313, i8* %ref_patch_with_borde_1187" [batch_align2d_hls/align2d.c:221]   --->   Operation 2536 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2537 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2312, i8* %ref_patch_with_borde_1188" [batch_align2d_hls/align2d.c:221]   --->   Operation 2537 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2538 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2311, i8* %ref_patch_with_borde_1189" [batch_align2d_hls/align2d.c:221]   --->   Operation 2538 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2539 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2310, i8* %ref_patch_with_borde_1190" [batch_align2d_hls/align2d.c:221]   --->   Operation 2539 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2540 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2309, i8* %ref_patch_with_borde_1191" [batch_align2d_hls/align2d.c:221]   --->   Operation 2540 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2541 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2308, i8* %ref_patch_with_borde_1192" [batch_align2d_hls/align2d.c:221]   --->   Operation 2541 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2542 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2307, i8* %ref_patch_with_borde_1193" [batch_align2d_hls/align2d.c:221]   --->   Operation 2542 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2543 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2306, i8* %ref_patch_with_borde_1194" [batch_align2d_hls/align2d.c:221]   --->   Operation 2543 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2544 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2305, i8* %ref_patch_with_borde_1195" [batch_align2d_hls/align2d.c:221]   --->   Operation 2544 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2545 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2304, i8* %ref_patch_with_borde_1196" [batch_align2d_hls/align2d.c:221]   --->   Operation 2545 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2546 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2303, i8* %ref_patch_with_borde_1197" [batch_align2d_hls/align2d.c:221]   --->   Operation 2546 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2547 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2302, i8* %ref_patch_with_borde_1198" [batch_align2d_hls/align2d.c:221]   --->   Operation 2547 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2548 [1/1] (0.65ns)   --->   "store i8 %ref_patch_with_borde_2301, i8* %ref_patch_with_borde_1199" [batch_align2d_hls/align2d.c:221]   --->   Operation 2548 'store' <Predicate = (div_t == 3)> <Delay = 0.65>
ST_21 : Operation 2549 [1/1] (0.00ns)   --->   "br label %burst.rd.body1122" [batch_align2d_hls/align2d.c:221]   --->   Operation 2549 'br' <Predicate = (div_t == 3)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 2550 [7/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2550 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 2551 [6/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2551 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 2552 [5/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2552 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 8.75>
ST_25 : Operation 2553 [4/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2553 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 8.75>
ST_26 : Operation 2554 [3/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2554 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 8.75>
ST_27 : Operation 2555 [2/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2555 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 8.75>
ST_28 : Operation 2556 [1/7] (8.75ns)   --->   "%pos_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2556 'readreq' 'pos_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 2557 [1/1] (0.65ns)   --->   "br label %burst.rd.header21" [batch_align2d_hls/align2d.c:222]   --->   Operation 2557 'br' <Predicate = true> <Delay = 0.65>

State 29 <SV = 24> <Delay = 0.79>
ST_29 : Operation 2558 [1/1] (0.00ns)   --->   "%indvar3 = phi i4 [ %indvar_next2, %burst.rd.body2238 ], [ 0, %burst.rd.header21.preheader ]" [batch_align2d_hls/align2d.c:222]   --->   Operation 2558 'phi' 'indvar3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2559 [1/1] (0.72ns)   --->   "%exitcond3 = icmp eq i4 %indvar3, -8" [batch_align2d_hls/align2d.c:222]   --->   Operation 2559 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2560 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 2560 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2561 [1/1] (0.79ns)   --->   "%indvar_next2 = add i4 %indvar3, 1" [batch_align2d_hls/align2d.c:222]   --->   Operation 2561 'add' 'indvar_next2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2562 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %burst.rd.end20, label %burst.rd.body22" [batch_align2d_hls/align2d.c:222]   --->   Operation 2562 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2563 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [batch_align2d_hls/align2d.c:222]   --->   Operation 2563 'specregionbegin' 'burstread_rbegin2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_29 : Operation 2564 [1/1] (0.00ns)   --->   "%p_t2 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %indvar3, i32 1, i32 2)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2564 'partselect' 'p_t2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_29 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_107 = trunc i4 %indvar3 to i1" [batch_align2d_hls/align2d.c:222]   --->   Operation 2565 'trunc' 'tmp_107' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_29 : Operation 2566 [1/1] (0.72ns)   --->   "switch i2 %p_t2, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [batch_align2d_hls/align2d.c:222]   --->   Operation 2566 'switch' <Predicate = (!exitcond3)> <Delay = 0.72>
ST_29 : Operation 2567 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %branch32624, label %branch22623" [batch_align2d_hls/align2d.c:222]   --->   Operation 2567 'br' <Predicate = (!exitcond3 & p_t2 == 2)> <Delay = 0.00>
ST_29 : Operation 2568 [1/1] (0.00ns)   --->   "br label %burst.rd.body2238" [batch_align2d_hls/align2d.c:222]   --->   Operation 2568 'br' <Predicate = (!exitcond3 & p_t2 == 2)> <Delay = 0.00>
ST_29 : Operation 2569 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %branch52631, label %branch42630" [batch_align2d_hls/align2d.c:222]   --->   Operation 2569 'br' <Predicate = (!exitcond3 & p_t2 == 1)> <Delay = 0.00>
ST_29 : Operation 2570 [1/1] (0.00ns)   --->   "br label %burst.rd.body2238" [batch_align2d_hls/align2d.c:222]   --->   Operation 2570 'br' <Predicate = (!exitcond3 & p_t2 == 1)> <Delay = 0.00>
ST_29 : Operation 2571 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %branch72638, label %branch62637" [batch_align2d_hls/align2d.c:222]   --->   Operation 2571 'br' <Predicate = (!exitcond3 & p_t2 == 0)> <Delay = 0.00>
ST_29 : Operation 2572 [1/1] (0.00ns)   --->   "br label %burst.rd.body2238" [batch_align2d_hls/align2d.c:222]   --->   Operation 2572 'br' <Predicate = (!exitcond3 & p_t2 == 0)> <Delay = 0.00>
ST_29 : Operation 2573 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %branch12617, label %branch02616" [batch_align2d_hls/align2d.c:222]   --->   Operation 2573 'br' <Predicate = (!exitcond3 & p_t2 == 3)> <Delay = 0.00>
ST_29 : Operation 2574 [1/1] (0.00ns)   --->   "br label %burst.rd.body2238" [batch_align2d_hls/align2d.c:222]   --->   Operation 2574 'br' <Predicate = (!exitcond3 & p_t2 == 3)> <Delay = 0.00>
ST_29 : Operation 2575 [1/1] (0.00ns)   --->   "%burstread_rend32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [batch_align2d_hls/align2d.c:222]   --->   Operation 2575 'specregionend' 'burstread_rend32' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_29 : Operation 2576 [1/1] (0.00ns)   --->   "br label %burst.rd.header21" [batch_align2d_hls/align2d.c:222]   --->   Operation 2576 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 30 <SV = 25> <Delay = 8.75>
ST_30 : Operation 2577 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2577 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2578 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([62 x i8]* @memcpy_OC_batch_alig)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2578 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2579 [1/1] (8.75ns)   --->   "%pos_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:222]   --->   Operation 2579 'read' 'pos_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 0.65>
ST_31 : Operation 2580 [1/1] (0.65ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_2_0, align 4" [batch_align2d_hls/align2d.c:222]   --->   Operation 2580 'store' <Predicate = (p_t2 == 2 & !tmp_107)> <Delay = 0.65>
ST_31 : Operation 2581 [1/1] (0.00ns)   --->   "br label %branch62622" [batch_align2d_hls/align2d.c:222]   --->   Operation 2581 'br' <Predicate = (p_t2 == 2 & !tmp_107)> <Delay = 0.00>
ST_31 : Operation 2582 [1/1] (0.65ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_2_1, align 4" [batch_align2d_hls/align2d.c:222]   --->   Operation 2582 'store' <Predicate = (p_t2 == 2 & tmp_107)> <Delay = 0.65>
ST_31 : Operation 2583 [1/1] (0.00ns)   --->   "br label %branch62622" [batch_align2d_hls/align2d.c:222]   --->   Operation 2583 'br' <Predicate = (p_t2 == 2 & tmp_107)> <Delay = 0.00>
ST_31 : Operation 2584 [1/1] (0.65ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_1_0, align 4" [batch_align2d_hls/align2d.c:222]   --->   Operation 2584 'store' <Predicate = (p_t2 == 1 & !tmp_107)> <Delay = 0.65>
ST_31 : Operation 2585 [1/1] (0.00ns)   --->   "br label %branch52629" [batch_align2d_hls/align2d.c:222]   --->   Operation 2585 'br' <Predicate = (p_t2 == 1 & !tmp_107)> <Delay = 0.00>
ST_31 : Operation 2586 [1/1] (0.65ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_1_1, align 4" [batch_align2d_hls/align2d.c:222]   --->   Operation 2586 'store' <Predicate = (p_t2 == 1 & tmp_107)> <Delay = 0.65>
ST_31 : Operation 2587 [1/1] (0.00ns)   --->   "br label %branch52629" [batch_align2d_hls/align2d.c:222]   --->   Operation 2587 'br' <Predicate = (p_t2 == 1 & tmp_107)> <Delay = 0.00>
ST_31 : Operation 2588 [1/1] (0.65ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_0_0, align 4" [batch_align2d_hls/align2d.c:222]   --->   Operation 2588 'store' <Predicate = (p_t2 == 0 & !tmp_107)> <Delay = 0.65>
ST_31 : Operation 2589 [1/1] (0.00ns)   --->   "br label %branch42636" [batch_align2d_hls/align2d.c:222]   --->   Operation 2589 'br' <Predicate = (p_t2 == 0 & !tmp_107)> <Delay = 0.00>
ST_31 : Operation 2590 [1/1] (0.65ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_0_1, align 4" [batch_align2d_hls/align2d.c:222]   --->   Operation 2590 'store' <Predicate = (p_t2 == 0 & tmp_107)> <Delay = 0.65>
ST_31 : Operation 2591 [1/1] (0.00ns)   --->   "br label %branch42636" [batch_align2d_hls/align2d.c:222]   --->   Operation 2591 'br' <Predicate = (p_t2 == 0 & tmp_107)> <Delay = 0.00>
ST_31 : Operation 2592 [1/1] (0.65ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_3_0, align 4" [batch_align2d_hls/align2d.c:222]   --->   Operation 2592 'store' <Predicate = (p_t2 == 3 & !tmp_107)> <Delay = 0.65>
ST_31 : Operation 2593 [1/1] (0.00ns)   --->   "br label %branch72615" [batch_align2d_hls/align2d.c:222]   --->   Operation 2593 'br' <Predicate = (p_t2 == 3 & !tmp_107)> <Delay = 0.00>
ST_31 : Operation 2594 [1/1] (0.65ns)   --->   "store float %pos_addr_read, float* @cur_px_estimate_3_1, align 4" [batch_align2d_hls/align2d.c:222]   --->   Operation 2594 'store' <Predicate = (p_t2 == 3 & tmp_107)> <Delay = 0.65>
ST_31 : Operation 2595 [1/1] (0.00ns)   --->   "br label %branch72615" [batch_align2d_hls/align2d.c:222]   --->   Operation 2595 'br' <Predicate = (p_t2 == 3 & tmp_107)> <Delay = 0.00>

State 32 <SV = 25> <Delay = 8.75>
ST_32 : Operation 2596 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1800 = load i8* %ref_patch_with_borde_899"   --->   Operation 2596 'load' 'ref_patch_with_borde_1800' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2597 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1801 = load i8* %ref_patch_with_borde_898"   --->   Operation 2597 'load' 'ref_patch_with_borde_1801' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2598 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1802 = load i8* %ref_patch_with_borde_897"   --->   Operation 2598 'load' 'ref_patch_with_borde_1802' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2599 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1803 = load i8* %ref_patch_with_borde_896"   --->   Operation 2599 'load' 'ref_patch_with_borde_1803' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2600 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1804 = load i8* %ref_patch_with_borde_895"   --->   Operation 2600 'load' 'ref_patch_with_borde_1804' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2601 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1805 = load i8* %ref_patch_with_borde_894"   --->   Operation 2601 'load' 'ref_patch_with_borde_1805' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2602 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1806 = load i8* %ref_patch_with_borde_893"   --->   Operation 2602 'load' 'ref_patch_with_borde_1806' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2603 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1807 = load i8* %ref_patch_with_borde_892"   --->   Operation 2603 'load' 'ref_patch_with_borde_1807' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2604 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1808 = load i8* %ref_patch_with_borde_891"   --->   Operation 2604 'load' 'ref_patch_with_borde_1808' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2605 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1809 = load i8* %ref_patch_with_borde_890"   --->   Operation 2605 'load' 'ref_patch_with_borde_1809' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2606 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1810 = load i8* %ref_patch_with_borde_889"   --->   Operation 2606 'load' 'ref_patch_with_borde_1810' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2607 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1811 = load i8* %ref_patch_with_borde_888"   --->   Operation 2607 'load' 'ref_patch_with_borde_1811' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2608 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1812 = load i8* %ref_patch_with_borde_887"   --->   Operation 2608 'load' 'ref_patch_with_borde_1812' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2609 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1813 = load i8* %ref_patch_with_borde_886"   --->   Operation 2609 'load' 'ref_patch_with_borde_1813' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2610 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1814 = load i8* %ref_patch_with_borde_885"   --->   Operation 2610 'load' 'ref_patch_with_borde_1814' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2611 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1815 = load i8* %ref_patch_with_borde_884"   --->   Operation 2611 'load' 'ref_patch_with_borde_1815' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2612 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1816 = load i8* %ref_patch_with_borde_883"   --->   Operation 2612 'load' 'ref_patch_with_borde_1816' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2613 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1817 = load i8* %ref_patch_with_borde_882"   --->   Operation 2613 'load' 'ref_patch_with_borde_1817' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2614 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1818 = load i8* %ref_patch_with_borde_881"   --->   Operation 2614 'load' 'ref_patch_with_borde_1818' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2615 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1819 = load i8* %ref_patch_with_borde_880"   --->   Operation 2615 'load' 'ref_patch_with_borde_1819' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2616 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1820 = load i8* %ref_patch_with_borde_879"   --->   Operation 2616 'load' 'ref_patch_with_borde_1820' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2617 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1821 = load i8* %ref_patch_with_borde_878"   --->   Operation 2617 'load' 'ref_patch_with_borde_1821' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2618 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1822 = load i8* %ref_patch_with_borde_877"   --->   Operation 2618 'load' 'ref_patch_with_borde_1822' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2619 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1823 = load i8* %ref_patch_with_borde_876"   --->   Operation 2619 'load' 'ref_patch_with_borde_1823' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2620 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1824 = load i8* %ref_patch_with_borde_875"   --->   Operation 2620 'load' 'ref_patch_with_borde_1824' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2621 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1825 = load i8* %ref_patch_with_borde_874"   --->   Operation 2621 'load' 'ref_patch_with_borde_1825' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2622 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1826 = load i8* %ref_patch_with_borde_873"   --->   Operation 2622 'load' 'ref_patch_with_borde_1826' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2623 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1827 = load i8* %ref_patch_with_borde_872"   --->   Operation 2623 'load' 'ref_patch_with_borde_1827' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2624 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1828 = load i8* %ref_patch_with_borde_871"   --->   Operation 2624 'load' 'ref_patch_with_borde_1828' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2625 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1829 = load i8* %ref_patch_with_borde_870"   --->   Operation 2625 'load' 'ref_patch_with_borde_1829' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2626 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1830 = load i8* %ref_patch_with_borde_869"   --->   Operation 2626 'load' 'ref_patch_with_borde_1830' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2627 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1831 = load i8* %ref_patch_with_borde_868"   --->   Operation 2627 'load' 'ref_patch_with_borde_1831' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2628 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1832 = load i8* %ref_patch_with_borde_867"   --->   Operation 2628 'load' 'ref_patch_with_borde_1832' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2629 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1833 = load i8* %ref_patch_with_borde_866"   --->   Operation 2629 'load' 'ref_patch_with_borde_1833' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2630 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1834 = load i8* %ref_patch_with_borde_865"   --->   Operation 2630 'load' 'ref_patch_with_borde_1834' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2631 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1835 = load i8* %ref_patch_with_borde_864"   --->   Operation 2631 'load' 'ref_patch_with_borde_1835' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2632 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1836 = load i8* %ref_patch_with_borde_863"   --->   Operation 2632 'load' 'ref_patch_with_borde_1836' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2633 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1837 = load i8* %ref_patch_with_borde_862"   --->   Operation 2633 'load' 'ref_patch_with_borde_1837' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2634 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1838 = load i8* %ref_patch_with_borde_861"   --->   Operation 2634 'load' 'ref_patch_with_borde_1838' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2635 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1839 = load i8* %ref_patch_with_borde_860"   --->   Operation 2635 'load' 'ref_patch_with_borde_1839' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2636 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1840 = load i8* %ref_patch_with_borde_859"   --->   Operation 2636 'load' 'ref_patch_with_borde_1840' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2637 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1841 = load i8* %ref_patch_with_borde_858"   --->   Operation 2637 'load' 'ref_patch_with_borde_1841' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2638 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1842 = load i8* %ref_patch_with_borde_857"   --->   Operation 2638 'load' 'ref_patch_with_borde_1842' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2639 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1843 = load i8* %ref_patch_with_borde_856"   --->   Operation 2639 'load' 'ref_patch_with_borde_1843' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2640 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1844 = load i8* %ref_patch_with_borde_855"   --->   Operation 2640 'load' 'ref_patch_with_borde_1844' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2641 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1845 = load i8* %ref_patch_with_borde_854"   --->   Operation 2641 'load' 'ref_patch_with_borde_1845' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2642 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1846 = load i8* %ref_patch_with_borde_853"   --->   Operation 2642 'load' 'ref_patch_with_borde_1846' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2643 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1847 = load i8* %ref_patch_with_borde_852"   --->   Operation 2643 'load' 'ref_patch_with_borde_1847' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2644 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1848 = load i8* %ref_patch_with_borde_851"   --->   Operation 2644 'load' 'ref_patch_with_borde_1848' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2645 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1849 = load i8* %ref_patch_with_borde_850"   --->   Operation 2645 'load' 'ref_patch_with_borde_1849' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2646 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1850 = load i8* %ref_patch_with_borde_849"   --->   Operation 2646 'load' 'ref_patch_with_borde_1850' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2647 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1851 = load i8* %ref_patch_with_borde_848"   --->   Operation 2647 'load' 'ref_patch_with_borde_1851' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2648 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1852 = load i8* %ref_patch_with_borde_847"   --->   Operation 2648 'load' 'ref_patch_with_borde_1852' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2649 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1853 = load i8* %ref_patch_with_borde_846"   --->   Operation 2649 'load' 'ref_patch_with_borde_1853' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2650 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1854 = load i8* %ref_patch_with_borde_845"   --->   Operation 2650 'load' 'ref_patch_with_borde_1854' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2651 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1855 = load i8* %ref_patch_with_borde_844"   --->   Operation 2651 'load' 'ref_patch_with_borde_1855' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2652 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1856 = load i8* %ref_patch_with_borde_843"   --->   Operation 2652 'load' 'ref_patch_with_borde_1856' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2653 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1857 = load i8* %ref_patch_with_borde_842"   --->   Operation 2653 'load' 'ref_patch_with_borde_1857' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2654 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1858 = load i8* %ref_patch_with_borde_841"   --->   Operation 2654 'load' 'ref_patch_with_borde_1858' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2655 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1859 = load i8* %ref_patch_with_borde_840"   --->   Operation 2655 'load' 'ref_patch_with_borde_1859' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2656 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1860 = load i8* %ref_patch_with_borde_839"   --->   Operation 2656 'load' 'ref_patch_with_borde_1860' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2657 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1861 = load i8* %ref_patch_with_borde_838"   --->   Operation 2657 'load' 'ref_patch_with_borde_1861' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2658 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1862 = load i8* %ref_patch_with_borde_837"   --->   Operation 2658 'load' 'ref_patch_with_borde_1862' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2659 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1863 = load i8* %ref_patch_with_borde_836"   --->   Operation 2659 'load' 'ref_patch_with_borde_1863' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2660 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1864 = load i8* %ref_patch_with_borde_835"   --->   Operation 2660 'load' 'ref_patch_with_borde_1864' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2661 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1865 = load i8* %ref_patch_with_borde_834"   --->   Operation 2661 'load' 'ref_patch_with_borde_1865' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2662 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1866 = load i8* %ref_patch_with_borde_833"   --->   Operation 2662 'load' 'ref_patch_with_borde_1866' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2663 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1867 = load i8* %ref_patch_with_borde_832"   --->   Operation 2663 'load' 'ref_patch_with_borde_1867' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2664 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1868 = load i8* %ref_patch_with_borde_831"   --->   Operation 2664 'load' 'ref_patch_with_borde_1868' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2665 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1869 = load i8* %ref_patch_with_borde_830"   --->   Operation 2665 'load' 'ref_patch_with_borde_1869' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2666 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1870 = load i8* %ref_patch_with_borde_829"   --->   Operation 2666 'load' 'ref_patch_with_borde_1870' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2667 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1871 = load i8* %ref_patch_with_borde_828"   --->   Operation 2667 'load' 'ref_patch_with_borde_1871' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2668 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1872 = load i8* %ref_patch_with_borde_827"   --->   Operation 2668 'load' 'ref_patch_with_borde_1872' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2669 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1873 = load i8* %ref_patch_with_borde_826"   --->   Operation 2669 'load' 'ref_patch_with_borde_1873' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2670 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1874 = load i8* %ref_patch_with_borde_825"   --->   Operation 2670 'load' 'ref_patch_with_borde_1874' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2671 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1875 = load i8* %ref_patch_with_borde_824"   --->   Operation 2671 'load' 'ref_patch_with_borde_1875' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2672 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1876 = load i8* %ref_patch_with_borde_823"   --->   Operation 2672 'load' 'ref_patch_with_borde_1876' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2673 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1877 = load i8* %ref_patch_with_borde_822"   --->   Operation 2673 'load' 'ref_patch_with_borde_1877' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2674 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1878 = load i8* %ref_patch_with_borde_821"   --->   Operation 2674 'load' 'ref_patch_with_borde_1878' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2675 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1879 = load i8* %ref_patch_with_borde_820"   --->   Operation 2675 'load' 'ref_patch_with_borde_1879' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2676 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1880 = load i8* %ref_patch_with_borde_819"   --->   Operation 2676 'load' 'ref_patch_with_borde_1880' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2677 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1881 = load i8* %ref_patch_with_borde_818"   --->   Operation 2677 'load' 'ref_patch_with_borde_1881' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2678 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1882 = load i8* %ref_patch_with_borde_817"   --->   Operation 2678 'load' 'ref_patch_with_borde_1882' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2679 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1883 = load i8* %ref_patch_with_borde_816"   --->   Operation 2679 'load' 'ref_patch_with_borde_1883' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2680 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1884 = load i8* %ref_patch_with_borde_815"   --->   Operation 2680 'load' 'ref_patch_with_borde_1884' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2681 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1885 = load i8* %ref_patch_with_borde_814"   --->   Operation 2681 'load' 'ref_patch_with_borde_1885' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2682 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1886 = load i8* %ref_patch_with_borde_813"   --->   Operation 2682 'load' 'ref_patch_with_borde_1886' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2683 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1887 = load i8* %ref_patch_with_borde_812"   --->   Operation 2683 'load' 'ref_patch_with_borde_1887' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2684 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1888 = load i8* %ref_patch_with_borde_811"   --->   Operation 2684 'load' 'ref_patch_with_borde_1888' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2685 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1889 = load i8* %ref_patch_with_borde_810"   --->   Operation 2685 'load' 'ref_patch_with_borde_1889' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2686 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1890 = load i8* %ref_patch_with_borde_809"   --->   Operation 2686 'load' 'ref_patch_with_borde_1890' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2687 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1891 = load i8* %ref_patch_with_borde_808"   --->   Operation 2687 'load' 'ref_patch_with_borde_1891' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2688 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1892 = load i8* %ref_patch_with_borde_807"   --->   Operation 2688 'load' 'ref_patch_with_borde_1892' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2689 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1893 = load i8* %ref_patch_with_borde_806"   --->   Operation 2689 'load' 'ref_patch_with_borde_1893' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2690 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1894 = load i8* %ref_patch_with_borde_805"   --->   Operation 2690 'load' 'ref_patch_with_borde_1894' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2691 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1895 = load i8* %ref_patch_with_borde_804"   --->   Operation 2691 'load' 'ref_patch_with_borde_1895' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2692 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1896 = load i8* %ref_patch_with_borde_803"   --->   Operation 2692 'load' 'ref_patch_with_borde_1896' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2693 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1897 = load i8* %ref_patch_with_borde_802"   --->   Operation 2693 'load' 'ref_patch_with_borde_1897' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2694 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1898 = load i8* %ref_patch_with_borde_801"   --->   Operation 2694 'load' 'ref_patch_with_borde_1898' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2695 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1899 = load i8* %ref_patch_with_borde_800"   --->   Operation 2695 'load' 'ref_patch_with_borde_1899' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2696 [2/2] (0.69ns)   --->   "%call_ret1 = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @compute_inverse_hess(i8 %ref_patch_with_borde_1899, i8 %ref_patch_with_borde_1898, i8 %ref_patch_with_borde_1897, i8 %ref_patch_with_borde_1896, i8 %ref_patch_with_borde_1895, i8 %ref_patch_with_borde_1894, i8 %ref_patch_with_borde_1893, i8 %ref_patch_with_borde_1892, i8 %ref_patch_with_borde_1891, i8 %ref_patch_with_borde_1890, i8 %ref_patch_with_borde_1889, i8 %ref_patch_with_borde_1888, i8 %ref_patch_with_borde_1887, i8 %ref_patch_with_borde_1886, i8 %ref_patch_with_borde_1885, i8 %ref_patch_with_borde_1884, i8 %ref_patch_with_borde_1883, i8 %ref_patch_with_borde_1882, i8 %ref_patch_with_borde_1881, i8 %ref_patch_with_borde_1880, i8 %ref_patch_with_borde_1879, i8 %ref_patch_with_borde_1878, i8 %ref_patch_with_borde_1877, i8 %ref_patch_with_borde_1876, i8 %ref_patch_with_borde_1875, i8 %ref_patch_with_borde_1874, i8 %ref_patch_with_borde_1873, i8 %ref_patch_with_borde_1872, i8 %ref_patch_with_borde_1871, i8 %ref_patch_with_borde_1870, i8 %ref_patch_with_borde_1869, i8 %ref_patch_with_borde_1868, i8 %ref_patch_with_borde_1867, i8 %ref_patch_with_borde_1866, i8 %ref_patch_with_borde_1865, i8 %ref_patch_with_borde_1864, i8 %ref_patch_with_borde_1863, i8 %ref_patch_with_borde_1862, i8 %ref_patch_with_borde_1861, i8 %ref_patch_with_borde_1860, i8 %ref_patch_with_borde_1859, i8 %ref_patch_with_borde_1858, i8 %ref_patch_with_borde_1857, i8 %ref_patch_with_borde_1856, i8 %ref_patch_with_borde_1855, i8 %ref_patch_with_borde_1854, i8 %ref_patch_with_borde_1853, i8 %ref_patch_with_borde_1852, i8 %ref_patch_with_borde_1851, i8 %ref_patch_with_borde_1850, i8 %ref_patch_with_borde_1849, i8 %ref_patch_with_borde_1848, i8 %ref_patch_with_borde_1847, i8 %ref_patch_with_borde_1846, i8 %ref_patch_with_borde_1845, i8 %ref_patch_with_borde_1844, i8 %ref_patch_with_borde_1843, i8 %ref_patch_with_borde_1842, i8 %ref_patch_with_borde_1841, i8 %ref_patch_with_borde_1840, i8 %ref_patch_with_borde_1839, i8 %ref_patch_with_borde_1838, i8 %ref_patch_with_borde_1837, i8 %ref_patch_with_borde_1836, i8 %ref_patch_with_borde_1835, i8 %ref_patch_with_borde_1834, i8 %ref_patch_with_borde_1833, i8 %ref_patch_with_borde_1832, i8 %ref_patch_with_borde_1831, i8 %ref_patch_with_borde_1830, i8 %ref_patch_with_borde_1829, i8 %ref_patch_with_borde_1828, i8 %ref_patch_with_borde_1827, i8 %ref_patch_with_borde_1826, i8 %ref_patch_with_borde_1825, i8 %ref_patch_with_borde_1824, i8 %ref_patch_with_borde_1823, i8 %ref_patch_with_borde_1822, i8 %ref_patch_with_borde_1821, i8 %ref_patch_with_borde_1820, i8 %ref_patch_with_borde_1819, i8 %ref_patch_with_borde_1818, i8 %ref_patch_with_borde_1817, i8 %ref_patch_with_borde_1816, i8 %ref_patch_with_borde_1815, i8 %ref_patch_with_borde_1814, i8 %ref_patch_with_borde_1813, i8 %ref_patch_with_borde_1812, i8 %ref_patch_with_borde_1811, i8 %ref_patch_with_borde_1810, i8 %ref_patch_with_borde_1809, i8 %ref_patch_with_borde_1808, i8 %ref_patch_with_borde_1807, i8 %ref_patch_with_borde_1806, i8 %ref_patch_with_borde_1805, i8 %ref_patch_with_borde_1804, i8 %ref_patch_with_borde_1803, i8 %ref_patch_with_borde_1802, i8 %ref_patch_with_borde_1801, i8 %ref_patch_with_borde_1800) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 2696 'call' 'call_ret1' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 2697 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1800, i8* @ref_patch_with_borde_498, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2697 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2698 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1801, i8* @ref_patch_with_borde_497, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2698 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2699 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1802, i8* @ref_patch_with_borde_496, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2699 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2700 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1803, i8* @ref_patch_with_borde_495, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2700 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2701 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1804, i8* @ref_patch_with_borde_494, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2701 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2702 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1805, i8* @ref_patch_with_borde_493, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2702 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2703 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1806, i8* @ref_patch_with_borde_492, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2703 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2704 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1807, i8* @ref_patch_with_borde_491, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2704 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2705 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1808, i8* @ref_patch_with_borde_490, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2705 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2706 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1809, i8* @ref_patch_with_borde_489, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2706 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2707 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1810, i8* @ref_patch_with_borde_487, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2707 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2708 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1811, i8* @ref_patch_with_borde_486, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2708 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2709 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1812, i8* @ref_patch_with_borde_485, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2709 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2710 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1813, i8* @ref_patch_with_borde_484, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2710 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2711 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1814, i8* @ref_patch_with_borde_483, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2711 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2712 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1815, i8* @ref_patch_with_borde_482, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2712 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2713 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1816, i8* @ref_patch_with_borde_481, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2713 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2714 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1817, i8* @ref_patch_with_borde_480, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2714 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2715 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1818, i8* @ref_patch_with_borde_479, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2715 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2716 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1819, i8* @ref_patch_with_borde_478, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2716 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2717 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1820, i8* @ref_patch_with_borde_476, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2717 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2718 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1821, i8* @ref_patch_with_borde_475, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2718 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2719 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1822, i8* @ref_patch_with_borde_474, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2719 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2720 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1823, i8* @ref_patch_with_borde_473, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2720 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2721 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1824, i8* @ref_patch_with_borde_472, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2721 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2722 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1825, i8* @ref_patch_with_borde_471, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2722 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2723 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1826, i8* @ref_patch_with_borde_470, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2723 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2724 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1827, i8* @ref_patch_with_borde_469, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2724 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2725 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1828, i8* @ref_patch_with_borde_468, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2725 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2726 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1829, i8* @ref_patch_with_borde_467, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2726 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2727 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1830, i8* @ref_patch_with_borde_465, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2727 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2728 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1831, i8* @ref_patch_with_borde_464, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2728 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2729 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1832, i8* @ref_patch_with_borde_463, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2729 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2730 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1833, i8* @ref_patch_with_borde_462, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2730 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2731 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1834, i8* @ref_patch_with_borde_461, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2731 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2732 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1835, i8* @ref_patch_with_borde_460, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2732 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2733 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1836, i8* @ref_patch_with_borde_459, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2733 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2734 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1837, i8* @ref_patch_with_borde_458, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2734 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2735 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1838, i8* @ref_patch_with_borde_457, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2735 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2736 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1839, i8* @ref_patch_with_borde_456, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2736 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2737 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1840, i8* @ref_patch_with_borde_454, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2737 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2738 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1841, i8* @ref_patch_with_borde_453, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2738 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2739 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1842, i8* @ref_patch_with_borde_452, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2739 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2740 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1843, i8* @ref_patch_with_borde_451, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2740 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2741 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1844, i8* @ref_patch_with_borde_450, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2741 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2742 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1845, i8* @ref_patch_with_borde_449, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2742 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2743 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1846, i8* @ref_patch_with_borde_448, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2743 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2744 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1847, i8* @ref_patch_with_borde_447, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2744 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2745 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1848, i8* @ref_patch_with_borde_446, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2745 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2746 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1849, i8* @ref_patch_with_borde_445, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2746 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2747 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1850, i8* @ref_patch_with_borde_443, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2747 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2748 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1851, i8* @ref_patch_with_borde_442, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2748 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2749 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1852, i8* @ref_patch_with_borde_441, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2749 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2750 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1853, i8* @ref_patch_with_borde_440, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2750 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2751 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1854, i8* @ref_patch_with_borde_439, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2751 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2752 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1855, i8* @ref_patch_with_borde_438, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2752 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2753 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1856, i8* @ref_patch_with_borde_437, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2753 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2754 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1857, i8* @ref_patch_with_borde_436, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2754 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2755 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1858, i8* @ref_patch_with_borde_435, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2755 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2756 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1859, i8* @ref_patch_with_borde_434, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2756 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2757 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1860, i8* @ref_patch_with_borde_432, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2757 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2758 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1861, i8* @ref_patch_with_borde_431, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2758 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2759 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1862, i8* @ref_patch_with_borde_430, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2759 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2760 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1863, i8* @ref_patch_with_borde_429, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2760 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2761 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1864, i8* @ref_patch_with_borde_428, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2761 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2762 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1865, i8* @ref_patch_with_borde_427, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2762 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2763 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1866, i8* @ref_patch_with_borde_426, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2763 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2764 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1867, i8* @ref_patch_with_borde_425, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2764 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2765 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1868, i8* @ref_patch_with_borde_424, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2765 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2766 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1869, i8* @ref_patch_with_borde_423, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2766 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2767 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1870, i8* @ref_patch_with_borde_421, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2767 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2768 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1871, i8* @ref_patch_with_borde_420, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2768 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2769 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1872, i8* @ref_patch_with_borde_419, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2769 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2770 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1873, i8* @ref_patch_with_borde_418, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2770 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2771 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1874, i8* @ref_patch_with_borde_417, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2771 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2772 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1875, i8* @ref_patch_with_borde_416, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2772 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2773 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1876, i8* @ref_patch_with_borde_415, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2773 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2774 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1877, i8* @ref_patch_with_borde_414, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2774 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2775 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1878, i8* @ref_patch_with_borde_413, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2775 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2776 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1879, i8* @ref_patch_with_borde_412, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2776 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2777 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1880, i8* @ref_patch_with_borde_410, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2777 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2778 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1881, i8* @ref_patch_with_borde_409, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2778 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2779 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1882, i8* @ref_patch_with_borde_408, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2779 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2780 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1883, i8* @ref_patch_with_borde_407, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2780 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2781 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1884, i8* @ref_patch_with_borde_406, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2781 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2782 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1885, i8* @ref_patch_with_borde_405, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2782 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2783 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1886, i8* @ref_patch_with_borde_404, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2783 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2784 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1887, i8* @ref_patch_with_borde_403, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2784 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2785 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1888, i8* @ref_patch_with_borde_402, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2785 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2786 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1889, i8* @ref_patch_with_borde_401, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2786 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2787 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1890, i8* @ref_patch_with_borde_488, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2787 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2788 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1891, i8* @ref_patch_with_borde_477, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2788 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2789 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1892, i8* @ref_patch_with_borde_466, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2789 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2790 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1893, i8* @ref_patch_with_borde_455, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2790 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2791 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1894, i8* @ref_patch_with_borde_444, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2791 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2792 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1895, i8* @ref_patch_with_borde_433, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2792 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2793 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1896, i8* @ref_patch_with_borde_422, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2793 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2794 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1897, i8* @ref_patch_with_borde_411, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2794 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2795 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1898, i8* @ref_patch_with_borde_400, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2795 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2796 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1899, i8* @ref_patch_with_borde_399, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2796 'store' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2797 [1/1] (8.75ns)   --->   "%debug_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %debug_addr, i32 36)" [batch_align2d_hls/align2d.c:280]   --->   Operation 2797 'writereq' 'debug_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 26> <Delay = 8.27>
ST_33 : Operation 2798 [1/2] (8.27ns)   --->   "%call_ret1 = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @compute_inverse_hess(i8 %ref_patch_with_borde_1899, i8 %ref_patch_with_borde_1898, i8 %ref_patch_with_borde_1897, i8 %ref_patch_with_borde_1896, i8 %ref_patch_with_borde_1895, i8 %ref_patch_with_borde_1894, i8 %ref_patch_with_borde_1893, i8 %ref_patch_with_borde_1892, i8 %ref_patch_with_borde_1891, i8 %ref_patch_with_borde_1890, i8 %ref_patch_with_borde_1889, i8 %ref_patch_with_borde_1888, i8 %ref_patch_with_borde_1887, i8 %ref_patch_with_borde_1886, i8 %ref_patch_with_borde_1885, i8 %ref_patch_with_borde_1884, i8 %ref_patch_with_borde_1883, i8 %ref_patch_with_borde_1882, i8 %ref_patch_with_borde_1881, i8 %ref_patch_with_borde_1880, i8 %ref_patch_with_borde_1879, i8 %ref_patch_with_borde_1878, i8 %ref_patch_with_borde_1877, i8 %ref_patch_with_borde_1876, i8 %ref_patch_with_borde_1875, i8 %ref_patch_with_borde_1874, i8 %ref_patch_with_borde_1873, i8 %ref_patch_with_borde_1872, i8 %ref_patch_with_borde_1871, i8 %ref_patch_with_borde_1870, i8 %ref_patch_with_borde_1869, i8 %ref_patch_with_borde_1868, i8 %ref_patch_with_borde_1867, i8 %ref_patch_with_borde_1866, i8 %ref_patch_with_borde_1865, i8 %ref_patch_with_borde_1864, i8 %ref_patch_with_borde_1863, i8 %ref_patch_with_borde_1862, i8 %ref_patch_with_borde_1861, i8 %ref_patch_with_borde_1860, i8 %ref_patch_with_borde_1859, i8 %ref_patch_with_borde_1858, i8 %ref_patch_with_borde_1857, i8 %ref_patch_with_borde_1856, i8 %ref_patch_with_borde_1855, i8 %ref_patch_with_borde_1854, i8 %ref_patch_with_borde_1853, i8 %ref_patch_with_borde_1852, i8 %ref_patch_with_borde_1851, i8 %ref_patch_with_borde_1850, i8 %ref_patch_with_borde_1849, i8 %ref_patch_with_borde_1848, i8 %ref_patch_with_borde_1847, i8 %ref_patch_with_borde_1846, i8 %ref_patch_with_borde_1845, i8 %ref_patch_with_borde_1844, i8 %ref_patch_with_borde_1843, i8 %ref_patch_with_borde_1842, i8 %ref_patch_with_borde_1841, i8 %ref_patch_with_borde_1840, i8 %ref_patch_with_borde_1839, i8 %ref_patch_with_borde_1838, i8 %ref_patch_with_borde_1837, i8 %ref_patch_with_borde_1836, i8 %ref_patch_with_borde_1835, i8 %ref_patch_with_borde_1834, i8 %ref_patch_with_borde_1833, i8 %ref_patch_with_borde_1832, i8 %ref_patch_with_borde_1831, i8 %ref_patch_with_borde_1830, i8 %ref_patch_with_borde_1829, i8 %ref_patch_with_borde_1828, i8 %ref_patch_with_borde_1827, i8 %ref_patch_with_borde_1826, i8 %ref_patch_with_borde_1825, i8 %ref_patch_with_borde_1824, i8 %ref_patch_with_borde_1823, i8 %ref_patch_with_borde_1822, i8 %ref_patch_with_borde_1821, i8 %ref_patch_with_borde_1820, i8 %ref_patch_with_borde_1819, i8 %ref_patch_with_borde_1818, i8 %ref_patch_with_borde_1817, i8 %ref_patch_with_borde_1816, i8 %ref_patch_with_borde_1815, i8 %ref_patch_with_borde_1814, i8 %ref_patch_with_borde_1813, i8 %ref_patch_with_borde_1812, i8 %ref_patch_with_borde_1811, i8 %ref_patch_with_borde_1810, i8 %ref_patch_with_borde_1809, i8 %ref_patch_with_borde_1808, i8 %ref_patch_with_borde_1807, i8 %ref_patch_with_borde_1806, i8 %ref_patch_with_borde_1805, i8 %ref_patch_with_borde_1804, i8 %ref_patch_with_borde_1803, i8 %ref_patch_with_borde_1802, i8 %ref_patch_with_borde_1801, i8 %ref_patch_with_borde_1800) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 2798 'call' 'call_ret1' <Predicate = true> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 2799 [1/1] (0.00ns)   --->   "%H_inv_0_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 0" [batch_align2d_hls/align2d.c:247]   --->   Operation 2799 'extractvalue' 'H_inv_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2800 [1/1] (0.00ns)   --->   "%H_inv_0_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 2800 'extractvalue' 'H_inv_0_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2801 [1/1] (0.00ns)   --->   "%H_inv_0_2 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 2" [batch_align2d_hls/align2d.c:247]   --->   Operation 2801 'extractvalue' 'H_inv_0_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2802 [1/1] (0.00ns)   --->   "%H_inv_0_3 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 3" [batch_align2d_hls/align2d.c:247]   --->   Operation 2802 'extractvalue' 'H_inv_0_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2803 [1/1] (0.00ns)   --->   "%H_inv_0_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 2803 'extractvalue' 'H_inv_0_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2804 [1/1] (0.00ns)   --->   "%H_inv_0_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 5" [batch_align2d_hls/align2d.c:247]   --->   Operation 2804 'extractvalue' 'H_inv_0_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2805 [1/1] (0.00ns)   --->   "%H_inv_0_6 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 6" [batch_align2d_hls/align2d.c:247]   --->   Operation 2805 'extractvalue' 'H_inv_0_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2806 [1/1] (0.00ns)   --->   "%H_inv_0_7 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 7" [batch_align2d_hls/align2d.c:247]   --->   Operation 2806 'extractvalue' 'H_inv_0_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2807 [1/1] (0.00ns)   --->   "%H_inv_0_8 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 8" [batch_align2d_hls/align2d.c:247]   --->   Operation 2807 'extractvalue' 'H_inv_0_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2808 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 9" [batch_align2d_hls/align2d.c:247]   --->   Operation 2808 'extractvalue' 'ref_patch_dx_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2809 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 10" [batch_align2d_hls/align2d.c:247]   --->   Operation 2809 'extractvalue' 'ref_patch_dx_0_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2810 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_2 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 11" [batch_align2d_hls/align2d.c:247]   --->   Operation 2810 'extractvalue' 'ref_patch_dx_0_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2811 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_3 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 12" [batch_align2d_hls/align2d.c:247]   --->   Operation 2811 'extractvalue' 'ref_patch_dx_0_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2812 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 13" [batch_align2d_hls/align2d.c:247]   --->   Operation 2812 'extractvalue' 'ref_patch_dx_0_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2813 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 14" [batch_align2d_hls/align2d.c:247]   --->   Operation 2813 'extractvalue' 'ref_patch_dx_0_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2814 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_6 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 15" [batch_align2d_hls/align2d.c:247]   --->   Operation 2814 'extractvalue' 'ref_patch_dx_0_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2815 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_7 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 16" [batch_align2d_hls/align2d.c:247]   --->   Operation 2815 'extractvalue' 'ref_patch_dx_0_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2816 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_8 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 17" [batch_align2d_hls/align2d.c:247]   --->   Operation 2816 'extractvalue' 'ref_patch_dx_0_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2817 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_9 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 18" [batch_align2d_hls/align2d.c:247]   --->   Operation 2817 'extractvalue' 'ref_patch_dx_0_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2818 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_10 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 19" [batch_align2d_hls/align2d.c:247]   --->   Operation 2818 'extractvalue' 'ref_patch_dx_0_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2819 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_11 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 20" [batch_align2d_hls/align2d.c:247]   --->   Operation 2819 'extractvalue' 'ref_patch_dx_0_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2820 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_12 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 21" [batch_align2d_hls/align2d.c:247]   --->   Operation 2820 'extractvalue' 'ref_patch_dx_0_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2821 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_13 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 22" [batch_align2d_hls/align2d.c:247]   --->   Operation 2821 'extractvalue' 'ref_patch_dx_0_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2822 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_14 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 23" [batch_align2d_hls/align2d.c:247]   --->   Operation 2822 'extractvalue' 'ref_patch_dx_0_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2823 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_15 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 24" [batch_align2d_hls/align2d.c:247]   --->   Operation 2823 'extractvalue' 'ref_patch_dx_0_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2824 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_16 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 25" [batch_align2d_hls/align2d.c:247]   --->   Operation 2824 'extractvalue' 'ref_patch_dx_0_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2825 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_17 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 26" [batch_align2d_hls/align2d.c:247]   --->   Operation 2825 'extractvalue' 'ref_patch_dx_0_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2826 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_18 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 27" [batch_align2d_hls/align2d.c:247]   --->   Operation 2826 'extractvalue' 'ref_patch_dx_0_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2827 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_19 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 28" [batch_align2d_hls/align2d.c:247]   --->   Operation 2827 'extractvalue' 'ref_patch_dx_0_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2828 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_20 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 29" [batch_align2d_hls/align2d.c:247]   --->   Operation 2828 'extractvalue' 'ref_patch_dx_0_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2829 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_21 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 30" [batch_align2d_hls/align2d.c:247]   --->   Operation 2829 'extractvalue' 'ref_patch_dx_0_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2830 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_22 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 31" [batch_align2d_hls/align2d.c:247]   --->   Operation 2830 'extractvalue' 'ref_patch_dx_0_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2831 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_23 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 32" [batch_align2d_hls/align2d.c:247]   --->   Operation 2831 'extractvalue' 'ref_patch_dx_0_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2832 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_24 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 33" [batch_align2d_hls/align2d.c:247]   --->   Operation 2832 'extractvalue' 'ref_patch_dx_0_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2833 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_25 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 34" [batch_align2d_hls/align2d.c:247]   --->   Operation 2833 'extractvalue' 'ref_patch_dx_0_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2834 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_26 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 35" [batch_align2d_hls/align2d.c:247]   --->   Operation 2834 'extractvalue' 'ref_patch_dx_0_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2835 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_27 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 36" [batch_align2d_hls/align2d.c:247]   --->   Operation 2835 'extractvalue' 'ref_patch_dx_0_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2836 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_28 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 37" [batch_align2d_hls/align2d.c:247]   --->   Operation 2836 'extractvalue' 'ref_patch_dx_0_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2837 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_29 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 38" [batch_align2d_hls/align2d.c:247]   --->   Operation 2837 'extractvalue' 'ref_patch_dx_0_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2838 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_30 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 39" [batch_align2d_hls/align2d.c:247]   --->   Operation 2838 'extractvalue' 'ref_patch_dx_0_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2839 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_31 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 40" [batch_align2d_hls/align2d.c:247]   --->   Operation 2839 'extractvalue' 'ref_patch_dx_0_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2840 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_32 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 41" [batch_align2d_hls/align2d.c:247]   --->   Operation 2840 'extractvalue' 'ref_patch_dx_0_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2841 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_33 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 42" [batch_align2d_hls/align2d.c:247]   --->   Operation 2841 'extractvalue' 'ref_patch_dx_0_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2842 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_34 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 43" [batch_align2d_hls/align2d.c:247]   --->   Operation 2842 'extractvalue' 'ref_patch_dx_0_34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2843 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_35 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 44" [batch_align2d_hls/align2d.c:247]   --->   Operation 2843 'extractvalue' 'ref_patch_dx_0_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2844 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_36 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 45" [batch_align2d_hls/align2d.c:247]   --->   Operation 2844 'extractvalue' 'ref_patch_dx_0_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2845 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_37 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 46" [batch_align2d_hls/align2d.c:247]   --->   Operation 2845 'extractvalue' 'ref_patch_dx_0_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2846 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_38 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 47" [batch_align2d_hls/align2d.c:247]   --->   Operation 2846 'extractvalue' 'ref_patch_dx_0_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2847 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_39 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 48" [batch_align2d_hls/align2d.c:247]   --->   Operation 2847 'extractvalue' 'ref_patch_dx_0_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2848 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_40 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 49" [batch_align2d_hls/align2d.c:247]   --->   Operation 2848 'extractvalue' 'ref_patch_dx_0_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2849 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_41 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 50" [batch_align2d_hls/align2d.c:247]   --->   Operation 2849 'extractvalue' 'ref_patch_dx_0_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2850 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_42 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 51" [batch_align2d_hls/align2d.c:247]   --->   Operation 2850 'extractvalue' 'ref_patch_dx_0_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2851 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_43 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 52" [batch_align2d_hls/align2d.c:247]   --->   Operation 2851 'extractvalue' 'ref_patch_dx_0_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2852 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_44 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 53" [batch_align2d_hls/align2d.c:247]   --->   Operation 2852 'extractvalue' 'ref_patch_dx_0_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2853 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_45 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 54" [batch_align2d_hls/align2d.c:247]   --->   Operation 2853 'extractvalue' 'ref_patch_dx_0_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2854 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_46 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 55" [batch_align2d_hls/align2d.c:247]   --->   Operation 2854 'extractvalue' 'ref_patch_dx_0_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2855 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_47 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 56" [batch_align2d_hls/align2d.c:247]   --->   Operation 2855 'extractvalue' 'ref_patch_dx_0_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2856 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_48 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 57" [batch_align2d_hls/align2d.c:247]   --->   Operation 2856 'extractvalue' 'ref_patch_dx_0_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2857 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_49 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 58" [batch_align2d_hls/align2d.c:247]   --->   Operation 2857 'extractvalue' 'ref_patch_dx_0_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2858 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_50 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 59" [batch_align2d_hls/align2d.c:247]   --->   Operation 2858 'extractvalue' 'ref_patch_dx_0_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2859 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_51 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 60" [batch_align2d_hls/align2d.c:247]   --->   Operation 2859 'extractvalue' 'ref_patch_dx_0_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2860 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_52 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 61" [batch_align2d_hls/align2d.c:247]   --->   Operation 2860 'extractvalue' 'ref_patch_dx_0_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2861 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_53 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 62" [batch_align2d_hls/align2d.c:247]   --->   Operation 2861 'extractvalue' 'ref_patch_dx_0_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2862 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_54 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 63" [batch_align2d_hls/align2d.c:247]   --->   Operation 2862 'extractvalue' 'ref_patch_dx_0_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2863 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_55 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 64" [batch_align2d_hls/align2d.c:247]   --->   Operation 2863 'extractvalue' 'ref_patch_dx_0_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2864 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_56 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 65" [batch_align2d_hls/align2d.c:247]   --->   Operation 2864 'extractvalue' 'ref_patch_dx_0_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2865 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_57 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 66" [batch_align2d_hls/align2d.c:247]   --->   Operation 2865 'extractvalue' 'ref_patch_dx_0_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2866 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_58 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 67" [batch_align2d_hls/align2d.c:247]   --->   Operation 2866 'extractvalue' 'ref_patch_dx_0_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2867 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_59 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 68" [batch_align2d_hls/align2d.c:247]   --->   Operation 2867 'extractvalue' 'ref_patch_dx_0_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2868 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_60 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 69" [batch_align2d_hls/align2d.c:247]   --->   Operation 2868 'extractvalue' 'ref_patch_dx_0_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2869 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_61 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 70" [batch_align2d_hls/align2d.c:247]   --->   Operation 2869 'extractvalue' 'ref_patch_dx_0_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2870 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_62 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 71" [batch_align2d_hls/align2d.c:247]   --->   Operation 2870 'extractvalue' 'ref_patch_dx_0_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2871 [1/1] (0.00ns)   --->   "%ref_patch_dx_0_63 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret1, 72" [batch_align2d_hls/align2d.c:247]   --->   Operation 2871 'extractvalue' 'ref_patch_dx_0_63' <Predicate = true> <Delay = 0.00>

State 34 <SV = 27> <Delay = 0.69>
ST_34 : Operation 2872 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1500 = load i8* %ref_patch_with_borde_1199"   --->   Operation 2872 'load' 'ref_patch_with_borde_1500' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2873 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1501 = load i8* %ref_patch_with_borde_1198"   --->   Operation 2873 'load' 'ref_patch_with_borde_1501' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2874 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1502 = load i8* %ref_patch_with_borde_1197"   --->   Operation 2874 'load' 'ref_patch_with_borde_1502' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2875 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1503 = load i8* %ref_patch_with_borde_1196"   --->   Operation 2875 'load' 'ref_patch_with_borde_1503' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2876 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1504 = load i8* %ref_patch_with_borde_1195"   --->   Operation 2876 'load' 'ref_patch_with_borde_1504' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2877 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1505 = load i8* %ref_patch_with_borde_1194"   --->   Operation 2877 'load' 'ref_patch_with_borde_1505' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2878 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1506 = load i8* %ref_patch_with_borde_1193"   --->   Operation 2878 'load' 'ref_patch_with_borde_1506' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2879 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1507 = load i8* %ref_patch_with_borde_1192"   --->   Operation 2879 'load' 'ref_patch_with_borde_1507' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2880 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1508 = load i8* %ref_patch_with_borde_1191"   --->   Operation 2880 'load' 'ref_patch_with_borde_1508' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2881 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1509 = load i8* %ref_patch_with_borde_1190"   --->   Operation 2881 'load' 'ref_patch_with_borde_1509' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2882 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1510 = load i8* %ref_patch_with_borde_1189"   --->   Operation 2882 'load' 'ref_patch_with_borde_1510' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2883 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1511 = load i8* %ref_patch_with_borde_1188"   --->   Operation 2883 'load' 'ref_patch_with_borde_1511' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2884 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1512 = load i8* %ref_patch_with_borde_1187"   --->   Operation 2884 'load' 'ref_patch_with_borde_1512' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2885 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1513 = load i8* %ref_patch_with_borde_1186"   --->   Operation 2885 'load' 'ref_patch_with_borde_1513' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2886 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1514 = load i8* %ref_patch_with_borde_1185"   --->   Operation 2886 'load' 'ref_patch_with_borde_1514' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2887 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1515 = load i8* %ref_patch_with_borde_1184"   --->   Operation 2887 'load' 'ref_patch_with_borde_1515' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2888 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1516 = load i8* %ref_patch_with_borde_1183"   --->   Operation 2888 'load' 'ref_patch_with_borde_1516' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2889 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1517 = load i8* %ref_patch_with_borde_1182"   --->   Operation 2889 'load' 'ref_patch_with_borde_1517' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2890 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1518 = load i8* %ref_patch_with_borde_1181"   --->   Operation 2890 'load' 'ref_patch_with_borde_1518' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2891 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1519 = load i8* %ref_patch_with_borde_1180"   --->   Operation 2891 'load' 'ref_patch_with_borde_1519' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2892 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1520 = load i8* %ref_patch_with_borde_1179"   --->   Operation 2892 'load' 'ref_patch_with_borde_1520' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2893 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1521 = load i8* %ref_patch_with_borde_1178"   --->   Operation 2893 'load' 'ref_patch_with_borde_1521' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2894 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1522 = load i8* %ref_patch_with_borde_1177"   --->   Operation 2894 'load' 'ref_patch_with_borde_1522' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2895 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1523 = load i8* %ref_patch_with_borde_1176"   --->   Operation 2895 'load' 'ref_patch_with_borde_1523' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2896 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1524 = load i8* %ref_patch_with_borde_1175"   --->   Operation 2896 'load' 'ref_patch_with_borde_1524' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2897 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1525 = load i8* %ref_patch_with_borde_1174"   --->   Operation 2897 'load' 'ref_patch_with_borde_1525' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2898 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1526 = load i8* %ref_patch_with_borde_1173"   --->   Operation 2898 'load' 'ref_patch_with_borde_1526' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2899 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1527 = load i8* %ref_patch_with_borde_1172"   --->   Operation 2899 'load' 'ref_patch_with_borde_1527' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2900 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1528 = load i8* %ref_patch_with_borde_1171"   --->   Operation 2900 'load' 'ref_patch_with_borde_1528' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2901 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1529 = load i8* %ref_patch_with_borde_1170"   --->   Operation 2901 'load' 'ref_patch_with_borde_1529' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2902 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1530 = load i8* %ref_patch_with_borde_1169"   --->   Operation 2902 'load' 'ref_patch_with_borde_1530' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2903 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1531 = load i8* %ref_patch_with_borde_1168"   --->   Operation 2903 'load' 'ref_patch_with_borde_1531' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2904 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1532 = load i8* %ref_patch_with_borde_1167"   --->   Operation 2904 'load' 'ref_patch_with_borde_1532' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2905 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1533 = load i8* %ref_patch_with_borde_1166"   --->   Operation 2905 'load' 'ref_patch_with_borde_1533' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2906 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1534 = load i8* %ref_patch_with_borde_1165"   --->   Operation 2906 'load' 'ref_patch_with_borde_1534' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2907 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1535 = load i8* %ref_patch_with_borde_1164"   --->   Operation 2907 'load' 'ref_patch_with_borde_1535' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2908 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1536 = load i8* %ref_patch_with_borde_1163"   --->   Operation 2908 'load' 'ref_patch_with_borde_1536' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2909 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1537 = load i8* %ref_patch_with_borde_1162"   --->   Operation 2909 'load' 'ref_patch_with_borde_1537' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2910 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1538 = load i8* %ref_patch_with_borde_1161"   --->   Operation 2910 'load' 'ref_patch_with_borde_1538' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2911 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1539 = load i8* %ref_patch_with_borde_1160"   --->   Operation 2911 'load' 'ref_patch_with_borde_1539' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2912 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1540 = load i8* %ref_patch_with_borde_1159"   --->   Operation 2912 'load' 'ref_patch_with_borde_1540' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2913 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1541 = load i8* %ref_patch_with_borde_1158"   --->   Operation 2913 'load' 'ref_patch_with_borde_1541' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2914 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1542 = load i8* %ref_patch_with_borde_1157"   --->   Operation 2914 'load' 'ref_patch_with_borde_1542' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2915 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1543 = load i8* %ref_patch_with_borde_1156"   --->   Operation 2915 'load' 'ref_patch_with_borde_1543' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2916 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1544 = load i8* %ref_patch_with_borde_1155"   --->   Operation 2916 'load' 'ref_patch_with_borde_1544' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2917 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1545 = load i8* %ref_patch_with_borde_1154"   --->   Operation 2917 'load' 'ref_patch_with_borde_1545' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2918 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1546 = load i8* %ref_patch_with_borde_1153"   --->   Operation 2918 'load' 'ref_patch_with_borde_1546' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2919 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1547 = load i8* %ref_patch_with_borde_1152"   --->   Operation 2919 'load' 'ref_patch_with_borde_1547' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2920 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1548 = load i8* %ref_patch_with_borde_1151"   --->   Operation 2920 'load' 'ref_patch_with_borde_1548' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2921 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1549 = load i8* %ref_patch_with_borde_1150"   --->   Operation 2921 'load' 'ref_patch_with_borde_1549' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2922 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1550 = load i8* %ref_patch_with_borde_1149"   --->   Operation 2922 'load' 'ref_patch_with_borde_1550' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2923 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1551 = load i8* %ref_patch_with_borde_1148"   --->   Operation 2923 'load' 'ref_patch_with_borde_1551' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2924 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1552 = load i8* %ref_patch_with_borde_1147"   --->   Operation 2924 'load' 'ref_patch_with_borde_1552' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2925 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1553 = load i8* %ref_patch_with_borde_1146"   --->   Operation 2925 'load' 'ref_patch_with_borde_1553' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2926 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1554 = load i8* %ref_patch_with_borde_1145"   --->   Operation 2926 'load' 'ref_patch_with_borde_1554' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2927 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1555 = load i8* %ref_patch_with_borde_1144"   --->   Operation 2927 'load' 'ref_patch_with_borde_1555' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2928 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1556 = load i8* %ref_patch_with_borde_1143"   --->   Operation 2928 'load' 'ref_patch_with_borde_1556' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2929 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1557 = load i8* %ref_patch_with_borde_1142"   --->   Operation 2929 'load' 'ref_patch_with_borde_1557' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2930 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1558 = load i8* %ref_patch_with_borde_1141"   --->   Operation 2930 'load' 'ref_patch_with_borde_1558' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2931 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1559 = load i8* %ref_patch_with_borde_1140"   --->   Operation 2931 'load' 'ref_patch_with_borde_1559' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2932 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1560 = load i8* %ref_patch_with_borde_1139"   --->   Operation 2932 'load' 'ref_patch_with_borde_1560' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2933 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1561 = load i8* %ref_patch_with_borde_1138"   --->   Operation 2933 'load' 'ref_patch_with_borde_1561' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2934 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1562 = load i8* %ref_patch_with_borde_1137"   --->   Operation 2934 'load' 'ref_patch_with_borde_1562' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2935 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1563 = load i8* %ref_patch_with_borde_1136"   --->   Operation 2935 'load' 'ref_patch_with_borde_1563' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2936 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1564 = load i8* %ref_patch_with_borde_1135"   --->   Operation 2936 'load' 'ref_patch_with_borde_1564' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2937 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1565 = load i8* %ref_patch_with_borde_1134"   --->   Operation 2937 'load' 'ref_patch_with_borde_1565' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2938 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1566 = load i8* %ref_patch_with_borde_1133"   --->   Operation 2938 'load' 'ref_patch_with_borde_1566' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2939 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1567 = load i8* %ref_patch_with_borde_1132"   --->   Operation 2939 'load' 'ref_patch_with_borde_1567' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2940 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1568 = load i8* %ref_patch_with_borde_1131"   --->   Operation 2940 'load' 'ref_patch_with_borde_1568' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2941 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1569 = load i8* %ref_patch_with_borde_1130"   --->   Operation 2941 'load' 'ref_patch_with_borde_1569' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2942 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1570 = load i8* %ref_patch_with_borde_1129"   --->   Operation 2942 'load' 'ref_patch_with_borde_1570' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2943 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1571 = load i8* %ref_patch_with_borde_1128"   --->   Operation 2943 'load' 'ref_patch_with_borde_1571' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2944 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1572 = load i8* %ref_patch_with_borde_1127"   --->   Operation 2944 'load' 'ref_patch_with_borde_1572' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2945 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1573 = load i8* %ref_patch_with_borde_1126"   --->   Operation 2945 'load' 'ref_patch_with_borde_1573' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2946 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1574 = load i8* %ref_patch_with_borde_1125"   --->   Operation 2946 'load' 'ref_patch_with_borde_1574' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2947 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1575 = load i8* %ref_patch_with_borde_1124"   --->   Operation 2947 'load' 'ref_patch_with_borde_1575' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2948 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1576 = load i8* %ref_patch_with_borde_1123"   --->   Operation 2948 'load' 'ref_patch_with_borde_1576' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2949 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1577 = load i8* %ref_patch_with_borde_1122"   --->   Operation 2949 'load' 'ref_patch_with_borde_1577' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2950 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1578 = load i8* %ref_patch_with_borde_1121"   --->   Operation 2950 'load' 'ref_patch_with_borde_1578' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2951 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1579 = load i8* %ref_patch_with_borde_1120"   --->   Operation 2951 'load' 'ref_patch_with_borde_1579' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2952 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1580 = load i8* %ref_patch_with_borde_1119"   --->   Operation 2952 'load' 'ref_patch_with_borde_1580' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2953 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1581 = load i8* %ref_patch_with_borde_1118"   --->   Operation 2953 'load' 'ref_patch_with_borde_1581' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2954 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1582 = load i8* %ref_patch_with_borde_1117"   --->   Operation 2954 'load' 'ref_patch_with_borde_1582' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2955 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1583 = load i8* %ref_patch_with_borde_1116"   --->   Operation 2955 'load' 'ref_patch_with_borde_1583' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2956 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1584 = load i8* %ref_patch_with_borde_1115"   --->   Operation 2956 'load' 'ref_patch_with_borde_1584' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2957 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1585 = load i8* %ref_patch_with_borde_1114"   --->   Operation 2957 'load' 'ref_patch_with_borde_1585' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2958 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1586 = load i8* %ref_patch_with_borde_1113"   --->   Operation 2958 'load' 'ref_patch_with_borde_1586' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2959 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1587 = load i8* %ref_patch_with_borde_1112"   --->   Operation 2959 'load' 'ref_patch_with_borde_1587' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2960 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1588 = load i8* %ref_patch_with_borde_1111"   --->   Operation 2960 'load' 'ref_patch_with_borde_1588' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2961 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1589 = load i8* %ref_patch_with_borde_1110"   --->   Operation 2961 'load' 'ref_patch_with_borde_1589' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2962 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1590 = load i8* %ref_patch_with_borde_1109"   --->   Operation 2962 'load' 'ref_patch_with_borde_1590' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2963 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1591 = load i8* %ref_patch_with_borde_1108"   --->   Operation 2963 'load' 'ref_patch_with_borde_1591' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2964 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1592 = load i8* %ref_patch_with_borde_1107"   --->   Operation 2964 'load' 'ref_patch_with_borde_1592' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2965 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1593 = load i8* %ref_patch_with_borde_1106"   --->   Operation 2965 'load' 'ref_patch_with_borde_1593' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2966 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1594 = load i8* %ref_patch_with_borde_1105"   --->   Operation 2966 'load' 'ref_patch_with_borde_1594' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2967 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1595 = load i8* %ref_patch_with_borde_1104"   --->   Operation 2967 'load' 'ref_patch_with_borde_1595' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2968 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1596 = load i8* %ref_patch_with_borde_1103"   --->   Operation 2968 'load' 'ref_patch_with_borde_1596' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2969 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1597 = load i8* %ref_patch_with_borde_1102"   --->   Operation 2969 'load' 'ref_patch_with_borde_1597' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2970 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1598 = load i8* %ref_patch_with_borde_1101"   --->   Operation 2970 'load' 'ref_patch_with_borde_1598' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2971 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1599 = load i8* %ref_patch_with_borde_1100"   --->   Operation 2971 'load' 'ref_patch_with_borde_1599' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2972 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1600 = load i8* %ref_patch_with_borde_1099"   --->   Operation 2972 'load' 'ref_patch_with_borde_1600' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2973 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1601 = load i8* %ref_patch_with_borde_1098"   --->   Operation 2973 'load' 'ref_patch_with_borde_1601' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2974 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1602 = load i8* %ref_patch_with_borde_1097"   --->   Operation 2974 'load' 'ref_patch_with_borde_1602' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2975 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1603 = load i8* %ref_patch_with_borde_1096"   --->   Operation 2975 'load' 'ref_patch_with_borde_1603' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2976 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1604 = load i8* %ref_patch_with_borde_1095"   --->   Operation 2976 'load' 'ref_patch_with_borde_1604' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2977 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1605 = load i8* %ref_patch_with_borde_1094"   --->   Operation 2977 'load' 'ref_patch_with_borde_1605' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2978 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1606 = load i8* %ref_patch_with_borde_1093"   --->   Operation 2978 'load' 'ref_patch_with_borde_1606' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2979 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1607 = load i8* %ref_patch_with_borde_1092"   --->   Operation 2979 'load' 'ref_patch_with_borde_1607' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2980 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1608 = load i8* %ref_patch_with_borde_1091"   --->   Operation 2980 'load' 'ref_patch_with_borde_1608' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2981 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1609 = load i8* %ref_patch_with_borde_1090"   --->   Operation 2981 'load' 'ref_patch_with_borde_1609' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2982 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1610 = load i8* %ref_patch_with_borde_1089"   --->   Operation 2982 'load' 'ref_patch_with_borde_1610' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2983 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1611 = load i8* %ref_patch_with_borde_1088"   --->   Operation 2983 'load' 'ref_patch_with_borde_1611' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2984 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1612 = load i8* %ref_patch_with_borde_1087"   --->   Operation 2984 'load' 'ref_patch_with_borde_1612' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2985 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1613 = load i8* %ref_patch_with_borde_1086"   --->   Operation 2985 'load' 'ref_patch_with_borde_1613' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2986 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1614 = load i8* %ref_patch_with_borde_1085"   --->   Operation 2986 'load' 'ref_patch_with_borde_1614' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2987 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1615 = load i8* %ref_patch_with_borde_1084"   --->   Operation 2987 'load' 'ref_patch_with_borde_1615' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2988 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1616 = load i8* %ref_patch_with_borde_1083"   --->   Operation 2988 'load' 'ref_patch_with_borde_1616' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2989 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1617 = load i8* %ref_patch_with_borde_1082"   --->   Operation 2989 'load' 'ref_patch_with_borde_1617' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2990 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1618 = load i8* %ref_patch_with_borde_1081"   --->   Operation 2990 'load' 'ref_patch_with_borde_1618' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2991 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1619 = load i8* %ref_patch_with_borde_1080"   --->   Operation 2991 'load' 'ref_patch_with_borde_1619' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2992 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1620 = load i8* %ref_patch_with_borde_1079"   --->   Operation 2992 'load' 'ref_patch_with_borde_1620' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2993 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1621 = load i8* %ref_patch_with_borde_1078"   --->   Operation 2993 'load' 'ref_patch_with_borde_1621' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2994 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1622 = load i8* %ref_patch_with_borde_1077"   --->   Operation 2994 'load' 'ref_patch_with_borde_1622' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2995 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1623 = load i8* %ref_patch_with_borde_1076"   --->   Operation 2995 'load' 'ref_patch_with_borde_1623' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2996 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1624 = load i8* %ref_patch_with_borde_1075"   --->   Operation 2996 'load' 'ref_patch_with_borde_1624' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2997 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1625 = load i8* %ref_patch_with_borde_1074"   --->   Operation 2997 'load' 'ref_patch_with_borde_1625' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2998 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1626 = load i8* %ref_patch_with_borde_1073"   --->   Operation 2998 'load' 'ref_patch_with_borde_1626' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2999 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1627 = load i8* %ref_patch_with_borde_1072"   --->   Operation 2999 'load' 'ref_patch_with_borde_1627' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3000 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1628 = load i8* %ref_patch_with_borde_1071"   --->   Operation 3000 'load' 'ref_patch_with_borde_1628' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3001 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1629 = load i8* %ref_patch_with_borde_1070"   --->   Operation 3001 'load' 'ref_patch_with_borde_1629' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3002 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1630 = load i8* %ref_patch_with_borde_1069"   --->   Operation 3002 'load' 'ref_patch_with_borde_1630' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3003 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1631 = load i8* %ref_patch_with_borde_1068"   --->   Operation 3003 'load' 'ref_patch_with_borde_1631' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3004 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1632 = load i8* %ref_patch_with_borde_1067"   --->   Operation 3004 'load' 'ref_patch_with_borde_1632' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3005 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1633 = load i8* %ref_patch_with_borde_1066"   --->   Operation 3005 'load' 'ref_patch_with_borde_1633' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3006 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1634 = load i8* %ref_patch_with_borde_1065"   --->   Operation 3006 'load' 'ref_patch_with_borde_1634' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3007 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1635 = load i8* %ref_patch_with_borde_1064"   --->   Operation 3007 'load' 'ref_patch_with_borde_1635' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3008 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1636 = load i8* %ref_patch_with_borde_1063"   --->   Operation 3008 'load' 'ref_patch_with_borde_1636' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3009 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1637 = load i8* %ref_patch_with_borde_1062"   --->   Operation 3009 'load' 'ref_patch_with_borde_1637' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3010 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1638 = load i8* %ref_patch_with_borde_1061"   --->   Operation 3010 'load' 'ref_patch_with_borde_1638' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3011 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1639 = load i8* %ref_patch_with_borde_1060"   --->   Operation 3011 'load' 'ref_patch_with_borde_1639' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3012 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1640 = load i8* %ref_patch_with_borde_1059"   --->   Operation 3012 'load' 'ref_patch_with_borde_1640' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3013 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1641 = load i8* %ref_patch_with_borde_1058"   --->   Operation 3013 'load' 'ref_patch_with_borde_1641' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3014 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1642 = load i8* %ref_patch_with_borde_1057"   --->   Operation 3014 'load' 'ref_patch_with_borde_1642' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3015 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1643 = load i8* %ref_patch_with_borde_1056"   --->   Operation 3015 'load' 'ref_patch_with_borde_1643' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3016 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1644 = load i8* %ref_patch_with_borde_1055"   --->   Operation 3016 'load' 'ref_patch_with_borde_1644' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3017 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1645 = load i8* %ref_patch_with_borde_1054"   --->   Operation 3017 'load' 'ref_patch_with_borde_1645' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3018 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1646 = load i8* %ref_patch_with_borde_1053"   --->   Operation 3018 'load' 'ref_patch_with_borde_1646' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3019 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1647 = load i8* %ref_patch_with_borde_1052"   --->   Operation 3019 'load' 'ref_patch_with_borde_1647' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3020 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1648 = load i8* %ref_patch_with_borde_1051"   --->   Operation 3020 'load' 'ref_patch_with_borde_1648' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3021 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1649 = load i8* %ref_patch_with_borde_1050"   --->   Operation 3021 'load' 'ref_patch_with_borde_1649' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3022 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1650 = load i8* %ref_patch_with_borde_1049"   --->   Operation 3022 'load' 'ref_patch_with_borde_1650' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3023 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1651 = load i8* %ref_patch_with_borde_1048"   --->   Operation 3023 'load' 'ref_patch_with_borde_1651' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3024 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1652 = load i8* %ref_patch_with_borde_1047"   --->   Operation 3024 'load' 'ref_patch_with_borde_1652' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3025 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1653 = load i8* %ref_patch_with_borde_1046"   --->   Operation 3025 'load' 'ref_patch_with_borde_1653' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3026 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1654 = load i8* %ref_patch_with_borde_1045"   --->   Operation 3026 'load' 'ref_patch_with_borde_1654' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3027 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1655 = load i8* %ref_patch_with_borde_1044"   --->   Operation 3027 'load' 'ref_patch_with_borde_1655' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3028 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1656 = load i8* %ref_patch_with_borde_1043"   --->   Operation 3028 'load' 'ref_patch_with_borde_1656' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3029 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1657 = load i8* %ref_patch_with_borde_1042"   --->   Operation 3029 'load' 'ref_patch_with_borde_1657' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3030 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1658 = load i8* %ref_patch_with_borde_1041"   --->   Operation 3030 'load' 'ref_patch_with_borde_1658' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3031 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1659 = load i8* %ref_patch_with_borde_1040"   --->   Operation 3031 'load' 'ref_patch_with_borde_1659' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3032 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1660 = load i8* %ref_patch_with_borde_1039"   --->   Operation 3032 'load' 'ref_patch_with_borde_1660' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3033 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1661 = load i8* %ref_patch_with_borde_1038"   --->   Operation 3033 'load' 'ref_patch_with_borde_1661' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3034 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1662 = load i8* %ref_patch_with_borde_1037"   --->   Operation 3034 'load' 'ref_patch_with_borde_1662' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3035 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1663 = load i8* %ref_patch_with_borde_1036"   --->   Operation 3035 'load' 'ref_patch_with_borde_1663' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3036 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1664 = load i8* %ref_patch_with_borde_1035"   --->   Operation 3036 'load' 'ref_patch_with_borde_1664' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3037 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1665 = load i8* %ref_patch_with_borde_1034"   --->   Operation 3037 'load' 'ref_patch_with_borde_1665' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3038 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1666 = load i8* %ref_patch_with_borde_1033"   --->   Operation 3038 'load' 'ref_patch_with_borde_1666' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3039 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1667 = load i8* %ref_patch_with_borde_1032"   --->   Operation 3039 'load' 'ref_patch_with_borde_1667' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3040 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1668 = load i8* %ref_patch_with_borde_1031"   --->   Operation 3040 'load' 'ref_patch_with_borde_1668' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3041 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1669 = load i8* %ref_patch_with_borde_1030"   --->   Operation 3041 'load' 'ref_patch_with_borde_1669' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3042 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1670 = load i8* %ref_patch_with_borde_1029"   --->   Operation 3042 'load' 'ref_patch_with_borde_1670' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3043 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1671 = load i8* %ref_patch_with_borde_1028"   --->   Operation 3043 'load' 'ref_patch_with_borde_1671' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3044 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1672 = load i8* %ref_patch_with_borde_1027"   --->   Operation 3044 'load' 'ref_patch_with_borde_1672' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3045 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1673 = load i8* %ref_patch_with_borde_1026"   --->   Operation 3045 'load' 'ref_patch_with_borde_1673' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3046 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1674 = load i8* %ref_patch_with_borde_1025"   --->   Operation 3046 'load' 'ref_patch_with_borde_1674' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3047 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1675 = load i8* %ref_patch_with_borde_1024"   --->   Operation 3047 'load' 'ref_patch_with_borde_1675' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3048 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1676 = load i8* %ref_patch_with_borde_1023"   --->   Operation 3048 'load' 'ref_patch_with_borde_1676' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3049 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1677 = load i8* %ref_patch_with_borde_1022"   --->   Operation 3049 'load' 'ref_patch_with_borde_1677' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3050 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1678 = load i8* %ref_patch_with_borde_1021"   --->   Operation 3050 'load' 'ref_patch_with_borde_1678' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3051 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1679 = load i8* %ref_patch_with_borde_1020"   --->   Operation 3051 'load' 'ref_patch_with_borde_1679' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3052 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1680 = load i8* %ref_patch_with_borde_1019"   --->   Operation 3052 'load' 'ref_patch_with_borde_1680' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3053 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1681 = load i8* %ref_patch_with_borde_1018"   --->   Operation 3053 'load' 'ref_patch_with_borde_1681' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3054 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1682 = load i8* %ref_patch_with_borde_1017"   --->   Operation 3054 'load' 'ref_patch_with_borde_1682' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3055 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1683 = load i8* %ref_patch_with_borde_1016"   --->   Operation 3055 'load' 'ref_patch_with_borde_1683' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3056 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1684 = load i8* %ref_patch_with_borde_1015"   --->   Operation 3056 'load' 'ref_patch_with_borde_1684' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3057 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1685 = load i8* %ref_patch_with_borde_1014"   --->   Operation 3057 'load' 'ref_patch_with_borde_1685' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3058 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1686 = load i8* %ref_patch_with_borde_1013"   --->   Operation 3058 'load' 'ref_patch_with_borde_1686' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3059 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1687 = load i8* %ref_patch_with_borde_1012"   --->   Operation 3059 'load' 'ref_patch_with_borde_1687' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3060 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1688 = load i8* %ref_patch_with_borde_1011"   --->   Operation 3060 'load' 'ref_patch_with_borde_1688' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3061 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1689 = load i8* %ref_patch_with_borde_1010"   --->   Operation 3061 'load' 'ref_patch_with_borde_1689' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3062 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1690 = load i8* %ref_patch_with_borde_1009"   --->   Operation 3062 'load' 'ref_patch_with_borde_1690' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3063 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1691 = load i8* %ref_patch_with_borde_1008"   --->   Operation 3063 'load' 'ref_patch_with_borde_1691' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3064 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1692 = load i8* %ref_patch_with_borde_1007"   --->   Operation 3064 'load' 'ref_patch_with_borde_1692' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3065 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1693 = load i8* %ref_patch_with_borde_1006"   --->   Operation 3065 'load' 'ref_patch_with_borde_1693' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3066 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1694 = load i8* %ref_patch_with_borde_1005"   --->   Operation 3066 'load' 'ref_patch_with_borde_1694' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3067 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1695 = load i8* %ref_patch_with_borde_1004"   --->   Operation 3067 'load' 'ref_patch_with_borde_1695' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3068 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1696 = load i8* %ref_patch_with_borde_1003"   --->   Operation 3068 'load' 'ref_patch_with_borde_1696' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3069 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1697 = load i8* %ref_patch_with_borde_1002"   --->   Operation 3069 'load' 'ref_patch_with_borde_1697' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3070 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1698 = load i8* %ref_patch_with_borde_1001"   --->   Operation 3070 'load' 'ref_patch_with_borde_1698' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3071 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1699 = load i8* %ref_patch_with_borde_1000"   --->   Operation 3071 'load' 'ref_patch_with_borde_1699' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3072 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1700 = load i8* %ref_patch_with_borde_999"   --->   Operation 3072 'load' 'ref_patch_with_borde_1700' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3073 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1701 = load i8* %ref_patch_with_borde_998"   --->   Operation 3073 'load' 'ref_patch_with_borde_1701' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3074 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1702 = load i8* %ref_patch_with_borde_997"   --->   Operation 3074 'load' 'ref_patch_with_borde_1702' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3075 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1703 = load i8* %ref_patch_with_borde_996"   --->   Operation 3075 'load' 'ref_patch_with_borde_1703' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3076 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1704 = load i8* %ref_patch_with_borde_995"   --->   Operation 3076 'load' 'ref_patch_with_borde_1704' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3077 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1705 = load i8* %ref_patch_with_borde_994"   --->   Operation 3077 'load' 'ref_patch_with_borde_1705' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3078 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1706 = load i8* %ref_patch_with_borde_993"   --->   Operation 3078 'load' 'ref_patch_with_borde_1706' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3079 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1707 = load i8* %ref_patch_with_borde_992"   --->   Operation 3079 'load' 'ref_patch_with_borde_1707' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3080 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1708 = load i8* %ref_patch_with_borde_991"   --->   Operation 3080 'load' 'ref_patch_with_borde_1708' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3081 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1709 = load i8* %ref_patch_with_borde_990"   --->   Operation 3081 'load' 'ref_patch_with_borde_1709' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3082 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1710 = load i8* %ref_patch_with_borde_989"   --->   Operation 3082 'load' 'ref_patch_with_borde_1710' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3083 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1711 = load i8* %ref_patch_with_borde_988"   --->   Operation 3083 'load' 'ref_patch_with_borde_1711' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3084 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1712 = load i8* %ref_patch_with_borde_987"   --->   Operation 3084 'load' 'ref_patch_with_borde_1712' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3085 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1713 = load i8* %ref_patch_with_borde_986"   --->   Operation 3085 'load' 'ref_patch_with_borde_1713' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3086 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1714 = load i8* %ref_patch_with_borde_985"   --->   Operation 3086 'load' 'ref_patch_with_borde_1714' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3087 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1715 = load i8* %ref_patch_with_borde_984"   --->   Operation 3087 'load' 'ref_patch_with_borde_1715' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3088 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1716 = load i8* %ref_patch_with_borde_983"   --->   Operation 3088 'load' 'ref_patch_with_borde_1716' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3089 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1717 = load i8* %ref_patch_with_borde_982"   --->   Operation 3089 'load' 'ref_patch_with_borde_1717' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3090 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1718 = load i8* %ref_patch_with_borde_981"   --->   Operation 3090 'load' 'ref_patch_with_borde_1718' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3091 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1719 = load i8* %ref_patch_with_borde_980"   --->   Operation 3091 'load' 'ref_patch_with_borde_1719' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3092 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1720 = load i8* %ref_patch_with_borde_979"   --->   Operation 3092 'load' 'ref_patch_with_borde_1720' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3093 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1721 = load i8* %ref_patch_with_borde_978"   --->   Operation 3093 'load' 'ref_patch_with_borde_1721' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3094 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1722 = load i8* %ref_patch_with_borde_977"   --->   Operation 3094 'load' 'ref_patch_with_borde_1722' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3095 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1723 = load i8* %ref_patch_with_borde_976"   --->   Operation 3095 'load' 'ref_patch_with_borde_1723' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3096 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1724 = load i8* %ref_patch_with_borde_975"   --->   Operation 3096 'load' 'ref_patch_with_borde_1724' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3097 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1725 = load i8* %ref_patch_with_borde_974"   --->   Operation 3097 'load' 'ref_patch_with_borde_1725' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3098 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1726 = load i8* %ref_patch_with_borde_973"   --->   Operation 3098 'load' 'ref_patch_with_borde_1726' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3099 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1727 = load i8* %ref_patch_with_borde_972"   --->   Operation 3099 'load' 'ref_patch_with_borde_1727' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3100 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1728 = load i8* %ref_patch_with_borde_971"   --->   Operation 3100 'load' 'ref_patch_with_borde_1728' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3101 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1729 = load i8* %ref_patch_with_borde_970"   --->   Operation 3101 'load' 'ref_patch_with_borde_1729' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3102 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1730 = load i8* %ref_patch_with_borde_969"   --->   Operation 3102 'load' 'ref_patch_with_borde_1730' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3103 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1731 = load i8* %ref_patch_with_borde_968"   --->   Operation 3103 'load' 'ref_patch_with_borde_1731' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3104 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1732 = load i8* %ref_patch_with_borde_967"   --->   Operation 3104 'load' 'ref_patch_with_borde_1732' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3105 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1733 = load i8* %ref_patch_with_borde_966"   --->   Operation 3105 'load' 'ref_patch_with_borde_1733' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3106 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1734 = load i8* %ref_patch_with_borde_965"   --->   Operation 3106 'load' 'ref_patch_with_borde_1734' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3107 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1735 = load i8* %ref_patch_with_borde_964"   --->   Operation 3107 'load' 'ref_patch_with_borde_1735' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3108 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1736 = load i8* %ref_patch_with_borde_963"   --->   Operation 3108 'load' 'ref_patch_with_borde_1736' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3109 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1737 = load i8* %ref_patch_with_borde_962"   --->   Operation 3109 'load' 'ref_patch_with_borde_1737' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3110 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1738 = load i8* %ref_patch_with_borde_961"   --->   Operation 3110 'load' 'ref_patch_with_borde_1738' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3111 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1739 = load i8* %ref_patch_with_borde_960"   --->   Operation 3111 'load' 'ref_patch_with_borde_1739' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3112 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1740 = load i8* %ref_patch_with_borde_959"   --->   Operation 3112 'load' 'ref_patch_with_borde_1740' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3113 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1741 = load i8* %ref_patch_with_borde_958"   --->   Operation 3113 'load' 'ref_patch_with_borde_1741' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3114 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1742 = load i8* %ref_patch_with_borde_957"   --->   Operation 3114 'load' 'ref_patch_with_borde_1742' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3115 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1743 = load i8* %ref_patch_with_borde_956"   --->   Operation 3115 'load' 'ref_patch_with_borde_1743' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3116 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1744 = load i8* %ref_patch_with_borde_955"   --->   Operation 3116 'load' 'ref_patch_with_borde_1744' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3117 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1745 = load i8* %ref_patch_with_borde_954"   --->   Operation 3117 'load' 'ref_patch_with_borde_1745' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3118 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1746 = load i8* %ref_patch_with_borde_953"   --->   Operation 3118 'load' 'ref_patch_with_borde_1746' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3119 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1747 = load i8* %ref_patch_with_borde_952"   --->   Operation 3119 'load' 'ref_patch_with_borde_1747' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3120 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1748 = load i8* %ref_patch_with_borde_951"   --->   Operation 3120 'load' 'ref_patch_with_borde_1748' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3121 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1749 = load i8* %ref_patch_with_borde_950"   --->   Operation 3121 'load' 'ref_patch_with_borde_1749' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3122 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1750 = load i8* %ref_patch_with_borde_949"   --->   Operation 3122 'load' 'ref_patch_with_borde_1750' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3123 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1751 = load i8* %ref_patch_with_borde_948"   --->   Operation 3123 'load' 'ref_patch_with_borde_1751' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3124 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1752 = load i8* %ref_patch_with_borde_947"   --->   Operation 3124 'load' 'ref_patch_with_borde_1752' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3125 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1753 = load i8* %ref_patch_with_borde_946"   --->   Operation 3125 'load' 'ref_patch_with_borde_1753' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3126 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1754 = load i8* %ref_patch_with_borde_945"   --->   Operation 3126 'load' 'ref_patch_with_borde_1754' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3127 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1755 = load i8* %ref_patch_with_borde_944"   --->   Operation 3127 'load' 'ref_patch_with_borde_1755' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3128 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1756 = load i8* %ref_patch_with_borde_943"   --->   Operation 3128 'load' 'ref_patch_with_borde_1756' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3129 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1757 = load i8* %ref_patch_with_borde_942"   --->   Operation 3129 'load' 'ref_patch_with_borde_1757' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3130 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1758 = load i8* %ref_patch_with_borde_941"   --->   Operation 3130 'load' 'ref_patch_with_borde_1758' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3131 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1759 = load i8* %ref_patch_with_borde_940"   --->   Operation 3131 'load' 'ref_patch_with_borde_1759' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3132 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1760 = load i8* %ref_patch_with_borde_939"   --->   Operation 3132 'load' 'ref_patch_with_borde_1760' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3133 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1761 = load i8* %ref_patch_with_borde_938"   --->   Operation 3133 'load' 'ref_patch_with_borde_1761' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3134 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1762 = load i8* %ref_patch_with_borde_937"   --->   Operation 3134 'load' 'ref_patch_with_borde_1762' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3135 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1763 = load i8* %ref_patch_with_borde_936"   --->   Operation 3135 'load' 'ref_patch_with_borde_1763' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3136 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1764 = load i8* %ref_patch_with_borde_935"   --->   Operation 3136 'load' 'ref_patch_with_borde_1764' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3137 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1765 = load i8* %ref_patch_with_borde_934"   --->   Operation 3137 'load' 'ref_patch_with_borde_1765' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3138 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1766 = load i8* %ref_patch_with_borde_933"   --->   Operation 3138 'load' 'ref_patch_with_borde_1766' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3139 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1767 = load i8* %ref_patch_with_borde_932"   --->   Operation 3139 'load' 'ref_patch_with_borde_1767' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3140 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1768 = load i8* %ref_patch_with_borde_931"   --->   Operation 3140 'load' 'ref_patch_with_borde_1768' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3141 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1769 = load i8* %ref_patch_with_borde_930"   --->   Operation 3141 'load' 'ref_patch_with_borde_1769' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3142 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1770 = load i8* %ref_patch_with_borde_929"   --->   Operation 3142 'load' 'ref_patch_with_borde_1770' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3143 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1771 = load i8* %ref_patch_with_borde_928"   --->   Operation 3143 'load' 'ref_patch_with_borde_1771' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3144 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1772 = load i8* %ref_patch_with_borde_927"   --->   Operation 3144 'load' 'ref_patch_with_borde_1772' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3145 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1773 = load i8* %ref_patch_with_borde_926"   --->   Operation 3145 'load' 'ref_patch_with_borde_1773' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3146 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1774 = load i8* %ref_patch_with_borde_925"   --->   Operation 3146 'load' 'ref_patch_with_borde_1774' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3147 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1775 = load i8* %ref_patch_with_borde_924"   --->   Operation 3147 'load' 'ref_patch_with_borde_1775' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3148 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1776 = load i8* %ref_patch_with_borde_923"   --->   Operation 3148 'load' 'ref_patch_with_borde_1776' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3149 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1777 = load i8* %ref_patch_with_borde_922"   --->   Operation 3149 'load' 'ref_patch_with_borde_1777' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3150 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1778 = load i8* %ref_patch_with_borde_921"   --->   Operation 3150 'load' 'ref_patch_with_borde_1778' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3151 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1779 = load i8* %ref_patch_with_borde_920"   --->   Operation 3151 'load' 'ref_patch_with_borde_1779' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3152 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1780 = load i8* %ref_patch_with_borde_919"   --->   Operation 3152 'load' 'ref_patch_with_borde_1780' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3153 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1781 = load i8* %ref_patch_with_borde_918"   --->   Operation 3153 'load' 'ref_patch_with_borde_1781' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3154 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1782 = load i8* %ref_patch_with_borde_917"   --->   Operation 3154 'load' 'ref_patch_with_borde_1782' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3155 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1783 = load i8* %ref_patch_with_borde_916"   --->   Operation 3155 'load' 'ref_patch_with_borde_1783' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3156 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1784 = load i8* %ref_patch_with_borde_915"   --->   Operation 3156 'load' 'ref_patch_with_borde_1784' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3157 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1785 = load i8* %ref_patch_with_borde_914"   --->   Operation 3157 'load' 'ref_patch_with_borde_1785' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3158 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1786 = load i8* %ref_patch_with_borde_913"   --->   Operation 3158 'load' 'ref_patch_with_borde_1786' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3159 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1787 = load i8* %ref_patch_with_borde_912"   --->   Operation 3159 'load' 'ref_patch_with_borde_1787' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3160 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1788 = load i8* %ref_patch_with_borde_911"   --->   Operation 3160 'load' 'ref_patch_with_borde_1788' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3161 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1789 = load i8* %ref_patch_with_borde_910"   --->   Operation 3161 'load' 'ref_patch_with_borde_1789' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3162 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1790 = load i8* %ref_patch_with_borde_909"   --->   Operation 3162 'load' 'ref_patch_with_borde_1790' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3163 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1791 = load i8* %ref_patch_with_borde_908"   --->   Operation 3163 'load' 'ref_patch_with_borde_1791' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3164 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1792 = load i8* %ref_patch_with_borde_907"   --->   Operation 3164 'load' 'ref_patch_with_borde_1792' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3165 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1793 = load i8* %ref_patch_with_borde_906"   --->   Operation 3165 'load' 'ref_patch_with_borde_1793' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3166 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1794 = load i8* %ref_patch_with_borde_905"   --->   Operation 3166 'load' 'ref_patch_with_borde_1794' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3167 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1795 = load i8* %ref_patch_with_borde_904"   --->   Operation 3167 'load' 'ref_patch_with_borde_1795' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3168 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1796 = load i8* %ref_patch_with_borde_903"   --->   Operation 3168 'load' 'ref_patch_with_borde_1796' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3169 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1797 = load i8* %ref_patch_with_borde_902"   --->   Operation 3169 'load' 'ref_patch_with_borde_1797' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3170 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1798 = load i8* %ref_patch_with_borde_901"   --->   Operation 3170 'load' 'ref_patch_with_borde_1798' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3171 [1/1] (0.00ns)   --->   "%ref_patch_with_borde_1799 = load i8* %ref_patch_with_borde_900"   --->   Operation 3171 'load' 'ref_patch_with_borde_1799' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3172 [2/2] (0.69ns)   --->   "%call_ret2 = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @compute_inverse_hess(i8 %ref_patch_with_borde_1799, i8 %ref_patch_with_borde_1798, i8 %ref_patch_with_borde_1797, i8 %ref_patch_with_borde_1796, i8 %ref_patch_with_borde_1795, i8 %ref_patch_with_borde_1794, i8 %ref_patch_with_borde_1793, i8 %ref_patch_with_borde_1792, i8 %ref_patch_with_borde_1791, i8 %ref_patch_with_borde_1790, i8 %ref_patch_with_borde_1789, i8 %ref_patch_with_borde_1788, i8 %ref_patch_with_borde_1787, i8 %ref_patch_with_borde_1786, i8 %ref_patch_with_borde_1785, i8 %ref_patch_with_borde_1784, i8 %ref_patch_with_borde_1783, i8 %ref_patch_with_borde_1782, i8 %ref_patch_with_borde_1781, i8 %ref_patch_with_borde_1780, i8 %ref_patch_with_borde_1779, i8 %ref_patch_with_borde_1778, i8 %ref_patch_with_borde_1777, i8 %ref_patch_with_borde_1776, i8 %ref_patch_with_borde_1775, i8 %ref_patch_with_borde_1774, i8 %ref_patch_with_borde_1773, i8 %ref_patch_with_borde_1772, i8 %ref_patch_with_borde_1771, i8 %ref_patch_with_borde_1770, i8 %ref_patch_with_borde_1769, i8 %ref_patch_with_borde_1768, i8 %ref_patch_with_borde_1767, i8 %ref_patch_with_borde_1766, i8 %ref_patch_with_borde_1765, i8 %ref_patch_with_borde_1764, i8 %ref_patch_with_borde_1763, i8 %ref_patch_with_borde_1762, i8 %ref_patch_with_borde_1761, i8 %ref_patch_with_borde_1760, i8 %ref_patch_with_borde_1759, i8 %ref_patch_with_borde_1758, i8 %ref_patch_with_borde_1757, i8 %ref_patch_with_borde_1756, i8 %ref_patch_with_borde_1755, i8 %ref_patch_with_borde_1754, i8 %ref_patch_with_borde_1753, i8 %ref_patch_with_borde_1752, i8 %ref_patch_with_borde_1751, i8 %ref_patch_with_borde_1750, i8 %ref_patch_with_borde_1749, i8 %ref_patch_with_borde_1748, i8 %ref_patch_with_borde_1747, i8 %ref_patch_with_borde_1746, i8 %ref_patch_with_borde_1745, i8 %ref_patch_with_borde_1744, i8 %ref_patch_with_borde_1743, i8 %ref_patch_with_borde_1742, i8 %ref_patch_with_borde_1741, i8 %ref_patch_with_borde_1740, i8 %ref_patch_with_borde_1739, i8 %ref_patch_with_borde_1738, i8 %ref_patch_with_borde_1737, i8 %ref_patch_with_borde_1736, i8 %ref_patch_with_borde_1735, i8 %ref_patch_with_borde_1734, i8 %ref_patch_with_borde_1733, i8 %ref_patch_with_borde_1732, i8 %ref_patch_with_borde_1731, i8 %ref_patch_with_borde_1730, i8 %ref_patch_with_borde_1729, i8 %ref_patch_with_borde_1728, i8 %ref_patch_with_borde_1727, i8 %ref_patch_with_borde_1726, i8 %ref_patch_with_borde_1725, i8 %ref_patch_with_borde_1724, i8 %ref_patch_with_borde_1723, i8 %ref_patch_with_borde_1722, i8 %ref_patch_with_borde_1721, i8 %ref_patch_with_borde_1720, i8 %ref_patch_with_borde_1719, i8 %ref_patch_with_borde_1718, i8 %ref_patch_with_borde_1717, i8 %ref_patch_with_borde_1716, i8 %ref_patch_with_borde_1715, i8 %ref_patch_with_borde_1714, i8 %ref_patch_with_borde_1713, i8 %ref_patch_with_borde_1712, i8 %ref_patch_with_borde_1711, i8 %ref_patch_with_borde_1710, i8 %ref_patch_with_borde_1709, i8 %ref_patch_with_borde_1708, i8 %ref_patch_with_borde_1707, i8 %ref_patch_with_borde_1706, i8 %ref_patch_with_borde_1705, i8 %ref_patch_with_borde_1704, i8 %ref_patch_with_borde_1703, i8 %ref_patch_with_borde_1702, i8 %ref_patch_with_borde_1701, i8 %ref_patch_with_borde_1700) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3172 'call' 'call_ret2' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 3173 [2/2] (0.69ns)   --->   "%call_ret3 = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @compute_inverse_hess(i8 %ref_patch_with_borde_1699, i8 %ref_patch_with_borde_1698, i8 %ref_patch_with_borde_1697, i8 %ref_patch_with_borde_1696, i8 %ref_patch_with_borde_1695, i8 %ref_patch_with_borde_1694, i8 %ref_patch_with_borde_1693, i8 %ref_patch_with_borde_1692, i8 %ref_patch_with_borde_1691, i8 %ref_patch_with_borde_1690, i8 %ref_patch_with_borde_1689, i8 %ref_patch_with_borde_1688, i8 %ref_patch_with_borde_1687, i8 %ref_patch_with_borde_1686, i8 %ref_patch_with_borde_1685, i8 %ref_patch_with_borde_1684, i8 %ref_patch_with_borde_1683, i8 %ref_patch_with_borde_1682, i8 %ref_patch_with_borde_1681, i8 %ref_patch_with_borde_1680, i8 %ref_patch_with_borde_1679, i8 %ref_patch_with_borde_1678, i8 %ref_patch_with_borde_1677, i8 %ref_patch_with_borde_1676, i8 %ref_patch_with_borde_1675, i8 %ref_patch_with_borde_1674, i8 %ref_patch_with_borde_1673, i8 %ref_patch_with_borde_1672, i8 %ref_patch_with_borde_1671, i8 %ref_patch_with_borde_1670, i8 %ref_patch_with_borde_1669, i8 %ref_patch_with_borde_1668, i8 %ref_patch_with_borde_1667, i8 %ref_patch_with_borde_1666, i8 %ref_patch_with_borde_1665, i8 %ref_patch_with_borde_1664, i8 %ref_patch_with_borde_1663, i8 %ref_patch_with_borde_1662, i8 %ref_patch_with_borde_1661, i8 %ref_patch_with_borde_1660, i8 %ref_patch_with_borde_1659, i8 %ref_patch_with_borde_1658, i8 %ref_patch_with_borde_1657, i8 %ref_patch_with_borde_1656, i8 %ref_patch_with_borde_1655, i8 %ref_patch_with_borde_1654, i8 %ref_patch_with_borde_1653, i8 %ref_patch_with_borde_1652, i8 %ref_patch_with_borde_1651, i8 %ref_patch_with_borde_1650, i8 %ref_patch_with_borde_1649, i8 %ref_patch_with_borde_1648, i8 %ref_patch_with_borde_1647, i8 %ref_patch_with_borde_1646, i8 %ref_patch_with_borde_1645, i8 %ref_patch_with_borde_1644, i8 %ref_patch_with_borde_1643, i8 %ref_patch_with_borde_1642, i8 %ref_patch_with_borde_1641, i8 %ref_patch_with_borde_1640, i8 %ref_patch_with_borde_1639, i8 %ref_patch_with_borde_1638, i8 %ref_patch_with_borde_1637, i8 %ref_patch_with_borde_1636, i8 %ref_patch_with_borde_1635, i8 %ref_patch_with_borde_1634, i8 %ref_patch_with_borde_1633, i8 %ref_patch_with_borde_1632, i8 %ref_patch_with_borde_1631, i8 %ref_patch_with_borde_1630, i8 %ref_patch_with_borde_1629, i8 %ref_patch_with_borde_1628, i8 %ref_patch_with_borde_1627, i8 %ref_patch_with_borde_1626, i8 %ref_patch_with_borde_1625, i8 %ref_patch_with_borde_1624, i8 %ref_patch_with_borde_1623, i8 %ref_patch_with_borde_1622, i8 %ref_patch_with_borde_1621, i8 %ref_patch_with_borde_1620, i8 %ref_patch_with_borde_1619, i8 %ref_patch_with_borde_1618, i8 %ref_patch_with_borde_1617, i8 %ref_patch_with_borde_1616, i8 %ref_patch_with_borde_1615, i8 %ref_patch_with_borde_1614, i8 %ref_patch_with_borde_1613, i8 %ref_patch_with_borde_1612, i8 %ref_patch_with_borde_1611, i8 %ref_patch_with_borde_1610, i8 %ref_patch_with_borde_1609, i8 %ref_patch_with_borde_1608, i8 %ref_patch_with_borde_1607, i8 %ref_patch_with_borde_1606, i8 %ref_patch_with_borde_1605, i8 %ref_patch_with_borde_1604, i8 %ref_patch_with_borde_1603, i8 %ref_patch_with_borde_1602, i8 %ref_patch_with_borde_1601, i8 %ref_patch_with_borde_1600) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3173 'call' 'call_ret3' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 3174 [2/2] (0.69ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @compute_inverse_hess(i8 %ref_patch_with_borde_1599, i8 %ref_patch_with_borde_1598, i8 %ref_patch_with_borde_1597, i8 %ref_patch_with_borde_1596, i8 %ref_patch_with_borde_1595, i8 %ref_patch_with_borde_1594, i8 %ref_patch_with_borde_1593, i8 %ref_patch_with_borde_1592, i8 %ref_patch_with_borde_1591, i8 %ref_patch_with_borde_1590, i8 %ref_patch_with_borde_1589, i8 %ref_patch_with_borde_1588, i8 %ref_patch_with_borde_1587, i8 %ref_patch_with_borde_1586, i8 %ref_patch_with_borde_1585, i8 %ref_patch_with_borde_1584, i8 %ref_patch_with_borde_1583, i8 %ref_patch_with_borde_1582, i8 %ref_patch_with_borde_1581, i8 %ref_patch_with_borde_1580, i8 %ref_patch_with_borde_1579, i8 %ref_patch_with_borde_1578, i8 %ref_patch_with_borde_1577, i8 %ref_patch_with_borde_1576, i8 %ref_patch_with_borde_1575, i8 %ref_patch_with_borde_1574, i8 %ref_patch_with_borde_1573, i8 %ref_patch_with_borde_1572, i8 %ref_patch_with_borde_1571, i8 %ref_patch_with_borde_1570, i8 %ref_patch_with_borde_1569, i8 %ref_patch_with_borde_1568, i8 %ref_patch_with_borde_1567, i8 %ref_patch_with_borde_1566, i8 %ref_patch_with_borde_1565, i8 %ref_patch_with_borde_1564, i8 %ref_patch_with_borde_1563, i8 %ref_patch_with_borde_1562, i8 %ref_patch_with_borde_1561, i8 %ref_patch_with_borde_1560, i8 %ref_patch_with_borde_1559, i8 %ref_patch_with_borde_1558, i8 %ref_patch_with_borde_1557, i8 %ref_patch_with_borde_1556, i8 %ref_patch_with_borde_1555, i8 %ref_patch_with_borde_1554, i8 %ref_patch_with_borde_1553, i8 %ref_patch_with_borde_1552, i8 %ref_patch_with_borde_1551, i8 %ref_patch_with_borde_1550, i8 %ref_patch_with_borde_1549, i8 %ref_patch_with_borde_1548, i8 %ref_patch_with_borde_1547, i8 %ref_patch_with_borde_1546, i8 %ref_patch_with_borde_1545, i8 %ref_patch_with_borde_1544, i8 %ref_patch_with_borde_1543, i8 %ref_patch_with_borde_1542, i8 %ref_patch_with_borde_1541, i8 %ref_patch_with_borde_1540, i8 %ref_patch_with_borde_1539, i8 %ref_patch_with_borde_1538, i8 %ref_patch_with_borde_1537, i8 %ref_patch_with_borde_1536, i8 %ref_patch_with_borde_1535, i8 %ref_patch_with_borde_1534, i8 %ref_patch_with_borde_1533, i8 %ref_patch_with_borde_1532, i8 %ref_patch_with_borde_1531, i8 %ref_patch_with_borde_1530, i8 %ref_patch_with_borde_1529, i8 %ref_patch_with_borde_1528, i8 %ref_patch_with_borde_1527, i8 %ref_patch_with_borde_1526, i8 %ref_patch_with_borde_1525, i8 %ref_patch_with_borde_1524, i8 %ref_patch_with_borde_1523, i8 %ref_patch_with_borde_1522, i8 %ref_patch_with_borde_1521, i8 %ref_patch_with_borde_1520, i8 %ref_patch_with_borde_1519, i8 %ref_patch_with_borde_1518, i8 %ref_patch_with_borde_1517, i8 %ref_patch_with_borde_1516, i8 %ref_patch_with_borde_1515, i8 %ref_patch_with_borde_1514, i8 %ref_patch_with_borde_1513, i8 %ref_patch_with_borde_1512, i8 %ref_patch_with_borde_1511, i8 %ref_patch_with_borde_1510, i8 %ref_patch_with_borde_1509, i8 %ref_patch_with_borde_1508, i8 %ref_patch_with_borde_1507, i8 %ref_patch_with_borde_1506, i8 %ref_patch_with_borde_1505, i8 %ref_patch_with_borde_1504, i8 %ref_patch_with_borde_1503, i8 %ref_patch_with_borde_1502, i8 %ref_patch_with_borde_1501, i8 %ref_patch_with_borde_1500) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3174 'call' 'call_ret' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 3175 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_0_s = load float* @cur_px_estimate_0_0, align 4"   --->   Operation 3175 'load' 'cur_px_estimate_0_0_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3176 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_1_s = load float* @cur_px_estimate_0_1, align 4"   --->   Operation 3176 'load' 'cur_px_estimate_0_1_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3177 [2/2] (0.69ns)   --->   "%call_ret4 = call fastcc { float, float } @gauss_newton_optim(i8 %ref_patch_with_borde_1899, i8 %ref_patch_with_borde_1898, i8 %ref_patch_with_borde_1897, i8 %ref_patch_with_borde_1896, i8 %ref_patch_with_borde_1895, i8 %ref_patch_with_borde_1894, i8 %ref_patch_with_borde_1893, i8 %ref_patch_with_borde_1892, i8 %ref_patch_with_borde_1891, i8 %ref_patch_with_borde_1890, i8 %ref_patch_with_borde_1889, i8 %ref_patch_with_borde_1888, i8 %ref_patch_with_borde_1887, i8 %ref_patch_with_borde_1886, i8 %ref_patch_with_borde_1885, i8 %ref_patch_with_borde_1884, i8 %ref_patch_with_borde_1883, i8 %ref_patch_with_borde_1882, i8 %ref_patch_with_borde_1881, i8 %ref_patch_with_borde_1880, i8 %ref_patch_with_borde_1879, i8 %ref_patch_with_borde_1878, i8 %ref_patch_with_borde_1877, i8 %ref_patch_with_borde_1876, i8 %ref_patch_with_borde_1875, i8 %ref_patch_with_borde_1874, i8 %ref_patch_with_borde_1873, i8 %ref_patch_with_borde_1872, i8 %ref_patch_with_borde_1871, i8 %ref_patch_with_borde_1870, i8 %ref_patch_with_borde_1869, i8 %ref_patch_with_borde_1868, i8 %ref_patch_with_borde_1867, i8 %ref_patch_with_borde_1866, i8 %ref_patch_with_borde_1865, i8 %ref_patch_with_borde_1864, i8 %ref_patch_with_borde_1863, i8 %ref_patch_with_borde_1862, i8 %ref_patch_with_borde_1861, i8 %ref_patch_with_borde_1860, i8 %ref_patch_with_borde_1859, i8 %ref_patch_with_borde_1858, i8 %ref_patch_with_borde_1857, i8 %ref_patch_with_borde_1856, i8 %ref_patch_with_borde_1855, i8 %ref_patch_with_borde_1854, i8 %ref_patch_with_borde_1853, i8 %ref_patch_with_borde_1852, i8 %ref_patch_with_borde_1851, i8 %ref_patch_with_borde_1850, i8 %ref_patch_with_borde_1849, i8 %ref_patch_with_borde_1848, i8 %ref_patch_with_borde_1847, i8 %ref_patch_with_borde_1846, i8 %ref_patch_with_borde_1845, i8 %ref_patch_with_borde_1844, i8 %ref_patch_with_borde_1843, i8 %ref_patch_with_borde_1842, i8 %ref_patch_with_borde_1841, i8 %ref_patch_with_borde_1840, i8 %ref_patch_with_borde_1839, i8 %ref_patch_with_borde_1838, i8 %ref_patch_with_borde_1837, i8 %ref_patch_with_borde_1836, i8 %ref_patch_with_borde_1835, i8 %ref_patch_with_borde_1834, i8 %ref_patch_with_borde_1833, i8 %ref_patch_with_borde_1832, i8 %ref_patch_with_borde_1831, i8 %ref_patch_with_borde_1830, i8 %ref_patch_with_borde_1829, i8 %ref_patch_with_borde_1828, i8 %ref_patch_with_borde_1827, i8 %ref_patch_with_borde_1826, i8 %ref_patch_with_borde_1825, i8 %ref_patch_with_borde_1824, i8 %ref_patch_with_borde_1823, i8 %ref_patch_with_borde_1822, i8 %ref_patch_with_borde_1821, i8 %ref_patch_with_borde_1820, i8 %ref_patch_with_borde_1819, i8 %ref_patch_with_borde_1818, i8 %ref_patch_with_borde_1817, i8 %ref_patch_with_borde_1816, i8 %ref_patch_with_borde_1815, i8 %ref_patch_with_borde_1814, i8 %ref_patch_with_borde_1813, i8 %ref_patch_with_borde_1812, i8 %ref_patch_with_borde_1811, i8 %ref_patch_with_borde_1810, i8 %ref_patch_with_borde_1809, i8 %ref_patch_with_borde_1808, i8 %ref_patch_with_borde_1807, i8 %ref_patch_with_borde_1806, i8 %ref_patch_with_borde_1805, i8 %ref_patch_with_borde_1804, i8 %ref_patch_with_borde_1803, i8 %ref_patch_with_borde_1802, i8 %ref_patch_with_borde_1801, i8 %ref_patch_with_borde_1800, i16 %img_w_read, float %H_inv_0_0, float %H_inv_0_1, float %H_inv_0_2, float %H_inv_0_3, float %H_inv_0_4, float %H_inv_0_5, float %H_inv_0_6, float %H_inv_0_7, float %H_inv_0_8, float %ref_patch_dx_0_0, float %ref_patch_dx_0_1, float %ref_patch_dx_0_2, float %ref_patch_dx_0_3, float %ref_patch_dx_0_4, float %ref_patch_dx_0_5, float %ref_patch_dx_0_6, float %ref_patch_dx_0_7, float %ref_patch_dx_0_8, float %ref_patch_dx_0_9, float %ref_patch_dx_0_10, float %ref_patch_dx_0_11, float %ref_patch_dx_0_12, float %ref_patch_dx_0_13, float %ref_patch_dx_0_14, float %ref_patch_dx_0_15, float %ref_patch_dx_0_16, float %ref_patch_dx_0_17, float %ref_patch_dx_0_18, float %ref_patch_dx_0_19, float %ref_patch_dx_0_20, float %ref_patch_dx_0_21, float %ref_patch_dx_0_22, float %ref_patch_dx_0_23, float %ref_patch_dx_0_24, float %ref_patch_dx_0_25, float %ref_patch_dx_0_26, float %ref_patch_dx_0_27, float %ref_patch_dx_0_28, float %ref_patch_dx_0_29, float %ref_patch_dx_0_30, float %ref_patch_dx_0_31, float %ref_patch_dx_0_32, float %ref_patch_dx_0_33, float %ref_patch_dx_0_34, float %ref_patch_dx_0_35, float %ref_patch_dx_0_36, float %ref_patch_dx_0_37, float %ref_patch_dx_0_38, float %ref_patch_dx_0_39, float %ref_patch_dx_0_40, float %ref_patch_dx_0_41, float %ref_patch_dx_0_42, float %ref_patch_dx_0_43, float %ref_patch_dx_0_44, float %ref_patch_dx_0_45, float %ref_patch_dx_0_46, float %ref_patch_dx_0_47, float %ref_patch_dx_0_48, float %ref_patch_dx_0_49, float %ref_patch_dx_0_50, float %ref_patch_dx_0_51, float %ref_patch_dx_0_52, float %ref_patch_dx_0_53, float %ref_patch_dx_0_54, float %ref_patch_dx_0_55, float %ref_patch_dx_0_56, float %ref_patch_dx_0_57, float %ref_patch_dx_0_58, float %ref_patch_dx_0_59, float %ref_patch_dx_0_60, float %ref_patch_dx_0_61, float %ref_patch_dx_0_62, float %ref_patch_dx_0_63, float %cur_px_estimate_0_0_s, float %cur_px_estimate_0_1_s) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3177 'call' 'call_ret4' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 3178 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1500, i8* @ref_patch_with_borde, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3178 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3179 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1501, i8* @ref_patch_with_borde_1, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3179 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3180 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1502, i8* @ref_patch_with_borde_2, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3180 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3181 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1503, i8* @ref_patch_with_borde_3, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3181 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3182 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1504, i8* @ref_patch_with_borde_4, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3182 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3183 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1505, i8* @ref_patch_with_borde_5, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3183 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3184 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1506, i8* @ref_patch_with_borde_6, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3184 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3185 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1507, i8* @ref_patch_with_borde_7, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3185 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3186 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1508, i8* @ref_patch_with_borde_8, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3186 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3187 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1509, i8* @ref_patch_with_borde_9, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3187 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3188 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1510, i8* @ref_patch_with_borde_11, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3188 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3189 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1511, i8* @ref_patch_with_borde_12, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3189 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3190 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1512, i8* @ref_patch_with_borde_13, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3190 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3191 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1513, i8* @ref_patch_with_borde_14, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3191 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3192 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1514, i8* @ref_patch_with_borde_15, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3192 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3193 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1515, i8* @ref_patch_with_borde_16, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3193 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3194 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1516, i8* @ref_patch_with_borde_17, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3194 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3195 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1517, i8* @ref_patch_with_borde_18, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3195 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3196 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1518, i8* @ref_patch_with_borde_19, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3196 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3197 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1519, i8* @ref_patch_with_borde_20, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3197 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3198 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1520, i8* @ref_patch_with_borde_22, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3198 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3199 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1521, i8* @ref_patch_with_borde_23, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3199 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3200 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1522, i8* @ref_patch_with_borde_24, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3200 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3201 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1523, i8* @ref_patch_with_borde_25, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3201 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3202 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1524, i8* @ref_patch_with_borde_26, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3202 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3203 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1525, i8* @ref_patch_with_borde_27, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3203 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3204 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1526, i8* @ref_patch_with_borde_28, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3204 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3205 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1527, i8* @ref_patch_with_borde_29, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3205 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3206 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1528, i8* @ref_patch_with_borde_30, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3206 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3207 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1529, i8* @ref_patch_with_borde_31, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3207 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3208 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1530, i8* @ref_patch_with_borde_33, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3208 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3209 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1531, i8* @ref_patch_with_borde_34, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3209 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3210 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1532, i8* @ref_patch_with_borde_35, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3210 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3211 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1533, i8* @ref_patch_with_borde_36, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3211 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3212 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1534, i8* @ref_patch_with_borde_37, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3212 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3213 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1535, i8* @ref_patch_with_borde_38, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3213 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3214 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1536, i8* @ref_patch_with_borde_39, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3214 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3215 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1537, i8* @ref_patch_with_borde_40, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3215 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3216 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1538, i8* @ref_patch_with_borde_41, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3216 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3217 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1539, i8* @ref_patch_with_borde_42, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3217 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3218 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1540, i8* @ref_patch_with_borde_44, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3218 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3219 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1541, i8* @ref_patch_with_borde_45, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3219 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3220 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1542, i8* @ref_patch_with_borde_46, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3220 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3221 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1543, i8* @ref_patch_with_borde_47, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3221 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3222 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1544, i8* @ref_patch_with_borde_48, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3222 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3223 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1545, i8* @ref_patch_with_borde_49, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3223 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3224 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1546, i8* @ref_patch_with_borde_50, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3224 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3225 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1547, i8* @ref_patch_with_borde_51, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3225 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3226 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1548, i8* @ref_patch_with_borde_52, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3226 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3227 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1549, i8* @ref_patch_with_borde_53, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3227 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3228 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1550, i8* @ref_patch_with_borde_55, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3228 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3229 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1551, i8* @ref_patch_with_borde_56, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3229 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3230 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1552, i8* @ref_patch_with_borde_57, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3230 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3231 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1553, i8* @ref_patch_with_borde_58, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3231 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3232 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1554, i8* @ref_patch_with_borde_59, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3232 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3233 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1555, i8* @ref_patch_with_borde_60, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3233 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3234 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1556, i8* @ref_patch_with_borde_61, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3234 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3235 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1557, i8* @ref_patch_with_borde_62, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3235 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3236 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1558, i8* @ref_patch_with_borde_63, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3236 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3237 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1559, i8* @ref_patch_with_borde_64, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3237 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3238 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1560, i8* @ref_patch_with_borde_66, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3238 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3239 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1561, i8* @ref_patch_with_borde_67, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3239 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3240 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1562, i8* @ref_patch_with_borde_68, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3240 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3241 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1563, i8* @ref_patch_with_borde_69, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3241 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3242 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1564, i8* @ref_patch_with_borde_70, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3242 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3243 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1565, i8* @ref_patch_with_borde_71, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3243 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3244 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1566, i8* @ref_patch_with_borde_72, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3244 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3245 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1567, i8* @ref_patch_with_borde_73, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3245 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3246 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1568, i8* @ref_patch_with_borde_74, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3246 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3247 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1569, i8* @ref_patch_with_borde_75, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3247 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3248 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1570, i8* @ref_patch_with_borde_77, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3248 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3249 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1571, i8* @ref_patch_with_borde_78, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3249 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3250 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1572, i8* @ref_patch_with_borde_79, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3250 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3251 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1573, i8* @ref_patch_with_borde_80, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3251 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3252 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1574, i8* @ref_patch_with_borde_81, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3252 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3253 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1575, i8* @ref_patch_with_borde_82, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3253 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3254 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1576, i8* @ref_patch_with_borde_83, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3254 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3255 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1577, i8* @ref_patch_with_borde_84, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3255 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3256 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1578, i8* @ref_patch_with_borde_85, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3256 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3257 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1579, i8* @ref_patch_with_borde_86, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3257 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3258 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1580, i8* @ref_patch_with_borde_88, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3258 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3259 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1581, i8* @ref_patch_with_borde_89, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3259 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3260 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1582, i8* @ref_patch_with_borde_90, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3260 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3261 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1583, i8* @ref_patch_with_borde_91, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3261 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3262 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1584, i8* @ref_patch_with_borde_92, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3262 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3263 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1585, i8* @ref_patch_with_borde_93, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3263 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3264 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1586, i8* @ref_patch_with_borde_94, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3264 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3265 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1587, i8* @ref_patch_with_borde_95, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3265 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3266 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1588, i8* @ref_patch_with_borde_96, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3266 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3267 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1589, i8* @ref_patch_with_borde_97, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3267 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3268 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1590, i8* @ref_patch_with_borde_10, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3268 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3269 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1591, i8* @ref_patch_with_borde_21, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3269 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3270 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1592, i8* @ref_patch_with_borde_32, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3270 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3271 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1593, i8* @ref_patch_with_borde_43, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3271 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3272 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1594, i8* @ref_patch_with_borde_54, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3272 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3273 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1595, i8* @ref_patch_with_borde_65, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3273 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3274 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1596, i8* @ref_patch_with_borde_76, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3274 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3275 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1597, i8* @ref_patch_with_borde_87, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3275 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3276 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1598, i8* @ref_patch_with_borde_98, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3276 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3277 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1599, i8* @ref_patch_with_borde_99, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3277 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3278 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1600, i8* @ref_patch_with_borde_698, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3278 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3279 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1601, i8* @ref_patch_with_borde_697, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3279 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3280 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1602, i8* @ref_patch_with_borde_696, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3280 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3281 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1603, i8* @ref_patch_with_borde_695, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3281 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3282 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1604, i8* @ref_patch_with_borde_694, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3282 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3283 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1605, i8* @ref_patch_with_borde_693, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3283 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3284 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1606, i8* @ref_patch_with_borde_692, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3284 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3285 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1607, i8* @ref_patch_with_borde_691, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3285 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3286 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1608, i8* @ref_patch_with_borde_690, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3286 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3287 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1609, i8* @ref_patch_with_borde_689, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3287 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3288 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1610, i8* @ref_patch_with_borde_687, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3288 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3289 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1611, i8* @ref_patch_with_borde_686, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3289 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3290 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1612, i8* @ref_patch_with_borde_685, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3290 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3291 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1613, i8* @ref_patch_with_borde_684, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3291 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3292 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1614, i8* @ref_patch_with_borde_683, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3292 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3293 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1615, i8* @ref_patch_with_borde_682, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3293 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3294 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1616, i8* @ref_patch_with_borde_681, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3294 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3295 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1617, i8* @ref_patch_with_borde_680, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3295 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3296 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1618, i8* @ref_patch_with_borde_679, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3296 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3297 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1619, i8* @ref_patch_with_borde_678, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3297 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3298 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1620, i8* @ref_patch_with_borde_676, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3298 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3299 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1621, i8* @ref_patch_with_borde_675, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3299 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3300 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1622, i8* @ref_patch_with_borde_674, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3300 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3301 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1623, i8* @ref_patch_with_borde_673, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3301 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3302 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1624, i8* @ref_patch_with_borde_672, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3302 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3303 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1625, i8* @ref_patch_with_borde_671, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3303 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3304 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1626, i8* @ref_patch_with_borde_670, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3304 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3305 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1627, i8* @ref_patch_with_borde_669, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3305 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3306 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1628, i8* @ref_patch_with_borde_668, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3306 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3307 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1629, i8* @ref_patch_with_borde_667, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3307 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3308 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1630, i8* @ref_patch_with_borde_665, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3308 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3309 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1631, i8* @ref_patch_with_borde_664, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3309 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3310 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1632, i8* @ref_patch_with_borde_663, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3310 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3311 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1633, i8* @ref_patch_with_borde_662, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3311 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3312 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1634, i8* @ref_patch_with_borde_661, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3312 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3313 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1635, i8* @ref_patch_with_borde_660, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3313 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3314 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1636, i8* @ref_patch_with_borde_659, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3314 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3315 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1637, i8* @ref_patch_with_borde_658, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3315 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3316 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1638, i8* @ref_patch_with_borde_657, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3316 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3317 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1639, i8* @ref_patch_with_borde_656, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3317 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3318 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1640, i8* @ref_patch_with_borde_654, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3318 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3319 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1641, i8* @ref_patch_with_borde_653, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3319 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3320 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1642, i8* @ref_patch_with_borde_652, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3320 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3321 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1643, i8* @ref_patch_with_borde_651, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3321 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3322 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1644, i8* @ref_patch_with_borde_650, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3322 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3323 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1645, i8* @ref_patch_with_borde_649, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3323 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3324 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1646, i8* @ref_patch_with_borde_648, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3324 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3325 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1647, i8* @ref_patch_with_borde_647, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3325 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3326 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1648, i8* @ref_patch_with_borde_646, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3326 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3327 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1649, i8* @ref_patch_with_borde_645, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3327 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3328 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1650, i8* @ref_patch_with_borde_643, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3328 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3329 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1651, i8* @ref_patch_with_borde_642, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3329 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3330 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1652, i8* @ref_patch_with_borde_641, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3330 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3331 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1653, i8* @ref_patch_with_borde_640, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3331 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3332 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1654, i8* @ref_patch_with_borde_639, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3332 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3333 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1655, i8* @ref_patch_with_borde_638, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3333 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3334 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1656, i8* @ref_patch_with_borde_637, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3334 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3335 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1657, i8* @ref_patch_with_borde_636, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3335 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3336 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1658, i8* @ref_patch_with_borde_635, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3336 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3337 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1659, i8* @ref_patch_with_borde_634, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3337 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3338 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1660, i8* @ref_patch_with_borde_632, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3338 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3339 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1661, i8* @ref_patch_with_borde_631, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3339 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3340 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1662, i8* @ref_patch_with_borde_630, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3340 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3341 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1663, i8* @ref_patch_with_borde_629, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3341 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3342 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1664, i8* @ref_patch_with_borde_628, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3342 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3343 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1665, i8* @ref_patch_with_borde_627, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3343 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3344 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1666, i8* @ref_patch_with_borde_626, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3344 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3345 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1667, i8* @ref_patch_with_borde_625, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3345 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3346 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1668, i8* @ref_patch_with_borde_624, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3346 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3347 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1669, i8* @ref_patch_with_borde_623, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3347 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3348 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1670, i8* @ref_patch_with_borde_621, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3348 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3349 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1671, i8* @ref_patch_with_borde_620, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3349 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3350 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1672, i8* @ref_patch_with_borde_619, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3350 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3351 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1673, i8* @ref_patch_with_borde_618, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3351 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3352 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1674, i8* @ref_patch_with_borde_617, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3352 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3353 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1675, i8* @ref_patch_with_borde_616, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3353 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3354 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1676, i8* @ref_patch_with_borde_615, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3354 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3355 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1677, i8* @ref_patch_with_borde_614, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3355 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3356 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1678, i8* @ref_patch_with_borde_613, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3356 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3357 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1679, i8* @ref_patch_with_borde_612, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3357 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3358 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1680, i8* @ref_patch_with_borde_610, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3358 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3359 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1681, i8* @ref_patch_with_borde_609, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3359 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3360 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1682, i8* @ref_patch_with_borde_608, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3360 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3361 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1683, i8* @ref_patch_with_borde_607, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3361 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3362 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1684, i8* @ref_patch_with_borde_606, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3362 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3363 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1685, i8* @ref_patch_with_borde_605, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3363 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3364 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1686, i8* @ref_patch_with_borde_604, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3364 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3365 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1687, i8* @ref_patch_with_borde_603, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3365 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3366 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1688, i8* @ref_patch_with_borde_602, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3366 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3367 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1689, i8* @ref_patch_with_borde_601, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3367 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3368 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1690, i8* @ref_patch_with_borde_688, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3368 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3369 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1691, i8* @ref_patch_with_borde_677, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3369 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3370 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1692, i8* @ref_patch_with_borde_666, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3370 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3371 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1693, i8* @ref_patch_with_borde_655, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3371 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3372 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1694, i8* @ref_patch_with_borde_644, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3372 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3373 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1695, i8* @ref_patch_with_borde_633, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3373 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3374 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1696, i8* @ref_patch_with_borde_622, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3374 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3375 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1697, i8* @ref_patch_with_borde_611, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3375 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3376 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1698, i8* @ref_patch_with_borde_600, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3376 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3377 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1699, i8* @ref_patch_with_borde_599, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3377 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3378 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1700, i8* @ref_patch_with_borde_598, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3378 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3379 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1701, i8* @ref_patch_with_borde_597, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3379 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3380 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1702, i8* @ref_patch_with_borde_596, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3380 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3381 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1703, i8* @ref_patch_with_borde_595, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3381 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3382 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1704, i8* @ref_patch_with_borde_594, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3382 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3383 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1705, i8* @ref_patch_with_borde_593, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3383 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3384 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1706, i8* @ref_patch_with_borde_592, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3384 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3385 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1707, i8* @ref_patch_with_borde_591, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3385 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3386 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1708, i8* @ref_patch_with_borde_590, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3386 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3387 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1709, i8* @ref_patch_with_borde_589, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3387 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3388 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1710, i8* @ref_patch_with_borde_587, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3388 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3389 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1711, i8* @ref_patch_with_borde_586, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3389 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3390 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1712, i8* @ref_patch_with_borde_585, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3390 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3391 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1713, i8* @ref_patch_with_borde_584, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3391 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3392 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1714, i8* @ref_patch_with_borde_583, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3392 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3393 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1715, i8* @ref_patch_with_borde_582, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3393 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3394 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1716, i8* @ref_patch_with_borde_581, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3394 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3395 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1717, i8* @ref_patch_with_borde_580, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3395 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3396 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1718, i8* @ref_patch_with_borde_579, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3396 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3397 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1719, i8* @ref_patch_with_borde_578, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3397 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3398 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1720, i8* @ref_patch_with_borde_576, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3398 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3399 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1721, i8* @ref_patch_with_borde_575, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3399 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3400 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1722, i8* @ref_patch_with_borde_574, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3400 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3401 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1723, i8* @ref_patch_with_borde_573, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3401 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3402 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1724, i8* @ref_patch_with_borde_572, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3402 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3403 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1725, i8* @ref_patch_with_borde_571, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3403 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3404 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1726, i8* @ref_patch_with_borde_570, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3404 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3405 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1727, i8* @ref_patch_with_borde_569, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3405 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3406 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1728, i8* @ref_patch_with_borde_568, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3406 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3407 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1729, i8* @ref_patch_with_borde_567, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3407 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3408 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1730, i8* @ref_patch_with_borde_565, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3408 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3409 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1731, i8* @ref_patch_with_borde_564, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3409 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3410 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1732, i8* @ref_patch_with_borde_563, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3410 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3411 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1733, i8* @ref_patch_with_borde_562, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3411 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3412 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1734, i8* @ref_patch_with_borde_561, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3412 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3413 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1735, i8* @ref_patch_with_borde_560, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3413 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3414 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1736, i8* @ref_patch_with_borde_559, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3414 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3415 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1737, i8* @ref_patch_with_borde_558, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3415 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3416 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1738, i8* @ref_patch_with_borde_557, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3416 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3417 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1739, i8* @ref_patch_with_borde_556, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3417 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3418 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1740, i8* @ref_patch_with_borde_554, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3418 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3419 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1741, i8* @ref_patch_with_borde_553, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3419 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3420 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1742, i8* @ref_patch_with_borde_552, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3420 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3421 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1743, i8* @ref_patch_with_borde_551, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3421 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3422 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1744, i8* @ref_patch_with_borde_550, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3422 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3423 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1745, i8* @ref_patch_with_borde_549, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3423 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3424 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1746, i8* @ref_patch_with_borde_548, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3424 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3425 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1747, i8* @ref_patch_with_borde_547, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3425 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3426 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1748, i8* @ref_patch_with_borde_546, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3426 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3427 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1749, i8* @ref_patch_with_borde_545, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3427 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3428 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1750, i8* @ref_patch_with_borde_543, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3428 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3429 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1751, i8* @ref_patch_with_borde_542, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3429 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3430 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1752, i8* @ref_patch_with_borde_541, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3430 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3431 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1753, i8* @ref_patch_with_borde_540, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3431 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3432 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1754, i8* @ref_patch_with_borde_539, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3432 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3433 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1755, i8* @ref_patch_with_borde_538, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3433 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3434 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1756, i8* @ref_patch_with_borde_537, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3434 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3435 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1757, i8* @ref_patch_with_borde_536, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3435 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3436 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1758, i8* @ref_patch_with_borde_535, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3436 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3437 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1759, i8* @ref_patch_with_borde_534, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3437 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3438 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1760, i8* @ref_patch_with_borde_532, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3438 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3439 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1761, i8* @ref_patch_with_borde_531, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3439 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3440 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1762, i8* @ref_patch_with_borde_530, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3440 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3441 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1763, i8* @ref_patch_with_borde_529, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3441 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3442 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1764, i8* @ref_patch_with_borde_528, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3442 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3443 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1765, i8* @ref_patch_with_borde_527, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3443 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3444 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1766, i8* @ref_patch_with_borde_526, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3444 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3445 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1767, i8* @ref_patch_with_borde_525, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3445 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3446 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1768, i8* @ref_patch_with_borde_524, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3446 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3447 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1769, i8* @ref_patch_with_borde_523, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3447 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3448 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1770, i8* @ref_patch_with_borde_521, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3448 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3449 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1771, i8* @ref_patch_with_borde_520, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3449 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3450 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1772, i8* @ref_patch_with_borde_519, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3450 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3451 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1773, i8* @ref_patch_with_borde_518, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3451 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3452 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1774, i8* @ref_patch_with_borde_517, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3452 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3453 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1775, i8* @ref_patch_with_borde_516, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3453 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3454 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1776, i8* @ref_patch_with_borde_515, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3454 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3455 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1777, i8* @ref_patch_with_borde_514, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3455 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3456 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1778, i8* @ref_patch_with_borde_513, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3456 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3457 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1779, i8* @ref_patch_with_borde_512, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3457 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3458 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1780, i8* @ref_patch_with_borde_510, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3458 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3459 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1781, i8* @ref_patch_with_borde_509, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3459 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3460 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1782, i8* @ref_patch_with_borde_508, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3460 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3461 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1783, i8* @ref_patch_with_borde_507, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3461 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3462 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1784, i8* @ref_patch_with_borde_506, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3462 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3463 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1785, i8* @ref_patch_with_borde_505, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3463 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3464 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1786, i8* @ref_patch_with_borde_504, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3464 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3465 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1787, i8* @ref_patch_with_borde_503, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3465 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3466 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1788, i8* @ref_patch_with_borde_502, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3466 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3467 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1789, i8* @ref_patch_with_borde_501, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3467 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3468 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1790, i8* @ref_patch_with_borde_588, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3468 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3469 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1791, i8* @ref_patch_with_borde_577, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3469 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3470 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1792, i8* @ref_patch_with_borde_566, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3470 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3471 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1793, i8* @ref_patch_with_borde_555, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3471 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3472 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1794, i8* @ref_patch_with_borde_544, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3472 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3473 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1795, i8* @ref_patch_with_borde_533, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3473 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3474 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1796, i8* @ref_patch_with_borde_522, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3474 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3475 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1797, i8* @ref_patch_with_borde_511, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3475 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3476 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1798, i8* @ref_patch_with_borde_500, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3476 'store' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3477 [1/1] (0.00ns)   --->   "store i8 %ref_patch_with_borde_1799, i8* @ref_patch_with_borde_499, align 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3477 'store' <Predicate = true> <Delay = 0.00>

State 35 <SV = 28> <Delay = 8.27>
ST_35 : Operation 3478 [1/2] (8.27ns)   --->   "%call_ret2 = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @compute_inverse_hess(i8 %ref_patch_with_borde_1799, i8 %ref_patch_with_borde_1798, i8 %ref_patch_with_borde_1797, i8 %ref_patch_with_borde_1796, i8 %ref_patch_with_borde_1795, i8 %ref_patch_with_borde_1794, i8 %ref_patch_with_borde_1793, i8 %ref_patch_with_borde_1792, i8 %ref_patch_with_borde_1791, i8 %ref_patch_with_borde_1790, i8 %ref_patch_with_borde_1789, i8 %ref_patch_with_borde_1788, i8 %ref_patch_with_borde_1787, i8 %ref_patch_with_borde_1786, i8 %ref_patch_with_borde_1785, i8 %ref_patch_with_borde_1784, i8 %ref_patch_with_borde_1783, i8 %ref_patch_with_borde_1782, i8 %ref_patch_with_borde_1781, i8 %ref_patch_with_borde_1780, i8 %ref_patch_with_borde_1779, i8 %ref_patch_with_borde_1778, i8 %ref_patch_with_borde_1777, i8 %ref_patch_with_borde_1776, i8 %ref_patch_with_borde_1775, i8 %ref_patch_with_borde_1774, i8 %ref_patch_with_borde_1773, i8 %ref_patch_with_borde_1772, i8 %ref_patch_with_borde_1771, i8 %ref_patch_with_borde_1770, i8 %ref_patch_with_borde_1769, i8 %ref_patch_with_borde_1768, i8 %ref_patch_with_borde_1767, i8 %ref_patch_with_borde_1766, i8 %ref_patch_with_borde_1765, i8 %ref_patch_with_borde_1764, i8 %ref_patch_with_borde_1763, i8 %ref_patch_with_borde_1762, i8 %ref_patch_with_borde_1761, i8 %ref_patch_with_borde_1760, i8 %ref_patch_with_borde_1759, i8 %ref_patch_with_borde_1758, i8 %ref_patch_with_borde_1757, i8 %ref_patch_with_borde_1756, i8 %ref_patch_with_borde_1755, i8 %ref_patch_with_borde_1754, i8 %ref_patch_with_borde_1753, i8 %ref_patch_with_borde_1752, i8 %ref_patch_with_borde_1751, i8 %ref_patch_with_borde_1750, i8 %ref_patch_with_borde_1749, i8 %ref_patch_with_borde_1748, i8 %ref_patch_with_borde_1747, i8 %ref_patch_with_borde_1746, i8 %ref_patch_with_borde_1745, i8 %ref_patch_with_borde_1744, i8 %ref_patch_with_borde_1743, i8 %ref_patch_with_borde_1742, i8 %ref_patch_with_borde_1741, i8 %ref_patch_with_borde_1740, i8 %ref_patch_with_borde_1739, i8 %ref_patch_with_borde_1738, i8 %ref_patch_with_borde_1737, i8 %ref_patch_with_borde_1736, i8 %ref_patch_with_borde_1735, i8 %ref_patch_with_borde_1734, i8 %ref_patch_with_borde_1733, i8 %ref_patch_with_borde_1732, i8 %ref_patch_with_borde_1731, i8 %ref_patch_with_borde_1730, i8 %ref_patch_with_borde_1729, i8 %ref_patch_with_borde_1728, i8 %ref_patch_with_borde_1727, i8 %ref_patch_with_borde_1726, i8 %ref_patch_with_borde_1725, i8 %ref_patch_with_borde_1724, i8 %ref_patch_with_borde_1723, i8 %ref_patch_with_borde_1722, i8 %ref_patch_with_borde_1721, i8 %ref_patch_with_borde_1720, i8 %ref_patch_with_borde_1719, i8 %ref_patch_with_borde_1718, i8 %ref_patch_with_borde_1717, i8 %ref_patch_with_borde_1716, i8 %ref_patch_with_borde_1715, i8 %ref_patch_with_borde_1714, i8 %ref_patch_with_borde_1713, i8 %ref_patch_with_borde_1712, i8 %ref_patch_with_borde_1711, i8 %ref_patch_with_borde_1710, i8 %ref_patch_with_borde_1709, i8 %ref_patch_with_borde_1708, i8 %ref_patch_with_borde_1707, i8 %ref_patch_with_borde_1706, i8 %ref_patch_with_borde_1705, i8 %ref_patch_with_borde_1704, i8 %ref_patch_with_borde_1703, i8 %ref_patch_with_borde_1702, i8 %ref_patch_with_borde_1701, i8 %ref_patch_with_borde_1700) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3478 'call' 'call_ret2' <Predicate = true> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 3479 [1/1] (0.00ns)   --->   "%H_inv_1_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 0" [batch_align2d_hls/align2d.c:247]   --->   Operation 3479 'extractvalue' 'H_inv_1_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3480 [1/1] (0.00ns)   --->   "%H_inv_1_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3480 'extractvalue' 'H_inv_1_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3481 [1/1] (0.00ns)   --->   "%H_inv_1_2 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 2" [batch_align2d_hls/align2d.c:247]   --->   Operation 3481 'extractvalue' 'H_inv_1_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3482 [1/1] (0.00ns)   --->   "%H_inv_1_3 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 3" [batch_align2d_hls/align2d.c:247]   --->   Operation 3482 'extractvalue' 'H_inv_1_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3483 [1/1] (0.00ns)   --->   "%H_inv_1_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3483 'extractvalue' 'H_inv_1_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3484 [1/1] (0.00ns)   --->   "%H_inv_1_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 5" [batch_align2d_hls/align2d.c:247]   --->   Operation 3484 'extractvalue' 'H_inv_1_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3485 [1/1] (0.00ns)   --->   "%H_inv_1_6 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 6" [batch_align2d_hls/align2d.c:247]   --->   Operation 3485 'extractvalue' 'H_inv_1_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3486 [1/1] (0.00ns)   --->   "%H_inv_1_7 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 7" [batch_align2d_hls/align2d.c:247]   --->   Operation 3486 'extractvalue' 'H_inv_1_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3487 [1/1] (0.00ns)   --->   "%H_inv_1_8 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 8" [batch_align2d_hls/align2d.c:247]   --->   Operation 3487 'extractvalue' 'H_inv_1_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3488 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 9" [batch_align2d_hls/align2d.c:247]   --->   Operation 3488 'extractvalue' 'ref_patch_dx_1_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3489 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 10" [batch_align2d_hls/align2d.c:247]   --->   Operation 3489 'extractvalue' 'ref_patch_dx_1_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3490 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_2 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 11" [batch_align2d_hls/align2d.c:247]   --->   Operation 3490 'extractvalue' 'ref_patch_dx_1_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3491 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_3 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 12" [batch_align2d_hls/align2d.c:247]   --->   Operation 3491 'extractvalue' 'ref_patch_dx_1_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3492 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 13" [batch_align2d_hls/align2d.c:247]   --->   Operation 3492 'extractvalue' 'ref_patch_dx_1_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3493 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 14" [batch_align2d_hls/align2d.c:247]   --->   Operation 3493 'extractvalue' 'ref_patch_dx_1_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3494 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_6 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 15" [batch_align2d_hls/align2d.c:247]   --->   Operation 3494 'extractvalue' 'ref_patch_dx_1_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3495 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_7 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 16" [batch_align2d_hls/align2d.c:247]   --->   Operation 3495 'extractvalue' 'ref_patch_dx_1_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3496 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_8 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 17" [batch_align2d_hls/align2d.c:247]   --->   Operation 3496 'extractvalue' 'ref_patch_dx_1_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3497 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_9 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 18" [batch_align2d_hls/align2d.c:247]   --->   Operation 3497 'extractvalue' 'ref_patch_dx_1_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3498 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_10 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 19" [batch_align2d_hls/align2d.c:247]   --->   Operation 3498 'extractvalue' 'ref_patch_dx_1_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3499 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_11 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 20" [batch_align2d_hls/align2d.c:247]   --->   Operation 3499 'extractvalue' 'ref_patch_dx_1_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3500 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_12 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 21" [batch_align2d_hls/align2d.c:247]   --->   Operation 3500 'extractvalue' 'ref_patch_dx_1_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3501 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_13 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 22" [batch_align2d_hls/align2d.c:247]   --->   Operation 3501 'extractvalue' 'ref_patch_dx_1_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3502 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_14 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 23" [batch_align2d_hls/align2d.c:247]   --->   Operation 3502 'extractvalue' 'ref_patch_dx_1_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3503 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_15 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 24" [batch_align2d_hls/align2d.c:247]   --->   Operation 3503 'extractvalue' 'ref_patch_dx_1_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3504 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_16 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 25" [batch_align2d_hls/align2d.c:247]   --->   Operation 3504 'extractvalue' 'ref_patch_dx_1_16' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3505 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_17 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 26" [batch_align2d_hls/align2d.c:247]   --->   Operation 3505 'extractvalue' 'ref_patch_dx_1_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3506 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_18 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 27" [batch_align2d_hls/align2d.c:247]   --->   Operation 3506 'extractvalue' 'ref_patch_dx_1_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3507 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_19 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 28" [batch_align2d_hls/align2d.c:247]   --->   Operation 3507 'extractvalue' 'ref_patch_dx_1_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3508 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_20 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 29" [batch_align2d_hls/align2d.c:247]   --->   Operation 3508 'extractvalue' 'ref_patch_dx_1_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3509 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_21 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 30" [batch_align2d_hls/align2d.c:247]   --->   Operation 3509 'extractvalue' 'ref_patch_dx_1_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3510 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_22 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 31" [batch_align2d_hls/align2d.c:247]   --->   Operation 3510 'extractvalue' 'ref_patch_dx_1_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3511 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_23 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 32" [batch_align2d_hls/align2d.c:247]   --->   Operation 3511 'extractvalue' 'ref_patch_dx_1_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3512 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_24 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 33" [batch_align2d_hls/align2d.c:247]   --->   Operation 3512 'extractvalue' 'ref_patch_dx_1_24' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3513 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_25 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 34" [batch_align2d_hls/align2d.c:247]   --->   Operation 3513 'extractvalue' 'ref_patch_dx_1_25' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3514 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_26 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 35" [batch_align2d_hls/align2d.c:247]   --->   Operation 3514 'extractvalue' 'ref_patch_dx_1_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3515 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_27 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 36" [batch_align2d_hls/align2d.c:247]   --->   Operation 3515 'extractvalue' 'ref_patch_dx_1_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3516 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_28 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 37" [batch_align2d_hls/align2d.c:247]   --->   Operation 3516 'extractvalue' 'ref_patch_dx_1_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3517 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_29 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 38" [batch_align2d_hls/align2d.c:247]   --->   Operation 3517 'extractvalue' 'ref_patch_dx_1_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3518 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_30 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 39" [batch_align2d_hls/align2d.c:247]   --->   Operation 3518 'extractvalue' 'ref_patch_dx_1_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3519 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_31 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 40" [batch_align2d_hls/align2d.c:247]   --->   Operation 3519 'extractvalue' 'ref_patch_dx_1_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3520 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_32 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 41" [batch_align2d_hls/align2d.c:247]   --->   Operation 3520 'extractvalue' 'ref_patch_dx_1_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3521 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_33 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 42" [batch_align2d_hls/align2d.c:247]   --->   Operation 3521 'extractvalue' 'ref_patch_dx_1_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3522 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_34 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 43" [batch_align2d_hls/align2d.c:247]   --->   Operation 3522 'extractvalue' 'ref_patch_dx_1_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3523 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_35 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 44" [batch_align2d_hls/align2d.c:247]   --->   Operation 3523 'extractvalue' 'ref_patch_dx_1_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3524 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_36 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 45" [batch_align2d_hls/align2d.c:247]   --->   Operation 3524 'extractvalue' 'ref_patch_dx_1_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3525 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_37 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 46" [batch_align2d_hls/align2d.c:247]   --->   Operation 3525 'extractvalue' 'ref_patch_dx_1_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3526 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_38 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 47" [batch_align2d_hls/align2d.c:247]   --->   Operation 3526 'extractvalue' 'ref_patch_dx_1_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3527 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_39 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 48" [batch_align2d_hls/align2d.c:247]   --->   Operation 3527 'extractvalue' 'ref_patch_dx_1_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3528 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_40 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 49" [batch_align2d_hls/align2d.c:247]   --->   Operation 3528 'extractvalue' 'ref_patch_dx_1_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3529 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_41 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 50" [batch_align2d_hls/align2d.c:247]   --->   Operation 3529 'extractvalue' 'ref_patch_dx_1_41' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3530 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_42 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 51" [batch_align2d_hls/align2d.c:247]   --->   Operation 3530 'extractvalue' 'ref_patch_dx_1_42' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3531 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_43 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 52" [batch_align2d_hls/align2d.c:247]   --->   Operation 3531 'extractvalue' 'ref_patch_dx_1_43' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3532 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_44 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 53" [batch_align2d_hls/align2d.c:247]   --->   Operation 3532 'extractvalue' 'ref_patch_dx_1_44' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3533 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_45 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 54" [batch_align2d_hls/align2d.c:247]   --->   Operation 3533 'extractvalue' 'ref_patch_dx_1_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3534 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_46 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 55" [batch_align2d_hls/align2d.c:247]   --->   Operation 3534 'extractvalue' 'ref_patch_dx_1_46' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3535 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_47 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 56" [batch_align2d_hls/align2d.c:247]   --->   Operation 3535 'extractvalue' 'ref_patch_dx_1_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3536 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_48 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 57" [batch_align2d_hls/align2d.c:247]   --->   Operation 3536 'extractvalue' 'ref_patch_dx_1_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3537 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_49 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 58" [batch_align2d_hls/align2d.c:247]   --->   Operation 3537 'extractvalue' 'ref_patch_dx_1_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3538 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_50 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 59" [batch_align2d_hls/align2d.c:247]   --->   Operation 3538 'extractvalue' 'ref_patch_dx_1_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3539 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_51 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 60" [batch_align2d_hls/align2d.c:247]   --->   Operation 3539 'extractvalue' 'ref_patch_dx_1_51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3540 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_52 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 61" [batch_align2d_hls/align2d.c:247]   --->   Operation 3540 'extractvalue' 'ref_patch_dx_1_52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3541 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_53 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 62" [batch_align2d_hls/align2d.c:247]   --->   Operation 3541 'extractvalue' 'ref_patch_dx_1_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3542 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_54 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 63" [batch_align2d_hls/align2d.c:247]   --->   Operation 3542 'extractvalue' 'ref_patch_dx_1_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3543 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_55 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 64" [batch_align2d_hls/align2d.c:247]   --->   Operation 3543 'extractvalue' 'ref_patch_dx_1_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3544 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_56 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 65" [batch_align2d_hls/align2d.c:247]   --->   Operation 3544 'extractvalue' 'ref_patch_dx_1_56' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3545 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_57 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 66" [batch_align2d_hls/align2d.c:247]   --->   Operation 3545 'extractvalue' 'ref_patch_dx_1_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3546 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_58 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 67" [batch_align2d_hls/align2d.c:247]   --->   Operation 3546 'extractvalue' 'ref_patch_dx_1_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3547 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_59 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 68" [batch_align2d_hls/align2d.c:247]   --->   Operation 3547 'extractvalue' 'ref_patch_dx_1_59' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3548 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_60 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 69" [batch_align2d_hls/align2d.c:247]   --->   Operation 3548 'extractvalue' 'ref_patch_dx_1_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3549 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_61 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 70" [batch_align2d_hls/align2d.c:247]   --->   Operation 3549 'extractvalue' 'ref_patch_dx_1_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3550 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_62 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 71" [batch_align2d_hls/align2d.c:247]   --->   Operation 3550 'extractvalue' 'ref_patch_dx_1_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3551 [1/1] (0.00ns)   --->   "%ref_patch_dx_1_63 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret2, 72" [batch_align2d_hls/align2d.c:247]   --->   Operation 3551 'extractvalue' 'ref_patch_dx_1_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3552 [1/2] (8.27ns)   --->   "%call_ret3 = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @compute_inverse_hess(i8 %ref_patch_with_borde_1699, i8 %ref_patch_with_borde_1698, i8 %ref_patch_with_borde_1697, i8 %ref_patch_with_borde_1696, i8 %ref_patch_with_borde_1695, i8 %ref_patch_with_borde_1694, i8 %ref_patch_with_borde_1693, i8 %ref_patch_with_borde_1692, i8 %ref_patch_with_borde_1691, i8 %ref_patch_with_borde_1690, i8 %ref_patch_with_borde_1689, i8 %ref_patch_with_borde_1688, i8 %ref_patch_with_borde_1687, i8 %ref_patch_with_borde_1686, i8 %ref_patch_with_borde_1685, i8 %ref_patch_with_borde_1684, i8 %ref_patch_with_borde_1683, i8 %ref_patch_with_borde_1682, i8 %ref_patch_with_borde_1681, i8 %ref_patch_with_borde_1680, i8 %ref_patch_with_borde_1679, i8 %ref_patch_with_borde_1678, i8 %ref_patch_with_borde_1677, i8 %ref_patch_with_borde_1676, i8 %ref_patch_with_borde_1675, i8 %ref_patch_with_borde_1674, i8 %ref_patch_with_borde_1673, i8 %ref_patch_with_borde_1672, i8 %ref_patch_with_borde_1671, i8 %ref_patch_with_borde_1670, i8 %ref_patch_with_borde_1669, i8 %ref_patch_with_borde_1668, i8 %ref_patch_with_borde_1667, i8 %ref_patch_with_borde_1666, i8 %ref_patch_with_borde_1665, i8 %ref_patch_with_borde_1664, i8 %ref_patch_with_borde_1663, i8 %ref_patch_with_borde_1662, i8 %ref_patch_with_borde_1661, i8 %ref_patch_with_borde_1660, i8 %ref_patch_with_borde_1659, i8 %ref_patch_with_borde_1658, i8 %ref_patch_with_borde_1657, i8 %ref_patch_with_borde_1656, i8 %ref_patch_with_borde_1655, i8 %ref_patch_with_borde_1654, i8 %ref_patch_with_borde_1653, i8 %ref_patch_with_borde_1652, i8 %ref_patch_with_borde_1651, i8 %ref_patch_with_borde_1650, i8 %ref_patch_with_borde_1649, i8 %ref_patch_with_borde_1648, i8 %ref_patch_with_borde_1647, i8 %ref_patch_with_borde_1646, i8 %ref_patch_with_borde_1645, i8 %ref_patch_with_borde_1644, i8 %ref_patch_with_borde_1643, i8 %ref_patch_with_borde_1642, i8 %ref_patch_with_borde_1641, i8 %ref_patch_with_borde_1640, i8 %ref_patch_with_borde_1639, i8 %ref_patch_with_borde_1638, i8 %ref_patch_with_borde_1637, i8 %ref_patch_with_borde_1636, i8 %ref_patch_with_borde_1635, i8 %ref_patch_with_borde_1634, i8 %ref_patch_with_borde_1633, i8 %ref_patch_with_borde_1632, i8 %ref_patch_with_borde_1631, i8 %ref_patch_with_borde_1630, i8 %ref_patch_with_borde_1629, i8 %ref_patch_with_borde_1628, i8 %ref_patch_with_borde_1627, i8 %ref_patch_with_borde_1626, i8 %ref_patch_with_borde_1625, i8 %ref_patch_with_borde_1624, i8 %ref_patch_with_borde_1623, i8 %ref_patch_with_borde_1622, i8 %ref_patch_with_borde_1621, i8 %ref_patch_with_borde_1620, i8 %ref_patch_with_borde_1619, i8 %ref_patch_with_borde_1618, i8 %ref_patch_with_borde_1617, i8 %ref_patch_with_borde_1616, i8 %ref_patch_with_borde_1615, i8 %ref_patch_with_borde_1614, i8 %ref_patch_with_borde_1613, i8 %ref_patch_with_borde_1612, i8 %ref_patch_with_borde_1611, i8 %ref_patch_with_borde_1610, i8 %ref_patch_with_borde_1609, i8 %ref_patch_with_borde_1608, i8 %ref_patch_with_borde_1607, i8 %ref_patch_with_borde_1606, i8 %ref_patch_with_borde_1605, i8 %ref_patch_with_borde_1604, i8 %ref_patch_with_borde_1603, i8 %ref_patch_with_borde_1602, i8 %ref_patch_with_borde_1601, i8 %ref_patch_with_borde_1600) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3552 'call' 'call_ret3' <Predicate = true> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 3553 [1/1] (0.00ns)   --->   "%H_inv_2_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 0" [batch_align2d_hls/align2d.c:247]   --->   Operation 3553 'extractvalue' 'H_inv_2_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3554 [1/1] (0.00ns)   --->   "%H_inv_2_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3554 'extractvalue' 'H_inv_2_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3555 [1/1] (0.00ns)   --->   "%H_inv_2_2 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 2" [batch_align2d_hls/align2d.c:247]   --->   Operation 3555 'extractvalue' 'H_inv_2_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3556 [1/1] (0.00ns)   --->   "%H_inv_2_3 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 3" [batch_align2d_hls/align2d.c:247]   --->   Operation 3556 'extractvalue' 'H_inv_2_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3557 [1/1] (0.00ns)   --->   "%H_inv_2_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3557 'extractvalue' 'H_inv_2_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3558 [1/1] (0.00ns)   --->   "%H_inv_2_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 5" [batch_align2d_hls/align2d.c:247]   --->   Operation 3558 'extractvalue' 'H_inv_2_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3559 [1/1] (0.00ns)   --->   "%H_inv_2_6 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 6" [batch_align2d_hls/align2d.c:247]   --->   Operation 3559 'extractvalue' 'H_inv_2_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3560 [1/1] (0.00ns)   --->   "%H_inv_2_7 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 7" [batch_align2d_hls/align2d.c:247]   --->   Operation 3560 'extractvalue' 'H_inv_2_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3561 [1/1] (0.00ns)   --->   "%H_inv_2_8 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 8" [batch_align2d_hls/align2d.c:247]   --->   Operation 3561 'extractvalue' 'H_inv_2_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3562 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 9" [batch_align2d_hls/align2d.c:247]   --->   Operation 3562 'extractvalue' 'ref_patch_dx_2_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3563 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 10" [batch_align2d_hls/align2d.c:247]   --->   Operation 3563 'extractvalue' 'ref_patch_dx_2_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3564 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_2 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 11" [batch_align2d_hls/align2d.c:247]   --->   Operation 3564 'extractvalue' 'ref_patch_dx_2_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3565 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_3 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 12" [batch_align2d_hls/align2d.c:247]   --->   Operation 3565 'extractvalue' 'ref_patch_dx_2_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3566 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 13" [batch_align2d_hls/align2d.c:247]   --->   Operation 3566 'extractvalue' 'ref_patch_dx_2_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3567 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 14" [batch_align2d_hls/align2d.c:247]   --->   Operation 3567 'extractvalue' 'ref_patch_dx_2_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3568 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_6 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 15" [batch_align2d_hls/align2d.c:247]   --->   Operation 3568 'extractvalue' 'ref_patch_dx_2_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3569 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_7 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 16" [batch_align2d_hls/align2d.c:247]   --->   Operation 3569 'extractvalue' 'ref_patch_dx_2_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3570 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_8 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 17" [batch_align2d_hls/align2d.c:247]   --->   Operation 3570 'extractvalue' 'ref_patch_dx_2_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3571 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_9 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 18" [batch_align2d_hls/align2d.c:247]   --->   Operation 3571 'extractvalue' 'ref_patch_dx_2_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3572 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_10 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 19" [batch_align2d_hls/align2d.c:247]   --->   Operation 3572 'extractvalue' 'ref_patch_dx_2_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3573 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_11 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 20" [batch_align2d_hls/align2d.c:247]   --->   Operation 3573 'extractvalue' 'ref_patch_dx_2_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3574 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_12 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 21" [batch_align2d_hls/align2d.c:247]   --->   Operation 3574 'extractvalue' 'ref_patch_dx_2_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3575 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_13 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 22" [batch_align2d_hls/align2d.c:247]   --->   Operation 3575 'extractvalue' 'ref_patch_dx_2_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3576 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_14 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 23" [batch_align2d_hls/align2d.c:247]   --->   Operation 3576 'extractvalue' 'ref_patch_dx_2_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3577 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_15 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 24" [batch_align2d_hls/align2d.c:247]   --->   Operation 3577 'extractvalue' 'ref_patch_dx_2_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3578 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_16 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 25" [batch_align2d_hls/align2d.c:247]   --->   Operation 3578 'extractvalue' 'ref_patch_dx_2_16' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3579 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_17 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 26" [batch_align2d_hls/align2d.c:247]   --->   Operation 3579 'extractvalue' 'ref_patch_dx_2_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3580 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_18 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 27" [batch_align2d_hls/align2d.c:247]   --->   Operation 3580 'extractvalue' 'ref_patch_dx_2_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3581 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_19 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 28" [batch_align2d_hls/align2d.c:247]   --->   Operation 3581 'extractvalue' 'ref_patch_dx_2_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3582 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_20 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 29" [batch_align2d_hls/align2d.c:247]   --->   Operation 3582 'extractvalue' 'ref_patch_dx_2_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3583 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_21 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 30" [batch_align2d_hls/align2d.c:247]   --->   Operation 3583 'extractvalue' 'ref_patch_dx_2_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3584 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_22 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 31" [batch_align2d_hls/align2d.c:247]   --->   Operation 3584 'extractvalue' 'ref_patch_dx_2_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3585 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_23 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 32" [batch_align2d_hls/align2d.c:247]   --->   Operation 3585 'extractvalue' 'ref_patch_dx_2_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3586 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_24 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 33" [batch_align2d_hls/align2d.c:247]   --->   Operation 3586 'extractvalue' 'ref_patch_dx_2_24' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3587 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_25 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 34" [batch_align2d_hls/align2d.c:247]   --->   Operation 3587 'extractvalue' 'ref_patch_dx_2_25' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3588 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_26 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 35" [batch_align2d_hls/align2d.c:247]   --->   Operation 3588 'extractvalue' 'ref_patch_dx_2_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3589 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_27 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 36" [batch_align2d_hls/align2d.c:247]   --->   Operation 3589 'extractvalue' 'ref_patch_dx_2_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3590 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_28 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 37" [batch_align2d_hls/align2d.c:247]   --->   Operation 3590 'extractvalue' 'ref_patch_dx_2_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3591 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_29 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 38" [batch_align2d_hls/align2d.c:247]   --->   Operation 3591 'extractvalue' 'ref_patch_dx_2_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3592 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_30 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 39" [batch_align2d_hls/align2d.c:247]   --->   Operation 3592 'extractvalue' 'ref_patch_dx_2_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3593 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_31 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 40" [batch_align2d_hls/align2d.c:247]   --->   Operation 3593 'extractvalue' 'ref_patch_dx_2_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3594 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_32 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 41" [batch_align2d_hls/align2d.c:247]   --->   Operation 3594 'extractvalue' 'ref_patch_dx_2_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3595 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_33 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 42" [batch_align2d_hls/align2d.c:247]   --->   Operation 3595 'extractvalue' 'ref_patch_dx_2_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3596 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_34 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 43" [batch_align2d_hls/align2d.c:247]   --->   Operation 3596 'extractvalue' 'ref_patch_dx_2_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3597 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_35 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 44" [batch_align2d_hls/align2d.c:247]   --->   Operation 3597 'extractvalue' 'ref_patch_dx_2_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3598 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_36 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 45" [batch_align2d_hls/align2d.c:247]   --->   Operation 3598 'extractvalue' 'ref_patch_dx_2_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3599 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_37 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 46" [batch_align2d_hls/align2d.c:247]   --->   Operation 3599 'extractvalue' 'ref_patch_dx_2_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3600 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_38 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 47" [batch_align2d_hls/align2d.c:247]   --->   Operation 3600 'extractvalue' 'ref_patch_dx_2_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3601 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_39 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 48" [batch_align2d_hls/align2d.c:247]   --->   Operation 3601 'extractvalue' 'ref_patch_dx_2_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3602 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_40 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 49" [batch_align2d_hls/align2d.c:247]   --->   Operation 3602 'extractvalue' 'ref_patch_dx_2_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3603 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_41 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 50" [batch_align2d_hls/align2d.c:247]   --->   Operation 3603 'extractvalue' 'ref_patch_dx_2_41' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3604 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_42 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 51" [batch_align2d_hls/align2d.c:247]   --->   Operation 3604 'extractvalue' 'ref_patch_dx_2_42' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3605 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_43 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 52" [batch_align2d_hls/align2d.c:247]   --->   Operation 3605 'extractvalue' 'ref_patch_dx_2_43' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3606 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_44 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 53" [batch_align2d_hls/align2d.c:247]   --->   Operation 3606 'extractvalue' 'ref_patch_dx_2_44' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3607 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_45 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 54" [batch_align2d_hls/align2d.c:247]   --->   Operation 3607 'extractvalue' 'ref_patch_dx_2_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3608 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_46 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 55" [batch_align2d_hls/align2d.c:247]   --->   Operation 3608 'extractvalue' 'ref_patch_dx_2_46' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3609 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_47 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 56" [batch_align2d_hls/align2d.c:247]   --->   Operation 3609 'extractvalue' 'ref_patch_dx_2_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3610 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_48 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 57" [batch_align2d_hls/align2d.c:247]   --->   Operation 3610 'extractvalue' 'ref_patch_dx_2_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3611 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_49 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 58" [batch_align2d_hls/align2d.c:247]   --->   Operation 3611 'extractvalue' 'ref_patch_dx_2_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3612 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_50 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 59" [batch_align2d_hls/align2d.c:247]   --->   Operation 3612 'extractvalue' 'ref_patch_dx_2_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3613 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_51 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 60" [batch_align2d_hls/align2d.c:247]   --->   Operation 3613 'extractvalue' 'ref_patch_dx_2_51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3614 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_52 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 61" [batch_align2d_hls/align2d.c:247]   --->   Operation 3614 'extractvalue' 'ref_patch_dx_2_52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3615 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_53 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 62" [batch_align2d_hls/align2d.c:247]   --->   Operation 3615 'extractvalue' 'ref_patch_dx_2_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3616 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_54 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 63" [batch_align2d_hls/align2d.c:247]   --->   Operation 3616 'extractvalue' 'ref_patch_dx_2_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3617 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_55 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 64" [batch_align2d_hls/align2d.c:247]   --->   Operation 3617 'extractvalue' 'ref_patch_dx_2_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3618 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_56 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 65" [batch_align2d_hls/align2d.c:247]   --->   Operation 3618 'extractvalue' 'ref_patch_dx_2_56' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3619 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_57 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 66" [batch_align2d_hls/align2d.c:247]   --->   Operation 3619 'extractvalue' 'ref_patch_dx_2_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3620 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_58 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 67" [batch_align2d_hls/align2d.c:247]   --->   Operation 3620 'extractvalue' 'ref_patch_dx_2_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3621 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_59 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 68" [batch_align2d_hls/align2d.c:247]   --->   Operation 3621 'extractvalue' 'ref_patch_dx_2_59' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3622 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_60 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 69" [batch_align2d_hls/align2d.c:247]   --->   Operation 3622 'extractvalue' 'ref_patch_dx_2_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3623 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_61 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 70" [batch_align2d_hls/align2d.c:247]   --->   Operation 3623 'extractvalue' 'ref_patch_dx_2_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3624 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_62 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 71" [batch_align2d_hls/align2d.c:247]   --->   Operation 3624 'extractvalue' 'ref_patch_dx_2_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3625 [1/1] (0.00ns)   --->   "%ref_patch_dx_2_63 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret3, 72" [batch_align2d_hls/align2d.c:247]   --->   Operation 3625 'extractvalue' 'ref_patch_dx_2_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3626 [1/2] (8.27ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @compute_inverse_hess(i8 %ref_patch_with_borde_1599, i8 %ref_patch_with_borde_1598, i8 %ref_patch_with_borde_1597, i8 %ref_patch_with_borde_1596, i8 %ref_patch_with_borde_1595, i8 %ref_patch_with_borde_1594, i8 %ref_patch_with_borde_1593, i8 %ref_patch_with_borde_1592, i8 %ref_patch_with_borde_1591, i8 %ref_patch_with_borde_1590, i8 %ref_patch_with_borde_1589, i8 %ref_patch_with_borde_1588, i8 %ref_patch_with_borde_1587, i8 %ref_patch_with_borde_1586, i8 %ref_patch_with_borde_1585, i8 %ref_patch_with_borde_1584, i8 %ref_patch_with_borde_1583, i8 %ref_patch_with_borde_1582, i8 %ref_patch_with_borde_1581, i8 %ref_patch_with_borde_1580, i8 %ref_patch_with_borde_1579, i8 %ref_patch_with_borde_1578, i8 %ref_patch_with_borde_1577, i8 %ref_patch_with_borde_1576, i8 %ref_patch_with_borde_1575, i8 %ref_patch_with_borde_1574, i8 %ref_patch_with_borde_1573, i8 %ref_patch_with_borde_1572, i8 %ref_patch_with_borde_1571, i8 %ref_patch_with_borde_1570, i8 %ref_patch_with_borde_1569, i8 %ref_patch_with_borde_1568, i8 %ref_patch_with_borde_1567, i8 %ref_patch_with_borde_1566, i8 %ref_patch_with_borde_1565, i8 %ref_patch_with_borde_1564, i8 %ref_patch_with_borde_1563, i8 %ref_patch_with_borde_1562, i8 %ref_patch_with_borde_1561, i8 %ref_patch_with_borde_1560, i8 %ref_patch_with_borde_1559, i8 %ref_patch_with_borde_1558, i8 %ref_patch_with_borde_1557, i8 %ref_patch_with_borde_1556, i8 %ref_patch_with_borde_1555, i8 %ref_patch_with_borde_1554, i8 %ref_patch_with_borde_1553, i8 %ref_patch_with_borde_1552, i8 %ref_patch_with_borde_1551, i8 %ref_patch_with_borde_1550, i8 %ref_patch_with_borde_1549, i8 %ref_patch_with_borde_1548, i8 %ref_patch_with_borde_1547, i8 %ref_patch_with_borde_1546, i8 %ref_patch_with_borde_1545, i8 %ref_patch_with_borde_1544, i8 %ref_patch_with_borde_1543, i8 %ref_patch_with_borde_1542, i8 %ref_patch_with_borde_1541, i8 %ref_patch_with_borde_1540, i8 %ref_patch_with_borde_1539, i8 %ref_patch_with_borde_1538, i8 %ref_patch_with_borde_1537, i8 %ref_patch_with_borde_1536, i8 %ref_patch_with_borde_1535, i8 %ref_patch_with_borde_1534, i8 %ref_patch_with_borde_1533, i8 %ref_patch_with_borde_1532, i8 %ref_patch_with_borde_1531, i8 %ref_patch_with_borde_1530, i8 %ref_patch_with_borde_1529, i8 %ref_patch_with_borde_1528, i8 %ref_patch_with_borde_1527, i8 %ref_patch_with_borde_1526, i8 %ref_patch_with_borde_1525, i8 %ref_patch_with_borde_1524, i8 %ref_patch_with_borde_1523, i8 %ref_patch_with_borde_1522, i8 %ref_patch_with_borde_1521, i8 %ref_patch_with_borde_1520, i8 %ref_patch_with_borde_1519, i8 %ref_patch_with_borde_1518, i8 %ref_patch_with_borde_1517, i8 %ref_patch_with_borde_1516, i8 %ref_patch_with_borde_1515, i8 %ref_patch_with_borde_1514, i8 %ref_patch_with_borde_1513, i8 %ref_patch_with_borde_1512, i8 %ref_patch_with_borde_1511, i8 %ref_patch_with_borde_1510, i8 %ref_patch_with_borde_1509, i8 %ref_patch_with_borde_1508, i8 %ref_patch_with_borde_1507, i8 %ref_patch_with_borde_1506, i8 %ref_patch_with_borde_1505, i8 %ref_patch_with_borde_1504, i8 %ref_patch_with_borde_1503, i8 %ref_patch_with_borde_1502, i8 %ref_patch_with_borde_1501, i8 %ref_patch_with_borde_1500) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3626 'call' 'call_ret' <Predicate = true> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 3627 [1/1] (0.00ns)   --->   "%H_inv_3_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 0" [batch_align2d_hls/align2d.c:247]   --->   Operation 3627 'extractvalue' 'H_inv_3_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3628 [1/1] (0.00ns)   --->   "%H_inv_3_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3628 'extractvalue' 'H_inv_3_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3629 [1/1] (0.00ns)   --->   "%H_inv_3_2 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 2" [batch_align2d_hls/align2d.c:247]   --->   Operation 3629 'extractvalue' 'H_inv_3_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3630 [1/1] (0.00ns)   --->   "%H_inv_3_3 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 3" [batch_align2d_hls/align2d.c:247]   --->   Operation 3630 'extractvalue' 'H_inv_3_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3631 [1/1] (0.00ns)   --->   "%H_inv_3_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3631 'extractvalue' 'H_inv_3_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3632 [1/1] (0.00ns)   --->   "%H_inv_3_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 5" [batch_align2d_hls/align2d.c:247]   --->   Operation 3632 'extractvalue' 'H_inv_3_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3633 [1/1] (0.00ns)   --->   "%H_inv_3_6 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 6" [batch_align2d_hls/align2d.c:247]   --->   Operation 3633 'extractvalue' 'H_inv_3_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3634 [1/1] (0.00ns)   --->   "%H_inv_3_7 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 7" [batch_align2d_hls/align2d.c:247]   --->   Operation 3634 'extractvalue' 'H_inv_3_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3635 [1/1] (0.00ns)   --->   "%H_inv_3_8 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 8" [batch_align2d_hls/align2d.c:247]   --->   Operation 3635 'extractvalue' 'H_inv_3_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3636 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_0 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 9" [batch_align2d_hls/align2d.c:247]   --->   Operation 3636 'extractvalue' 'ref_patch_dx_3_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3637 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_1 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 10" [batch_align2d_hls/align2d.c:247]   --->   Operation 3637 'extractvalue' 'ref_patch_dx_3_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3638 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_2 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 11" [batch_align2d_hls/align2d.c:247]   --->   Operation 3638 'extractvalue' 'ref_patch_dx_3_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3639 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_3 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 12" [batch_align2d_hls/align2d.c:247]   --->   Operation 3639 'extractvalue' 'ref_patch_dx_3_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3640 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 13" [batch_align2d_hls/align2d.c:247]   --->   Operation 3640 'extractvalue' 'ref_patch_dx_3_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3641 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 14" [batch_align2d_hls/align2d.c:247]   --->   Operation 3641 'extractvalue' 'ref_patch_dx_3_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3642 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_6 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 15" [batch_align2d_hls/align2d.c:247]   --->   Operation 3642 'extractvalue' 'ref_patch_dx_3_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3643 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_7 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 16" [batch_align2d_hls/align2d.c:247]   --->   Operation 3643 'extractvalue' 'ref_patch_dx_3_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3644 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_8 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 17" [batch_align2d_hls/align2d.c:247]   --->   Operation 3644 'extractvalue' 'ref_patch_dx_3_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3645 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_9 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 18" [batch_align2d_hls/align2d.c:247]   --->   Operation 3645 'extractvalue' 'ref_patch_dx_3_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3646 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_10 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 19" [batch_align2d_hls/align2d.c:247]   --->   Operation 3646 'extractvalue' 'ref_patch_dx_3_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3647 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_11 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 20" [batch_align2d_hls/align2d.c:247]   --->   Operation 3647 'extractvalue' 'ref_patch_dx_3_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3648 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_12 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 21" [batch_align2d_hls/align2d.c:247]   --->   Operation 3648 'extractvalue' 'ref_patch_dx_3_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3649 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_13 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 22" [batch_align2d_hls/align2d.c:247]   --->   Operation 3649 'extractvalue' 'ref_patch_dx_3_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3650 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_14 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 23" [batch_align2d_hls/align2d.c:247]   --->   Operation 3650 'extractvalue' 'ref_patch_dx_3_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3651 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_15 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 24" [batch_align2d_hls/align2d.c:247]   --->   Operation 3651 'extractvalue' 'ref_patch_dx_3_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3652 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_16 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 25" [batch_align2d_hls/align2d.c:247]   --->   Operation 3652 'extractvalue' 'ref_patch_dx_3_16' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3653 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_17 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 26" [batch_align2d_hls/align2d.c:247]   --->   Operation 3653 'extractvalue' 'ref_patch_dx_3_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3654 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_18 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 27" [batch_align2d_hls/align2d.c:247]   --->   Operation 3654 'extractvalue' 'ref_patch_dx_3_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3655 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_19 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 28" [batch_align2d_hls/align2d.c:247]   --->   Operation 3655 'extractvalue' 'ref_patch_dx_3_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3656 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_20 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 29" [batch_align2d_hls/align2d.c:247]   --->   Operation 3656 'extractvalue' 'ref_patch_dx_3_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3657 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_21 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 30" [batch_align2d_hls/align2d.c:247]   --->   Operation 3657 'extractvalue' 'ref_patch_dx_3_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3658 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_22 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 31" [batch_align2d_hls/align2d.c:247]   --->   Operation 3658 'extractvalue' 'ref_patch_dx_3_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3659 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_23 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 32" [batch_align2d_hls/align2d.c:247]   --->   Operation 3659 'extractvalue' 'ref_patch_dx_3_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3660 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_24 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 33" [batch_align2d_hls/align2d.c:247]   --->   Operation 3660 'extractvalue' 'ref_patch_dx_3_24' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3661 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_25 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 34" [batch_align2d_hls/align2d.c:247]   --->   Operation 3661 'extractvalue' 'ref_patch_dx_3_25' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3662 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_26 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 35" [batch_align2d_hls/align2d.c:247]   --->   Operation 3662 'extractvalue' 'ref_patch_dx_3_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3663 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_27 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 36" [batch_align2d_hls/align2d.c:247]   --->   Operation 3663 'extractvalue' 'ref_patch_dx_3_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3664 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_28 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 37" [batch_align2d_hls/align2d.c:247]   --->   Operation 3664 'extractvalue' 'ref_patch_dx_3_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3665 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_29 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 38" [batch_align2d_hls/align2d.c:247]   --->   Operation 3665 'extractvalue' 'ref_patch_dx_3_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3666 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_30 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 39" [batch_align2d_hls/align2d.c:247]   --->   Operation 3666 'extractvalue' 'ref_patch_dx_3_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3667 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_31 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 40" [batch_align2d_hls/align2d.c:247]   --->   Operation 3667 'extractvalue' 'ref_patch_dx_3_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3668 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_32 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 41" [batch_align2d_hls/align2d.c:247]   --->   Operation 3668 'extractvalue' 'ref_patch_dx_3_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3669 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_33 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 42" [batch_align2d_hls/align2d.c:247]   --->   Operation 3669 'extractvalue' 'ref_patch_dx_3_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3670 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_34 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 43" [batch_align2d_hls/align2d.c:247]   --->   Operation 3670 'extractvalue' 'ref_patch_dx_3_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3671 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_35 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 44" [batch_align2d_hls/align2d.c:247]   --->   Operation 3671 'extractvalue' 'ref_patch_dx_3_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3672 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_36 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 45" [batch_align2d_hls/align2d.c:247]   --->   Operation 3672 'extractvalue' 'ref_patch_dx_3_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3673 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_37 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 46" [batch_align2d_hls/align2d.c:247]   --->   Operation 3673 'extractvalue' 'ref_patch_dx_3_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3674 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_38 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 47" [batch_align2d_hls/align2d.c:247]   --->   Operation 3674 'extractvalue' 'ref_patch_dx_3_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3675 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_39 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 48" [batch_align2d_hls/align2d.c:247]   --->   Operation 3675 'extractvalue' 'ref_patch_dx_3_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3676 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_40 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 49" [batch_align2d_hls/align2d.c:247]   --->   Operation 3676 'extractvalue' 'ref_patch_dx_3_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3677 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_41 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 50" [batch_align2d_hls/align2d.c:247]   --->   Operation 3677 'extractvalue' 'ref_patch_dx_3_41' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3678 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_42 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 51" [batch_align2d_hls/align2d.c:247]   --->   Operation 3678 'extractvalue' 'ref_patch_dx_3_42' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3679 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_43 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 52" [batch_align2d_hls/align2d.c:247]   --->   Operation 3679 'extractvalue' 'ref_patch_dx_3_43' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3680 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_44 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 53" [batch_align2d_hls/align2d.c:247]   --->   Operation 3680 'extractvalue' 'ref_patch_dx_3_44' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3681 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_45 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 54" [batch_align2d_hls/align2d.c:247]   --->   Operation 3681 'extractvalue' 'ref_patch_dx_3_45' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3682 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_46 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 55" [batch_align2d_hls/align2d.c:247]   --->   Operation 3682 'extractvalue' 'ref_patch_dx_3_46' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3683 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_47 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 56" [batch_align2d_hls/align2d.c:247]   --->   Operation 3683 'extractvalue' 'ref_patch_dx_3_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3684 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_48 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 57" [batch_align2d_hls/align2d.c:247]   --->   Operation 3684 'extractvalue' 'ref_patch_dx_3_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3685 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_49 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 58" [batch_align2d_hls/align2d.c:247]   --->   Operation 3685 'extractvalue' 'ref_patch_dx_3_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3686 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_50 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 59" [batch_align2d_hls/align2d.c:247]   --->   Operation 3686 'extractvalue' 'ref_patch_dx_3_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3687 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_51 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 60" [batch_align2d_hls/align2d.c:247]   --->   Operation 3687 'extractvalue' 'ref_patch_dx_3_51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3688 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_52 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 61" [batch_align2d_hls/align2d.c:247]   --->   Operation 3688 'extractvalue' 'ref_patch_dx_3_52' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3689 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_53 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 62" [batch_align2d_hls/align2d.c:247]   --->   Operation 3689 'extractvalue' 'ref_patch_dx_3_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3690 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_54 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 63" [batch_align2d_hls/align2d.c:247]   --->   Operation 3690 'extractvalue' 'ref_patch_dx_3_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3691 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_55 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 64" [batch_align2d_hls/align2d.c:247]   --->   Operation 3691 'extractvalue' 'ref_patch_dx_3_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3692 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_56 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 65" [batch_align2d_hls/align2d.c:247]   --->   Operation 3692 'extractvalue' 'ref_patch_dx_3_56' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3693 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_57 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 66" [batch_align2d_hls/align2d.c:247]   --->   Operation 3693 'extractvalue' 'ref_patch_dx_3_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3694 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_58 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 67" [batch_align2d_hls/align2d.c:247]   --->   Operation 3694 'extractvalue' 'ref_patch_dx_3_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3695 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_59 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 68" [batch_align2d_hls/align2d.c:247]   --->   Operation 3695 'extractvalue' 'ref_patch_dx_3_59' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3696 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_60 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 69" [batch_align2d_hls/align2d.c:247]   --->   Operation 3696 'extractvalue' 'ref_patch_dx_3_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3697 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_61 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 70" [batch_align2d_hls/align2d.c:247]   --->   Operation 3697 'extractvalue' 'ref_patch_dx_3_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3698 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_62 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 71" [batch_align2d_hls/align2d.c:247]   --->   Operation 3698 'extractvalue' 'ref_patch_dx_3_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3699 [1/1] (0.00ns)   --->   "%ref_patch_dx_3_63 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 72" [batch_align2d_hls/align2d.c:247]   --->   Operation 3699 'extractvalue' 'ref_patch_dx_3_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3700 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { float, float } @gauss_newton_optim(i8 %ref_patch_with_borde_1899, i8 %ref_patch_with_borde_1898, i8 %ref_patch_with_borde_1897, i8 %ref_patch_with_borde_1896, i8 %ref_patch_with_borde_1895, i8 %ref_patch_with_borde_1894, i8 %ref_patch_with_borde_1893, i8 %ref_patch_with_borde_1892, i8 %ref_patch_with_borde_1891, i8 %ref_patch_with_borde_1890, i8 %ref_patch_with_borde_1889, i8 %ref_patch_with_borde_1888, i8 %ref_patch_with_borde_1887, i8 %ref_patch_with_borde_1886, i8 %ref_patch_with_borde_1885, i8 %ref_patch_with_borde_1884, i8 %ref_patch_with_borde_1883, i8 %ref_patch_with_borde_1882, i8 %ref_patch_with_borde_1881, i8 %ref_patch_with_borde_1880, i8 %ref_patch_with_borde_1879, i8 %ref_patch_with_borde_1878, i8 %ref_patch_with_borde_1877, i8 %ref_patch_with_borde_1876, i8 %ref_patch_with_borde_1875, i8 %ref_patch_with_borde_1874, i8 %ref_patch_with_borde_1873, i8 %ref_patch_with_borde_1872, i8 %ref_patch_with_borde_1871, i8 %ref_patch_with_borde_1870, i8 %ref_patch_with_borde_1869, i8 %ref_patch_with_borde_1868, i8 %ref_patch_with_borde_1867, i8 %ref_patch_with_borde_1866, i8 %ref_patch_with_borde_1865, i8 %ref_patch_with_borde_1864, i8 %ref_patch_with_borde_1863, i8 %ref_patch_with_borde_1862, i8 %ref_patch_with_borde_1861, i8 %ref_patch_with_borde_1860, i8 %ref_patch_with_borde_1859, i8 %ref_patch_with_borde_1858, i8 %ref_patch_with_borde_1857, i8 %ref_patch_with_borde_1856, i8 %ref_patch_with_borde_1855, i8 %ref_patch_with_borde_1854, i8 %ref_patch_with_borde_1853, i8 %ref_patch_with_borde_1852, i8 %ref_patch_with_borde_1851, i8 %ref_patch_with_borde_1850, i8 %ref_patch_with_borde_1849, i8 %ref_patch_with_borde_1848, i8 %ref_patch_with_borde_1847, i8 %ref_patch_with_borde_1846, i8 %ref_patch_with_borde_1845, i8 %ref_patch_with_borde_1844, i8 %ref_patch_with_borde_1843, i8 %ref_patch_with_borde_1842, i8 %ref_patch_with_borde_1841, i8 %ref_patch_with_borde_1840, i8 %ref_patch_with_borde_1839, i8 %ref_patch_with_borde_1838, i8 %ref_patch_with_borde_1837, i8 %ref_patch_with_borde_1836, i8 %ref_patch_with_borde_1835, i8 %ref_patch_with_borde_1834, i8 %ref_patch_with_borde_1833, i8 %ref_patch_with_borde_1832, i8 %ref_patch_with_borde_1831, i8 %ref_patch_with_borde_1830, i8 %ref_patch_with_borde_1829, i8 %ref_patch_with_borde_1828, i8 %ref_patch_with_borde_1827, i8 %ref_patch_with_borde_1826, i8 %ref_patch_with_borde_1825, i8 %ref_patch_with_borde_1824, i8 %ref_patch_with_borde_1823, i8 %ref_patch_with_borde_1822, i8 %ref_patch_with_borde_1821, i8 %ref_patch_with_borde_1820, i8 %ref_patch_with_borde_1819, i8 %ref_patch_with_borde_1818, i8 %ref_patch_with_borde_1817, i8 %ref_patch_with_borde_1816, i8 %ref_patch_with_borde_1815, i8 %ref_patch_with_borde_1814, i8 %ref_patch_with_borde_1813, i8 %ref_patch_with_borde_1812, i8 %ref_patch_with_borde_1811, i8 %ref_patch_with_borde_1810, i8 %ref_patch_with_borde_1809, i8 %ref_patch_with_borde_1808, i8 %ref_patch_with_borde_1807, i8 %ref_patch_with_borde_1806, i8 %ref_patch_with_borde_1805, i8 %ref_patch_with_borde_1804, i8 %ref_patch_with_borde_1803, i8 %ref_patch_with_borde_1802, i8 %ref_patch_with_borde_1801, i8 %ref_patch_with_borde_1800, i16 %img_w_read, float %H_inv_0_0, float %H_inv_0_1, float %H_inv_0_2, float %H_inv_0_3, float %H_inv_0_4, float %H_inv_0_5, float %H_inv_0_6, float %H_inv_0_7, float %H_inv_0_8, float %ref_patch_dx_0_0, float %ref_patch_dx_0_1, float %ref_patch_dx_0_2, float %ref_patch_dx_0_3, float %ref_patch_dx_0_4, float %ref_patch_dx_0_5, float %ref_patch_dx_0_6, float %ref_patch_dx_0_7, float %ref_patch_dx_0_8, float %ref_patch_dx_0_9, float %ref_patch_dx_0_10, float %ref_patch_dx_0_11, float %ref_patch_dx_0_12, float %ref_patch_dx_0_13, float %ref_patch_dx_0_14, float %ref_patch_dx_0_15, float %ref_patch_dx_0_16, float %ref_patch_dx_0_17, float %ref_patch_dx_0_18, float %ref_patch_dx_0_19, float %ref_patch_dx_0_20, float %ref_patch_dx_0_21, float %ref_patch_dx_0_22, float %ref_patch_dx_0_23, float %ref_patch_dx_0_24, float %ref_patch_dx_0_25, float %ref_patch_dx_0_26, float %ref_patch_dx_0_27, float %ref_patch_dx_0_28, float %ref_patch_dx_0_29, float %ref_patch_dx_0_30, float %ref_patch_dx_0_31, float %ref_patch_dx_0_32, float %ref_patch_dx_0_33, float %ref_patch_dx_0_34, float %ref_patch_dx_0_35, float %ref_patch_dx_0_36, float %ref_patch_dx_0_37, float %ref_patch_dx_0_38, float %ref_patch_dx_0_39, float %ref_patch_dx_0_40, float %ref_patch_dx_0_41, float %ref_patch_dx_0_42, float %ref_patch_dx_0_43, float %ref_patch_dx_0_44, float %ref_patch_dx_0_45, float %ref_patch_dx_0_46, float %ref_patch_dx_0_47, float %ref_patch_dx_0_48, float %ref_patch_dx_0_49, float %ref_patch_dx_0_50, float %ref_patch_dx_0_51, float %ref_patch_dx_0_52, float %ref_patch_dx_0_53, float %ref_patch_dx_0_54, float %ref_patch_dx_0_55, float %ref_patch_dx_0_56, float %ref_patch_dx_0_57, float %ref_patch_dx_0_58, float %ref_patch_dx_0_59, float %ref_patch_dx_0_60, float %ref_patch_dx_0_61, float %ref_patch_dx_0_62, float %ref_patch_dx_0_63, float %cur_px_estimate_0_0_s, float %cur_px_estimate_0_1_s) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3700 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 3701 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_0_1 = extractvalue { float, float } %call_ret4, 0" [batch_align2d_hls/align2d.c:247]   --->   Operation 3701 'extractvalue' 'cur_px_estimate_0_0_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3702 [1/1] (0.65ns)   --->   "store float %cur_px_estimate_0_0_1, float* @cur_px_estimate_0_0, align 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3702 'store' <Predicate = true> <Delay = 0.65>
ST_35 : Operation 3703 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_1_1 = extractvalue { float, float } %call_ret4, 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3703 'extractvalue' 'cur_px_estimate_0_1_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3704 [1/1] (0.65ns)   --->   "store float %cur_px_estimate_0_1_1, float* @cur_px_estimate_0_1, align 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3704 'store' <Predicate = true> <Delay = 0.65>

State 36 <SV = 29> <Delay = 0.69>
ST_36 : Operation 3705 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_0_s = load float* @cur_px_estimate_1_0, align 4"   --->   Operation 3705 'load' 'cur_px_estimate_1_0_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3706 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_1_s = load float* @cur_px_estimate_1_1, align 4"   --->   Operation 3706 'load' 'cur_px_estimate_1_1_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3707 [2/2] (0.69ns)   --->   "%call_ret5 = call fastcc { float, float } @gauss_newton_optim(i8 %ref_patch_with_borde_1799, i8 %ref_patch_with_borde_1798, i8 %ref_patch_with_borde_1797, i8 %ref_patch_with_borde_1796, i8 %ref_patch_with_borde_1795, i8 %ref_patch_with_borde_1794, i8 %ref_patch_with_borde_1793, i8 %ref_patch_with_borde_1792, i8 %ref_patch_with_borde_1791, i8 %ref_patch_with_borde_1790, i8 %ref_patch_with_borde_1789, i8 %ref_patch_with_borde_1788, i8 %ref_patch_with_borde_1787, i8 %ref_patch_with_borde_1786, i8 %ref_patch_with_borde_1785, i8 %ref_patch_with_borde_1784, i8 %ref_patch_with_borde_1783, i8 %ref_patch_with_borde_1782, i8 %ref_patch_with_borde_1781, i8 %ref_patch_with_borde_1780, i8 %ref_patch_with_borde_1779, i8 %ref_patch_with_borde_1778, i8 %ref_patch_with_borde_1777, i8 %ref_patch_with_borde_1776, i8 %ref_patch_with_borde_1775, i8 %ref_patch_with_borde_1774, i8 %ref_patch_with_borde_1773, i8 %ref_patch_with_borde_1772, i8 %ref_patch_with_borde_1771, i8 %ref_patch_with_borde_1770, i8 %ref_patch_with_borde_1769, i8 %ref_patch_with_borde_1768, i8 %ref_patch_with_borde_1767, i8 %ref_patch_with_borde_1766, i8 %ref_patch_with_borde_1765, i8 %ref_patch_with_borde_1764, i8 %ref_patch_with_borde_1763, i8 %ref_patch_with_borde_1762, i8 %ref_patch_with_borde_1761, i8 %ref_patch_with_borde_1760, i8 %ref_patch_with_borde_1759, i8 %ref_patch_with_borde_1758, i8 %ref_patch_with_borde_1757, i8 %ref_patch_with_borde_1756, i8 %ref_patch_with_borde_1755, i8 %ref_patch_with_borde_1754, i8 %ref_patch_with_borde_1753, i8 %ref_patch_with_borde_1752, i8 %ref_patch_with_borde_1751, i8 %ref_patch_with_borde_1750, i8 %ref_patch_with_borde_1749, i8 %ref_patch_with_borde_1748, i8 %ref_patch_with_borde_1747, i8 %ref_patch_with_borde_1746, i8 %ref_patch_with_borde_1745, i8 %ref_patch_with_borde_1744, i8 %ref_patch_with_borde_1743, i8 %ref_patch_with_borde_1742, i8 %ref_patch_with_borde_1741, i8 %ref_patch_with_borde_1740, i8 %ref_patch_with_borde_1739, i8 %ref_patch_with_borde_1738, i8 %ref_patch_with_borde_1737, i8 %ref_patch_with_borde_1736, i8 %ref_patch_with_borde_1735, i8 %ref_patch_with_borde_1734, i8 %ref_patch_with_borde_1733, i8 %ref_patch_with_borde_1732, i8 %ref_patch_with_borde_1731, i8 %ref_patch_with_borde_1730, i8 %ref_patch_with_borde_1729, i8 %ref_patch_with_borde_1728, i8 %ref_patch_with_borde_1727, i8 %ref_patch_with_borde_1726, i8 %ref_patch_with_borde_1725, i8 %ref_patch_with_borde_1724, i8 %ref_patch_with_borde_1723, i8 %ref_patch_with_borde_1722, i8 %ref_patch_with_borde_1721, i8 %ref_patch_with_borde_1720, i8 %ref_patch_with_borde_1719, i8 %ref_patch_with_borde_1718, i8 %ref_patch_with_borde_1717, i8 %ref_patch_with_borde_1716, i8 %ref_patch_with_borde_1715, i8 %ref_patch_with_borde_1714, i8 %ref_patch_with_borde_1713, i8 %ref_patch_with_borde_1712, i8 %ref_patch_with_borde_1711, i8 %ref_patch_with_borde_1710, i8 %ref_patch_with_borde_1709, i8 %ref_patch_with_borde_1708, i8 %ref_patch_with_borde_1707, i8 %ref_patch_with_borde_1706, i8 %ref_patch_with_borde_1705, i8 %ref_patch_with_borde_1704, i8 %ref_patch_with_borde_1703, i8 %ref_patch_with_borde_1702, i8 %ref_patch_with_borde_1701, i8 %ref_patch_with_borde_1700, i16 %img_w_read, float %H_inv_1_0, float %H_inv_1_1, float %H_inv_1_2, float %H_inv_1_3, float %H_inv_1_4, float %H_inv_1_5, float %H_inv_1_6, float %H_inv_1_7, float %H_inv_1_8, float %ref_patch_dx_1_0, float %ref_patch_dx_1_1, float %ref_patch_dx_1_2, float %ref_patch_dx_1_3, float %ref_patch_dx_1_4, float %ref_patch_dx_1_5, float %ref_patch_dx_1_6, float %ref_patch_dx_1_7, float %ref_patch_dx_1_8, float %ref_patch_dx_1_9, float %ref_patch_dx_1_10, float %ref_patch_dx_1_11, float %ref_patch_dx_1_12, float %ref_patch_dx_1_13, float %ref_patch_dx_1_14, float %ref_patch_dx_1_15, float %ref_patch_dx_1_16, float %ref_patch_dx_1_17, float %ref_patch_dx_1_18, float %ref_patch_dx_1_19, float %ref_patch_dx_1_20, float %ref_patch_dx_1_21, float %ref_patch_dx_1_22, float %ref_patch_dx_1_23, float %ref_patch_dx_1_24, float %ref_patch_dx_1_25, float %ref_patch_dx_1_26, float %ref_patch_dx_1_27, float %ref_patch_dx_1_28, float %ref_patch_dx_1_29, float %ref_patch_dx_1_30, float %ref_patch_dx_1_31, float %ref_patch_dx_1_32, float %ref_patch_dx_1_33, float %ref_patch_dx_1_34, float %ref_patch_dx_1_35, float %ref_patch_dx_1_36, float %ref_patch_dx_1_37, float %ref_patch_dx_1_38, float %ref_patch_dx_1_39, float %ref_patch_dx_1_40, float %ref_patch_dx_1_41, float %ref_patch_dx_1_42, float %ref_patch_dx_1_43, float %ref_patch_dx_1_44, float %ref_patch_dx_1_45, float %ref_patch_dx_1_46, float %ref_patch_dx_1_47, float %ref_patch_dx_1_48, float %ref_patch_dx_1_49, float %ref_patch_dx_1_50, float %ref_patch_dx_1_51, float %ref_patch_dx_1_52, float %ref_patch_dx_1_53, float %ref_patch_dx_1_54, float %ref_patch_dx_1_55, float %ref_patch_dx_1_56, float %ref_patch_dx_1_57, float %ref_patch_dx_1_58, float %ref_patch_dx_1_59, float %ref_patch_dx_1_60, float %ref_patch_dx_1_61, float %ref_patch_dx_1_62, float %ref_patch_dx_1_63, float %cur_px_estimate_1_0_s, float %cur_px_estimate_1_1_s) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3707 'call' 'call_ret5' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 3708 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_0_s = load float* @cur_px_estimate_2_0, align 4"   --->   Operation 3708 'load' 'cur_px_estimate_2_0_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3709 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_1_s = load float* @cur_px_estimate_2_1, align 4"   --->   Operation 3709 'load' 'cur_px_estimate_2_1_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3710 [2/2] (0.69ns)   --->   "%call_ret6 = call fastcc { float, float } @gauss_newton_optim(i8 %ref_patch_with_borde_1699, i8 %ref_patch_with_borde_1698, i8 %ref_patch_with_borde_1697, i8 %ref_patch_with_borde_1696, i8 %ref_patch_with_borde_1695, i8 %ref_patch_with_borde_1694, i8 %ref_patch_with_borde_1693, i8 %ref_patch_with_borde_1692, i8 %ref_patch_with_borde_1691, i8 %ref_patch_with_borde_1690, i8 %ref_patch_with_borde_1689, i8 %ref_patch_with_borde_1688, i8 %ref_patch_with_borde_1687, i8 %ref_patch_with_borde_1686, i8 %ref_patch_with_borde_1685, i8 %ref_patch_with_borde_1684, i8 %ref_patch_with_borde_1683, i8 %ref_patch_with_borde_1682, i8 %ref_patch_with_borde_1681, i8 %ref_patch_with_borde_1680, i8 %ref_patch_with_borde_1679, i8 %ref_patch_with_borde_1678, i8 %ref_patch_with_borde_1677, i8 %ref_patch_with_borde_1676, i8 %ref_patch_with_borde_1675, i8 %ref_patch_with_borde_1674, i8 %ref_patch_with_borde_1673, i8 %ref_patch_with_borde_1672, i8 %ref_patch_with_borde_1671, i8 %ref_patch_with_borde_1670, i8 %ref_patch_with_borde_1669, i8 %ref_patch_with_borde_1668, i8 %ref_patch_with_borde_1667, i8 %ref_patch_with_borde_1666, i8 %ref_patch_with_borde_1665, i8 %ref_patch_with_borde_1664, i8 %ref_patch_with_borde_1663, i8 %ref_patch_with_borde_1662, i8 %ref_patch_with_borde_1661, i8 %ref_patch_with_borde_1660, i8 %ref_patch_with_borde_1659, i8 %ref_patch_with_borde_1658, i8 %ref_patch_with_borde_1657, i8 %ref_patch_with_borde_1656, i8 %ref_patch_with_borde_1655, i8 %ref_patch_with_borde_1654, i8 %ref_patch_with_borde_1653, i8 %ref_patch_with_borde_1652, i8 %ref_patch_with_borde_1651, i8 %ref_patch_with_borde_1650, i8 %ref_patch_with_borde_1649, i8 %ref_patch_with_borde_1648, i8 %ref_patch_with_borde_1647, i8 %ref_patch_with_borde_1646, i8 %ref_patch_with_borde_1645, i8 %ref_patch_with_borde_1644, i8 %ref_patch_with_borde_1643, i8 %ref_patch_with_borde_1642, i8 %ref_patch_with_borde_1641, i8 %ref_patch_with_borde_1640, i8 %ref_patch_with_borde_1639, i8 %ref_patch_with_borde_1638, i8 %ref_patch_with_borde_1637, i8 %ref_patch_with_borde_1636, i8 %ref_patch_with_borde_1635, i8 %ref_patch_with_borde_1634, i8 %ref_patch_with_borde_1633, i8 %ref_patch_with_borde_1632, i8 %ref_patch_with_borde_1631, i8 %ref_patch_with_borde_1630, i8 %ref_patch_with_borde_1629, i8 %ref_patch_with_borde_1628, i8 %ref_patch_with_borde_1627, i8 %ref_patch_with_borde_1626, i8 %ref_patch_with_borde_1625, i8 %ref_patch_with_borde_1624, i8 %ref_patch_with_borde_1623, i8 %ref_patch_with_borde_1622, i8 %ref_patch_with_borde_1621, i8 %ref_patch_with_borde_1620, i8 %ref_patch_with_borde_1619, i8 %ref_patch_with_borde_1618, i8 %ref_patch_with_borde_1617, i8 %ref_patch_with_borde_1616, i8 %ref_patch_with_borde_1615, i8 %ref_patch_with_borde_1614, i8 %ref_patch_with_borde_1613, i8 %ref_patch_with_borde_1612, i8 %ref_patch_with_borde_1611, i8 %ref_patch_with_borde_1610, i8 %ref_patch_with_borde_1609, i8 %ref_patch_with_borde_1608, i8 %ref_patch_with_borde_1607, i8 %ref_patch_with_borde_1606, i8 %ref_patch_with_borde_1605, i8 %ref_patch_with_borde_1604, i8 %ref_patch_with_borde_1603, i8 %ref_patch_with_borde_1602, i8 %ref_patch_with_borde_1601, i8 %ref_patch_with_borde_1600, i16 %img_w_read, float %H_inv_2_0, float %H_inv_2_1, float %H_inv_2_2, float %H_inv_2_3, float %H_inv_2_4, float %H_inv_2_5, float %H_inv_2_6, float %H_inv_2_7, float %H_inv_2_8, float %ref_patch_dx_2_0, float %ref_patch_dx_2_1, float %ref_patch_dx_2_2, float %ref_patch_dx_2_3, float %ref_patch_dx_2_4, float %ref_patch_dx_2_5, float %ref_patch_dx_2_6, float %ref_patch_dx_2_7, float %ref_patch_dx_2_8, float %ref_patch_dx_2_9, float %ref_patch_dx_2_10, float %ref_patch_dx_2_11, float %ref_patch_dx_2_12, float %ref_patch_dx_2_13, float %ref_patch_dx_2_14, float %ref_patch_dx_2_15, float %ref_patch_dx_2_16, float %ref_patch_dx_2_17, float %ref_patch_dx_2_18, float %ref_patch_dx_2_19, float %ref_patch_dx_2_20, float %ref_patch_dx_2_21, float %ref_patch_dx_2_22, float %ref_patch_dx_2_23, float %ref_patch_dx_2_24, float %ref_patch_dx_2_25, float %ref_patch_dx_2_26, float %ref_patch_dx_2_27, float %ref_patch_dx_2_28, float %ref_patch_dx_2_29, float %ref_patch_dx_2_30, float %ref_patch_dx_2_31, float %ref_patch_dx_2_32, float %ref_patch_dx_2_33, float %ref_patch_dx_2_34, float %ref_patch_dx_2_35, float %ref_patch_dx_2_36, float %ref_patch_dx_2_37, float %ref_patch_dx_2_38, float %ref_patch_dx_2_39, float %ref_patch_dx_2_40, float %ref_patch_dx_2_41, float %ref_patch_dx_2_42, float %ref_patch_dx_2_43, float %ref_patch_dx_2_44, float %ref_patch_dx_2_45, float %ref_patch_dx_2_46, float %ref_patch_dx_2_47, float %ref_patch_dx_2_48, float %ref_patch_dx_2_49, float %ref_patch_dx_2_50, float %ref_patch_dx_2_51, float %ref_patch_dx_2_52, float %ref_patch_dx_2_53, float %ref_patch_dx_2_54, float %ref_patch_dx_2_55, float %ref_patch_dx_2_56, float %ref_patch_dx_2_57, float %ref_patch_dx_2_58, float %ref_patch_dx_2_59, float %ref_patch_dx_2_60, float %ref_patch_dx_2_61, float %ref_patch_dx_2_62, float %ref_patch_dx_2_63, float %cur_px_estimate_2_0_s, float %cur_px_estimate_2_1_s) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3710 'call' 'call_ret6' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 3711 [1/1] (0.00ns)   --->   "%cur_px_estimate_3_0_s = load float* @cur_px_estimate_3_0, align 4"   --->   Operation 3711 'load' 'cur_px_estimate_3_0_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3712 [1/1] (0.00ns)   --->   "%cur_px_estimate_3_1_s = load float* @cur_px_estimate_3_1, align 4"   --->   Operation 3712 'load' 'cur_px_estimate_3_1_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3713 [2/2] (0.69ns)   --->   "%call_ret7 = call fastcc { float, float } @gauss_newton_optim(i8 %ref_patch_with_borde_1599, i8 %ref_patch_with_borde_1598, i8 %ref_patch_with_borde_1597, i8 %ref_patch_with_borde_1596, i8 %ref_patch_with_borde_1595, i8 %ref_patch_with_borde_1594, i8 %ref_patch_with_borde_1593, i8 %ref_patch_with_borde_1592, i8 %ref_patch_with_borde_1591, i8 %ref_patch_with_borde_1590, i8 %ref_patch_with_borde_1589, i8 %ref_patch_with_borde_1588, i8 %ref_patch_with_borde_1587, i8 %ref_patch_with_borde_1586, i8 %ref_patch_with_borde_1585, i8 %ref_patch_with_borde_1584, i8 %ref_patch_with_borde_1583, i8 %ref_patch_with_borde_1582, i8 %ref_patch_with_borde_1581, i8 %ref_patch_with_borde_1580, i8 %ref_patch_with_borde_1579, i8 %ref_patch_with_borde_1578, i8 %ref_patch_with_borde_1577, i8 %ref_patch_with_borde_1576, i8 %ref_patch_with_borde_1575, i8 %ref_patch_with_borde_1574, i8 %ref_patch_with_borde_1573, i8 %ref_patch_with_borde_1572, i8 %ref_patch_with_borde_1571, i8 %ref_patch_with_borde_1570, i8 %ref_patch_with_borde_1569, i8 %ref_patch_with_borde_1568, i8 %ref_patch_with_borde_1567, i8 %ref_patch_with_borde_1566, i8 %ref_patch_with_borde_1565, i8 %ref_patch_with_borde_1564, i8 %ref_patch_with_borde_1563, i8 %ref_patch_with_borde_1562, i8 %ref_patch_with_borde_1561, i8 %ref_patch_with_borde_1560, i8 %ref_patch_with_borde_1559, i8 %ref_patch_with_borde_1558, i8 %ref_patch_with_borde_1557, i8 %ref_patch_with_borde_1556, i8 %ref_patch_with_borde_1555, i8 %ref_patch_with_borde_1554, i8 %ref_patch_with_borde_1553, i8 %ref_patch_with_borde_1552, i8 %ref_patch_with_borde_1551, i8 %ref_patch_with_borde_1550, i8 %ref_patch_with_borde_1549, i8 %ref_patch_with_borde_1548, i8 %ref_patch_with_borde_1547, i8 %ref_patch_with_borde_1546, i8 %ref_patch_with_borde_1545, i8 %ref_patch_with_borde_1544, i8 %ref_patch_with_borde_1543, i8 %ref_patch_with_borde_1542, i8 %ref_patch_with_borde_1541, i8 %ref_patch_with_borde_1540, i8 %ref_patch_with_borde_1539, i8 %ref_patch_with_borde_1538, i8 %ref_patch_with_borde_1537, i8 %ref_patch_with_borde_1536, i8 %ref_patch_with_borde_1535, i8 %ref_patch_with_borde_1534, i8 %ref_patch_with_borde_1533, i8 %ref_patch_with_borde_1532, i8 %ref_patch_with_borde_1531, i8 %ref_patch_with_borde_1530, i8 %ref_patch_with_borde_1529, i8 %ref_patch_with_borde_1528, i8 %ref_patch_with_borde_1527, i8 %ref_patch_with_borde_1526, i8 %ref_patch_with_borde_1525, i8 %ref_patch_with_borde_1524, i8 %ref_patch_with_borde_1523, i8 %ref_patch_with_borde_1522, i8 %ref_patch_with_borde_1521, i8 %ref_patch_with_borde_1520, i8 %ref_patch_with_borde_1519, i8 %ref_patch_with_borde_1518, i8 %ref_patch_with_borde_1517, i8 %ref_patch_with_borde_1516, i8 %ref_patch_with_borde_1515, i8 %ref_patch_with_borde_1514, i8 %ref_patch_with_borde_1513, i8 %ref_patch_with_borde_1512, i8 %ref_patch_with_borde_1511, i8 %ref_patch_with_borde_1510, i8 %ref_patch_with_borde_1509, i8 %ref_patch_with_borde_1508, i8 %ref_patch_with_borde_1507, i8 %ref_patch_with_borde_1506, i8 %ref_patch_with_borde_1505, i8 %ref_patch_with_borde_1504, i8 %ref_patch_with_borde_1503, i8 %ref_patch_with_borde_1502, i8 %ref_patch_with_borde_1501, i8 %ref_patch_with_borde_1500, i16 %img_w_read, float %H_inv_3_0, float %H_inv_3_1, float %H_inv_3_2, float %H_inv_3_3, float %H_inv_3_4, float %H_inv_3_5, float %H_inv_3_6, float %H_inv_3_7, float %H_inv_3_8, float %ref_patch_dx_3_0, float %ref_patch_dx_3_1, float %ref_patch_dx_3_2, float %ref_patch_dx_3_3, float %ref_patch_dx_3_4, float %ref_patch_dx_3_5, float %ref_patch_dx_3_6, float %ref_patch_dx_3_7, float %ref_patch_dx_3_8, float %ref_patch_dx_3_9, float %ref_patch_dx_3_10, float %ref_patch_dx_3_11, float %ref_patch_dx_3_12, float %ref_patch_dx_3_13, float %ref_patch_dx_3_14, float %ref_patch_dx_3_15, float %ref_patch_dx_3_16, float %ref_patch_dx_3_17, float %ref_patch_dx_3_18, float %ref_patch_dx_3_19, float %ref_patch_dx_3_20, float %ref_patch_dx_3_21, float %ref_patch_dx_3_22, float %ref_patch_dx_3_23, float %ref_patch_dx_3_24, float %ref_patch_dx_3_25, float %ref_patch_dx_3_26, float %ref_patch_dx_3_27, float %ref_patch_dx_3_28, float %ref_patch_dx_3_29, float %ref_patch_dx_3_30, float %ref_patch_dx_3_31, float %ref_patch_dx_3_32, float %ref_patch_dx_3_33, float %ref_patch_dx_3_34, float %ref_patch_dx_3_35, float %ref_patch_dx_3_36, float %ref_patch_dx_3_37, float %ref_patch_dx_3_38, float %ref_patch_dx_3_39, float %ref_patch_dx_3_40, float %ref_patch_dx_3_41, float %ref_patch_dx_3_42, float %ref_patch_dx_3_43, float %ref_patch_dx_3_44, float %ref_patch_dx_3_45, float %ref_patch_dx_3_46, float %ref_patch_dx_3_47, float %ref_patch_dx_3_48, float %ref_patch_dx_3_49, float %ref_patch_dx_3_50, float %ref_patch_dx_3_51, float %ref_patch_dx_3_52, float %ref_patch_dx_3_53, float %ref_patch_dx_3_54, float %ref_patch_dx_3_55, float %ref_patch_dx_3_56, float %ref_patch_dx_3_57, float %ref_patch_dx_3_58, float %ref_patch_dx_3_59, float %ref_patch_dx_3_60, float %ref_patch_dx_3_61, float %ref_patch_dx_3_62, float %ref_patch_dx_3_63, float %cur_px_estimate_3_0_s, float %cur_px_estimate_3_1_s) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3713 'call' 'call_ret7' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 30> <Delay = 1.00>
ST_37 : Operation 3714 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i64P(i64* %converged, i64 0)" [batch_align2d_hls/align2d.c:225]   --->   Operation 3714 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_37 : Operation 3715 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16) nounwind" [batch_align2d_hls/align2d.c:250]   --->   Operation 3715 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3716 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_s) nounwind" [batch_align2d_hls/align2d.c:278]   --->   Operation 3716 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3717 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16) nounwind" [batch_align2d_hls/align2d.c:250]   --->   Operation 3717 'specregionbegin' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3718 [1/2] (0.00ns)   --->   "%call_ret5 = call fastcc { float, float } @gauss_newton_optim(i8 %ref_patch_with_borde_1799, i8 %ref_patch_with_borde_1798, i8 %ref_patch_with_borde_1797, i8 %ref_patch_with_borde_1796, i8 %ref_patch_with_borde_1795, i8 %ref_patch_with_borde_1794, i8 %ref_patch_with_borde_1793, i8 %ref_patch_with_borde_1792, i8 %ref_patch_with_borde_1791, i8 %ref_patch_with_borde_1790, i8 %ref_patch_with_borde_1789, i8 %ref_patch_with_borde_1788, i8 %ref_patch_with_borde_1787, i8 %ref_patch_with_borde_1786, i8 %ref_patch_with_borde_1785, i8 %ref_patch_with_borde_1784, i8 %ref_patch_with_borde_1783, i8 %ref_patch_with_borde_1782, i8 %ref_patch_with_borde_1781, i8 %ref_patch_with_borde_1780, i8 %ref_patch_with_borde_1779, i8 %ref_patch_with_borde_1778, i8 %ref_patch_with_borde_1777, i8 %ref_patch_with_borde_1776, i8 %ref_patch_with_borde_1775, i8 %ref_patch_with_borde_1774, i8 %ref_patch_with_borde_1773, i8 %ref_patch_with_borde_1772, i8 %ref_patch_with_borde_1771, i8 %ref_patch_with_borde_1770, i8 %ref_patch_with_borde_1769, i8 %ref_patch_with_borde_1768, i8 %ref_patch_with_borde_1767, i8 %ref_patch_with_borde_1766, i8 %ref_patch_with_borde_1765, i8 %ref_patch_with_borde_1764, i8 %ref_patch_with_borde_1763, i8 %ref_patch_with_borde_1762, i8 %ref_patch_with_borde_1761, i8 %ref_patch_with_borde_1760, i8 %ref_patch_with_borde_1759, i8 %ref_patch_with_borde_1758, i8 %ref_patch_with_borde_1757, i8 %ref_patch_with_borde_1756, i8 %ref_patch_with_borde_1755, i8 %ref_patch_with_borde_1754, i8 %ref_patch_with_borde_1753, i8 %ref_patch_with_borde_1752, i8 %ref_patch_with_borde_1751, i8 %ref_patch_with_borde_1750, i8 %ref_patch_with_borde_1749, i8 %ref_patch_with_borde_1748, i8 %ref_patch_with_borde_1747, i8 %ref_patch_with_borde_1746, i8 %ref_patch_with_borde_1745, i8 %ref_patch_with_borde_1744, i8 %ref_patch_with_borde_1743, i8 %ref_patch_with_borde_1742, i8 %ref_patch_with_borde_1741, i8 %ref_patch_with_borde_1740, i8 %ref_patch_with_borde_1739, i8 %ref_patch_with_borde_1738, i8 %ref_patch_with_borde_1737, i8 %ref_patch_with_borde_1736, i8 %ref_patch_with_borde_1735, i8 %ref_patch_with_borde_1734, i8 %ref_patch_with_borde_1733, i8 %ref_patch_with_borde_1732, i8 %ref_patch_with_borde_1731, i8 %ref_patch_with_borde_1730, i8 %ref_patch_with_borde_1729, i8 %ref_patch_with_borde_1728, i8 %ref_patch_with_borde_1727, i8 %ref_patch_with_borde_1726, i8 %ref_patch_with_borde_1725, i8 %ref_patch_with_borde_1724, i8 %ref_patch_with_borde_1723, i8 %ref_patch_with_borde_1722, i8 %ref_patch_with_borde_1721, i8 %ref_patch_with_borde_1720, i8 %ref_patch_with_borde_1719, i8 %ref_patch_with_borde_1718, i8 %ref_patch_with_borde_1717, i8 %ref_patch_with_borde_1716, i8 %ref_patch_with_borde_1715, i8 %ref_patch_with_borde_1714, i8 %ref_patch_with_borde_1713, i8 %ref_patch_with_borde_1712, i8 %ref_patch_with_borde_1711, i8 %ref_patch_with_borde_1710, i8 %ref_patch_with_borde_1709, i8 %ref_patch_with_borde_1708, i8 %ref_patch_with_borde_1707, i8 %ref_patch_with_borde_1706, i8 %ref_patch_with_borde_1705, i8 %ref_patch_with_borde_1704, i8 %ref_patch_with_borde_1703, i8 %ref_patch_with_borde_1702, i8 %ref_patch_with_borde_1701, i8 %ref_patch_with_borde_1700, i16 %img_w_read, float %H_inv_1_0, float %H_inv_1_1, float %H_inv_1_2, float %H_inv_1_3, float %H_inv_1_4, float %H_inv_1_5, float %H_inv_1_6, float %H_inv_1_7, float %H_inv_1_8, float %ref_patch_dx_1_0, float %ref_patch_dx_1_1, float %ref_patch_dx_1_2, float %ref_patch_dx_1_3, float %ref_patch_dx_1_4, float %ref_patch_dx_1_5, float %ref_patch_dx_1_6, float %ref_patch_dx_1_7, float %ref_patch_dx_1_8, float %ref_patch_dx_1_9, float %ref_patch_dx_1_10, float %ref_patch_dx_1_11, float %ref_patch_dx_1_12, float %ref_patch_dx_1_13, float %ref_patch_dx_1_14, float %ref_patch_dx_1_15, float %ref_patch_dx_1_16, float %ref_patch_dx_1_17, float %ref_patch_dx_1_18, float %ref_patch_dx_1_19, float %ref_patch_dx_1_20, float %ref_patch_dx_1_21, float %ref_patch_dx_1_22, float %ref_patch_dx_1_23, float %ref_patch_dx_1_24, float %ref_patch_dx_1_25, float %ref_patch_dx_1_26, float %ref_patch_dx_1_27, float %ref_patch_dx_1_28, float %ref_patch_dx_1_29, float %ref_patch_dx_1_30, float %ref_patch_dx_1_31, float %ref_patch_dx_1_32, float %ref_patch_dx_1_33, float %ref_patch_dx_1_34, float %ref_patch_dx_1_35, float %ref_patch_dx_1_36, float %ref_patch_dx_1_37, float %ref_patch_dx_1_38, float %ref_patch_dx_1_39, float %ref_patch_dx_1_40, float %ref_patch_dx_1_41, float %ref_patch_dx_1_42, float %ref_patch_dx_1_43, float %ref_patch_dx_1_44, float %ref_patch_dx_1_45, float %ref_patch_dx_1_46, float %ref_patch_dx_1_47, float %ref_patch_dx_1_48, float %ref_patch_dx_1_49, float %ref_patch_dx_1_50, float %ref_patch_dx_1_51, float %ref_patch_dx_1_52, float %ref_patch_dx_1_53, float %ref_patch_dx_1_54, float %ref_patch_dx_1_55, float %ref_patch_dx_1_56, float %ref_patch_dx_1_57, float %ref_patch_dx_1_58, float %ref_patch_dx_1_59, float %ref_patch_dx_1_60, float %ref_patch_dx_1_61, float %ref_patch_dx_1_62, float %ref_patch_dx_1_63, float %cur_px_estimate_1_0_s, float %cur_px_estimate_1_1_s) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3718 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 3719 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_0_1 = extractvalue { float, float } %call_ret5, 0" [batch_align2d_hls/align2d.c:247]   --->   Operation 3719 'extractvalue' 'cur_px_estimate_1_0_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3720 [1/1] (0.65ns)   --->   "store float %cur_px_estimate_1_0_1, float* @cur_px_estimate_1_0, align 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3720 'store' <Predicate = true> <Delay = 0.65>
ST_37 : Operation 3721 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_1_1 = extractvalue { float, float } %call_ret5, 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3721 'extractvalue' 'cur_px_estimate_1_1_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3722 [1/1] (0.65ns)   --->   "store float %cur_px_estimate_1_1_1, float* @cur_px_estimate_1_1, align 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3722 'store' <Predicate = true> <Delay = 0.65>
ST_37 : Operation 3723 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_130) nounwind" [batch_align2d_hls/align2d.c:278]   --->   Operation 3723 'specregionend' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3724 [1/1] (0.00ns)   --->   "%tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16) nounwind" [batch_align2d_hls/align2d.c:250]   --->   Operation 3724 'specregionbegin' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3725 [1/2] (0.00ns)   --->   "%call_ret6 = call fastcc { float, float } @gauss_newton_optim(i8 %ref_patch_with_borde_1699, i8 %ref_patch_with_borde_1698, i8 %ref_patch_with_borde_1697, i8 %ref_patch_with_borde_1696, i8 %ref_patch_with_borde_1695, i8 %ref_patch_with_borde_1694, i8 %ref_patch_with_borde_1693, i8 %ref_patch_with_borde_1692, i8 %ref_patch_with_borde_1691, i8 %ref_patch_with_borde_1690, i8 %ref_patch_with_borde_1689, i8 %ref_patch_with_borde_1688, i8 %ref_patch_with_borde_1687, i8 %ref_patch_with_borde_1686, i8 %ref_patch_with_borde_1685, i8 %ref_patch_with_borde_1684, i8 %ref_patch_with_borde_1683, i8 %ref_patch_with_borde_1682, i8 %ref_patch_with_borde_1681, i8 %ref_patch_with_borde_1680, i8 %ref_patch_with_borde_1679, i8 %ref_patch_with_borde_1678, i8 %ref_patch_with_borde_1677, i8 %ref_patch_with_borde_1676, i8 %ref_patch_with_borde_1675, i8 %ref_patch_with_borde_1674, i8 %ref_patch_with_borde_1673, i8 %ref_patch_with_borde_1672, i8 %ref_patch_with_borde_1671, i8 %ref_patch_with_borde_1670, i8 %ref_patch_with_borde_1669, i8 %ref_patch_with_borde_1668, i8 %ref_patch_with_borde_1667, i8 %ref_patch_with_borde_1666, i8 %ref_patch_with_borde_1665, i8 %ref_patch_with_borde_1664, i8 %ref_patch_with_borde_1663, i8 %ref_patch_with_borde_1662, i8 %ref_patch_with_borde_1661, i8 %ref_patch_with_borde_1660, i8 %ref_patch_with_borde_1659, i8 %ref_patch_with_borde_1658, i8 %ref_patch_with_borde_1657, i8 %ref_patch_with_borde_1656, i8 %ref_patch_with_borde_1655, i8 %ref_patch_with_borde_1654, i8 %ref_patch_with_borde_1653, i8 %ref_patch_with_borde_1652, i8 %ref_patch_with_borde_1651, i8 %ref_patch_with_borde_1650, i8 %ref_patch_with_borde_1649, i8 %ref_patch_with_borde_1648, i8 %ref_patch_with_borde_1647, i8 %ref_patch_with_borde_1646, i8 %ref_patch_with_borde_1645, i8 %ref_patch_with_borde_1644, i8 %ref_patch_with_borde_1643, i8 %ref_patch_with_borde_1642, i8 %ref_patch_with_borde_1641, i8 %ref_patch_with_borde_1640, i8 %ref_patch_with_borde_1639, i8 %ref_patch_with_borde_1638, i8 %ref_patch_with_borde_1637, i8 %ref_patch_with_borde_1636, i8 %ref_patch_with_borde_1635, i8 %ref_patch_with_borde_1634, i8 %ref_patch_with_borde_1633, i8 %ref_patch_with_borde_1632, i8 %ref_patch_with_borde_1631, i8 %ref_patch_with_borde_1630, i8 %ref_patch_with_borde_1629, i8 %ref_patch_with_borde_1628, i8 %ref_patch_with_borde_1627, i8 %ref_patch_with_borde_1626, i8 %ref_patch_with_borde_1625, i8 %ref_patch_with_borde_1624, i8 %ref_patch_with_borde_1623, i8 %ref_patch_with_borde_1622, i8 %ref_patch_with_borde_1621, i8 %ref_patch_with_borde_1620, i8 %ref_patch_with_borde_1619, i8 %ref_patch_with_borde_1618, i8 %ref_patch_with_borde_1617, i8 %ref_patch_with_borde_1616, i8 %ref_patch_with_borde_1615, i8 %ref_patch_with_borde_1614, i8 %ref_patch_with_borde_1613, i8 %ref_patch_with_borde_1612, i8 %ref_patch_with_borde_1611, i8 %ref_patch_with_borde_1610, i8 %ref_patch_with_borde_1609, i8 %ref_patch_with_borde_1608, i8 %ref_patch_with_borde_1607, i8 %ref_patch_with_borde_1606, i8 %ref_patch_with_borde_1605, i8 %ref_patch_with_borde_1604, i8 %ref_patch_with_borde_1603, i8 %ref_patch_with_borde_1602, i8 %ref_patch_with_borde_1601, i8 %ref_patch_with_borde_1600, i16 %img_w_read, float %H_inv_2_0, float %H_inv_2_1, float %H_inv_2_2, float %H_inv_2_3, float %H_inv_2_4, float %H_inv_2_5, float %H_inv_2_6, float %H_inv_2_7, float %H_inv_2_8, float %ref_patch_dx_2_0, float %ref_patch_dx_2_1, float %ref_patch_dx_2_2, float %ref_patch_dx_2_3, float %ref_patch_dx_2_4, float %ref_patch_dx_2_5, float %ref_patch_dx_2_6, float %ref_patch_dx_2_7, float %ref_patch_dx_2_8, float %ref_patch_dx_2_9, float %ref_patch_dx_2_10, float %ref_patch_dx_2_11, float %ref_patch_dx_2_12, float %ref_patch_dx_2_13, float %ref_patch_dx_2_14, float %ref_patch_dx_2_15, float %ref_patch_dx_2_16, float %ref_patch_dx_2_17, float %ref_patch_dx_2_18, float %ref_patch_dx_2_19, float %ref_patch_dx_2_20, float %ref_patch_dx_2_21, float %ref_patch_dx_2_22, float %ref_patch_dx_2_23, float %ref_patch_dx_2_24, float %ref_patch_dx_2_25, float %ref_patch_dx_2_26, float %ref_patch_dx_2_27, float %ref_patch_dx_2_28, float %ref_patch_dx_2_29, float %ref_patch_dx_2_30, float %ref_patch_dx_2_31, float %ref_patch_dx_2_32, float %ref_patch_dx_2_33, float %ref_patch_dx_2_34, float %ref_patch_dx_2_35, float %ref_patch_dx_2_36, float %ref_patch_dx_2_37, float %ref_patch_dx_2_38, float %ref_patch_dx_2_39, float %ref_patch_dx_2_40, float %ref_patch_dx_2_41, float %ref_patch_dx_2_42, float %ref_patch_dx_2_43, float %ref_patch_dx_2_44, float %ref_patch_dx_2_45, float %ref_patch_dx_2_46, float %ref_patch_dx_2_47, float %ref_patch_dx_2_48, float %ref_patch_dx_2_49, float %ref_patch_dx_2_50, float %ref_patch_dx_2_51, float %ref_patch_dx_2_52, float %ref_patch_dx_2_53, float %ref_patch_dx_2_54, float %ref_patch_dx_2_55, float %ref_patch_dx_2_56, float %ref_patch_dx_2_57, float %ref_patch_dx_2_58, float %ref_patch_dx_2_59, float %ref_patch_dx_2_60, float %ref_patch_dx_2_61, float %ref_patch_dx_2_62, float %ref_patch_dx_2_63, float %cur_px_estimate_2_0_s, float %cur_px_estimate_2_1_s) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3725 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 3726 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_0_1 = extractvalue { float, float } %call_ret6, 0" [batch_align2d_hls/align2d.c:247]   --->   Operation 3726 'extractvalue' 'cur_px_estimate_2_0_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3727 [1/1] (0.65ns)   --->   "store float %cur_px_estimate_2_0_1, float* @cur_px_estimate_2_0, align 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3727 'store' <Predicate = true> <Delay = 0.65>
ST_37 : Operation 3728 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_1_1 = extractvalue { float, float } %call_ret6, 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3728 'extractvalue' 'cur_px_estimate_2_1_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3729 [1/1] (0.65ns)   --->   "store float %cur_px_estimate_2_1_1, float* @cur_px_estimate_2_1, align 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3729 'store' <Predicate = true> <Delay = 0.65>
ST_37 : Operation 3730 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_131) nounwind" [batch_align2d_hls/align2d.c:278]   --->   Operation 3730 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3731 [1/1] (0.00ns)   --->   "%tmp_132 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16) nounwind" [batch_align2d_hls/align2d.c:250]   --->   Operation 3731 'specregionbegin' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3732 [1/2] (0.00ns)   --->   "%call_ret7 = call fastcc { float, float } @gauss_newton_optim(i8 %ref_patch_with_borde_1599, i8 %ref_patch_with_borde_1598, i8 %ref_patch_with_borde_1597, i8 %ref_patch_with_borde_1596, i8 %ref_patch_with_borde_1595, i8 %ref_patch_with_borde_1594, i8 %ref_patch_with_borde_1593, i8 %ref_patch_with_borde_1592, i8 %ref_patch_with_borde_1591, i8 %ref_patch_with_borde_1590, i8 %ref_patch_with_borde_1589, i8 %ref_patch_with_borde_1588, i8 %ref_patch_with_borde_1587, i8 %ref_patch_with_borde_1586, i8 %ref_patch_with_borde_1585, i8 %ref_patch_with_borde_1584, i8 %ref_patch_with_borde_1583, i8 %ref_patch_with_borde_1582, i8 %ref_patch_with_borde_1581, i8 %ref_patch_with_borde_1580, i8 %ref_patch_with_borde_1579, i8 %ref_patch_with_borde_1578, i8 %ref_patch_with_borde_1577, i8 %ref_patch_with_borde_1576, i8 %ref_patch_with_borde_1575, i8 %ref_patch_with_borde_1574, i8 %ref_patch_with_borde_1573, i8 %ref_patch_with_borde_1572, i8 %ref_patch_with_borde_1571, i8 %ref_patch_with_borde_1570, i8 %ref_patch_with_borde_1569, i8 %ref_patch_with_borde_1568, i8 %ref_patch_with_borde_1567, i8 %ref_patch_with_borde_1566, i8 %ref_patch_with_borde_1565, i8 %ref_patch_with_borde_1564, i8 %ref_patch_with_borde_1563, i8 %ref_patch_with_borde_1562, i8 %ref_patch_with_borde_1561, i8 %ref_patch_with_borde_1560, i8 %ref_patch_with_borde_1559, i8 %ref_patch_with_borde_1558, i8 %ref_patch_with_borde_1557, i8 %ref_patch_with_borde_1556, i8 %ref_patch_with_borde_1555, i8 %ref_patch_with_borde_1554, i8 %ref_patch_with_borde_1553, i8 %ref_patch_with_borde_1552, i8 %ref_patch_with_borde_1551, i8 %ref_patch_with_borde_1550, i8 %ref_patch_with_borde_1549, i8 %ref_patch_with_borde_1548, i8 %ref_patch_with_borde_1547, i8 %ref_patch_with_borde_1546, i8 %ref_patch_with_borde_1545, i8 %ref_patch_with_borde_1544, i8 %ref_patch_with_borde_1543, i8 %ref_patch_with_borde_1542, i8 %ref_patch_with_borde_1541, i8 %ref_patch_with_borde_1540, i8 %ref_patch_with_borde_1539, i8 %ref_patch_with_borde_1538, i8 %ref_patch_with_borde_1537, i8 %ref_patch_with_borde_1536, i8 %ref_patch_with_borde_1535, i8 %ref_patch_with_borde_1534, i8 %ref_patch_with_borde_1533, i8 %ref_patch_with_borde_1532, i8 %ref_patch_with_borde_1531, i8 %ref_patch_with_borde_1530, i8 %ref_patch_with_borde_1529, i8 %ref_patch_with_borde_1528, i8 %ref_patch_with_borde_1527, i8 %ref_patch_with_borde_1526, i8 %ref_patch_with_borde_1525, i8 %ref_patch_with_borde_1524, i8 %ref_patch_with_borde_1523, i8 %ref_patch_with_borde_1522, i8 %ref_patch_with_borde_1521, i8 %ref_patch_with_borde_1520, i8 %ref_patch_with_borde_1519, i8 %ref_patch_with_borde_1518, i8 %ref_patch_with_borde_1517, i8 %ref_patch_with_borde_1516, i8 %ref_patch_with_borde_1515, i8 %ref_patch_with_borde_1514, i8 %ref_patch_with_borde_1513, i8 %ref_patch_with_borde_1512, i8 %ref_patch_with_borde_1511, i8 %ref_patch_with_borde_1510, i8 %ref_patch_with_borde_1509, i8 %ref_patch_with_borde_1508, i8 %ref_patch_with_borde_1507, i8 %ref_patch_with_borde_1506, i8 %ref_patch_with_borde_1505, i8 %ref_patch_with_borde_1504, i8 %ref_patch_with_borde_1503, i8 %ref_patch_with_borde_1502, i8 %ref_patch_with_borde_1501, i8 %ref_patch_with_borde_1500, i16 %img_w_read, float %H_inv_3_0, float %H_inv_3_1, float %H_inv_3_2, float %H_inv_3_3, float %H_inv_3_4, float %H_inv_3_5, float %H_inv_3_6, float %H_inv_3_7, float %H_inv_3_8, float %ref_patch_dx_3_0, float %ref_patch_dx_3_1, float %ref_patch_dx_3_2, float %ref_patch_dx_3_3, float %ref_patch_dx_3_4, float %ref_patch_dx_3_5, float %ref_patch_dx_3_6, float %ref_patch_dx_3_7, float %ref_patch_dx_3_8, float %ref_patch_dx_3_9, float %ref_patch_dx_3_10, float %ref_patch_dx_3_11, float %ref_patch_dx_3_12, float %ref_patch_dx_3_13, float %ref_patch_dx_3_14, float %ref_patch_dx_3_15, float %ref_patch_dx_3_16, float %ref_patch_dx_3_17, float %ref_patch_dx_3_18, float %ref_patch_dx_3_19, float %ref_patch_dx_3_20, float %ref_patch_dx_3_21, float %ref_patch_dx_3_22, float %ref_patch_dx_3_23, float %ref_patch_dx_3_24, float %ref_patch_dx_3_25, float %ref_patch_dx_3_26, float %ref_patch_dx_3_27, float %ref_patch_dx_3_28, float %ref_patch_dx_3_29, float %ref_patch_dx_3_30, float %ref_patch_dx_3_31, float %ref_patch_dx_3_32, float %ref_patch_dx_3_33, float %ref_patch_dx_3_34, float %ref_patch_dx_3_35, float %ref_patch_dx_3_36, float %ref_patch_dx_3_37, float %ref_patch_dx_3_38, float %ref_patch_dx_3_39, float %ref_patch_dx_3_40, float %ref_patch_dx_3_41, float %ref_patch_dx_3_42, float %ref_patch_dx_3_43, float %ref_patch_dx_3_44, float %ref_patch_dx_3_45, float %ref_patch_dx_3_46, float %ref_patch_dx_3_47, float %ref_patch_dx_3_48, float %ref_patch_dx_3_49, float %ref_patch_dx_3_50, float %ref_patch_dx_3_51, float %ref_patch_dx_3_52, float %ref_patch_dx_3_53, float %ref_patch_dx_3_54, float %ref_patch_dx_3_55, float %ref_patch_dx_3_56, float %ref_patch_dx_3_57, float %ref_patch_dx_3_58, float %ref_patch_dx_3_59, float %ref_patch_dx_3_60, float %ref_patch_dx_3_61, float %ref_patch_dx_3_62, float %ref_patch_dx_3_63, float %cur_px_estimate_3_0_s, float %cur_px_estimate_3_1_s) nounwind" [batch_align2d_hls/align2d.c:247]   --->   Operation 3732 'call' 'call_ret7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 3733 [1/1] (0.00ns)   --->   "%cur_px_estimate_3_0_1 = extractvalue { float, float } %call_ret7, 0" [batch_align2d_hls/align2d.c:247]   --->   Operation 3733 'extractvalue' 'cur_px_estimate_3_0_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3734 [1/1] (0.65ns)   --->   "store float %cur_px_estimate_3_0_1, float* @cur_px_estimate_3_0, align 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3734 'store' <Predicate = true> <Delay = 0.65>
ST_37 : Operation 3735 [1/1] (0.00ns)   --->   "%cur_px_estimate_3_1_1 = extractvalue { float, float } %call_ret7, 1" [batch_align2d_hls/align2d.c:247]   --->   Operation 3735 'extractvalue' 'cur_px_estimate_3_1_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3736 [1/1] (0.65ns)   --->   "store float %cur_px_estimate_3_1_1, float* @cur_px_estimate_3_1, align 4" [batch_align2d_hls/align2d.c:247]   --->   Operation 3736 'store' <Predicate = true> <Delay = 0.65>
ST_37 : Operation 3737 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_132) nounwind" [batch_align2d_hls/align2d.c:278]   --->   Operation 3737 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3738 [1/1] (0.65ns)   --->   "br label %burst.wr.header" [batch_align2d_hls/align2d.c:280]   --->   Operation 3738 'br' <Predicate = true> <Delay = 0.65>

State 38 <SV = 31> <Delay = 1.07>
ST_38 : Operation 3739 [1/1] (0.00ns)   --->   "%indvar6 = phi i6 [ %indvar_next3, %burst.wr.body ], [ 0, %burst.rd.end20 ]" [batch_align2d_hls/align2d.c:280]   --->   Operation 3739 'phi' 'indvar6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3740 [1/1] (0.78ns)   --->   "%exitcond5 = icmp eq i6 %indvar6, -28" [batch_align2d_hls/align2d.c:280]   --->   Operation 3740 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3741 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind"   --->   Operation 3741 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3742 [1/1] (0.78ns)   --->   "%indvar_next3 = add i6 %indvar6, 1" [batch_align2d_hls/align2d.c:280]   --->   Operation 3742 'add' 'indvar_next3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3743 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %burst.wr.header42.preheader, label %burst.wr.body" [batch_align2d_hls/align2d.c:280]   --->   Operation 3743 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3744 [1/1] (0.81ns)   --->   "%tmp_125 = call float @_ssdm_op_Mux.ap_auto.36float.i6(float %H_inv_0_0, float %H_inv_0_1, float %H_inv_0_2, float %H_inv_0_3, float %H_inv_0_4, float %H_inv_0_5, float %H_inv_0_6, float %H_inv_0_7, float %H_inv_0_8, float %H_inv_1_0, float %H_inv_1_1, float %H_inv_1_2, float %H_inv_1_3, float %H_inv_1_4, float %H_inv_1_5, float %H_inv_1_6, float %H_inv_1_7, float %H_inv_1_8, float %H_inv_2_0, float %H_inv_2_1, float %H_inv_2_2, float %H_inv_2_3, float %H_inv_2_4, float %H_inv_2_5, float %H_inv_2_6, float %H_inv_2_7, float %H_inv_2_8, float %H_inv_3_0, float %H_inv_3_1, float %H_inv_3_2, float %H_inv_3_3, float %H_inv_3_4, float %H_inv_3_5, float %H_inv_3_6, float %H_inv_3_7, float %H_inv_3_8, i6 %indvar6) nounwind" [batch_align2d_hls/align2d.c:280]   --->   Operation 3744 'mux' 'tmp_125' <Predicate = (!exitcond5)> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 8.75>
ST_39 : Operation 3745 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [batch_align2d_hls/align2d.c:280]   --->   Operation 3745 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_39 : Operation 3746 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:280]   --->   Operation 3746 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_39 : Operation 3747 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_OC_inv_out_OC)" [batch_align2d_hls/align2d.c:280]   --->   Operation 3747 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_39 : Operation 3748 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %debug_addr, float %tmp_125, i4 -1)" [batch_align2d_hls/align2d.c:280]   --->   Operation 3748 'write' <Predicate = (!exitcond5)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 3749 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [batch_align2d_hls/align2d.c:280]   --->   Operation 3749 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_39 : Operation 3750 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [batch_align2d_hls/align2d.c:280]   --->   Operation 3750 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 40 <SV = 32> <Delay = 8.75>
ST_40 : Operation 3751 [5/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:280]   --->   Operation 3751 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 3752 [1/1] (8.75ns)   --->   "%pos_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %pos_addr, i32 8)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3752 'writereq' 'pos_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 33> <Delay = 8.75>
ST_41 : Operation 3753 [4/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:280]   --->   Operation 3753 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 34> <Delay = 8.75>
ST_42 : Operation 3754 [3/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:280]   --->   Operation 3754 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 35> <Delay = 8.75>
ST_43 : Operation 3755 [2/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:280]   --->   Operation 3755 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 36> <Delay = 8.75>
ST_44 : Operation 3756 [1/5] (8.75ns)   --->   "%debug_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %debug_addr)" [batch_align2d_hls/align2d.c:280]   --->   Operation 3756 'writeresp' 'debug_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 3757 [1/1] (0.65ns)   --->   "br label %burst.wr.header42" [batch_align2d_hls/align2d.c:283]   --->   Operation 3757 'br' <Predicate = true> <Delay = 0.65>

State 45 <SV = 37> <Delay = 1.00>
ST_45 : Operation 3758 [1/1] (0.00ns)   --->   "%indvar8 = phi i4 [ %indvar_next4, %burst.wr.body43 ], [ 0, %burst.wr.header42.preheader ]" [batch_align2d_hls/align2d.c:283]   --->   Operation 3758 'phi' 'indvar8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3759 [1/1] (0.72ns)   --->   "%exitcond6 = icmp eq i4 %indvar8, -8" [batch_align2d_hls/align2d.c:283]   --->   Operation 3759 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3760 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 3760 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3761 [1/1] (0.79ns)   --->   "%indvar_next4 = add i4 %indvar8, 1" [batch_align2d_hls/align2d.c:283]   --->   Operation 3761 'add' 'indvar_next4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3762 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %burst.wr.end41, label %burst.wr.body43" [batch_align2d_hls/align2d.c:283]   --->   Operation 3762 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 3763 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i4 %indvar8 to i3" [batch_align2d_hls/align2d.c:283]   --->   Operation 3763 'trunc' 'tmp_109' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 3764 [1/1] (0.00ns)   --->   "%tmp_33 = zext i3 %tmp_109 to i4" [batch_align2d_hls/align2d.c:283]   --->   Operation 3764 'zext' 'tmp_33' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 3765 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_0_2 = load float* @cur_px_estimate_0_0, align 4" [batch_align2d_hls/align2d.c:283]   --->   Operation 3765 'load' 'cur_px_estimate_0_0_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 3766 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_1_2 = load float* @cur_px_estimate_0_1, align 4" [batch_align2d_hls/align2d.c:283]   --->   Operation 3766 'load' 'cur_px_estimate_0_1_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 3767 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_0_2 = load float* @cur_px_estimate_1_0, align 4" [batch_align2d_hls/align2d.c:283]   --->   Operation 3767 'load' 'cur_px_estimate_1_0_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 3768 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_1_2 = load float* @cur_px_estimate_1_1, align 4" [batch_align2d_hls/align2d.c:283]   --->   Operation 3768 'load' 'cur_px_estimate_1_1_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 3769 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_0_2 = load float* @cur_px_estimate_2_0, align 4" [batch_align2d_hls/align2d.c:283]   --->   Operation 3769 'load' 'cur_px_estimate_2_0_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 3770 [1/1] (0.00ns)   --->   "%cur_px_estimate_2_1_2 = load float* @cur_px_estimate_2_1, align 4" [batch_align2d_hls/align2d.c:283]   --->   Operation 3770 'load' 'cur_px_estimate_2_1_2' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_45 : Operation 3771 [1/1] (0.46ns)   --->   "%tmp_127 = call float @_ssdm_op_Mux.ap_auto.8float.i4(float %cur_px_estimate_0_0_2, float %cur_px_estimate_0_1_2, float %cur_px_estimate_1_0_2, float %cur_px_estimate_1_1_2, float %cur_px_estimate_2_0_2, float %cur_px_estimate_2_1_2, float %cur_px_estimate_3_0_1, float %cur_px_estimate_3_1_1, i4 %tmp_33) nounwind" [batch_align2d_hls/align2d.c:283]   --->   Operation 3771 'mux' 'tmp_127' <Predicate = (!exitcond6)> <Delay = 0.46> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 38> <Delay = 8.75>
ST_46 : Operation 3772 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [batch_align2d_hls/align2d.c:283]   --->   Operation 3772 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_46 : Operation 3773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3773 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_46 : Operation 3774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([61 x i8]* @memcpy_OC_cur_px_est)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3774 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_46 : Operation 3775 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %pos_addr, float %tmp_127, i4 -1)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3775 'write' <Predicate = (!exitcond6)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 3776 [1/1] (0.00ns)   --->   "%burstwrite_rend53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind" [batch_align2d_hls/align2d.c:283]   --->   Operation 3776 'specregionend' 'burstwrite_rend53' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_46 : Operation 3777 [1/1] (0.00ns)   --->   "br label %burst.wr.header42" [batch_align2d_hls/align2d.c:283]   --->   Operation 3777 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 47 <SV = 38> <Delay = 8.75>
ST_47 : Operation 3778 [5/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3778 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 39> <Delay = 8.75>
ST_48 : Operation 3779 [4/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3779 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 40> <Delay = 8.75>
ST_49 : Operation 3780 [3/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3780 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 41> <Delay = 8.75>
ST_50 : Operation 3781 [2/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3781 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 42> <Delay = 8.75>
ST_51 : Operation 3782 [1/5] (8.75ns)   --->   "%pos_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %pos_addr)" [batch_align2d_hls/align2d.c:283]   --->   Operation 3782 'writeresp' 'pos_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 3783 [1/1] (0.00ns)   --->   "ret void" [batch_align2d_hls/align2d.c:285]   --->   Operation 3783 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'inv_out' [425]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:219) [469]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:219) [469]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:219) [469]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:219) [469]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:219) [469]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:219) [469]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'pyr' (batch_align2d_hls/align2d.c:219) [469]  (8.75 ns)

 <State 9>: 1.08ns
The critical path consists of the following:
	'phi' operation ('indvar', batch_align2d_hls/align2d.c:219) with incoming values : ('indvar_next', batch_align2d_hls/align2d.c:219) [472]  (0 ns)
	'icmp' operation ('exitcond4', batch_align2d_hls/align2d.c:219) [473]  (1.08 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'pyr' (batch_align2d_hls/align2d.c:219) [482]  (8.75 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('pyr_data_addr', batch_align2d_hls/align2d.c:219) [483]  (0 ns)
	'store' operation (batch_align2d_hls/align2d.c:219) of variable 'pyr_addr_read', batch_align2d_hls/align2d.c:219 on array 'pyr_data' [484]  (1.24 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:221) [1290]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:221) [1290]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:221) [1290]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:221) [1290]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:221) [1290]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:221) [1290]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'patches' (batch_align2d_hls/align2d.c:221) [1290]  (8.75 ns)

 <State 19>: 2.05ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [1695]  (0 ns)
	'add' operation ('next_urem') [2918]  (0.776 ns)
	'icmp' operation ('tmp_108') [2919]  (0.881 ns)
	'select' operation ('idx_urem') [2920]  (0.398 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'patches' (batch_align2d_hls/align2d.c:221) [1704]  (8.75 ns)

 <State 21>: 1.97ns
The critical path consists of the following:
	'load' operation ('ref_patch_with_borde_2100') on local variable 'ref_patch_with_borde_1099' [1710]  (0 ns)
	'mux' operation ('ref_patch_with_borde_300', batch_align2d_hls/align2d.c:221) [1810]  (1.31 ns)
	'store' operation (batch_align2d_hls/align2d.c:221) of variable 'ref_patch_with_borde_300', batch_align2d_hls/align2d.c:221 on local variable 'ref_patch_with_borde_1099' [2009]  (0.656 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:222) [2924]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:222) [2924]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:222) [2924]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:222) [2924]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:222) [2924]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:222) [2924]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'pos_r' (batch_align2d_hls/align2d.c:222) [2924]  (8.75 ns)

 <State 29>: 0.797ns
The critical path consists of the following:
	'phi' operation ('indvar3', batch_align2d_hls/align2d.c:222) with incoming values : ('indvar_next2', batch_align2d_hls/align2d.c:222) [2927]  (0 ns)
	'add' operation ('indvar_next2', batch_align2d_hls/align2d.c:222) [2930]  (0.797 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'pos_r' (batch_align2d_hls/align2d.c:222) [2936]  (8.75 ns)

 <State 31>: 0.656ns
The critical path consists of the following:
	'store' operation (batch_align2d_hls/align2d.c:222) of variable 'pos_addr_read', batch_align2d_hls/align2d.c:222 on static variable 'cur_px_estimate_2_0' [2943]  (0.656 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'debug' (batch_align2d_hls/align2d.c:280) [4117]  (8.75 ns)

 <State 33>: 8.27ns
The critical path consists of the following:
	'call' operation ('call_ret1', batch_align2d_hls/align2d.c:247) to 'compute_inverse_hess' [3385]  (8.27 ns)

 <State 34>: 0.694ns
The critical path consists of the following:
	'load' operation ('ref_patch_with_borde_1500') on local variable 'ref_patch_with_borde_1199' [2984]  (0 ns)
	'call' operation ('call_ret', batch_align2d_hls/align2d.c:247) to 'compute_inverse_hess' [3607]  (0.694 ns)

 <State 35>: 8.27ns
The critical path consists of the following:
	'call' operation ('call_ret2', batch_align2d_hls/align2d.c:247) to 'compute_inverse_hess' [3459]  (8.27 ns)

 <State 36>: 0.694ns
The critical path consists of the following:
	'load' operation ('cur_px_estimate_1_0_s') on static variable 'cur_px_estimate_1_0' [3691]  (0 ns)
	'call' operation ('call_ret5', batch_align2d_hls/align2d.c:247) to 'gauss_newton_optim' [3693]  (0.694 ns)

 <State 37>: 1ns
The critical path consists of the following:
	s_axi write on port 'converged' (batch_align2d_hls/align2d.c:225) [3384]  (1 ns)

 <State 38>: 1.07ns
The critical path consists of the following:
	'icmp' operation ('exitcond5', batch_align2d_hls/align2d.c:280) [4121]  (0.785 ns)
	blocking operation 0.287 ns on control path)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus write on port 'debug' (batch_align2d_hls/align2d.c:280) [4130]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:280) [4134]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:280) [4134]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:280) [4134]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:280) [4134]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus access on port 'debug' (batch_align2d_hls/align2d.c:280) [4134]  (8.75 ns)

 <State 45>: 1.01ns
The critical path consists of the following:
	'icmp' operation ('exitcond6', batch_align2d_hls/align2d.c:283) [4139]  (0.721 ns)
	blocking operation 0.287 ns on control path)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus write on port 'pos_r' (batch_align2d_hls/align2d.c:283) [4156]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:283) [4160]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:283) [4160]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:283) [4160]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:283) [4160]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus access on port 'pos_r' (batch_align2d_hls/align2d.c:283) [4160]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
