<!doctype html>
<html>
<head>
<title>ATTR_80 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_80 (PCIE_ATTRIB) Register</p><h1>ATTR_80 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_80 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_80</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000140</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD480140 (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_80</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_80 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_slot_cap_power_indicator_present</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power Indicator Present.<br/>When TRUE, indicates that a Power Indicator is implemented on the chassis for this slot.<br/>Transferred to the Slot Capabilities register.; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_slot_cap_power_controller_present</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power Controller Present.<br/>When TRUE, indicates that a Power Controller is implemented for this slot.<br/>Transferred to the Slot Capabilities register.; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_slot_cap_physical_slot_num</td><td class="center">12:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Physical Slot Number.<br/>The physical slot number attached to this Port.<br/>Required to be globally unique within the chassis.<br/>Where the port is connected to devices that are either integrated on the system board or integrated within the same silicon as the Switch device or the Root port, this field should be set to 0.<br/>Transferred to the Slot Capabilities register.; EP=0x0000; RP=0x0000</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>