Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 21 08:46:10 2023
| Host         : Angel running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file j1soc-timing.rpt
| Design       : j1soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: per_d7s/dp/cfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.831      -36.108                    123                 1521        0.039        0.000                      0                 1521        3.750        0.000                       0                   603  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.831      -36.108                    123                 1521        0.039        0.000                      0                 1521        3.750        0.000                       0                   603  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          123  Failing Endpoints,  Worst Slack       -0.831ns,  Total Violation      -36.108ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.460ns  (logic 2.826ns (51.757%)  route 2.634ns (48.242%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.755ns = ( 10.755 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.681    10.755    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454    13.209 f  dpRm/dlptRAM/ram_reg/DOBDO[14]
                         net (fo=3, routed)           0.716    13.926    cpu0/ram0/DOBDO[0]
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.050 f  cpu0/ram0/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.433    14.483    cpu0/ram0/ram_reg_0_i_54_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.607 f  cpu0/ram0/ram_reg_0_i_31/O
                         net (fo=2, routed)           0.637    15.244    cpu0/ram0/ram_reg_0_i_31_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.368 r  cpu0/ram0/ram_reg_0_i_1_comp/O
                         net (fo=4, routed)           0.847    16.215    cpu0/ram0/ram_reg_0_i_1_n_0
    RAMB36_X0Y17         RAMB36E1                                     r  cpu0/ram0/ram_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.564    15.658    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  cpu0/ram0/ram_reg_2/CLKARDCLK
                         clock pessimism              0.204    15.862    
                         clock uncertainty           -0.035    15.827    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.384    cpu0/ram0/ram_reg_2
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -16.215    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.802ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.427ns  (logic 2.826ns (52.077%)  route 2.601ns (47.923%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 15.654 - 10.000 ) 
    Source Clock Delay      (SCD):    5.755ns = ( 10.755 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.681    10.755    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454    13.209 f  dpRm/dlptRAM/ram_reg/DOBDO[14]
                         net (fo=3, routed)           0.716    13.926    cpu0/ram0/DOBDO[0]
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.050 f  cpu0/ram0/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.433    14.483    cpu0/ram0/ram_reg_0_i_54_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.607 f  cpu0/ram0/ram_reg_0_i_31/O
                         net (fo=2, routed)           0.637    15.244    cpu0/ram0/ram_reg_0_i_31_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.368 r  cpu0/ram0/ram_reg_0_i_1_comp/O
                         net (fo=4, routed)           0.814    16.182    cpu0/ram0/ram_reg_0_i_1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.560    15.654    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_1/CLKARDCLK
                         clock pessimism              0.204    15.858    
                         clock uncertainty           -0.035    15.823    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.380    cpu0/ram0/ram_reg_1
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -16.182    
  -------------------------------------------------------------------
                         slack                                 -0.802    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpRm/dlptRAM/ram_reg/WEBWE[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 2.826ns (53.188%)  route 2.487ns (46.812%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     3.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.838 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           1.675     5.513    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_1_alias
    RAMB36_X0Y14         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 f  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=83, routed)          1.140     9.107    cpu0/ram0/insn[14]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.124     9.231 f  cpu0/ram0/rstack_reg_0_31_0_5_i_15/O
                         net (fo=25, routed)          0.332     9.563    cpu0/ram0/is_alu__1
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.687 f  cpu0/ram0/d_out[15]_i_3/O
                         net (fo=12, routed)          0.562    10.249    cpu0/ram0/j1_io_rd
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    10.373 r  cpu0/ram0/ram_reg_i_22/O
                         net (fo=2, routed)           0.454    10.826    dpRm/dlptRAM/p_0_in
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133     8.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.870 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.560    10.430    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.192    10.622    
                         clock uncertainty           -0.035    10.587    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    10.055    dpRm/dlptRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.292ns  (logic 2.702ns (51.061%)  route 2.590ns (48.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.658ns = ( 15.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.755ns = ( 10.755 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.681    10.755    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.209 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.325    14.534    cpu0/ram0/DOBDO[1]
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.658 f  cpu0/ram0/ram_reg_0_i_16_comp_1/O
                         net (fo=3, routed)           0.324    14.982    cpu0/ram0/D[15]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    15.106 r  cpu0/ram0/ram_reg_0_i_15_comp/O
                         net (fo=4, routed)           0.941    16.047    cpu0/ram0/we_a0
    RAMB36_X0Y17         RAMB36E1                                     r  cpu0/ram0/ram_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.564    15.658    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  cpu0/ram0/ram_reg_2/CLKARDCLK
                         clock pessimism              0.204    15.862    
                         clock uncertainty           -0.035    15.827    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.295    cpu0/ram0/ram_reg_2
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -16.047    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.240ns  (logic 2.702ns (51.564%)  route 2.538ns (48.436%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 15.646 - 10.000 ) 
    Source Clock Delay      (SCD):    5.755ns = ( 10.755 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.681    10.755    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.209 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.325    14.534    cpu0/ram0/DOBDO[1]
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.658 f  cpu0/ram0/ram_reg_0_i_16_comp_1/O
                         net (fo=3, routed)           0.324    14.982    cpu0/ram0/D[15]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    15.106 r  cpu0/ram0/ram_reg_0_i_15_comp/O
                         net (fo=4, routed)           0.890    15.995    cpu0/ram0/we_a0
    RAMB36_X0Y14         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.552    15.646    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKARDCLK
                         clock pessimism              0.204    15.850    
                         clock uncertainty           -0.035    15.815    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.283    cpu0/ram0/ram_reg_3
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -15.995    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.314ns  (logic 2.826ns (53.183%)  route 2.488ns (46.817%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns = ( 15.646 - 10.000 ) 
    Source Clock Delay      (SCD):    5.755ns = ( 10.755 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.681    10.755    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454    13.209 f  dpRm/dlptRAM/ram_reg/DOBDO[14]
                         net (fo=3, routed)           0.716    13.926    cpu0/ram0/DOBDO[0]
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.050 f  cpu0/ram0/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.433    14.483    cpu0/ram0/ram_reg_0_i_54_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.607 f  cpu0/ram0/ram_reg_0_i_31/O
                         net (fo=2, routed)           0.637    15.244    cpu0/ram0/ram_reg_0_i_31_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.368 r  cpu0/ram0/ram_reg_0_i_1_comp/O
                         net (fo=4, routed)           0.701    16.069    cpu0/ram0/ram_reg_0_i_1_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.552    15.646    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKARDCLK
                         clock pessimism              0.204    15.850    
                         clock uncertainty           -0.035    15.815    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.372    cpu0/ram0/ram_reg_3
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.684ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.219ns  (logic 2.702ns (51.770%)  route 2.517ns (48.230%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 15.654 - 10.000 ) 
    Source Clock Delay      (SCD):    5.755ns = ( 10.755 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.681    10.755    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.209 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.325    14.534    cpu0/ram0/DOBDO[1]
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    14.658 f  cpu0/ram0/ram_reg_0_i_16_comp_1/O
                         net (fo=3, routed)           0.324    14.982    cpu0/ram0/D[15]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    15.106 r  cpu0/ram0/ram_reg_0_i_15_comp/O
                         net (fo=4, routed)           0.869    15.974    cpu0/ram0/we_a0
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.560    15.654    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_1/CLKARDCLK
                         clock pessimism              0.204    15.858    
                         clock uncertainty           -0.035    15.823    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.291    cpu0/ram0/ram_reg_1
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                 -0.684    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpRm/c_p/FSM_sequential_estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.585ns  (logic 2.950ns (52.818%)  route 2.635ns (47.182%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 15.605 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 10.988 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.678    10.988    dpRm/dlptRAM/ram_reg_2
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    13.442 f  dpRm/dlptRAM/ram_reg/DOADO[6]
                         net (fo=2, routed)           0.793    14.235    dpRm/dlptRAM/DOADO[6]
    SLICE_X9Y69          LUT3 (Prop_lut3_I0_O)        0.124    14.359 f  dpRm/dlptRAM/F_6[6]_i_1/O
                         net (fo=7, routed)           1.084    15.443    dpRm/dlptRAM/ram_reg_0[6]
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    15.567 r  dpRm/dlptRAM/FSM_sequential_estado[0]_i_4/O
                         net (fo=1, routed)           0.351    15.918    dpRm/dlptRAM/FSM_sequential_estado[0]_i_4_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  dpRm/dlptRAM/FSM_sequential_estado[0]_i_3/O
                         net (fo=1, routed)           0.407    16.449    dpRm/c_p/FSM_sequential_estado_reg[0]_1
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.573 r  dpRm/c_p/FSM_sequential_estado[0]_i_1/O
                         net (fo=1, routed)           0.000    16.573    dpRm/c_p/estado__0[0]
    SLICE_X11Y74         FDRE                                         r  dpRm/c_p/FSM_sequential_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.510    15.605    dpRm/c_p/sys_clk_i_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  dpRm/c_p/FSM_sequential_estado_reg[0]/C
                         clock pessimism              0.295    15.900    
                         clock uncertainty           -0.035    15.864    
    SLICE_X11Y74         FDRE (Setup_fdre_C_D)        0.029    15.893    dpRm/c_p/FSM_sequential_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpRm/dlptRAM/ram_reg/WEBWE[1]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.826ns (54.170%)  route 2.391ns (45.830%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     3.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.838 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           1.675     5.513    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_1_alias
    RAMB36_X0Y14         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 f  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=83, routed)          1.140     9.107    cpu0/ram0/insn[14]
    SLICE_X8Y74          LUT3 (Prop_lut3_I1_O)        0.124     9.231 f  cpu0/ram0/rstack_reg_0_31_0_5_i_15/O
                         net (fo=25, routed)          0.332     9.563    cpu0/ram0/is_alu__1
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.124     9.687 f  cpu0/ram0/d_out[15]_i_3/O
                         net (fo=12, routed)          0.562    10.249    cpu0/ram0/j1_io_rd
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.124    10.373 r  cpu0/ram0/ram_reg_i_22/O
                         net (fo=2, routed)           0.357    10.730    dpRm/dlptRAM/p_0_in
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133     8.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.870 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.560    10.430    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.192    10.622    
                         clock uncertainty           -0.035    10.587    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    10.055    dpRm/dlptRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/st0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.684ns  (logic 2.950ns (51.903%)  route 2.734ns (48.097%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 15.605 - 10.000 ) 
    Source Clock Delay      (SCD):    5.755ns = ( 10.755 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           1.681    10.755    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y27         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454    13.209 r  dpRm/dlptRAM/ram_reg/DOBDO[11]
                         net (fo=2, routed)           1.299    14.508    cpu0/DOBDO[11]
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124    14.632 r  cpu0/st0[11]_i_11/O
                         net (fo=1, routed)           0.853    15.485    cpu0/ram0/st0[11]_i_4_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.124    15.609 r  cpu0/ram0/st0[11]_i_8/O
                         net (fo=1, routed)           0.165    15.773    cpu0/ram0/st0[11]_i_8_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I4_O)        0.124    15.897 r  cpu0/ram0/st0[11]_i_4/O
                         net (fo=1, routed)           0.417    16.315    cpu0/ram0/st0[11]_i_4_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    16.439 r  cpu0/ram0/st0[11]_i_1/O
                         net (fo=1, routed)           0.000    16.439    cpu0/ram0_n_37
    SLICE_X8Y72          FDRE                                         r  cpu0/st0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.510    15.605    cpu0/sys_clk_i_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  cpu0/st0_reg[11]/C
                         clock pessimism              0.204    15.809    
                         clock uncertainty           -0.035    15.773    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.077    15.850    cpu0/st0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.850    
                         arrival time                         -16.439    
  -------------------------------------------------------------------
                         slack                                 -0.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.533%)  route 0.386ns (67.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[3]/Q
                         net (fo=21, routed)          0.166     1.929    cpu0/ram0/dsp_reg[3]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu0/ram0/dstack_reg_0_31_0_5_i_2/O
                         net (fo=25, routed)          0.220     2.194    cpu0/dstack_reg_0_31_0_5/ADDRD4
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.213    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.257     1.955    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.155    cpu0/dstack_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.533%)  route 0.386ns (67.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[3]/Q
                         net (fo=21, routed)          0.166     1.929    cpu0/ram0/dsp_reg[3]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu0/ram0/dstack_reg_0_31_0_5_i_2/O
                         net (fo=25, routed)          0.220     2.194    cpu0/dstack_reg_0_31_0_5/ADDRD4
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.213    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     1.955    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.155    cpu0/dstack_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.533%)  route 0.386ns (67.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[3]/Q
                         net (fo=21, routed)          0.166     1.929    cpu0/ram0/dsp_reg[3]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu0/ram0/dstack_reg_0_31_0_5_i_2/O
                         net (fo=25, routed)          0.220     2.194    cpu0/dstack_reg_0_31_0_5/ADDRD4
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.213    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.257     1.955    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.155    cpu0/dstack_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.533%)  route 0.386ns (67.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[3]/Q
                         net (fo=21, routed)          0.166     1.929    cpu0/ram0/dsp_reg[3]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu0/ram0/dstack_reg_0_31_0_5_i_2/O
                         net (fo=25, routed)          0.220     2.194    cpu0/dstack_reg_0_31_0_5/ADDRD4
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.213    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     1.955    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.155    cpu0/dstack_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.533%)  route 0.386ns (67.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[3]/Q
                         net (fo=21, routed)          0.166     1.929    cpu0/ram0/dsp_reg[3]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu0/ram0/dstack_reg_0_31_0_5_i_2/O
                         net (fo=25, routed)          0.220     2.194    cpu0/dstack_reg_0_31_0_5/ADDRD4
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.213    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.257     1.955    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.155    cpu0/dstack_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.533%)  route 0.386ns (67.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[3]/Q
                         net (fo=21, routed)          0.166     1.929    cpu0/ram0/dsp_reg[3]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu0/ram0/dstack_reg_0_31_0_5_i_2/O
                         net (fo=25, routed)          0.220     2.194    cpu0/dstack_reg_0_31_0_5/ADDRD4
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.213    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X2Y76          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     1.955    
    SLICE_X2Y76          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.155    cpu0/dstack_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.533%)  route 0.386ns (67.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[3]/Q
                         net (fo=21, routed)          0.166     1.929    cpu0/ram0/dsp_reg[3]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu0/ram0/dstack_reg_0_31_0_5_i_2/O
                         net (fo=25, routed)          0.220     2.194    cpu0/dstack_reg_0_31_0_5/ADDRD4
    SLICE_X2Y76          RAMS32                                       r  cpu0/dstack_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.213    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X2Y76          RAMS32                                       r  cpu0/dstack_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.257     1.955    
    SLICE_X2Y76          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.155    cpu0/dstack_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.533%)  route 0.386ns (67.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[3]/Q
                         net (fo=21, routed)          0.166     1.929    cpu0/ram0/dsp_reg[3]
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  cpu0/ram0/dstack_reg_0_31_0_5_i_2/O
                         net (fo=25, routed)          0.220     2.194    cpu0/dstack_reg_0_31_0_5/ADDRD4
    SLICE_X2Y76          RAMS32                                       r  cpu0/dstack_reg_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.862     2.213    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X2Y76          RAMS32                                       r  cpu0/dstack_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     1.955    
    SLICE_X2Y76          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     2.155    cpu0/dstack_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.030     1.062    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.088 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.605     1.692    sys_clk_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.833 r  counter_reg[18]/Q
                         net (fo=1, routed)           0.121     1.955    counter_reg_n_0_[18]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.115 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.115    counter_reg[16]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.169 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.169    counter_reg[20]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.872     2.223    sys_clk_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.263     1.959    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     2.064    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cpu0/dsp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.184ns (29.438%)  route 0.441ns (70.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.030     1.006    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.032 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.591     1.622    cpu0/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X3Y75          FDRE                                         r  cpu0/dsp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  cpu0/dsp_reg[1]/Q
                         net (fo=23, routed)          0.270     2.033    cpu0/ram0/dsp_reg[1]
    SLICE_X3Y75          LUT4 (Prop_lut4_I0_O)        0.043     2.076 r  cpu0/ram0/dstack_reg_0_31_0_5_i_4/O
                         net (fo=25, routed)          0.171     2.247    cpu0/dstack_reg_0_31_6_11/ADDRD2
    SLICE_X2Y75          RAMD32                                       r  cpu0/dstack_reg_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=2, routed)           0.033     1.260    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.289 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=7, routed)           0.033     1.322    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.351 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.861     2.212    cpu0/dstack_reg_0_31_6_11/WCLK
    SLICE_X2Y75          RAMD32                                       r  cpu0/dstack_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.257     1.954    
    SLICE_X2Y75          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.187     2.141    cpu0/dstack_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y27  dpRm/dlptRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y27  dpRm/dlptRAM/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17  cpu0/ram0/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17  cpu0/ram0/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14  cpu0/ram0/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14  cpu0/ram0/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  cpu0/ram0/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16  cpu0/ram0/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  cpu0/ram0/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  cpu0/ram0/ram_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y69  cpu0/rstack_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y69  cpu0/rstack_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y69  cpu0/rstack_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y69  cpu0/rstack_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y69  cpu0/rstack_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y69  cpu0/rstack_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y69  cpu0/rstack_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y69  cpu0/rstack_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y76   cpu0/dstack_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y77   cpu0/dstack_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y72  cpu0/rstack_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y72  cpu0/rstack_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y72  cpu0/rstack_reg_0_31_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y72  cpu0/rstack_reg_0_31_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y72  cpu0/rstack_reg_0_31_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y72  cpu0/rstack_reg_0_31_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y72  cpu0/rstack_reg_0_31_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y72  cpu0/rstack_reg_0_31_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y71  cpu0/rstack_reg_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y71  cpu0/rstack_reg_0_31_6_11/RAMB_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

------------+-----------+----------+-------+---------------+---------+---------------+---------+----------+
Reference   | Input     | IO Reg   | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock       | Port      | Type     | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
------------+-----------+----------+-------+---------------+---------+---------------+---------+----------+
sys_clk_pin | sys_rst_i | RAMB36E1 | -     |     4.619 (r) | SLOW    |     2.256 (r) | SLOW    |          |
sys_clk_pin | sys_rst_i | FDRE     | -     |     1.202 (f) | FAST    |     0.865 (f) | SLOW    |          |
------------+-----------+----------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

------------+---------+--------+-------+----------------+---------+----------------+---------+----------+
Reference   | Output  | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock       | Port    | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
------------+---------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk_pin | ledb    | FDRE   | -     |     11.723 (r) | SLOW    |      3.376 (r) | FAST    |          |
sys_clk_pin | ledout  | FDRE   | -     |     12.696 (f) | SLOW    |      3.811 (f) | FAST    |          |
sys_clk_pin | uart_tx | FDSE   | -     |     15.905 (r) | SLOW    |      5.407 (r) | FAST    |          |
------------+---------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source      | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock       | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk_pin | sys_clk_pin |        10.714 | SLOW    |         5.772 | SLOW    |         5.831 | SLOW    |         3.068 | SLOW    |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



