// Seed: 2623869921
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  logic id_3;
  logic id_4;
  ;
  localparam id_5 = -1;
  initial id_3 = -1'd0;
  wire id_6;
  assign id_4[1'b0+-1] = (!-1);
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input wor id_2
    , id_11,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    output tri0 id_7,
    output supply1 id_8,
    output wand id_9
);
  logic [7:0]["" *  -1 : -1] id_12;
  logic [7:0] id_13 = id_5;
  initial id_13[1 : 1] = id_12;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_3 = 0;
  assign id_12[-1] = 1'd0 - (1);
  wire id_14;
endmodule
