$date
	Mon Dec 22 23:58:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_instruction_memory $end
$var wire 8 ! instruction [7:0] $end
$var reg 8 " address [7:0] $end
$scope module uut $end
$var wire 8 # address [7:0] $end
$var wire 8 $ instruction [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#10000
b10 !
b10 $
b1 "
b1 #
#20000
b11 !
b11 $
b10 "
b10 #
#30000
bx !
bx $
b11 "
b11 #
#40000
b100 "
b100 #
#50000
