# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2025, RapidFlex
# This file is distributed under the same license as the ArkAngel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: ArkAngel 1.0.0\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-30 09:49+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../source/manual/file_formats/benchmark_file.rst:4
msgid "Benchmark File (.xml)"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:6
msgid "The benchmark file aims to provide a standard way for users to define the required benchmark files for eFPGA evaluation It is an interchangeable file between *Graphical User Interface* (GUI) and EDA engines. Users can use GUI to generate a benchmark file or write their own benchmark file. Benchmark files are loaded when creating or load a tapeout project (See details in :ref:`file_format_project_file`)"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:11
msgid "An example of file is shown as follows."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:17
msgid "Reserved Words"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:19
msgid "The reserved words can be used in defining file paths"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:23
msgid "The current working directory when running ArkAngel. This keyword will be replaced during runtime"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:27
msgid "The root path which starting ArkAngel"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:30
msgid "Time Stamps"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:34
msgid "The author who creates the project file. Used by GUI."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:38
msgid "The date when the project file is created for the first time. If this is a new project to create, the stamp will be overwritten by the actual creation date."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:42
msgid "The date when the project file is modified for the last time."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:46
msgid "The tool version when the project file should be used. This is to avoid mis-use of project files across different versions of ArkAngel."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:50
msgid "Benchmark"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:52
msgid "For each benchmark, these are the general syntax"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:56
msgid "A unique name of the benchmark, impacting the naming of files/directories in the assoicated workspace"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:60
msgid "The benchmark suite which the benchmark is categorized. Evaluation can be applied by suites."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:63
msgid "Design Files"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:65
msgid "RTL design files can be defined under the node ``design``."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:69
#: ../../source/manual/file_formats/benchmark_file.rst:86
#: ../../source/manual/file_formats/benchmark_file.rst:103
msgid "Define the path to specific type of file"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:73
#: ../../source/manual/file_formats/benchmark_file.rst:90
#: ../../source/manual/file_formats/benchmark_file.rst:107
msgid "Can be one of the following:"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:75
msgid "``verilog``: Verilog file for the RTL design"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:76
msgid "``system_verilog``: SystemVerilog file for the RTL design"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:77
msgid "``blif``: BLIF file for the RTL design. This is considered to be the post-synthesis netlist"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:80
msgid "Cocotb Files"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:82
msgid "Cocotb simulaton files can be defined under the node ``cocotb``."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:92
msgid "``source``: python scripts required by the top-level testbench"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:93
msgid "``top``: Top-level python cocotb testbench"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:94
msgid "``makefile``: Makefile to run the cocotb testbench"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:97
msgid "Constraints"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:99
msgid "Design constraint files can be defined under the node ``constraints``."
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:109
msgid "``sdc``: VPR sdc file"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:110
msgid "``pcf``: Pin constraint file for datapath signals"
msgstr ""

#: ../../source/manual/file_formats/benchmark_file.rst:111
msgid "``pcf_gclk``: Pin constraint file for global signals, such as clock and reset"
msgstr ""
