$date
	Sun Feb 23 17:22:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladdertest $end
$var wire 1 ! sum $end
$var wire 1 " carry_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % carry_in $end
$scope module test $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % carry_in $end
$var wire 1 " carry_out $end
$var wire 1 & sum1 $end
$var wire 1 ! sum $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$scope module half1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module half2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1&
1#
#20000
1$
0#
#30000
0&
1%
0$
#40000
1"
0!
1(
0%
1$
1#
#50000
1'
1&
0(
1%
0#
#60000
0$
1#
#70000
1!
0'
0&
1(
1$
#80000
