\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{What is RapidSmith 2?}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Who Should Use RS2?}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{Why RS2?}{section.1}% 4
\BOOKMARK [2][-]{subsection.1.4}{Which Xilinx Parts does RS2 Support?}{section.1}% 5
\BOOKMARK [2][-]{subsection.1.5}{How is RS2 Different than VPR and VTR?}{section.1}% 6
\BOOKMARK [2][-]{subsection.1.6}{Why Java?}{section.1}% 7
\BOOKMARK [1][-]{section.2}{Vivado, RS2, and Tincr}{}% 8
\BOOKMARK [2][-]{subsection.2.1}{RapidSmith vs. RS2}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.2}{RS2 Usage Model and Structure}{section.2}% 10
\BOOKMARK [1][-]{section.3}{Getting Started}{}% 11
\BOOKMARK [2][-]{subsection.3.1}{Installation}{section.3}% 12
\BOOKMARK [2][-]{subsection.3.2}{Device Files For Use With RS2}{section.3}% 13
\BOOKMARK [1][-]{section.4}{Devices}{}% 14
\BOOKMARK [2][-]{subsection.4.1}{Xilinx FPGA Architecture Overview}{section.4}% 15
\BOOKMARK [2][-]{subsection.4.2}{Device Data Structures}{section.4}% 16
\BOOKMARK [2][-]{subsection.4.3}{Device Files}{section.4}% 17
\BOOKMARK [1][-]{section.5}{Designs}{}% 18
\BOOKMARK [2][-]{subsection.5.1}{Xilinx Netlists}{section.5}% 19
\BOOKMARK [2][-]{subsection.5.2}{RS2 Netlist Data Structures}{section.5}% 20
\BOOKMARK [2][-]{subsection.5.3}{The Cell Library}{section.5}% 21
\BOOKMARK [1][-]{section.6}{Placement}{}% 22
\BOOKMARK [1][-]{section.7}{Routing}{}% 23
\BOOKMARK [2][-]{subsection.7.1}{Wires and WireConnections}{section.7}% 24
\BOOKMARK [2][-]{subsection.7.2}{Traversing Wire Objects}{section.7}% 25
\BOOKMARK [2][-]{subsection.7.3}{Other Types of Connections}{section.7}% 26
\BOOKMARK [2][-]{subsection.7.4}{RouteTrees}{section.7}% 27
\BOOKMARK [2][-]{subsection.7.5}{Three Part Routing}{section.7}% 28
\BOOKMARK [2][-]{subsection.7.6}{Routing in Vivado}{section.7}% 29
\BOOKMARK [2][-]{subsection.7.7}{IntrasiteRouting}{section.7}% 30
\BOOKMARK [1][-]{section.8}{Design Import/Export}{}% 31
\BOOKMARK [2][-]{subsection.8.1}{RapidSmith Checkpoints}{section.8}% 32
\BOOKMARK [2][-]{subsection.8.2}{Tincr Checkpoints}{section.8}% 33
\BOOKMARK [2][-]{subsection.8.3}{Additional Information}{section.8}% 34
\BOOKMARK [2][-]{subsection.8.4}{Importing and Exporting TCPs}{section.8}% 35
\BOOKMARK [1][-]{section.9}{Example Programs}{}% 36
\BOOKMARK [2][-]{subsection.9.1}{Sample Vivado Designs}{section.9}% 37
\BOOKMARK [2][-]{subsection.9.2}{DeviceBrowser}{section.9}% 38
\BOOKMARK [2][-]{subsection.9.3}{DeviceAnalyzer}{section.9}% 39
\BOOKMARK [2][-]{subsection.9.4}{ImportExportExample}{section.9}% 40
\BOOKMARK [2][-]{subsection.9.5}{DesignAnalyzer}{section.9}% 41
\BOOKMARK [2][-]{subsection.9.6}{CreateDesignExample}{section.9}% 42
\BOOKMARK [2][-]{subsection.9.7}{Other Test Programs}{section.9}% 43
\BOOKMARK [1][-]{section.10}{Bitstreams in RS2}{}% 44
\BOOKMARK [1][-]{section.11}{Installing New Device Files}{}% 45
\BOOKMARK [1][-]{section.12}{Legal and Dependencies}{}% 46
\BOOKMARK [1][-]{section.13}{Included Dependency Projects}{}% 47
\BOOKMARK [1][-]{section.14}{Appendix}{}% 48
