vendor_name = ModelSim
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform23.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux2_1.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_d.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_t.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_deboucing.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform10.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_negar_input_m_at.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux35_1.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_35.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_dmx_mx_35_sel.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/modulo_clear_and_reset_AC.v
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform11.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform12.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform13.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform14.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform15.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform16.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform17.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform18.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform19.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform20.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform21.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform22.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform24.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform25.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform26.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform27.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform28.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform29.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform30.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/Waveform32.vwf
source_file = 1, C:/Users/Alex Jr/Documents/GitHub/MI-CircuitosDigitais-Problema-2/db/MI-CircuitosDigitais-Problema-2.cbx.xml
design_name = modulo_demux1_35
instance = comp, \input_sel[1]~I , input_sel[1], modulo_demux1_35, 1
instance = comp, \input_sel[0]~I , input_sel[0], modulo_demux1_35, 1
instance = comp, \A~I , A, modulo_demux1_35, 1
instance = comp, \input_sel[4]~I , input_sel[4], modulo_demux1_35, 1
instance = comp, \input_sel[2]~I , input_sel[2], modulo_demux1_35, 1
instance = comp, \input_sel[3]~I , input_sel[3], modulo_demux1_35, 1
instance = comp, \gate_19|WideAnd0~2 , gate_19|WideAnd0~2, modulo_demux1_35, 1
instance = comp, \input_sel[5]~I , input_sel[5], modulo_demux1_35, 1
instance = comp, \gate_36|WideAnd0~0 , gate_36|WideAnd0~0, modulo_demux1_35, 1
instance = comp, \gate_36|WideAnd0 , gate_36|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_35|WideAnd0 , gate_35|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_34|WideAnd0 , gate_34|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_8|WideAnd0~0 , gate_8|WideAnd0~0, modulo_demux1_35, 1
instance = comp, \gate_2|WideAnd0~0 , gate_2|WideAnd0~0, modulo_demux1_35, 1
instance = comp, \gate_33|WideAnd0 , gate_33|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_3|WideAnd0~2 , gate_3|WideAnd0~2, modulo_demux1_35, 1
instance = comp, \gate_32|WideAnd0 , gate_32|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_5|WideAnd0~0 , gate_5|WideAnd0~0, modulo_demux1_35, 1
instance = comp, \gate_31|WideAnd0 , gate_31|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_1|WideAnd0~0 , gate_1|WideAnd0~0, modulo_demux1_35, 1
instance = comp, \gate_30|WideAnd0 , gate_30|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_9|WideAnd0~0 , gate_9|WideAnd0~0, modulo_demux1_35, 1
instance = comp, \gate_29|WideAnd0 , gate_29|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_27|WideAnd0 , gate_27|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_26|WideAnd0 , gate_26|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_25|WideAnd0 , gate_25|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_24|WideAnd0 , gate_24|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_23|WideAnd0 , gate_23|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_22|WideAnd0 , gate_22|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_21|WideAnd0 , gate_21|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_20|WideAnd0 , gate_20|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_19|WideAnd0 , gate_19|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_18|WideAnd0 , gate_18|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_17|WideAnd0 , gate_17|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_16|WideAnd0 , gate_16|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_15|WideAnd0 , gate_15|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_14|WideAnd0 , gate_14|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_13|WideAnd0 , gate_13|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_12|WideAnd0 , gate_12|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_11|WideAnd0 , gate_11|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_10|WideAnd0 , gate_10|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_9|WideAnd0 , gate_9|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_8|WideAnd0 , gate_8|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_7|WideAnd0 , gate_7|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_6|WideAnd0 , gate_6|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_5|WideAnd0 , gate_5|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_4|WideAnd0 , gate_4|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_3|WideAnd0 , gate_3|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_2|WideAnd0 , gate_2|WideAnd0, modulo_demux1_35, 1
instance = comp, \gate_1|WideAnd0 , gate_1|WideAnd0, modulo_demux1_35, 1
instance = comp, \out[0]~I , out[0], modulo_demux1_35, 1
instance = comp, \out[1]~I , out[1], modulo_demux1_35, 1
instance = comp, \out[2]~I , out[2], modulo_demux1_35, 1
instance = comp, \out[3]~I , out[3], modulo_demux1_35, 1
instance = comp, \out[4]~I , out[4], modulo_demux1_35, 1
instance = comp, \out[5]~I , out[5], modulo_demux1_35, 1
instance = comp, \out[6]~I , out[6], modulo_demux1_35, 1
instance = comp, \out[7]~I , out[7], modulo_demux1_35, 1
instance = comp, \out[8]~I , out[8], modulo_demux1_35, 1
instance = comp, \out[9]~I , out[9], modulo_demux1_35, 1
instance = comp, \out[10]~I , out[10], modulo_demux1_35, 1
instance = comp, \out[11]~I , out[11], modulo_demux1_35, 1
instance = comp, \out[12]~I , out[12], modulo_demux1_35, 1
instance = comp, \out[13]~I , out[13], modulo_demux1_35, 1
instance = comp, \out[14]~I , out[14], modulo_demux1_35, 1
instance = comp, \out[15]~I , out[15], modulo_demux1_35, 1
instance = comp, \out[16]~I , out[16], modulo_demux1_35, 1
instance = comp, \out[17]~I , out[17], modulo_demux1_35, 1
instance = comp, \out[18]~I , out[18], modulo_demux1_35, 1
instance = comp, \out[19]~I , out[19], modulo_demux1_35, 1
instance = comp, \out[20]~I , out[20], modulo_demux1_35, 1
instance = comp, \out[21]~I , out[21], modulo_demux1_35, 1
instance = comp, \out[22]~I , out[22], modulo_demux1_35, 1
instance = comp, \out[23]~I , out[23], modulo_demux1_35, 1
instance = comp, \out[24]~I , out[24], modulo_demux1_35, 1
instance = comp, \out[25]~I , out[25], modulo_demux1_35, 1
instance = comp, \out[26]~I , out[26], modulo_demux1_35, 1
instance = comp, \out[27]~I , out[27], modulo_demux1_35, 1
instance = comp, \out[28]~I , out[28], modulo_demux1_35, 1
instance = comp, \out[29]~I , out[29], modulo_demux1_35, 1
instance = comp, \out[30]~I , out[30], modulo_demux1_35, 1
instance = comp, \out[31]~I , out[31], modulo_demux1_35, 1
instance = comp, \out[32]~I , out[32], modulo_demux1_35, 1
instance = comp, \out[33]~I , out[33], modulo_demux1_35, 1
instance = comp, \out[34]~I , out[34], modulo_demux1_35, 1
