;redcode
;assert 1
	SPL 0, @-435
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 12, @910
	CMP 12, @10
	ADD 270, 60
	ADD @-127, 110
	MOV -7, <-20
	ADD 270, 60
	CMP @-127, 100
	DJN @230, -90
	JMP 120, 9
	SUB @-127, 100
	MOV -207, <-120
	SUB 0, 29
	SUB 0, 29
	SPL 0, @-435
	SUB @0, 0
	SUB @127, 106
	SPL 0, @-435
	MOV -7, <-20
	SPL 0, @-435
	SUB @-127, 100
	SUB 12, @11
	SLT #72, @200
	JMP 120, 9
	SLT #72, @200
	SUB #0, 43
	MOV 102, -101
	SUB 0, 290
	JMP 120, 9
	SUB <120, 9
	SLT <700, -0
	SUB #0, 43
	MOV 102, -101
	SPL @200, 90
	ADD 270, 60
	SLT 20, @12
	ADD #270, <1
	SPL 0, <-102
	SLT #72, @200
	SUB #-70, 200
	MOV -1, <-20
	SUB @127, 106
	SUB #-70, 200
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, @-435
	MOV -1, <-20
	CMP 12, @10
	SPL @200, 90
	DJN -1, @-20
