{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 01 13:18:21 2014 " "Info: Processing started: Mon Sep 01 13:18:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MicroComputador -c MicroComputador " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MicroComputador -c MicroComputador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Datos\[20\] SelB\[0\] 5.000 ns Longest " "Info: Longest tpd from source pin \"Datos\[20\]\" to destination pin \"SelB\[0\]\" is 5.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns Datos\[20\] 1 PIN PIN_80 15 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_80; Fanout = 15; PIN Node = 'Datos\[20\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Datos[20] } "NODE_NAME" } } { "UnidadControl.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/UnidadControl.bdf" { { -72 -8 160 -56 "Datos\[23..0\]" "" } { -80 240 352 -64 "Datos\[20\]" "" } { -24 240 352 -8 "Datos\[19\]" "" } { 40 240 352 56 "Datos\[18\]" "" } { 80 240 352 96 "Datos\[17\]" "" } { 120 240 352 136 "Datos\[16\]" "" } { 160 240 352 176 "Datos\[15\]" "" } { 224 240 352 240 "Datos\[14\]" "" } { 288 240 352 304 "Datos\[10\]" "" } { 328 240 352 344 "Datos\[9\]" "" } { 368 240 352 384 "Datos\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(3.500 ns) 4.800 ns muxOp:inst24\|opOut\[0\]~8 2 COMB LC15 1 " "Info: 2: + IC(1.100 ns) + CELL(3.500 ns) = 4.800 ns; Loc. = LC15; Fanout = 1; COMB Node = 'muxOp:inst24\|opOut\[0\]~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Datos[20] muxOp:inst24|opOut[0]~8 } "NODE_NAME" } } { "muxOp.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxOp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 5.000 ns SelB\[0\] 3 PIN PIN_5 0 " "Info: 3: + IC(0.000 ns) + CELL(0.200 ns) = 5.000 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'SelB\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { muxOp:inst24|opOut[0]~8 SelB[0] } "NODE_NAME" } } { "UnidadControl.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/UnidadControl.bdf" { { 504 872 1048 520 "SelB\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 78.00 % ) " "Info: Total cell delay = 3.900 ns ( 78.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.100 ns ( 22.00 % ) " "Info: Total interconnect delay = 1.100 ns ( 22.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Datos[20] muxOp:inst24|opOut[0]~8 SelB[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.000 ns" { Datos[20] {} Datos[20]~out {} muxOp:inst24|opOut[0]~8 {} SelB[0] {} } { 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.200ns 3.500ns 0.200ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 01 13:18:22 2014 " "Info: Processing ended: Mon Sep 01 13:18:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
