A summary of VHDL examples and projects.

<br>

| ğŸ“º MINE Examples         | ğŸ’½ Logic gates  | âŒ                   |
| ----------------------- | -------------- | ------------------- |
| ğŸ“º [blink]               | ğŸ“º [button]     | ğŸ“º [first_component] |
| ğŸ“º [multiple_components] | âŒ              | âŒ                   |
| ğŸ’½ [gate_and]            | ğŸ’½ [gate_or]    | ğŸ’½ [gate_not]        |
| ğŸ’½ [gate_nand]           | ğŸ’½ [gate_nor]   | ğŸ’½ [gate_xor]        |
| ğŸ’½ [gate_xnor]           | ğŸ’½ [gate_imply] | âŒ                   |

[blink]: https://github.com/vhdlf/blink
[button]: https://github.com/vhdlf/button
[first_component]: https://github.com/vhdlf/first_component
[multiple_components]: https://github.com/vhdlf/multiple_components
[gate_and]: https://github.com/vhdlf/gate_and
[gate_or]: https://github.com/vhdlf/gate_or
[gate_not]: https://github.com/vhdlf/gate_not
[gate_nand]: https://github.com/vhdlf/gate_nand
[gate_nor]: https://github.com/vhdlf/gate_nor
[gate_xor]: https://github.com/vhdlf/gate_xor
[gate_xnor]: https://github.com/vhdlf/gate_xnor
[gate_imply]: https://github.com/vhdlf/gate_imply

<br>


#### Project

- ğŸ“» [cpu_basic]ï¹• Design of a pentium-like 32-bit CPU.

[cpu_basic]: https://github.com/vhdlf/cpu_basic
