/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [6:0] _05_;
  wire [9:0] _06_;
  wire [19:0] _07_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_42z;
  wire celloutsig_0_49z;
  wire [20:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [27:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z & celloutsig_1_5z[3]);
  assign celloutsig_1_16z = ~(celloutsig_1_9z & celloutsig_1_3z[3]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z & celloutsig_1_0z[3]);
  assign celloutsig_0_18z = ~(_00_ & celloutsig_0_7z[5]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | in_data[64]);
  assign celloutsig_1_6z = ~celloutsig_1_1z;
  assign celloutsig_1_4z = celloutsig_1_0z[0] | ~(celloutsig_1_1z);
  assign celloutsig_1_15z = celloutsig_1_3z[4] | _04_;
  assign celloutsig_0_13z = ~(celloutsig_0_2z ^ celloutsig_0_11z[19]);
  reg [6:0] _17_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 7'h00;
    else _17_ <= { celloutsig_0_1z[6:1], celloutsig_0_1z[1] };
  assign { _05_[6], _03_, celloutsig_0_35z, _01_, _05_[2:0] } = _17_;
  reg [3:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_22z[2:1], celloutsig_0_42z, celloutsig_0_13z };
  assign out_data[3:0] = _18_;
  reg [9:0] _19_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _19_ <= 10'h000;
    else _19_ <= { in_data[132:127], celloutsig_1_10z };
  assign { _04_, _06_[8:0] } = _19_;
  reg [19:0] _20_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _20_ <= 20'h00000;
    else _20_ <= { in_data[69:57], _05_[6], _03_, celloutsig_0_35z, _01_, _05_[2:0] };
  assign { _07_[19:18], _02_, _07_[16:5], _00_, _07_[3:0] } = _20_;
  assign celloutsig_1_18z = { celloutsig_1_8z[8:2], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_16z } & { in_data[187:176], celloutsig_1_9z };
  assign celloutsig_0_11z = { celloutsig_0_5z[15:5], celloutsig_0_7z[10:1], 1'h0 } / { 1'h1, celloutsig_0_9z[2:0], celloutsig_0_1z[16:1], celloutsig_0_1z[1], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[65:62] <= in_data[11:8];
  assign celloutsig_0_42z = { _07_[12:5], _00_, _07_[3:1], _05_[6], _03_, celloutsig_0_35z, _01_, _05_[2:0], celloutsig_0_18z, 1'h1 } <= celloutsig_0_4z;
  assign celloutsig_1_1z = { in_data[132:130], celloutsig_1_0z } <= in_data[128:122];
  assign celloutsig_0_22z = celloutsig_0_9z[3:0] % { 1'h1, _07_[6:5], _00_ };
  assign celloutsig_1_8z = ~ { in_data[145:136], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_9z = & celloutsig_1_8z[12:0];
  assign celloutsig_1_11z = & { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_20z = & celloutsig_0_11z[13:7];
  assign celloutsig_0_49z = celloutsig_0_1z[5] & celloutsig_0_20z;
  assign celloutsig_0_4z = { in_data[29:26], celloutsig_0_1z[16:1], celloutsig_0_1z[1] } >> { _05_[6], _03_, celloutsig_0_35z, celloutsig_0_2z, celloutsig_0_1z[16:1], celloutsig_0_1z[1] };
  assign celloutsig_1_0z = in_data[142:139] >> in_data[172:169];
  assign celloutsig_1_5z = { celloutsig_1_3z[4], celloutsig_1_4z, celloutsig_1_0z } >> celloutsig_1_3z[6:1];
  assign celloutsig_1_10z = { celloutsig_1_0z[2:0], celloutsig_1_7z } >> celloutsig_1_8z[6:3];
  assign celloutsig_1_3z = { in_data[102:97], celloutsig_1_0z } <<< { in_data[127:119], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_4z[17:0] >>> celloutsig_0_4z[17:0];
  assign celloutsig_0_9z = celloutsig_0_5z[9:0] ^ celloutsig_0_5z[13:4];
  assign celloutsig_0_1z[16:1] = { in_data[83:69], celloutsig_0_0z } | { in_data[93:82], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z[10:1] = ~ celloutsig_0_1z[10:1];
  assign _05_[5:3] = { _03_, celloutsig_0_35z, _01_ };
  assign _06_[9] = _04_;
  assign { _07_[17], _07_[4] } = { _02_, _00_ };
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign celloutsig_0_7z[0] = 1'h0;
  assign { out_data[140:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z };
endmodule
