0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sim_1/new/7_segment_test.v,1762974567,verilog,,,,segment_display_test,,,,,,,,
C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sources_1/new/main.v,1762973985,verilog,,C:/Users/Student/Will Arthur Jimmy CS m152b/FinalProject/FinalProject.srcs/sim_1/new/7_segment_test.v,,ClockDivider;SegmentDisplayDriver;main,,,,,,,,
