###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-20.ucsd.edu)
#  Generated on:      Tue Mar  4 02:40:13 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[30]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_30_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.313
= Slack Time                   -0.513
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.020
     = Beginpoint Arrival Time       1.020
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_30_ | CP ^        |        |       |   1.020 |    0.507 | 
     | core_instance/psum_mem_instance/Q_reg_30_ | CP ^ -> Q v | EDFQD1 | 0.187 |   1.207 |    0.694 | 
     | FE_PSC7_out_30_                           | I v -> Z v  | CKBD2  | 0.102 |   1.309 |    0.796 | 
     |                                           | out[30] v   |        | 0.004 |   1.313 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[91]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_91_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.249
= Slack Time                   -0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.020
     = Beginpoint Arrival Time       1.020
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_91_ | CP ^        |        |       |   1.020 |    0.570 | 
     | core_instance/psum_mem_instance/Q_reg_91_ | CP ^ -> Q ^ | EDFQD1 | 0.228 |   1.248 |    0.798 | 
     |                                           | out[91] ^   |        | 0.002 |   1.249 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[37]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_37_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.197
= Slack Time                   -0.397
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.020
     = Beginpoint Arrival Time       1.020
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_37_ | CP ^        |        |       |   1.020 |    0.623 | 
     | core_instance/psum_mem_instance/Q_reg_37_ | CP ^ -> Q ^ | EDFQD4 | 0.173 |   1.192 |    0.796 | 
     |                                           | out[37] ^   |        | 0.004 |   1.197 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[66]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_66_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.190
= Slack Time                   -0.390
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.020
     = Beginpoint Arrival Time       1.020
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_66_ | CP ^        |        |       |   1.020 |    0.630 | 
     | core_instance/psum_mem_instance/Q_reg_66_ | CP ^ -> Q v | EDFQD4 | 0.168 |   1.188 |    0.798 | 
     |                                           | out[66] v   |        | 0.002 |   1.190 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[96]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_96_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.187
= Slack Time                   -0.387
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.019
     = Beginpoint Arrival Time       1.019
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_96_ | CP ^        |        |       |   1.019 |    0.632 | 
     | core_instance/psum_mem_instance/Q_reg_96_ | CP ^ -> Q v | EDFQD4 | 0.166 |   1.185 |    0.798 | 
     |                                           | out[96] v   |        | 0.002 |   1.187 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 

