Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov  1 14:15:45 2024
| Host         : yannos running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 41
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 1          |
| TIMING-18 | Warning  | Missing input or output delay  | 8          |
| TIMING-20 | Warning  | Non-clocked latch              | 31         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/top_level_IP_0/U0/FFT_IP/Control_FSM/d_out[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[14]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[1]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[2]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[3]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[4]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[5]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[6]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[7]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[8]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/Address_Generation_Unit/cnt/count_reg[9]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/shift_amount_register/d_out_reg[0]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/shift_amount_register/d_out_reg[1]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/shift_amount_register/d_out_reg[2]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/shift_amount_register/d_out_reg[3]/CLR,
design_1_i/top_level_IP_0/U0/FFT_IP/shift_amount_register/d_out_reg[4]/CLR
 (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_2bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_2bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on rgb_leds_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[10] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[11] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[12] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[13] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[14] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[15] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[16] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[17] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[18] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[19] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[1] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[20] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[21] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[22] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[23] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[24] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[25] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[26] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[27] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[28] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[29] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[30] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[31] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[4] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[5] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[6] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[7] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[8] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[9] cannot be properly analyzed as its control pin design_1_i/top_level_IP_0/U0/AXI_Slave_4regs/reg_data_out_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 31 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


