#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: XiaoXinPro16
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 14 15:52:48 2023
Executing : .rtl_screen -top_module video_stitching -include_path <D:/MY_FILE/FPGA/pango_project> -design_files <D:/MY_FILE/FPGA/rtl/Camera_top.v|work><D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v|work><D:/MY_FILE/FPGA/rtl/HDMI_top.v|work><D:/MY_FILE/FPGA/rtl/video_stitching.v|work><D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v|work><D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v|work><D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v|work><D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v|work><D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v|work><D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v|work><D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v|work><D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v|work><D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v|work><D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v|work><D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v|work><D:/MY_FILE/FPGA/rtl/Video_processing_top.v|work><D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v|work><D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v|work><D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v|work><D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v|work><D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v|work><D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v|work><D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v|work><D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v|work><D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v|work><D:/MY_FILE/FPGA/rtl/bilinear_top.v|work><D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v|work><D:/MY_FILE/FPGA/rtl/Key_Module.v|work><D:/MY_FILE/FPGA/rtl/zmx_rotate.v|work><D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v|work><D:/MY_FILE/FPGA/rtl/yuv_rgb.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v|work><D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v|work>
