
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.80000000000000000000;
1.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_12_1";
mvm_20_20_12_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_12_1' with
	the parameters "20,20,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b12_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "1,20,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "12,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 620 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b12_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b12_g1'
  Processing 'mvm_20_20_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  132182.0      0.87     211.2    1621.2                          
    0:00:26  132182.0      0.87     211.2    1621.2                          
    0:00:26  132517.2      0.87     211.2    1621.2                          
    0:00:26  132844.4      0.87     211.2    1621.2                          
    0:00:26  133171.6      0.87     211.2    1621.2                          
    0:00:27  133498.7      0.87     211.2    1621.2                          
    0:00:39  135277.8      0.63     154.7       0.0                          
    0:00:39  135261.8      0.63     154.7       0.0                          
    0:00:39  135261.8      0.63     154.7       0.0                          
    0:00:40  135262.3      0.63     154.7       0.0                          
    0:00:40  135262.3      0.63     154.7       0.0                          
    0:00:55  111028.1      1.02     156.0       0.0                          
    0:00:56  111004.5      0.67     142.2       0.0                          
    0:00:59  111015.9      0.63     141.0       0.0                          
    0:01:00  111024.7      0.63     139.7       0.0                          
    0:01:02  111032.1      0.63     139.2       0.0                          
    0:01:03  111035.8      0.63     138.4       0.0                          
    0:01:03  111040.9      0.62     137.8       0.0                          
    0:01:04  111045.7      0.63     136.9       0.0                          
    0:01:05  111048.6      0.62     136.5       0.0                          
    0:01:05  111053.9      0.63     135.6       0.0                          
    0:01:06  111055.3      0.62     134.6       0.0                          
    0:01:06  111063.8      0.61     133.6       0.0                          
    0:01:07  111077.9      0.60     131.4       0.0                          
    0:01:07  110949.9      0.60     131.4       0.0                          
    0:01:07  110949.9      0.60     131.4       0.0                          
    0:01:07  110949.9      0.60     131.4       0.0                          
    0:01:07  110949.9      0.60     131.4       0.0                          
    0:01:07  110949.9      0.60     131.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:07  110949.9      0.60     131.4       0.0                          
    0:01:08  110963.2      0.59     130.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:08  110980.0      0.58     129.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:08  110999.4      0.57     129.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111019.4      0.57     127.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111067.2      0.57     124.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111115.1      0.57     120.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111163.0      0.56     117.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111176.6      0.56     116.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111192.5      0.55     115.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:08  111205.6      0.54     115.5       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:08  111218.9      0.54     114.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111252.4      0.54     112.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111285.9      0.54     110.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  111311.7      0.54     109.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111327.4      0.53     108.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111339.1      0.53     108.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111349.7      0.53     108.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111372.9      0.53     107.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111384.0      0.52     107.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111392.0      0.52     107.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111409.3      0.52     106.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  111421.3      0.52     104.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111426.1      0.52     104.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111444.4      0.51     103.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111459.9      0.51     103.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111471.8      0.51     103.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111485.9      0.51     102.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111498.4      0.50     102.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111508.0      0.50     102.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111515.2      0.50     101.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111529.3      0.50     101.6       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:10  111546.0      0.50     101.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111562.8      0.49     100.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111572.6      0.49     100.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111589.9      0.48      99.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111591.8      0.48      99.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111604.3      0.48      98.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111616.0      0.48      98.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111621.3      0.48      98.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111630.4      0.47      98.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111638.9      0.47      98.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111656.4      0.47      97.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111669.5      0.47      97.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111680.6      0.46      97.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111703.5      0.46      96.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111717.3      0.46      96.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111717.3      0.46      96.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111729.8      0.45      96.1       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:11  111736.5      0.45      96.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111747.1      0.45      95.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111773.2      0.45      95.4      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  111825.9      0.45      94.5     121.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111835.4      0.45      94.1     121.1 path/path/path/genblk1.add_in_reg[22]/D
    0:01:12  111845.0      0.44      93.9     121.1 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:12  111862.0      0.44      93.5     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111867.6      0.44      93.4     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111880.9      0.44      93.2     121.1 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:12  111882.3      0.44      93.1     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111915.8      0.44      91.4     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111941.8      0.44      90.2     121.1 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:12  111949.8      0.44      89.9     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112000.9      0.43      89.7     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112020.3      0.43      89.4     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112027.0      0.43      89.1     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112037.3      0.43      88.8     266.4 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112043.2      0.43      88.8     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112046.6      0.43      88.7     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112056.5      0.42      88.4     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112069.5      0.42      88.2     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112075.6      0.42      88.0     266.4 path/path/path/genblk1.add_in_reg[22]/D
    0:01:13  112089.5      0.42      87.3     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112101.7      0.42      86.8     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112114.2      0.42      86.5     266.4 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112143.7      0.42      85.6     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112173.8      0.42      85.1     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112201.7      0.42      84.6     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112214.0      0.42      84.3     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112229.4      0.42      84.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112242.2      0.42      83.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112247.2      0.41      83.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112249.1      0.41      83.5     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112266.4      0.41      83.3     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112275.9      0.41      82.9     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112294.0      0.41      82.2     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112313.2      0.41      81.6     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112319.6      0.41      81.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112327.5      0.40      81.3     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112332.6      0.40      81.2     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112343.5      0.40      80.8     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112356.0      0.40      80.4     411.7 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112370.1      0.40      80.2     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112379.1      0.40      79.8     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112379.4      0.40      79.8     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112384.7      0.40      79.7     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112385.3      0.40      79.6     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112393.2      0.40      79.5     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112407.9      0.40      79.1     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112424.1      0.40      78.6     411.7 path/path/path/genblk1.add_in_reg[22]/D
    0:01:15  112436.3      0.40      78.5     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112461.6      0.40      78.1     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112474.1      0.39      77.8     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112483.4      0.39      77.5     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112490.1      0.39      77.2     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112498.3      0.39      77.0     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112514.3      0.39      76.4     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112515.6      0.39      76.3     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112520.9      0.39      76.2     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112535.3      0.39      75.8     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112535.8      0.39      75.8     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112540.1      0.39      75.5     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112547.8      0.38      75.4     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112547.8      0.38      75.3     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112561.6      0.38      75.1     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112584.2      0.38      74.3     435.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112586.6      0.38      74.1     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112590.9      0.38      74.0     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112602.3      0.38      73.6     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112612.4      0.38      73.5     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112617.7      0.38      73.4     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112620.7      0.38      73.3     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112629.7      0.38      73.1     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112639.8      0.38      72.9     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112639.8      0.38      72.8     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112649.4      0.38      72.5     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112650.7      0.38      72.5     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112665.4      0.38      72.1     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112681.9      0.38      71.8     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112695.2      0.37      71.3     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112715.4      0.37      71.0     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112734.5      0.37      70.6     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112748.9      0.37      70.2     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112761.7      0.37      70.1     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112766.7      0.37      70.0     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112776.3      0.37      69.9     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112792.8      0.37      69.4     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112806.3      0.37      69.1     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112806.3      0.37      69.1     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112812.5      0.37      68.8     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112812.5      0.37      68.8     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112813.5      0.36      68.8     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112817.0      0.36      68.7     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112830.0      0.36      68.2     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112846.5      0.36      67.8     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:18  112865.1      0.36      67.3     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112871.2      0.36      67.0     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112878.4      0.36      66.9     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:18  112894.7      0.36      66.4     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112903.7      0.36      66.3     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112906.9      0.36      66.2     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112909.3      0.36      66.2     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112922.3      0.35      66.0     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112924.7      0.35      65.9     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112926.6      0.35      65.9     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112927.9      0.35      65.8     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112937.5      0.35      65.7     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112937.5      0.35      65.7     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112953.4      0.35      65.2     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  112968.1      0.35      64.8     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112972.1      0.35      64.8     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112977.9      0.35      64.6     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112989.1      0.35      64.5     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113004.2      0.35      64.1     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113010.1      0.35      64.0     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113010.1      0.35      64.0     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113018.3      0.35      63.9     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113030.6      0.35      63.6     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113037.0      0.34      63.3     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113042.8      0.34      63.1     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:20  113042.6      0.34      63.1     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113047.3      0.34      63.0     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113052.9      0.34      62.9     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113052.9      0.34      62.9     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113053.7      0.34      62.9     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113055.6      0.34      62.8     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113059.8      0.34      62.7     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113068.4      0.34      62.4     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113077.1      0.34      62.3     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113086.7      0.34      62.0     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113093.4      0.34      61.9     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113103.2      0.33      61.7     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:21  113113.6      0.33      61.4     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113114.4      0.33      61.4     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113122.9      0.33      61.3     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113132.7      0.33      61.1     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113140.2      0.33      60.9     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113140.4      0.33      60.9     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113146.6      0.33      60.7     435.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113155.6      0.33      60.6     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113164.1      0.33      60.4     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113171.0      0.33      60.2     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113179.3      0.33      60.0     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113189.1      0.33      59.8     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113197.4      0.33      59.6     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113206.9      0.32      59.4     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113214.4      0.32      59.1     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113222.9      0.32      59.0     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:22  113228.8      0.32      58.9     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113241.0      0.32      58.6     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113253.8      0.32      58.5     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113257.7      0.32      58.3     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:22  113267.3      0.32      58.1     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113288.3      0.32      57.8     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113299.0      0.32      57.5     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113309.3      0.32      57.2     460.1 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113319.5      0.32      57.0     460.1 path/path/path/genblk1.add_in_reg[23]/D
    0:01:22  113327.2      0.31      56.9     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113330.4      0.31      56.7     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113338.9      0.31      56.4     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113352.7      0.31      56.3     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113360.2      0.31      56.2     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113366.5      0.31      56.0     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113376.1      0.31      55.8     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113386.5      0.31      55.6     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113397.1      0.31      55.4     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113404.8      0.31      55.1     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113413.4      0.31      55.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113421.9      0.31      54.9     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113430.1      0.31      54.8     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:23  113435.7      0.31      54.6     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113446.3      0.30      54.4     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113457.5      0.30      54.2     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113465.8      0.30      54.1     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113472.4      0.30      53.9     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113483.6      0.30      53.7     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113487.0      0.30      53.7     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113494.2      0.30      53.5     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113500.3      0.30      53.4     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113506.5      0.30      53.2     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113513.9      0.30      53.4     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113521.4      0.30      53.2     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113528.3      0.30      53.1     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113534.9      0.30      53.0     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113543.4      0.30      52.9     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113553.0      0.29      52.8     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113558.9      0.29      52.7     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113563.4      0.29      52.7     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113567.1      0.29      52.5     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113574.3      0.29      52.4     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113583.9      0.29      52.2     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113591.0      0.29      52.0     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113596.6      0.29      52.0     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113599.3      0.29      52.0     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113600.1      0.29      51.9     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113602.5      0.29      51.8     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113611.8      0.29      51.8     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113614.2      0.29      51.8     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113616.6      0.29      51.8     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113620.3      0.29      51.6     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113627.0      0.29      51.6     484.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113632.0      0.29      51.5     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113634.1      0.29      51.4     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:25  113634.9      0.29      51.4     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113636.3      0.29      51.3     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113639.2      0.29      51.3     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113642.6      0.29      51.2     484.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113647.7      0.29      51.1     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113650.9      0.29      51.0     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113655.1      0.29      51.0     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113658.6      0.29      51.0     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113663.9      0.29      51.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113665.5      0.29      51.0     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113669.8      0.29      50.8     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:26  113675.1      0.28      50.7     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113681.2      0.28      50.6     484.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113688.9      0.28      50.5     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113693.5      0.28      50.5     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113695.0      0.28      50.5     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113696.6      0.28      50.5     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113700.9      0.28      50.4     484.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113704.1      0.28      50.4     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113711.5      0.28      50.3     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113713.9      0.28      50.2     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113716.6      0.28      50.2     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113719.0      0.28      50.1     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113717.7      0.28      50.1     484.3                          
    0:01:31  110826.2      0.28      50.1     484.3                          
    0:01:31  110809.2      0.28      50.1     484.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32  110809.2      0.28      50.1     484.3                          
    0:01:32  110800.7      0.28      49.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  110811.3      0.28      49.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  110818.5      0.28      48.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:32  110817.7      0.28      48.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:32  110827.6      0.28      48.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  110830.8      0.28      48.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  110830.8      0.28      48.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:32  110835.5      0.28      48.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:32  110843.5      0.28      48.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  110844.6      0.28      48.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:32  110846.2      0.28      48.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:33  110849.9      0.28      47.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:33  110853.9      0.28      47.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:33  110866.1      0.28      47.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  110865.6      0.28      47.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:33  110865.6      0.28      47.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:33  110878.1      0.28      47.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  110882.9      0.28      46.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:33  110889.3      0.28      46.9       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:33  110889.3      0.28      46.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:33  110893.3      0.28      46.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:33  110896.2      0.28      46.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110896.2      0.28      46.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110909.8      0.28      46.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  110909.8      0.28      46.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110915.3      0.28      46.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110920.7      0.28      45.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110927.6      0.28      45.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110933.4      0.28      45.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:34  110934.2      0.28      45.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110936.4      0.28      45.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:34  110949.9      0.27      45.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110951.0      0.27      45.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110956.8      0.27      45.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110956.3      0.27      45.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110961.9      0.27      45.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:34  110963.0      0.27      45.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:35  110970.7      0.27      45.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:35  110971.2      0.27      44.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:35  110971.2      0.27      44.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  110971.2      0.27      44.9       0.0                          
    0:01:35  110971.2      0.27      44.9       0.0                          
    0:01:38  109293.8      0.27      44.7       0.0                          
    0:01:40  108282.7      0.27      44.7       0.0                          
    0:01:40  108270.5      0.27      44.7       0.0                          
    0:01:40  108258.3      0.27      44.7       0.0                          
    0:01:40  108246.0      0.27      44.7       0.0                          
    0:01:41  108234.3      0.27      44.7       0.0                          
    0:01:41  108222.6      0.27      44.7       0.0                          
    0:01:41  108210.9      0.27      44.7       0.0                          
    0:01:41  108199.8      0.27      44.7       0.0                          
    0:01:41  108188.6      0.27      44.7       0.0                          
    0:01:41  108188.6      0.27      44.7       0.0                          
    0:01:42  108188.6      0.27      44.7       0.0                          
    0:01:42  108140.7      0.28      45.2       0.0                          
    0:01:42  108139.1      0.28      45.2       0.0                          
    0:01:43  108139.1      0.28      45.2       0.0                          
    0:01:43  108139.1      0.28      45.2       0.0                          
    0:01:43  108139.1      0.28      45.2       0.0                          
    0:01:43  108139.1      0.28      45.2       0.0                          
    0:01:43  108139.1      0.28      45.2       0.0                          
    0:01:43  108139.6      0.27      45.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108140.7      0.27      45.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108147.4      0.27      45.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108149.2      0.27      45.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108152.1      0.27      45.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108156.9      0.27      45.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108157.5      0.27      44.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108161.2      0.27      44.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108161.7      0.27      44.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:43  108161.7      0.27      44.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108165.7      0.27      44.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108167.6      0.27      44.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108167.8      0.27      44.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108170.0      0.27      44.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108171.0      0.27      44.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  108176.1      0.27      44.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  108181.4      0.27      44.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108184.6      0.27      44.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:44  108186.7      0.27      44.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  108193.1      0.26      44.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:45  108194.7      0.26      43.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108194.7      0.26      43.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108202.1      0.26      43.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108204.0      0.26      43.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108206.1      0.26      43.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:45  108209.3      0.26      43.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:45  108219.7      0.26      43.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108220.2      0.26      43.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108223.2      0.26      43.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:45  108223.7      0.26      43.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108232.2      0.26      43.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:45  108234.1      0.26      43.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108234.1      0.26      43.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108235.9      0.26      43.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108253.0      0.26      42.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108258.0      0.26      42.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108263.6      0.26      42.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108271.3      0.26      42.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108271.3      0.26      42.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108280.4      0.26      42.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:46  108281.4      0.26      42.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:47  108282.7      0.26      42.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:47  108290.7      0.26      42.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:47  108301.9      0.26      41.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:47  108301.1      0.26      41.8       0.0                          
    0:01:50  108213.3      0.26      41.8       0.0                          
    0:01:50  108138.6      0.26      41.8       0.0                          
    0:01:51  107987.0      0.26      41.8       0.0                          
    0:01:51  107834.5      0.26      41.8       0.0                          
    0:01:52  107680.5      0.26      41.8       0.0                          
    0:01:52  107528.9      0.26      41.8       0.0                          
    0:01:53  107376.5      0.26      41.8       0.0                          
    0:01:53  107352.5      0.26      41.8       0.0                          
    0:01:53  107345.4      0.26      41.7       0.0                          
    0:01:53  107339.0      0.26      41.7       0.0                          
    0:01:53  107336.1      0.26      41.7       0.0                          
    0:01:53  107333.4      0.26      41.7       0.0                          
    0:01:54  107320.6      0.26      41.7       0.0                          
    0:01:55  107295.4      0.26      41.7       0.0                          
    0:01:55  107293.8      0.26      41.6       0.0                          
    0:01:56  107291.1      0.26      41.6       0.0                          
    0:01:56  107289.5      0.26      41.6       0.0                          
    0:01:58  107288.4      0.26      41.6       0.0                          
    0:01:58  107272.5      0.26      41.9       0.0                          
    0:01:58  107272.5      0.26      41.9       0.0                          
    0:01:58  107272.5      0.26      41.9       0.0                          
    0:01:58  107272.5      0.26      41.9       0.0                          
    0:01:58  107272.5      0.26      41.9       0.0                          
    0:01:58  107272.5      0.26      41.9       0.0                          
    0:01:58  107273.8      0.26      41.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:58  107281.3      0.26      41.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:58  107285.8      0.26      41.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:58  107302.0      0.26      41.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  107302.0      0.26      41.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107303.6      0.26      41.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107304.4      0.26      41.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107310.0      0.26      41.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107318.0      0.26      40.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  107320.4      0.26      40.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107332.1      0.26      40.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107332.6      0.26      40.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107333.1      0.26      40.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107333.1      0.26      40.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:59  107339.8      0.26      40.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  107351.2      0.26      40.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:00  107357.9      0.25      40.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  107360.0      0.25      40.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  107361.1      0.25      40.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:00  107364.5      0.25      40.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:00  107364.5      0.25      40.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:00  107370.4      0.25      40.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  107370.9      0.25      40.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:00  107371.2      0.25      39.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:01  107371.2      0.25      39.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:01  107372.2      0.25      39.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:01  107376.2      0.25      39.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:01  107376.2      0.25      39.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:01  107379.7      0.25      39.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:01  107383.1      0.25      39.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:01  107384.5      0.25      39.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:02:01  107385.3      0.25      39.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:01  107386.3      0.25      39.8       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:01  107387.1      0.25      39.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107395.6      0.25      39.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:02  107396.4      0.25      39.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107401.0      0.25      39.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107409.2      0.25      39.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107417.4      0.25      39.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107422.5      0.25      39.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107427.6      0.25      39.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107431.5      0.24      39.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107430.5      0.24      39.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107431.8      0.24      39.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107438.5      0.24      38.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107441.1      0.24      38.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107448.3      0.24      38.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107452.0      0.24      38.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107454.4      0.24      38.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107462.9      0.24      38.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107466.4      0.24      38.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107473.3      0.24      38.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  107474.1      0.24      38.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107479.7      0.24      38.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107487.9      0.24      38.3       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:02:03  107492.7      0.24      38.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107496.5      0.24      38.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  107507.6      0.24      38.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  107512.9      0.24      37.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107519.9      0.24      37.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107521.7      0.24      37.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107527.8      0.24      37.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107530.8      0.24      37.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107535.0      0.24      37.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  107538.7      0.24      37.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107544.3      0.24      37.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  107551.5      0.23      37.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  107555.5      0.23      37.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107564.0      0.23      37.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107570.4      0.23      37.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  107577.3      0.23      37.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107586.6      0.23      36.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107593.8      0.23      36.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  107598.1      0.23      36.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107603.6      0.23      36.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:05  107608.7      0.23      36.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107612.2      0.23      36.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107613.0      0.23      36.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107619.1      0.23      36.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107624.1      0.23      36.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107630.5      0.23      36.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107634.8      0.23      36.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:05  107640.6      0.23      36.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107645.7      0.23      36.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:05  107656.6      0.23      36.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107660.6      0.23      35.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107664.8      0.23      35.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:05  107667.2      0.23      35.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:06  107670.4      0.23      35.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:06  107675.2      0.23      35.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:06  107678.4      0.22      35.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:06  107692.8      0.22      35.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:06  107697.0      0.22      35.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:06  107702.1      0.22      35.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/Vec_x_Mem/Mem/reset': 1195 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 13448 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 17:39:12 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              45059.868362
Buf/Inv area:                     2499.601997
Noncombinational area:           62642.199821
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                107702.068183
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 17:39:18 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  40.6806 mW   (93%)
  Net Switching Power  =   3.0165 mW    (7%)
                         ---------
Total Dynamic Power    =  43.6971 mW  (100%)

Cell Leakage Power     =   2.2550 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.9458e+04          553.1907        1.0614e+06        4.1073e+04  (  89.38%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2242e+03        2.4632e+03        1.1936e+06        4.8811e+03  (  10.62%)
--------------------------------------------------------------------------------------------------
Total          4.0683e+04 uW     3.0164e+03 uW     2.2550e+06 nW     4.5954e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 17:39:18 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[6].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[6].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[6].path/path/add_out_reg[0]/Q (DFF_X1)     0.09       0.09 f
  path/genblk1[6].path/path/add_42/B[0] (mac_b12_g1_14_DW01_add_0)
                                                          0.00       0.09 f
  path/genblk1[6].path/path/add_42/U1/ZN (AND2_X1)        0.04       0.13 f
  path/genblk1[6].path/path/add_42/U14/ZN (NAND2_X1)      0.03       0.15 r
  path/genblk1[6].path/path/add_42/U17/ZN (NAND3_X1)      0.04       0.19 f
  path/genblk1[6].path/path/add_42/U1_2/CO (FA_X1)        0.09       0.28 f
  path/genblk1[6].path/path/add_42/U1_3/CO (FA_X1)        0.09       0.37 f
  path/genblk1[6].path/path/add_42/U1_4/CO (FA_X1)        0.10       0.46 f
  path/genblk1[6].path/path/add_42/U23/ZN (NAND2_X1)      0.04       0.50 r
  path/genblk1[6].path/path/add_42/U10/ZN (NAND3_X1)      0.04       0.54 f
  path/genblk1[6].path/path/add_42/U48/ZN (NAND2_X1)      0.04       0.58 r
  path/genblk1[6].path/path/add_42/U51/ZN (NAND3_X1)      0.04       0.62 f
  path/genblk1[6].path/path/add_42/U77/ZN (NAND2_X1)      0.04       0.65 r
  path/genblk1[6].path/path/add_42/U79/ZN (NAND3_X1)      0.04       0.69 f
  path/genblk1[6].path/path/add_42/U117/ZN (NAND2_X1)     0.04       0.73 r
  path/genblk1[6].path/path/add_42/U119/ZN (NAND3_X1)     0.04       0.77 f
  path/genblk1[6].path/path/add_42/U136/ZN (NAND2_X1)     0.04       0.80 r
  path/genblk1[6].path/path/add_42/U138/ZN (NAND3_X1)     0.04       0.84 f
  path/genblk1[6].path/path/add_42/U111/ZN (NAND2_X1)     0.04       0.88 r
  path/genblk1[6].path/path/add_42/U113/ZN (NAND3_X1)     0.04       0.91 f
  path/genblk1[6].path/path/add_42/U95/ZN (NAND2_X1)      0.04       0.95 r
  path/genblk1[6].path/path/add_42/U18/ZN (NAND3_X1)      0.04       0.99 f
  path/genblk1[6].path/path/add_42/U83/ZN (NAND2_X1)      0.04       1.02 r
  path/genblk1[6].path/path/add_42/U86/ZN (NAND3_X1)      0.04       1.06 f
  path/genblk1[6].path/path/add_42/U57/ZN (NAND2_X1)      0.03       1.09 r
  path/genblk1[6].path/path/add_42/U59/ZN (NAND3_X1)      0.04       1.12 f
  path/genblk1[6].path/path/add_42/U1_14/CO (FA_X1)       0.09       1.21 f
  path/genblk1[6].path/path/add_42/U1_15/CO (FA_X1)       0.10       1.31 f
  path/genblk1[6].path/path/add_42/U43/ZN (NAND2_X1)      0.04       1.35 r
  path/genblk1[6].path/path/add_42/U45/ZN (NAND3_X1)      0.04       1.39 f
  path/genblk1[6].path/path/add_42/U71/ZN (NAND2_X1)      0.04       1.43 r
  path/genblk1[6].path/path/add_42/U73/ZN (NAND3_X1)      0.04       1.46 f
  path/genblk1[6].path/path/add_42/U101/ZN (NAND2_X1)     0.04       1.50 r
  path/genblk1[6].path/path/add_42/U90/ZN (NAND3_X1)      0.04       1.54 f
  path/genblk1[6].path/path/add_42/U125/ZN (NAND2_X1)     0.04       1.57 r
  path/genblk1[6].path/path/add_42/U87/ZN (NAND3_X1)      0.04       1.61 f
  path/genblk1[6].path/path/add_42/U130/ZN (NAND2_X1)     0.03       1.64 r
  path/genblk1[6].path/path/add_42/U132/ZN (NAND3_X1)     0.04       1.67 f
  path/genblk1[6].path/path/add_42/U1_21/CO (FA_X1)       0.09       1.76 f
  path/genblk1[6].path/path/add_42/U1_22/CO (FA_X1)       0.09       1.85 f
  path/genblk1[6].path/path/add_42/U37/ZN (XNOR2_X1)      0.06       1.91 f
  path/genblk1[6].path/path/add_42/SUM[23] (mac_b12_g1_14_DW01_add_0)
                                                          0.00       1.91 f
  path/genblk1[6].path/path/out[23] (mac_b12_g1_14)       0.00       1.91 f
  path/genblk1[6].path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_14)
                                                          0.00       1.91 f
  path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_14)
                                                          0.00       1.91 f
  path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/U78/ZN (INV_X1)
                                                          0.03       1.94 r
  path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/U79/ZN (OAI22_X1)
                                                          0.03       1.97 f
  path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFF_X1)
                                                          0.01       1.98 f
  data arrival time                                                  1.98

  clock clk (rise edge)                                   1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFF_X1)
                                                          0.00       1.80 r
  library setup time                                     -0.05       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
