{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541267779860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541267779865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 13:56:19 2018 " "Processing started: Sat Nov 03 13:56:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541267779865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267779865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267779865 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541267780122 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541267780122 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541267780122 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541267780122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541267780528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541267780528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267793903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267793903 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE0_NANO.v(137) " "Verilog HDL Module Instantiation warning at DE0_NANO.v(137): ignored dangling comma in List of Port Connections" {  } { { "DE0_NANO.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/DE0_NANO.v" 137 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1541267793919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/DE0_NANO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267793919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267793919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267793935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267793935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267793950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267793950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweetpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sweetpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL " "Found entity 1: sweetPLL" {  } { { "sweetPLL.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/sweetPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267793966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267793966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor_count.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR_COUNT " "Found entity 1: IMAGE_PROCESSOR_COUNT" {  } { { "IMAGE_PROCESSOR_COUNT.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/IMAGE_PROCESSOR_COUNT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267793982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267793982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA " "Found entity 1: CAMERA" {  } { { "CAMERA.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/CAMERA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267793997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIXEL_X DE0_NANO.v(135) " "Verilog HDL Implicit Net warning at DE0_NANO.v(135): created implicit net for \"PIXEL_X\"" {  } { { "DE0_NANO.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/DE0_NANO.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIXEL_Y DE0_NANO.v(136) " "Verilog HDL Implicit Net warning at DE0_NANO.v(136): created implicit net for \"PIXEL_Y\"" {  } { { "DE0_NANO.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/DE0_NANO.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed CAMERA.v(17) " "Verilog HDL Port Declaration warning at CAMERA.v(17): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "CAMERA.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/CAMERA.v" 17 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X CAMERA.v(10) " "HDL info at CAMERA.v(10): see declaration for object \"X\"" {  } { { "CAMERA.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/CAMERA.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed CAMERA.v(18) " "Verilog HDL Port Declaration warning at CAMERA.v(18): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "CAMERA.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/CAMERA.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y CAMERA.v(11) " "HDL info at CAMERA.v(11): see declaration for object \"Y\"" {  } { { "CAMERA.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/CAMERA.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pixel_data_RGB332 DE0_NANO.v(179) " "Verilog HDL Procedural Assignment error at DE0_NANO.v(179): object \"pixel_data_RGB332\" on left-hand side of assignment must have a variable data type" {  } { { "DE0_NANO.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/DE0_NANO.v" 179 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "pixel_data_RGB332 DE0_NANO.v(182) " "Verilog HDL Procedural Assignment error at DE0_NANO.v(182): object \"pixel_data_RGB332\" on left-hand side of assignment must have a variable data type" {  } { { "DE0_NANO.v" "" { Text "//Mac/Dropbox/School 2018-2019/FA/ECE 3400/Project/lab4/Lab4_FPGA_Liam/DE0_NANO.v" 182 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1541267793997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541267794169 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 03 13:56:34 2018 " "Processing ended: Sat Nov 03 13:56:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541267794169 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541267794169 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541267794169 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267794169 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267794904 ""}
