# 4-bit-ALU---Verilog
A 4â€‘bit Arithmetic Logic Unit (ALU) implemented in Verilog. Supports basic operations (ADD, SUB, AND, OR, XOR) with Carry and Zero flags. Simulated using Icarus Verilog and visualized in GTKWave. Includes testbench, waveform screenshots, and documentation for easy reproduction.

![Waveform Screenshot]
![waveform1](https://github.com/user-attachments/assets/f5e20df9-f7aa-4f06-8718-975707c78e5b)
![waveform2](https://github.com/user-attachments/assets/0ee77cf7-1d4f-4e22-8ed9-0e74c8f924f6)

