risajournal 
compilation framework code size reduction using reduced bit width isas 
compilation
framework
code
size
reduction
using
reduced
bit
width
isas
aviral
shrivastava
partha
biswas
ashok
halambi
nikil
dutt
alex
nicolau
acm
todaes
acm
transactions
design
automation
electronic
systems
abstract
many
embedded
applications
program
code
size
critical
design
factor
one
promising
approach
reducing
code
size
employ
dual
instruction
set
processor
architectures
support
normal
usually
32
bit
instruction
set
narrow
space
efficient
usually
16
bit
instruction
set
limited
set
opcodes
access
limited
set
registers
feature
however
requires
compilers
can
reduce
code
size
compiling
instruction
sets
existing
compiler
techniques
operate
routine
level
granularity
unable
make
trade
increased
register
pressure
resulting
spills
decreased
code
size
present
compilation
framework
dual
instruction
sets
uses
profitability
based
compiler
heuristic
operates
instruction
level
granularity
able
effectively
take
advantage
instruction
sets
demonstrate
consistent
improved
code
size
reduction
average
22
mips
32
16
bit
isa
also
show
code
compression
obtained
dual
instruction
set
technique
heavily
dependent
application
characteristics
narrow
instruction
set
center
embedded
computer
systems
department
information
computer
science
university
california
irvine
