
*** Running vivado
    with args -log led_toggle.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source led_toggle.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source led_toggle.tcl -notrace
Command: link_design -top led_toggle -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.250 ; gain = 0.000 ; free physical = 1329 ; free virtual = 6807
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hyoon/vivado_project/240514_FSM/240514_FSM.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/hyoon/vivado_project/240514_FSM/240514_FSM.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.250 ; gain = 0.000 ; free physical = 1226 ; free virtual = 6704
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2388.246 ; gain = 63.996 ; free physical = 1220 ; free virtual = 6698

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2394.184 ; gain = 5.938 ; free physical = 787 ; free virtual = 6282

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 616 ; free virtual = 6111
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 616 ; free virtual = 6111
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 616 ; free virtual = 6111
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 616 ; free virtual = 6111
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 616 ; free virtual = 6111
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 616 ; free virtual = 6111
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 616 ; free virtual = 6111
Ending Logic Optimization Task | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 616 ; free virtual = 6111

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 617 ; free virtual = 6112

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 617 ; free virtual = 6112

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 617 ; free virtual = 6112
Ending Netlist Obfuscation Task | Checksum: 1b5bf2d80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.152 ; gain = 0.000 ; free physical = 617 ; free virtual = 6112
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2564.152 ; gain = 239.902 ; free physical = 617 ; free virtual = 6112
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2604.172 ; gain = 0.000 ; free physical = 617 ; free virtual = 6113
INFO: [Common 17-1381] The checkpoint '/home/hyoon/vivado_project/240514_FSM/240514_FSM.runs/impl_1/led_toggle_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_toggle_drc_opted.rpt -pb led_toggle_drc_opted.pb -rpx led_toggle_drc_opted.rpx
Command: report_drc -file led_toggle_drc_opted.rpt -pb led_toggle_drc_opted.pb -rpx led_toggle_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hyoon/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hyoon/vivado_project/240514_FSM/240514_FSM.runs/impl_1/led_toggle_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.500 ; gain = 0.000 ; free physical = 573 ; free virtual = 6070
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e5de364b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.500 ; gain = 0.000 ; free physical = 573 ; free virtual = 6070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.500 ; gain = 0.000 ; free physical = 573 ; free virtual = 6070

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13abd4b32

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2732.508 ; gain = 16.008 ; free physical = 580 ; free virtual = 6080

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fb953fc1

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 584 ; free virtual = 6085

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fb953fc1

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 584 ; free virtual = 6085
Phase 1 Placer Initialization | Checksum: 1fb953fc1

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 584 ; free virtual = 6085

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fb953fc1

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 584 ; free virtual = 6085

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fb953fc1

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 584 ; free virtual = 6085

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1638db85e

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 563 ; free virtual = 6065
Phase 2 Global Placement | Checksum: 1638db85e

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 563 ; free virtual = 6065

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1638db85e

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 563 ; free virtual = 6065

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b626af6d

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 563 ; free virtual = 6065

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 200112fa9

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 563 ; free virtual = 6065

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 200112fa9

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2764.523 ; gain = 48.023 ; free physical = 563 ; free virtual = 6065

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 559 ; free virtual = 6062

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 559 ; free virtual = 6062

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 559 ; free virtual = 6062
Phase 3 Detail Placement | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 559 ; free virtual = 6062

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 559 ; free virtual = 6062

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 560 ; free virtual = 6062

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 560 ; free virtual = 6062
Phase 4.3 Placer Reporting | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 560 ; free virtual = 6062

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.527 ; gain = 0.000 ; free physical = 560 ; free virtual = 6062

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 560 ; free virtual = 6062
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8425968e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 560 ; free virtual = 6062
Ending Placer Task | Checksum: 5afa8a66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2772.527 ; gain = 56.027 ; free physical = 560 ; free virtual = 6062
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.527 ; gain = 0.000 ; free physical = 575 ; free virtual = 6079
INFO: [Common 17-1381] The checkpoint '/home/hyoon/vivado_project/240514_FSM/240514_FSM.runs/impl_1/led_toggle_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file led_toggle_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2772.527 ; gain = 0.000 ; free physical = 569 ; free virtual = 6072
INFO: [runtcl-4] Executing : report_utilization -file led_toggle_utilization_placed.rpt -pb led_toggle_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file led_toggle_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2772.527 ; gain = 0.000 ; free physical = 569 ; free virtual = 6072
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2772.527 ; gain = 0.000 ; free physical = 573 ; free virtual = 6076
INFO: [Common 17-1381] The checkpoint '/home/hyoon/vivado_project/240514_FSM/240514_FSM.runs/impl_1/led_toggle_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1b37086a ConstDB: 0 ShapeSum: 3fc381fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d359fd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.203 ; gain = 12.676 ; free physical = 471 ; free virtual = 5975
Post Restoration Checksum: NetGraph: d4b7d477 NumContArr: fea228ae Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d359fd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2785.203 ; gain = 12.676 ; free physical = 461 ; free virtual = 5965

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d359fd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2806.199 ; gain = 33.672 ; free physical = 424 ; free virtual = 5929

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d359fd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2806.199 ; gain = 33.672 ; free physical = 424 ; free virtual = 5929
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1912a5109

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.211 ; gain = 45.684 ; free physical = 417 ; free virtual = 5922
Phase 2 Router Initialization | Checksum: 1912a5109

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.211 ; gain = 45.684 ; free physical = 417 ; free virtual = 5922

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1912a5109

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 415 ; free virtual = 5920
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921
Phase 4 Rip-up And Reroute | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921
Phase 5 Delay and Skew Optimization | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921
Phase 6.1 Hold Fix Iter | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921
Phase 6 Post Hold Fix | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000956709 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 416 ; free virtual = 5921

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2823.211 ; gain = 50.684 ; free physical = 415 ; free virtual = 5920

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2855.227 ; gain = 82.699 ; free physical = 417 ; free virtual = 5922

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: f55636c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2855.227 ; gain = 82.699 ; free physical = 417 ; free virtual = 5922
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2855.227 ; gain = 82.699 ; free physical = 451 ; free virtual = 5956

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2855.227 ; gain = 82.699 ; free physical = 451 ; free virtual = 5956
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2855.227 ; gain = 0.000 ; free physical = 452 ; free virtual = 5958
INFO: [Common 17-1381] The checkpoint '/home/hyoon/vivado_project/240514_FSM/240514_FSM.runs/impl_1/led_toggle_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_toggle_drc_routed.rpt -pb led_toggle_drc_routed.pb -rpx led_toggle_drc_routed.rpx
Command: report_drc -file led_toggle_drc_routed.rpt -pb led_toggle_drc_routed.pb -rpx led_toggle_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hyoon/vivado_project/240514_FSM/240514_FSM.runs/impl_1/led_toggle_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file led_toggle_methodology_drc_routed.rpt -pb led_toggle_methodology_drc_routed.pb -rpx led_toggle_methodology_drc_routed.rpx
Command: report_methodology -file led_toggle_methodology_drc_routed.rpt -pb led_toggle_methodology_drc_routed.pb -rpx led_toggle_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hyoon/vivado_project/240514_FSM/240514_FSM.runs/impl_1/led_toggle_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file led_toggle_power_routed.rpt -pb led_toggle_power_summary_routed.pb -rpx led_toggle_power_routed.rpx
Command: report_power -file led_toggle_power_routed.rpt -pb led_toggle_power_summary_routed.pb -rpx led_toggle_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file led_toggle_route_status.rpt -pb led_toggle_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file led_toggle_timing_summary_routed.rpt -pb led_toggle_timing_summary_routed.pb -rpx led_toggle_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file led_toggle_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file led_toggle_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file led_toggle_bus_skew_routed.rpt -pb led_toggle_bus_skew_routed.pb -rpx led_toggle_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force led_toggle.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_toggle.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3176.914 ; gain = 242.980 ; free physical = 431 ; free virtual = 5929
INFO: [Common 17-206] Exiting Vivado at Tue May 14 15:43:06 2024...
