# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\intelFPGA_lite\18.0\randomGame\randomGame.csv
# Generated on: Tue Jan 08 00:28:15 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Strict Preservation
altera_reserved_tck,Input,,,,
altera_reserved_tdi,Input,,,,
altera_reserved_tms,Input,,,,
Consultar_Rank,Input,PIN_D8,8,B8_N0,
Inicio,Input,PIN_A7,8,B8_N0,
Reloj,Input,PIN_R8,3,B3_N0,
Resetn,Input,PIN_D5,8,B8_N0,
Start,Input,PIN_A3,8,B8_N0,
TecladoAnt[9],Input,PIN_C3,8,B8_N0,
TecladoAnt[8],Input,PIN_D3,8,B8_N0,
TecladoAnt[7],Input,PIN_F8,8,B8_N0,
TecladoAnt[6],Input,PIN_E8,8,B8_N0,
TecladoAnt[5],Input,PIN_E7,8,B8_N0,
TecladoAnt[4],Input,PIN_E6,8,B8_N0,
TecladoAnt[3],Input,PIN_D6,8,B8_N0,
TecladoAnt[2],Input,PIN_B7,8,B8_N0,
TecladoAnt[1],Input,PIN_A6,8,B8_N0,
TecladoAnt[0],Input,PIN_B6,8,B8_N0,
UsAnt[4],Input,PIN_B5,8,B8_N0,
UsAnt[3],Input,PIN_A4,8,B8_N0,
UsAnt[2],Input,PIN_B4,8,B8_N0,
UsAnt[1],Input,PIN_B3,8,B8_N0,
UsAnt[0],Input,PIN_A5,8,B8_N0,
Acerto,Output,PIN_E11,7,B7_N0,
altera_reserved_tdo,Output,,,,
Display1[3],Output,PIN_P14,4,B4_N0,
Display1[2],Output,PIN_R14,4,B4_N0,
Display1[1],Output,PIN_P15,5,B5_N0,
Display1[0],Output,PIN_G15,6,B6_N0,
Display2[3],Output,PIN_G16,6,B6_N0,
Display2[2],Output,PIN_F14,6,B6_N0,
Display2[1],Output,PIN_A14,7,B7_N0,
Display2[0],Output,PIN_F15,6,B6_N0,
Display3[3],Output,PIN_D14,7,B7_N0,
Display3[2],Output,PIN_D15,6,B6_N0,
Display3[1],Output,PIN_D16,6,B6_N0,
Display3[0],Output,PIN_C15,6,B6_N0,
Display4[3],Output,PIN_C16,6,B6_N0,
Display4[2],Output,PIN_C14,7,B7_N0,
Display4[1],Output,PIN_B16,6,B6_N0,
Display4[0],Output,PIN_A2,8,B8_N0,
Display5[3],Output,PIN_C6,8,B8_N0,
Display5[2],Output,PIN_C8,8,B8_N0,
Display5[1],Output,PIN_F9,7,B7_N0,
Display5[0],Output,PIN_E9,7,B7_N0,
Display6[3],Output,PIN_C9,7,B7_N0,
Display6[2],Output,PIN_D9,7,B7_N0,
Display6[1],Output,PIN_C11,7,B7_N0,
Display6[0],Output,PIN_B11,7,B7_N0,
Display7[3],Output,PIN_A12,7,B7_N0,
Display7[2],Output,PIN_D11,7,B7_N0,
Display7[1],Output,PIN_D12,7,B7_N0,
Display7[0],Output,PIN_B12,7,B7_N0,
Display8[3],Output,PIN_F13,6,B6_N0,
Display8[2],Output,PIN_T15,4,B4_N0,
Display8[1],Output,PIN_T14,4,B4_N0,
Display8[0],Output,PIN_T13,4,B4_N0,
Display9[3],Output,PIN_R13,4,B4_N0,
Display9[2],Output,PIN_T12,4,B4_N0,
Display9[1],Output,PIN_R12,4,B4_N0,
Display9[0],Output,PIN_T11,4,B4_N0,
EnDisplay1,Output,PIN_T10,4,B4_N0,
EnDisplay2,Output,PIN_R11,4,B4_N0,
EnDisplay3,Output,PIN_P11,4,B4_N0,
EnDisplay4,Output,PIN_R10,4,B4_N0,
EnDisplay5,Output,PIN_N12,4,B4_N0,
EnDisplay6,Output,PIN_P9,4,B4_N0,
EnDisplay7,Output,PIN_N9,4,B4_N0,
EnDisplay8,Output,PIN_L16,5,B5_N0,
EnDisplay9,Output,PIN_K16,5,B5_N0,
Finalizar,Output,PIN_R16,5,B5_N0,
ledOut[4],Output,PIN_L15,5,B5_N0,
ledOut[3],Output,PIN_P16,5,B5_N0,
ledOut[2],Output,PIN_N16,5,B5_N0,
ledOut[1],Output,PIN_N15,5,B5_N0,
ledOut[0],Output,PIN_N14,5,B5_N0,
state[5],Output,PIN_J13,5,B5_N0,
state[4],Output,PIN_K15,5,B5_N0,
state[3],Output,PIN_J16,5,B5_N0,
state[2],Output,PIN_L13,5,B5_N0,
state[1],Output,PIN_M10,4,B4_N0,
state[0],Output,PIN_L14,5,B5_N0,
