#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555e6587c470 .scope module, "PC" "PC" 2 1;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 64 "nextPC"
    .port_info 3 /INPUT 1 "clk"
o0x7f3cf53c2018 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555e658923a0_0 .net "PC", 63 0, o0x7f3cf53c2018;  0 drivers
o0x7f3cf53c2048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e65885690_0 .net "clk", 0 0, o0x7f3cf53c2048;  0 drivers
v0x555e658bf560_0 .var "nextPC", 63 0;
o0x7f3cf53c20a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555e658bf620_0 .net "reset", 0 0, o0x7f3cf53c20a8;  0 drivers
E_0x555e65865690 .event posedge, v0x555e65885690_0;
S_0x555e6587be10 .scope module, "Sum4" "Sum4" 2 23;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC"
    .port_info 1 /OUTPUT 64 "sum"
o0x7f3cf53c2198 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555e658bf7a0_0 .net "PC", 63 0, o0x7f3cf53c2198;  0 drivers
v0x555e658bf8a0_0 .var "sum", 63 0;
E_0x555e65865420 .event edge, v0x555e658bf7a0_0;
S_0x555e658a3d60 .scope module, "testbench" "testbench" 3 4;
 .timescale -9 -10;
v0x555e658c76f0_0 .net "ALUResult", 63 0, v0x555e658c05d0_0;  1 drivers
v0x555e658c77d0_0 .net "PC", 63 0, v0x555e658c4090_0;  1 drivers
o0x7f3cf53c3f68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555e658c7920_0 .net "ReadReg1", 4 0, o0x7f3cf53c3f68;  0 drivers
o0x7f3cf53c3f98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555e658c79e0_0 .net "ReadReg2", 4 0, o0x7f3cf53c3f98;  0 drivers
o0x7f3cf53c3fc8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555e658c7ac0_0 .net "RegWrite", 4 0, o0x7f3cf53c3fc8;  0 drivers
v0x555e658c7ba0_0 .var "clk", 0 0;
v0x555e658c7cd0_0 .net "instruction", 31 0, v0x555e658c3950_0;  1 drivers
v0x555e658c7d90_0 .var "reset", 0 0;
S_0x555e658bf9e0 .scope module, "Call" "datapath" 3 11, 4 10 0, S_0x555e658a3d60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 64 "nextPC"
    .port_info 3 /OUTPUT 64 "ALUResult"
    .port_info 4 /OUTPUT 32 "instruction"
v0x555e658c6090_0 .net "ALUCtrl", 3 0, v0x555e658bfdc0_0;  1 drivers
v0x555e658c61c0_0 .net "ALUOp", 1 0, v0x555e658c12a0_0;  1 drivers
v0x555e658c62d0_0 .net "ALUResult", 63 0, v0x555e658c05d0_0;  alias, 1 drivers
v0x555e658c6370_0 .net "ALUSrc", 0 0, v0x555e658c13b0_0;  1 drivers
v0x555e658c6460_0 .net "ANDResult", 0 0, v0x555e658c0c70_0;  1 drivers
v0x555e658c6550_0 .net "Branch", 0 0, v0x555e658c1450_0;  1 drivers
v0x555e658c6640_0 .net "MemRead", 0 0, v0x555e658c1550_0;  1 drivers
v0x555e658c6730_0 .net "MemWrite", 0 0, v0x555e658c15f0_0;  1 drivers
v0x555e658c6820_0 .net "MemtoReg", 0 0, v0x555e658c16e0_0;  1 drivers
v0x555e658c6950_0 .net "ReadData", 63 0, v0x555e658c2610_0;  1 drivers
v0x555e658c6a40_0 .net "ReadData1", 63 0, v0x555e658c4660_0;  1 drivers
v0x555e658c6b50_0 .net "ReadData2", 63 0, v0x555e658c4740_0;  1 drivers
v0x555e658c6c10_0 .net "RegWrite", 0 0, v0x555e658c1880_0;  1 drivers
v0x555e658c6d00_0 .net "Zero", 0 0, v0x555e658c0780_0;  1 drivers
v0x555e658c6df0_0 .net "clk", 0 0, v0x555e658c7ba0_0;  1 drivers
v0x555e658c6e90_0 .net "instruction", 31 0, v0x555e658c3950_0;  alias, 1 drivers
v0x555e658c6fa0_0 .net "muxDataResult", 63 0, v0x555e658c5f70_0;  1 drivers
v0x555e658c71c0_0 .net "muxResult", 63 0, v0x555e658c5780_0;  1 drivers
v0x555e658c72d0_0 .net "nextPC", 63 0, v0x555e658c4090_0;  alias, 1 drivers
v0x555e658c7390_0 .net "reset", 0 0, v0x555e658c7d90_0;  1 drivers
v0x555e658c7480_0 .net "shiftValue", 63 0, v0x555e658c32d0_0;  1 drivers
v0x555e658c7590_0 .net "signExtend", 63 0, v0x555e658c2f00_0;  1 drivers
L_0x555e658c7e30 .part v0x555e658c3950_0, 0, 7;
L_0x555e658c7f60 .part v0x555e658c3950_0, 0, 7;
L_0x555e658c8000 .part v0x555e658c3950_0, 15, 5;
L_0x555e658c80a0 .part v0x555e658c3950_0, 20, 5;
L_0x555e658c8140 .part v0x555e658c3950_0, 7, 5;
L_0x555e658c82f0 .part v0x555e658c3950_0, 25, 7;
L_0x555e658c83d0 .part v0x555e658c3950_0, 12, 3;
S_0x555e658bfbe0 .scope module, "ALUControl" "ALUControl" 4 50, 5 1 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "Funct7"
    .port_info 1 /INPUT 3 "Funct3"
    .port_info 2 /INPUT 2 "ALUOp"
    .port_info 3 /OUTPUT 4 "ALUCtrl"
v0x555e658bfdc0_0 .var "ALUCtrl", 3 0;
v0x555e658bfec0_0 .net "ALUOp", 1 0, v0x555e658c12a0_0;  alias, 1 drivers
v0x555e658bffa0_0 .net "Funct3", 2 0, L_0x555e658c83d0;  1 drivers
v0x555e658c0090_0 .net "Funct7", 6 0, L_0x555e658c82f0;  1 drivers
E_0x555e65800cd0 .event edge, v0x555e658bfec0_0, v0x555e658c0090_0, v0x555e658bffa0_0;
S_0x555e658c0220 .scope module, "ALUValues" "ALUValues" 4 49, 6 16 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "ReadData1"
    .port_info 1 /INPUT 64 "muxResult"
    .port_info 2 /INPUT 4 "ALUCtrl"
    .port_info 3 /OUTPUT 64 "ALUResult"
    .port_info 4 /OUTPUT 1 "Zero"
v0x555e658c04c0_0 .net "ALUCtrl", 3 0, v0x555e658bfdc0_0;  alias, 1 drivers
v0x555e658c05d0_0 .var "ALUResult", 63 0;
v0x555e658c0690_0 .net "ReadData1", 63 0, v0x555e658c4660_0;  alias, 1 drivers
v0x555e658c0780_0 .var "Zero", 0 0;
v0x555e658c0840_0 .net "muxResult", 63 0, v0x555e658c5780_0;  alias, 1 drivers
E_0x555e658a3550 .event edge, v0x555e658bfdc0_0, v0x555e658c0690_0, v0x555e658c0840_0, v0x555e658c05d0_0;
S_0x555e658c0a10 .scope module, "BranchAND" "BranchAND" 4 29, 2 43 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Zero"
    .port_info 1 /INPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "ANDResult"
v0x555e658c0c70_0 .var "ANDResult", 0 0;
v0x555e658c0d50_0 .net "Branch", 0 0, v0x555e658c1450_0;  alias, 1 drivers
v0x555e658c0e10_0 .net "Zero", 0 0, v0x555e658c0780_0;  alias, 1 drivers
E_0x555e658a16e0 .event edge, v0x555e658c0780_0, v0x555e658c0d50_0;
S_0x555e658c0f50 .scope module, "Control_Values" "Control" 4 37, 7 1 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "OpCode"
    .port_info 1 /OUTPUT 1 "ALUSrc"
    .port_info 2 /OUTPUT 1 "MemtoReg"
    .port_info 3 /OUTPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "Branch"
    .port_info 7 /OUTPUT 2 "ALUOp"
v0x555e658c12a0_0 .var "ALUOp", 1 0;
v0x555e658c13b0_0 .var "ALUSrc", 0 0;
v0x555e658c1450_0 .var "Branch", 0 0;
v0x555e658c1550_0 .var "MemRead", 0 0;
v0x555e658c15f0_0 .var "MemWrite", 0 0;
v0x555e658c16e0_0 .var "MemtoReg", 0 0;
v0x555e658c17a0_0 .net "OpCode", 6 0, L_0x555e658c7e30;  1 drivers
v0x555e658c1880_0 .var "RegWrite", 0 0;
E_0x555e658c1240 .event edge, v0x555e658c17a0_0;
S_0x555e658c1a90 .scope module, "DataMemory" "DataMemory" 4 55, 8 1 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "ALUResult"
    .port_info 1 /INPUT 64 "ReadData2"
    .port_info 2 /INPUT 1 "MemWrite"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /OUTPUT 64 "ReadData"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "reset"
v0x555e658c1f30_0 .net "ALUResult", 63 0, v0x555e658c05d0_0;  alias, 1 drivers
v0x555e658c2010_0 .net "MemRead", 0 0, v0x555e658c1550_0;  alias, 1 drivers
v0x555e658c20b0 .array "MemReg", 0 31, 63 0;
v0x555e658c2540_0 .net "MemWrite", 0 0, v0x555e658c15f0_0;  alias, 1 drivers
v0x555e658c2610_0 .var "ReadData", 63 0;
v0x555e658c2720_0 .net "ReadData2", 63 0, v0x555e658c4740_0;  alias, 1 drivers
v0x555e658c2800_0 .net "clk", 0 0, v0x555e658c7ba0_0;  alias, 1 drivers
v0x555e658c28c0_0 .net "reset", 0 0, v0x555e658c7d90_0;  alias, 1 drivers
v0x555e658c20b0_0 .array/port v0x555e658c20b0, 0;
v0x555e658c20b0_1 .array/port v0x555e658c20b0, 1;
E_0x555e658c1d50/0 .event edge, v0x555e658c1550_0, v0x555e658c05d0_0, v0x555e658c20b0_0, v0x555e658c20b0_1;
v0x555e658c20b0_2 .array/port v0x555e658c20b0, 2;
v0x555e658c20b0_3 .array/port v0x555e658c20b0, 3;
v0x555e658c20b0_4 .array/port v0x555e658c20b0, 4;
v0x555e658c20b0_5 .array/port v0x555e658c20b0, 5;
E_0x555e658c1d50/1 .event edge, v0x555e658c20b0_2, v0x555e658c20b0_3, v0x555e658c20b0_4, v0x555e658c20b0_5;
v0x555e658c20b0_6 .array/port v0x555e658c20b0, 6;
v0x555e658c20b0_7 .array/port v0x555e658c20b0, 7;
v0x555e658c20b0_8 .array/port v0x555e658c20b0, 8;
v0x555e658c20b0_9 .array/port v0x555e658c20b0, 9;
E_0x555e658c1d50/2 .event edge, v0x555e658c20b0_6, v0x555e658c20b0_7, v0x555e658c20b0_8, v0x555e658c20b0_9;
v0x555e658c20b0_10 .array/port v0x555e658c20b0, 10;
v0x555e658c20b0_11 .array/port v0x555e658c20b0, 11;
v0x555e658c20b0_12 .array/port v0x555e658c20b0, 12;
v0x555e658c20b0_13 .array/port v0x555e658c20b0, 13;
E_0x555e658c1d50/3 .event edge, v0x555e658c20b0_10, v0x555e658c20b0_11, v0x555e658c20b0_12, v0x555e658c20b0_13;
v0x555e658c20b0_14 .array/port v0x555e658c20b0, 14;
v0x555e658c20b0_15 .array/port v0x555e658c20b0, 15;
v0x555e658c20b0_16 .array/port v0x555e658c20b0, 16;
v0x555e658c20b0_17 .array/port v0x555e658c20b0, 17;
E_0x555e658c1d50/4 .event edge, v0x555e658c20b0_14, v0x555e658c20b0_15, v0x555e658c20b0_16, v0x555e658c20b0_17;
v0x555e658c20b0_18 .array/port v0x555e658c20b0, 18;
v0x555e658c20b0_19 .array/port v0x555e658c20b0, 19;
v0x555e658c20b0_20 .array/port v0x555e658c20b0, 20;
v0x555e658c20b0_21 .array/port v0x555e658c20b0, 21;
E_0x555e658c1d50/5 .event edge, v0x555e658c20b0_18, v0x555e658c20b0_19, v0x555e658c20b0_20, v0x555e658c20b0_21;
v0x555e658c20b0_22 .array/port v0x555e658c20b0, 22;
v0x555e658c20b0_23 .array/port v0x555e658c20b0, 23;
v0x555e658c20b0_24 .array/port v0x555e658c20b0, 24;
v0x555e658c20b0_25 .array/port v0x555e658c20b0, 25;
E_0x555e658c1d50/6 .event edge, v0x555e658c20b0_22, v0x555e658c20b0_23, v0x555e658c20b0_24, v0x555e658c20b0_25;
v0x555e658c20b0_26 .array/port v0x555e658c20b0, 26;
v0x555e658c20b0_27 .array/port v0x555e658c20b0, 27;
v0x555e658c20b0_28 .array/port v0x555e658c20b0, 28;
v0x555e658c20b0_29 .array/port v0x555e658c20b0, 29;
E_0x555e658c1d50/7 .event edge, v0x555e658c20b0_26, v0x555e658c20b0_27, v0x555e658c20b0_28, v0x555e658c20b0_29;
v0x555e658c20b0_30 .array/port v0x555e658c20b0, 30;
v0x555e658c20b0_31 .array/port v0x555e658c20b0, 31;
E_0x555e658c1d50/8 .event edge, v0x555e658c20b0_30, v0x555e658c20b0_31;
E_0x555e658c1d50 .event/or E_0x555e658c1d50/0, E_0x555e658c1d50/1, E_0x555e658c1d50/2, E_0x555e658c1d50/3, E_0x555e658c1d50/4, E_0x555e658c1d50/5, E_0x555e658c1d50/6, E_0x555e658c1d50/7, E_0x555e658c1d50/8;
E_0x555e658c1ed0 .event posedge, v0x555e658c2800_0;
S_0x555e658c2aa0 .scope module, "ImmGen" "SignExtend" 4 41, 9 1 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "OpCode"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 64 "signExtend"
v0x555e658c2d20_0 .net "OpCode", 6 0, L_0x555e658c7f60;  1 drivers
v0x555e658c2e20_0 .net "instruction", 31 0, v0x555e658c3950_0;  alias, 1 drivers
v0x555e658c2f00_0 .var "signExtend", 63 0;
E_0x555e658c1c60 .event edge, v0x555e658c2d20_0, v0x555e658c2e20_0;
S_0x555e658c3040 .scope module, "ImmShiftedOneLeft" "ShiftLeft" 4 28, 2 34 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "signExtend"
    .port_info 1 /OUTPUT 64 "result"
v0x555e658c32d0_0 .var "result", 63 0;
v0x555e658c33d0_0 .net "signExtend", 63 0, v0x555e658c2f00_0;  alias, 1 drivers
E_0x555e658c3250 .event edge, v0x555e658c2f00_0;
S_0x555e658c3500 .scope module, "InstructionMemory" "InstructionMemory" 4 33, 10 1 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC"
    .port_info 1 /OUTPUT 32 "instruction"
v0x555e658c3790 .array "MemInstr", 0 17, 31 0;
v0x555e658c3870_0 .net "PC", 63 0, v0x555e658c4090_0;  alias, 1 drivers
v0x555e658c3950_0 .var "instruction", 31 0;
E_0x555e658c3710 .event edge, v0x555e658c3870_0;
S_0x555e658c3a90 .scope module, "PC_Branch" "ResultPC" 4 27, 2 53 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC"
    .port_info 1 /INPUT 64 "shiftValue"
    .port_info 2 /OUTPUT 64 "sum"
    .port_info 3 /INPUT 1 "ANDBranch"
    .port_info 4 /INPUT 1 "clk"
L_0x7f3cf5379018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555e658c3d10_0 .net "ANDBranch", 0 0, L_0x7f3cf5379018;  1 drivers
v0x555e658c3dd0_0 .net "PC", 63 0, v0x555e658c4090_0;  alias, 1 drivers
v0x555e658c3ec0_0 .net "clk", 0 0, v0x555e658c7ba0_0;  alias, 1 drivers
v0x555e658c3fc0_0 .net "shiftValue", 63 0, v0x555e658c32d0_0;  alias, 1 drivers
v0x555e658c4090_0 .var "sum", 63 0;
S_0x555e658c41e0 .scope module, "Regs" "Registers" 4 45, 11 1 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "ReadReg1"
    .port_info 1 /INPUT 5 "ReadReg2"
    .port_info 2 /INPUT 5 "RegWrite"
    .port_info 3 /OUTPUT 64 "ReadData1"
    .port_info 4 /OUTPUT 64 "ReadData2"
    .port_info 5 /INPUT 1 "WriteReg"
    .port_info 6 /INPUT 64 "WriteData"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /INPUT 1 "reset"
v0x555e658c4660_0 .var "ReadData1", 63 0;
v0x555e658c4740_0 .var "ReadData2", 63 0;
v0x555e658c47e0_0 .net "ReadReg1", 4 0, L_0x555e658c8000;  1 drivers
v0x555e658c48b0_0 .net "ReadReg2", 4 0, L_0x555e658c80a0;  1 drivers
v0x555e658c4990_0 .net "RegWrite", 4 0, L_0x555e658c8140;  1 drivers
v0x555e658c4ac0_0 .net "WriteData", 63 0, v0x555e658c5f70_0;  alias, 1 drivers
v0x555e658c4ba0_0 .net "WriteReg", 0 0, v0x555e658c1880_0;  alias, 1 drivers
v0x555e658c4c40_0 .net "clk", 0 0, v0x555e658c7ba0_0;  alias, 1 drivers
v0x555e658c4d30 .array "regs", 0 31, 63 0;
v0x555e658c51d0_0 .net "reset", 0 0, v0x555e658c7d90_0;  alias, 1 drivers
v0x555e658c4d30_0 .array/port v0x555e658c4d30, 0;
v0x555e658c4d30_1 .array/port v0x555e658c4d30, 1;
v0x555e658c4d30_2 .array/port v0x555e658c4d30, 2;
E_0x555e658c44e0/0 .event edge, v0x555e658c47e0_0, v0x555e658c4d30_0, v0x555e658c4d30_1, v0x555e658c4d30_2;
v0x555e658c4d30_3 .array/port v0x555e658c4d30, 3;
v0x555e658c4d30_4 .array/port v0x555e658c4d30, 4;
v0x555e658c4d30_5 .array/port v0x555e658c4d30, 5;
v0x555e658c4d30_6 .array/port v0x555e658c4d30, 6;
E_0x555e658c44e0/1 .event edge, v0x555e658c4d30_3, v0x555e658c4d30_4, v0x555e658c4d30_5, v0x555e658c4d30_6;
v0x555e658c4d30_7 .array/port v0x555e658c4d30, 7;
v0x555e658c4d30_8 .array/port v0x555e658c4d30, 8;
v0x555e658c4d30_9 .array/port v0x555e658c4d30, 9;
v0x555e658c4d30_10 .array/port v0x555e658c4d30, 10;
E_0x555e658c44e0/2 .event edge, v0x555e658c4d30_7, v0x555e658c4d30_8, v0x555e658c4d30_9, v0x555e658c4d30_10;
v0x555e658c4d30_11 .array/port v0x555e658c4d30, 11;
v0x555e658c4d30_12 .array/port v0x555e658c4d30, 12;
v0x555e658c4d30_13 .array/port v0x555e658c4d30, 13;
v0x555e658c4d30_14 .array/port v0x555e658c4d30, 14;
E_0x555e658c44e0/3 .event edge, v0x555e658c4d30_11, v0x555e658c4d30_12, v0x555e658c4d30_13, v0x555e658c4d30_14;
v0x555e658c4d30_15 .array/port v0x555e658c4d30, 15;
v0x555e658c4d30_16 .array/port v0x555e658c4d30, 16;
v0x555e658c4d30_17 .array/port v0x555e658c4d30, 17;
v0x555e658c4d30_18 .array/port v0x555e658c4d30, 18;
E_0x555e658c44e0/4 .event edge, v0x555e658c4d30_15, v0x555e658c4d30_16, v0x555e658c4d30_17, v0x555e658c4d30_18;
v0x555e658c4d30_19 .array/port v0x555e658c4d30, 19;
v0x555e658c4d30_20 .array/port v0x555e658c4d30, 20;
v0x555e658c4d30_21 .array/port v0x555e658c4d30, 21;
v0x555e658c4d30_22 .array/port v0x555e658c4d30, 22;
E_0x555e658c44e0/5 .event edge, v0x555e658c4d30_19, v0x555e658c4d30_20, v0x555e658c4d30_21, v0x555e658c4d30_22;
v0x555e658c4d30_23 .array/port v0x555e658c4d30, 23;
v0x555e658c4d30_24 .array/port v0x555e658c4d30, 24;
v0x555e658c4d30_25 .array/port v0x555e658c4d30, 25;
v0x555e658c4d30_26 .array/port v0x555e658c4d30, 26;
E_0x555e658c44e0/6 .event edge, v0x555e658c4d30_23, v0x555e658c4d30_24, v0x555e658c4d30_25, v0x555e658c4d30_26;
v0x555e658c4d30_27 .array/port v0x555e658c4d30, 27;
v0x555e658c4d30_28 .array/port v0x555e658c4d30, 28;
v0x555e658c4d30_29 .array/port v0x555e658c4d30, 29;
v0x555e658c4d30_30 .array/port v0x555e658c4d30, 30;
E_0x555e658c44e0/7 .event edge, v0x555e658c4d30_27, v0x555e658c4d30_28, v0x555e658c4d30_29, v0x555e658c4d30_30;
v0x555e658c4d30_31 .array/port v0x555e658c4d30, 31;
E_0x555e658c44e0/8 .event edge, v0x555e658c4d30_31, v0x555e658c48b0_0;
E_0x555e658c44e0 .event/or E_0x555e658c44e0/0, E_0x555e658c44e0/1, E_0x555e658c44e0/2, E_0x555e658c44e0/3, E_0x555e658c44e0/4, E_0x555e658c44e0/5, E_0x555e658c44e0/6, E_0x555e658c44e0/7, E_0x555e658c44e0/8;
S_0x555e658c5370 .scope module, "muxALU" "muxALU" 4 51, 6 1 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "ReadData2"
    .port_info 1 /INPUT 64 "signExtend"
    .port_info 2 /INPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 64 "muxResult"
v0x555e658c55a0_0 .net "ALUSrc", 0 0, v0x555e658c13b0_0;  alias, 1 drivers
v0x555e658c5690_0 .net "ReadData2", 63 0, v0x555e658c4740_0;  alias, 1 drivers
v0x555e658c5780_0 .var "muxResult", 63 0;
v0x555e658c5850_0 .net "signExtend", 63 0, v0x555e658c2f00_0;  alias, 1 drivers
E_0x555e658c5520 .event edge, v0x555e658c13b0_0, v0x555e658c2f00_0, v0x555e658c2720_0;
S_0x555e658c59c0 .scope module, "muxDataMem" "muxDataMem" 4 56, 8 65 0, S_0x555e658bf9e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "ALUResult"
    .port_info 2 /INPUT 1 "MemtoReg"
    .port_info 3 /OUTPUT 64 "muxDataResult"
v0x555e658c5c80_0 .net "ALUResult", 63 0, v0x555e658c05d0_0;  alias, 1 drivers
v0x555e658c5db0_0 .net "MemtoReg", 0 0, v0x555e658c16e0_0;  alias, 1 drivers
v0x555e658c5e70_0 .net "ReadData", 63 0, v0x555e658c2610_0;  alias, 1 drivers
v0x555e658c5f70_0 .var "muxDataResult", 63 0;
E_0x555e658c5c00 .event edge, v0x555e658c16e0_0, v0x555e658c2610_0, v0x555e658c05d0_0;
    .scope S_0x555e6587c470;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x555e658bf560_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0x555e6587c470;
T_1 ;
    %wait E_0x555e65865690;
    %load/vec4 v0x555e658bf620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x555e658bf560_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555e658923a0_0;
    %assign/vec4 v0x555e658bf560_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555e6587be10;
T_2 ;
    %wait E_0x555e65865420;
    %load/vec4 v0x555e658bf7a0_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x555e658bf8a0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555e658c3a90;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x555e658c4090_0, 0, 64;
    %end;
    .thread T_3;
    .scope S_0x555e658c3a90;
T_4 ;
    %wait E_0x555e658c1ed0;
    %load/vec4 v0x555e658c3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x555e658c3dd0_0;
    %load/vec4 v0x555e658c3fc0_0;
    %add;
    %assign/vec4 v0x555e658c4090_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555e658c3d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555e658c3dd0_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x555e658c4090_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555e658c3040;
T_5 ;
    %wait E_0x555e658c3250;
    %load/vec4 v0x555e658c33d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x555e658c32d0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555e658c0a10;
T_6 ;
    %wait E_0x555e658a16e0;
    %load/vec4 v0x555e658c0e10_0;
    %load/vec4 v0x555e658c0d50_0;
    %and;
    %assign/vec4 v0x555e658c0c70_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555e658c3500;
T_7 ;
    %vpi_call 10 8 "$readmemb", "binario.asm", v0x555e658c3790 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x555e658c3500;
T_8 ;
    %wait E_0x555e658c3710;
    %load/vec4 v0x555e658c3870_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x555e658c3790, 4;
    %store/vec4 v0x555e658c3950_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555e658c0f50;
T_9 ;
    %wait E_0x555e658c1240;
    %load/vec4 v0x555e658c17a0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c13b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c1880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c1550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c1450_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555e658c12a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555e658c17a0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c13b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c1880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c1550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c1450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555e658c12a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x555e658c17a0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c13b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c16e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c1880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c1550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c1450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555e658c12a0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x555e658c17a0_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c13b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c16e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c1880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c1550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c15f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c1450_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555e658c12a0_0, 0;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555e658c2aa0;
T_10 ;
    %wait E_0x555e658c1c60;
    %load/vec4 v0x555e658c2d20_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x555e658c2e20_0;
    %parti/s 7, 25, 6;
    %pad/u 12;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e658c2f00_0, 4, 5;
    %load/vec4 v0x555e658c2e20_0;
    %parti/s 1, 31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e658c2f00_0, 4, 5;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 0, 0, 52;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e658c2f00_0, 4, 5;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x555e658c2f00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555e658c41e0;
T_11 ;
    %vpi_call 11 11 "$readmemb", "regs.txt", v0x555e658c4d30 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x555e658c41e0;
T_12 ;
    %wait E_0x555e658c1ed0;
    %load/vec4 v0x555e658c51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 2, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 8, 0, 64;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 9, 0, 64;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 10, 0, 64;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 11, 0, 64;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 12, 0, 64;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 13, 0, 64;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 14, 0, 64;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 15, 0, 64;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 17, 0, 64;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 18, 0, 64;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 19, 0, 64;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 20, 0, 64;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 21, 0, 64;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 22, 0, 64;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 24, 0, 64;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 25, 0, 64;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 26, 0, 64;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 27, 0, 64;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 28, 0, 64;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 29, 0, 64;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 30, 0, 64;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %pushi/vec4 31, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555e658c4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x555e658c4ac0_0;
    %load/vec4 v0x555e658c4990_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c4d30, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555e658c41e0;
T_13 ;
    %wait E_0x555e658c44e0;
    %load/vec4 v0x555e658c47e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555e658c4d30, 4;
    %assign/vec4 v0x555e658c4660_0, 0;
    %load/vec4 v0x555e658c48b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555e658c4d30, 4;
    %assign/vec4 v0x555e658c4740_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555e658c0220;
T_14 ;
    %wait E_0x555e658a3550;
    %load/vec4 v0x555e658c04c0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x555e658c0690_0;
    %load/vec4 v0x555e658c0840_0;
    %add;
    %assign/vec4 v0x555e658c05d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555e658c04c0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x555e658c0690_0;
    %load/vec4 v0x555e658c0840_0;
    %and;
    %assign/vec4 v0x555e658c05d0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x555e658c04c0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x555e658c0690_0;
    %load/vec4 v0x555e658c0840_0;
    %or;
    %assign/vec4 v0x555e658c05d0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x555e658c04c0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x555e658c0690_0;
    %load/vec4 v0x555e658c0840_0;
    %sub;
    %assign/vec4 v0x555e658c05d0_0, 0;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x555e658c05d0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e658c0780_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e658c0780_0, 0;
T_14.9 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555e658bfbe0;
T_15 ;
    %wait E_0x555e65800cd0;
    %load/vec4 v0x555e658bfec0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555e658bfdc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555e658bfec0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555e658bfdc0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x555e658c0090_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e658bffa0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555e658bfec0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555e658bfdc0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x555e658c0090_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e658bffa0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555e658bfec0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555e658bfdc0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x555e658c0090_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e658bffa0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555e658bfec0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555e658bfdc0_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x555e658c0090_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e658bffa0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555e658bfec0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555e658bfdc0_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555e658bfdc0_0, 0;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555e658c5370;
T_16 ;
    %wait E_0x555e658c5520;
    %load/vec4 v0x555e658c55a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0x555e658c5690_0;
    %assign/vec4 v0x555e658c5780_0, 0;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0x555e658c5850_0;
    %assign/vec4 v0x555e658c5780_0, 0;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555e658c1a90;
T_17 ;
    %vpi_call 8 9 "$readmemb", "data.txt", v0x555e658c20b0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x555e658c1a90;
T_18 ;
    %wait E_0x555e658c1ed0;
    %load/vec4 v0x555e658c28c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 2, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 8, 0, 64;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 9, 0, 64;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 10, 0, 64;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 11, 0, 64;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 12, 0, 64;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 13, 0, 64;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 14, 0, 64;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 15, 0, 64;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 17, 0, 64;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 18, 0, 64;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 19, 0, 64;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 20, 0, 64;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 21, 0, 64;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 22, 0, 64;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 24, 0, 64;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 25, 0, 64;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 26, 0, 64;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 27, 0, 64;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 28, 0, 64;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 29, 0, 64;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 30, 0, 64;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %pushi/vec4 31, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x555e658c2540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x555e658c2720_0;
    %load/vec4 v0x555e658c1f30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e658c20b0, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x555e658c1a90;
T_19 ;
    %wait E_0x555e658c1d50;
    %load/vec4 v0x555e658c2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x555e658c1f30_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x555e658c20b0, 4;
    %assign/vec4 v0x555e658c2610_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555e658c59c0;
T_20 ;
    %wait E_0x555e658c5c00;
    %load/vec4 v0x555e658c5db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x555e658c5e70_0;
    %assign/vec4 v0x555e658c5f70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x555e658c5c80_0;
    %assign/vec4 v0x555e658c5f70_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555e658a3d60;
T_21 ;
    %vpi_call 3 14 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555e658a3d60 {0 0 0};
    %vpi_call 3 16 "$display", "Exibindo os resultados:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e658c7ba0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 3 18 "$monitor", "Instruction: %b\012Exit PC: %b\012Exit ALU: %b\012", v0x555e658c7cd0_0, v0x555e658c77d0_0, v0x555e658c76f0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 3 19 "$monitor", "ReadReg1: %b\012ReadReg2: %b\012RegWrite: %b\012", v0x555e658c7920_0, v0x555e658c79e0_0, v0x555e658c7ac0_0 {0 0 0};
    %delay 3000000, 0;
    %vpi_call 3 21 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x555e658a3d60;
T_22 ;
    %delay 100, 0;
    %load/vec4 v0x555e658c7ba0_0;
    %inv;
    %store/vec4 v0x555e658c7ba0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./PC.v";
    "testbench.v";
    "./datapath.v";
    "./ALUControl.v";
    "./ALU.v";
    "./Control.v";
    "./DataMemory.v";
    "./SignExtend.v";
    "./InstructionMemory.v";
    "./Registers.v";
