// Seed: 2145221595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wire id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6,
    output wor id_7
    , id_32,
    output wand id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    output tri0 id_12,
    input uwire id_13,
    output uwire id_14,
    output supply0 id_15,
    input wire id_16 id_33,
    input wand id_17
    , id_34,
    input wor id_18,
    input uwire id_19,
    output wor id_20,
    output wire id_21,
    input uwire id_22,
    input tri id_23,
    output wire id_24,
    input uwire id_25,
    input supply0 id_26,
    output uwire id_27,
    output wand id_28,
    output supply1 id_29,
    output tri0 id_30
);
  wire id_35;
  module_0(
      id_34, id_34, id_35, id_35, id_35, id_32
  );
endmodule
