Info Session started: Sat Nov 11 20:07:17 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADD-VV-SEW16_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADD-VV-SEW16_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADD-VV-SEW16_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADD-VV-SEW16_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:17 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADD-VV-SEW16_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000eac 0x00000eac R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADD-VV-SEW16_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 2 0xcf8b
Info (ICV_FN) Finishing coverage at 0x80000e90
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADD-VV-SEW16_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 96/2910 :   3.30%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
cdb8cf8b
e47abdb2
3160d5fd
d8e5b827
04662131
e31ffa64
c737ad3a
e54c8c1e
d8e5b827
a79c2131
e0fb48ba
f3c30fba
d52bd3cf
7ca660db
0692dadf
2c63c847
c737ad3a
e54cd3cf
7ca69cac
30f9f67d
2c63c847
fbba7ae7
195b62bf
f600a3d1
30f9f67d
419c1ddd
197bd193
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
140f2197
f6006ed3
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
155cd9d3
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
b1802c02
9a9015ba
ea40ef46
1366ed97
f6cadf93
285ee4a3
fffd3e51
ccfc5d04
18fced97
37bfdf93
c83be4a3
d1bc7dd8
a9685d04
62f6cb6d
5b086787
3874f8a5
fffd3e51
ccfc5d04
bd9213ac
062fba76
3874f8a5
6075c1a2
951e8621
4ff09378
5b08ba76
3874f8a5
49bec1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
4c75dd24
facaa3e2
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
f5914c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
fefa848f
d926cd04
9b1a8042
da4ca6a3
426b8dfb
e0e99241
f632cb94
eb8ee156
9478a6a3
bab38b64
0e5c9241
11aacb94
eb8e233f
4bfb003d
86b081d4
f22b6484
f632cb94
73b3233f
34f3003d
5fd7f0ca
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
5fd7f0ca
e956c109
bc6ef32c
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
0cc9657e
d03d1ea0
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
291cfd62
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
91810954
ed07977f
4937955b
1749d373
1e5abffe
6634c960
42e8d248
e832f892
174981e3
1e5abffe
663493b3
42e85d71
e832658c
47c6f638
c3a22eae
4ed86866
42e8d248
e832f892
f4ae617f
36532de2
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed81273
093d4b8a
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
1ac704c1
1a309bf9
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
1f05dfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
543fd0ac
40bc23d8
dbee5e94
982b4136
65e310e5
ff07c521
0e171c81
700a5d3b
ece84136
ba0d10e5
ff07c521
0e171c81
9e565d3b
63b91dcd
04b11e73
355e64a2
0e171c81
9e565d3b
63b91dcd
69e2d58e
355e64a2
95a74545
8b4ecba8
cd1b37e5
69e2d58e
34351e20
1d08418b
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 922
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.10 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:17 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:17 2023

