module SRAM (
    input clk,                 
    input we,                  
    input [1:0] addr,          
    input [3:0] data_in,       
    output reg [3:0] data_out  
);
   
    reg [3:0] memory [3:0];

    always @(posedge clk) begin
        if (we) begin
           
            memory[addr] <= data_in;
            data_out <= data_in; 
        end else begin
           
            data_out <= memory[addr];
        end
    end
endmodule
