//verilog code for 4-bit-counter-ASIC
module counter (
    input clk,
    input rst,
    input up_down,
    output reg [3:0] count
);
    always @(posedge clk or posedge rst) begin
        if (rst)
            count <= 4'b0000;
        else if (up_down)
            count <= count + 1'b1;
        else
            count <= count - 1'b1;
    end
endmodule
