# USB2 (ULPI)

* <https://opencores.org/project,ulpi_wrapper>
* <https://opencores.org/project,usb>
* <https://github.com/alexforencich/verilog-wishbone>


