<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_parse2synthtrans.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_parse2synthtrans.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>



-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/test_parse2synthtrans.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_parse2synthtrans.v</a>' to AST representation.
Generating RTLIL representation for module `\f1_test'.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_parse2synthtrans.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/hana/test_parse2synthtrans.v:13</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f2_demultiplexer1_to_4'.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_parse2synthtrans.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/hana/test_parse2synthtrans.v:34</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at <a href="../../../../third_party/tools/yosys/tests/hana/test_parse2synthtrans.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/hana/test_parse2synthtrans.v:46</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\f3_test'.
Generating RTLIL representation for module `\f4_test'.
Generating RTLIL representation for module `\f5_test'.
Generating RTLIL representation for module `\f6_test'.
Generating RTLIL representation for module `\f7_test'.
Generating RTLIL representation for module `\f8_test'.
Generating RTLIL representation for module `\f9_test'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:27</a>)
ERROR: Parser error in line <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-1097" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:1097</a>: syntax error, unexpected TOK_SUPPLY1


</pre>