#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d3872faeb0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d387411620_0 .net "PC", 31 0, L_000001d3874a29f0;  1 drivers
v000001d387412ca0_0 .net "cycles_consumed", 31 0, v000001d387411580_0;  1 drivers
v000001d387412d40_0 .var "input_clk", 0 0;
v000001d387411080_0 .var "rst", 0 0;
S_000001d3871a9f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d3872faeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d387350fc0 .functor NOR 1, v000001d387412d40_0, v000001d3873fc770_0, C4<0>, C4<0>;
L_000001d3873517a0 .functor AND 1, v000001d3873e4ff0_0, v000001d3873e49b0_0, C4<1>, C4<1>;
L_000001d387351570 .functor AND 1, L_000001d3873517a0, L_000001d387411760, C4<1>, C4<1>;
L_000001d387352140 .functor AND 1, v000001d3873d3d70_0, v000001d3873d2650_0, C4<1>, C4<1>;
L_000001d387351030 .functor AND 1, L_000001d387352140, L_000001d387411800, C4<1>, C4<1>;
L_000001d3873520d0 .functor AND 1, v000001d3873fbeb0_0, v000001d3873fc6d0_0, C4<1>, C4<1>;
L_000001d3873521b0 .functor AND 1, L_000001d3873520d0, L_000001d387411300, C4<1>, C4<1>;
L_000001d387351880 .functor AND 1, v000001d3873e4ff0_0, v000001d3873e49b0_0, C4<1>, C4<1>;
L_000001d387351c00 .functor AND 1, L_000001d387351880, L_000001d387411bc0, C4<1>, C4<1>;
L_000001d387350930 .functor AND 1, v000001d3873d3d70_0, v000001d3873d2650_0, C4<1>, C4<1>;
L_000001d387351c70 .functor AND 1, L_000001d387350930, L_000001d387412de0, C4<1>, C4<1>;
L_000001d3873509a0 .functor AND 1, v000001d3873fbeb0_0, v000001d3873fc6d0_0, C4<1>, C4<1>;
L_000001d387352220 .functor AND 1, L_000001d3873509a0, L_000001d387411c60, C4<1>, C4<1>;
L_000001d38741d920 .functor NOT 1, L_000001d387350fc0, C4<0>, C4<0>, C4<0>;
L_000001d38741d140 .functor NOT 1, L_000001d387350fc0, C4<0>, C4<0>, C4<0>;
L_000001d387425be0 .functor NOT 1, L_000001d387350fc0, C4<0>, C4<0>, C4<0>;
L_000001d387426900 .functor NOT 1, L_000001d387350fc0, C4<0>, C4<0>, C4<0>;
L_000001d387426b30 .functor NOT 1, L_000001d387350fc0, C4<0>, C4<0>, C4<0>;
L_000001d3874a29f0 .functor BUFZ 32, v000001d3874013b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3873fbd70_0 .net "EX1_ALU_OPER1", 31 0, L_000001d38741ed40;  1 drivers
v000001d3873faa10_0 .net "EX1_ALU_OPER2", 31 0, L_000001d387425320;  1 drivers
v000001d3873fce50_0 .net "EX1_PC", 31 0, v000001d3873e1b70_0;  1 drivers
v000001d3873fcb30_0 .net "EX1_PFC", 31 0, v000001d3873e3830_0;  1 drivers
v000001d3873fbe10_0 .net "EX1_PFC_to_IF", 31 0, L_000001d387418100;  1 drivers
v000001d3873faab0_0 .net "EX1_forward_to_B", 31 0, v000001d3873e1850_0;  1 drivers
v000001d3873fbf50_0 .net "EX1_is_beq", 0 0, v000001d3873e2570_0;  1 drivers
v000001d3873fd030_0 .net "EX1_is_bne", 0 0, v000001d3873e3290_0;  1 drivers
v000001d3873ff470_0 .net "EX1_is_jal", 0 0, v000001d3873e2bb0_0;  1 drivers
v000001d3873ff290_0 .net "EX1_is_jr", 0 0, v000001d3873e3d30_0;  1 drivers
v000001d3873ff330_0 .net "EX1_is_oper2_immed", 0 0, v000001d3873e2a70_0;  1 drivers
v000001d3873ff0b0_0 .net "EX1_memread", 0 0, v000001d3873e2f70_0;  1 drivers
v000001d3873fdb70_0 .net "EX1_memwrite", 0 0, v000001d3873e3bf0_0;  1 drivers
v000001d3873fe1b0_0 .net "EX1_opcode", 11 0, v000001d3873e1e90_0;  1 drivers
v000001d3873ff3d0_0 .net "EX1_predicted", 0 0, v000001d3873e2390_0;  1 drivers
v000001d3873fdf30_0 .net "EX1_rd_ind", 4 0, v000001d3873e30b0_0;  1 drivers
v000001d3873feb10_0 .net "EX1_rd_indzero", 0 0, v000001d3873e3970_0;  1 drivers
v000001d3873ff1f0_0 .net "EX1_regwrite", 0 0, v000001d3873e2610_0;  1 drivers
v000001d3873fe250_0 .net "EX1_rs1", 31 0, v000001d3873e3dd0_0;  1 drivers
v000001d3873fe390_0 .net "EX1_rs1_ind", 4 0, v000001d3873e26b0_0;  1 drivers
v000001d3873ff830_0 .net "EX1_rs2", 31 0, v000001d3873e3150_0;  1 drivers
v000001d3873ff510_0 .net "EX1_rs2_ind", 4 0, v000001d3873e2750_0;  1 drivers
v000001d3873fe2f0_0 .net "EX1_rs2_out", 31 0, L_000001d387426820;  1 drivers
v000001d3873fe430_0 .net "EX2_ALU_OPER1", 31 0, v000001d3873e4550_0;  1 drivers
v000001d3873febb0_0 .net "EX2_ALU_OPER2", 31 0, v000001d3873e4cd0_0;  1 drivers
v000001d3873fe070_0 .net "EX2_ALU_OUT", 31 0, L_000001d387418560;  1 drivers
v000001d3873ff970_0 .net "EX2_PC", 31 0, v000001d3873e54f0_0;  1 drivers
v000001d3873fec50_0 .net "EX2_PFC_to_IF", 31 0, v000001d3873e44b0_0;  1 drivers
v000001d3873fe110_0 .net "EX2_forward_to_B", 31 0, v000001d3873e4410_0;  1 drivers
v000001d3873fe610_0 .net "EX2_is_beq", 0 0, v000001d3873e45f0_0;  1 drivers
v000001d3873fecf0_0 .net "EX2_is_bne", 0 0, v000001d3873e4e10_0;  1 drivers
v000001d3873fd8f0_0 .net "EX2_is_jal", 0 0, v000001d3873e47d0_0;  1 drivers
v000001d3873fea70_0 .net "EX2_is_jr", 0 0, v000001d3873e4190_0;  1 drivers
v000001d3873fd5d0_0 .net "EX2_is_oper2_immed", 0 0, v000001d3873e4f50_0;  1 drivers
v000001d3873ff8d0_0 .net "EX2_memread", 0 0, v000001d3873e5590_0;  1 drivers
v000001d3873fd670_0 .net "EX2_memwrite", 0 0, v000001d3873e4d70_0;  1 drivers
v000001d3873ff5b0_0 .net "EX2_opcode", 11 0, v000001d3873e4050_0;  1 drivers
v000001d3873fe4d0_0 .net "EX2_predicted", 0 0, v000001d3873e4690_0;  1 drivers
v000001d3873fd3f0_0 .net "EX2_rd_ind", 4 0, v000001d3873e4910_0;  1 drivers
v000001d3873fe570_0 .net "EX2_rd_indzero", 0 0, v000001d3873e49b0_0;  1 drivers
v000001d3873fe890_0 .net "EX2_regwrite", 0 0, v000001d3873e4ff0_0;  1 drivers
v000001d3873fe6b0_0 .net "EX2_rs1", 31 0, v000001d3873e5090_0;  1 drivers
v000001d3873fdfd0_0 .net "EX2_rs1_ind", 4 0, v000001d3873e51d0_0;  1 drivers
v000001d3873ff650_0 .net "EX2_rs2_ind", 4 0, v000001d3873e5310_0;  1 drivers
v000001d3873ff790_0 .net "EX2_rs2_out", 31 0, v000001d3873e4230_0;  1 drivers
v000001d3873ff6f0_0 .net "ID_INST", 31 0, v000001d3873e6680_0;  1 drivers
v000001d3873fdc10_0 .net "ID_PC", 31 0, v000001d3873e8160_0;  1 drivers
v000001d3873fd990_0 .net "ID_PFC_to_EX", 31 0, L_000001d387414280;  1 drivers
v000001d3873fd710_0 .net "ID_PFC_to_IF", 31 0, L_000001d387414140;  1 drivers
v000001d3873fe9d0_0 .net "ID_forward_to_B", 31 0, L_000001d387413e20;  1 drivers
v000001d3873fd7b0_0 .net "ID_is_beq", 0 0, L_000001d387413b00;  1 drivers
v000001d3873fd350_0 .net "ID_is_bne", 0 0, L_000001d387415360;  1 drivers
v000001d3873fe750_0 .net "ID_is_j", 0 0, L_000001d387416a80;  1 drivers
v000001d3873fe7f0_0 .net "ID_is_jal", 0 0, L_000001d387417ac0;  1 drivers
v000001d3873fd210_0 .net "ID_is_jr", 0 0, L_000001d387415400;  1 drivers
v000001d3873fd2b0_0 .net "ID_is_oper2_immed", 0 0, L_000001d38741de60;  1 drivers
v000001d3873fe930_0 .net "ID_memread", 0 0, L_000001d387416c60;  1 drivers
v000001d3873fed90_0 .net "ID_memwrite", 0 0, L_000001d387416620;  1 drivers
v000001d3873fd490_0 .net "ID_opcode", 11 0, v000001d387400730_0;  1 drivers
v000001d3873fd850_0 .net "ID_predicted", 0 0, v000001d3873e9100_0;  1 drivers
v000001d3873fd530_0 .net "ID_rd_ind", 4 0, v000001d387401310_0;  1 drivers
v000001d3873fda30_0 .net "ID_regwrite", 0 0, L_000001d3874186a0;  1 drivers
v000001d3873fee30_0 .net "ID_rs1", 31 0, v000001d3873ee100_0;  1 drivers
v000001d3873feed0_0 .net "ID_rs1_ind", 4 0, v000001d3874019f0_0;  1 drivers
v000001d3873fdad0_0 .net "ID_rs2", 31 0, v000001d3873ee060_0;  1 drivers
v000001d3873fdcb0_0 .net "ID_rs2_ind", 4 0, v000001d3874000f0_0;  1 drivers
v000001d3873fef70_0 .net "IF_INST", 31 0, L_000001d38741e1e0;  1 drivers
v000001d3873ff010_0 .net "IF_pc", 31 0, v000001d3874013b0_0;  1 drivers
v000001d3873fdd50_0 .net "MEM_ALU_OUT", 31 0, v000001d3873d2bf0_0;  1 drivers
v000001d3873ff150_0 .net "MEM_Data_mem_out", 31 0, v000001d3873fc590_0;  1 drivers
v000001d3873fddf0_0 .net "MEM_memread", 0 0, v000001d3873d1a70_0;  1 drivers
v000001d3873fde90_0 .net "MEM_memwrite", 0 0, v000001d3873d23d0_0;  1 drivers
v000001d3874134c0_0 .net "MEM_opcode", 11 0, v000001d3873d3a50_0;  1 drivers
v000001d387412660_0 .net "MEM_rd_ind", 4 0, v000001d3873d2290_0;  1 drivers
v000001d3874128e0_0 .net "MEM_rd_indzero", 0 0, v000001d3873d2650_0;  1 drivers
v000001d3874131a0_0 .net "MEM_regwrite", 0 0, v000001d3873d3d70_0;  1 drivers
v000001d387411d00_0 .net "MEM_rs2", 31 0, v000001d3873d2ab0_0;  1 drivers
v000001d387412980_0 .net "PC", 31 0, L_000001d3874a29f0;  alias, 1 drivers
v000001d387411e40_0 .net "STALL_ID1_FLUSH", 0 0, v000001d3873e9ba0_0;  1 drivers
v000001d387412fc0_0 .net "STALL_ID2_FLUSH", 0 0, v000001d3873eac80_0;  1 drivers
v000001d387411da0_0 .net "STALL_IF_FLUSH", 0 0, v000001d3873ecb20_0;  1 drivers
v000001d387412020_0 .net "WB_ALU_OUT", 31 0, v000001d3873fb4b0_0;  1 drivers
v000001d387412160_0 .net "WB_Data_mem_out", 31 0, v000001d3873fbaf0_0;  1 drivers
v000001d387413600_0 .net "WB_memread", 0 0, v000001d3873fbb90_0;  1 drivers
v000001d387413060_0 .net "WB_rd_ind", 4 0, v000001d3873fb550_0;  1 drivers
v000001d3874114e0_0 .net "WB_rd_indzero", 0 0, v000001d3873fc6d0_0;  1 drivers
v000001d387412340_0 .net "WB_regwrite", 0 0, v000001d3873fbeb0_0;  1 drivers
v000001d387412200_0 .net "Wrong_prediction", 0 0, L_000001d387426890;  1 drivers
v000001d387412b60_0 .net *"_ivl_1", 0 0, L_000001d3873517a0;  1 drivers
v000001d3874136a0_0 .net *"_ivl_13", 0 0, L_000001d3873520d0;  1 drivers
v000001d387411940_0 .net *"_ivl_14", 0 0, L_000001d387411300;  1 drivers
v000001d3874113a0_0 .net *"_ivl_19", 0 0, L_000001d387351880;  1 drivers
v000001d387412a20_0 .net *"_ivl_2", 0 0, L_000001d387411760;  1 drivers
v000001d387411ee0_0 .net *"_ivl_20", 0 0, L_000001d387411bc0;  1 drivers
v000001d387411260_0 .net *"_ivl_25", 0 0, L_000001d387350930;  1 drivers
v000001d387412ac0_0 .net *"_ivl_26", 0 0, L_000001d387412de0;  1 drivers
v000001d3874118a0_0 .net *"_ivl_31", 0 0, L_000001d3873509a0;  1 drivers
v000001d387413560_0 .net *"_ivl_32", 0 0, L_000001d387411c60;  1 drivers
v000001d387412700_0 .net *"_ivl_40", 31 0, L_000001d387417b60;  1 drivers
L_000001d387430c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d387411440_0 .net *"_ivl_43", 26 0, L_000001d387430c58;  1 drivers
L_000001d387430ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d387412c00_0 .net/2u *"_ivl_44", 31 0, L_000001d387430ca0;  1 drivers
v000001d3874111c0_0 .net *"_ivl_52", 31 0, L_000001d38748ebe0;  1 drivers
L_000001d387430d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3874122a0_0 .net *"_ivl_55", 26 0, L_000001d387430d30;  1 drivers
L_000001d387430d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3874123e0_0 .net/2u *"_ivl_56", 31 0, L_000001d387430d78;  1 drivers
v000001d387411f80_0 .net *"_ivl_7", 0 0, L_000001d387352140;  1 drivers
v000001d387413100_0 .net *"_ivl_8", 0 0, L_000001d387411800;  1 drivers
v000001d387413420_0 .net "alu_selA", 1 0, L_000001d387411b20;  1 drivers
v000001d387413240_0 .net "alu_selB", 1 0, L_000001d387414aa0;  1 drivers
v000001d3874119e0_0 .net "clk", 0 0, L_000001d387350fc0;  1 drivers
v000001d387411580_0 .var "cycles_consumed", 31 0;
v000001d387412e80_0 .net "exhaz", 0 0, L_000001d387351030;  1 drivers
v000001d3874132e0_0 .net "exhaz2", 0 0, L_000001d387351c70;  1 drivers
v000001d387411120_0 .net "hlt", 0 0, v000001d3873fc770_0;  1 drivers
v000001d387412480_0 .net "idhaz", 0 0, L_000001d387351570;  1 drivers
v000001d387412520_0 .net "idhaz2", 0 0, L_000001d387351c00;  1 drivers
v000001d3874116c0_0 .net "if_id_write", 0 0, v000001d3873ec080_0;  1 drivers
v000001d387412f20_0 .net "input_clk", 0 0, v000001d387412d40_0;  1 drivers
v000001d387413740_0 .net "is_branch_and_taken", 0 0, L_000001d38741d5a0;  1 drivers
v000001d387410fe0_0 .net "memhaz", 0 0, L_000001d3873521b0;  1 drivers
v000001d3874120c0_0 .net "memhaz2", 0 0, L_000001d387352220;  1 drivers
v000001d3874125c0_0 .net "pc_src", 2 0, L_000001d3874137e0;  1 drivers
v000001d3874127a0_0 .net "pc_write", 0 0, v000001d3873ec4e0_0;  1 drivers
v000001d387413380_0 .net "rst", 0 0, v000001d387411080_0;  1 drivers
v000001d387411a80_0 .net "store_rs2_forward", 1 0, L_000001d387414780;  1 drivers
v000001d387412840_0 .net "wdata_to_reg_file", 31 0, L_000001d387426a50;  1 drivers
E_000001d38735d380/0 .event negedge, v000001d3873e9ec0_0;
E_000001d38735d380/1 .event posedge, v000001d3873d1c50_0;
E_000001d38735d380 .event/or E_000001d38735d380/0, E_000001d38735d380/1;
L_000001d387411760 .cmp/eq 5, v000001d3873e4910_0, v000001d3873e26b0_0;
L_000001d387411800 .cmp/eq 5, v000001d3873d2290_0, v000001d3873e26b0_0;
L_000001d387411300 .cmp/eq 5, v000001d3873fb550_0, v000001d3873e26b0_0;
L_000001d387411bc0 .cmp/eq 5, v000001d3873e4910_0, v000001d3873e2750_0;
L_000001d387412de0 .cmp/eq 5, v000001d3873d2290_0, v000001d3873e2750_0;
L_000001d387411c60 .cmp/eq 5, v000001d3873fb550_0, v000001d3873e2750_0;
L_000001d387417b60 .concat [ 5 27 0 0], v000001d387401310_0, L_000001d387430c58;
L_000001d3874184c0 .cmp/ne 32, L_000001d387417b60, L_000001d387430ca0;
L_000001d38748ebe0 .concat [ 5 27 0 0], v000001d3873e4910_0, L_000001d387430d30;
L_000001d38748d560 .cmp/ne 32, L_000001d38748ebe0, L_000001d387430d78;
S_000001d38712d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d387350c40 .functor NOT 1, L_000001d387351030, C4<0>, C4<0>, C4<0>;
L_000001d3873516c0 .functor AND 1, L_000001d3873521b0, L_000001d387350c40, C4<1>, C4<1>;
L_000001d3873508c0 .functor OR 1, L_000001d387351570, L_000001d3873516c0, C4<0>, C4<0>;
L_000001d387351810 .functor OR 1, L_000001d387351570, L_000001d387351030, C4<0>, C4<0>;
v000001d38737c390_0 .net *"_ivl_12", 0 0, L_000001d387351810;  1 drivers
v000001d38737c1b0_0 .net *"_ivl_2", 0 0, L_000001d387350c40;  1 drivers
v000001d38737bd50_0 .net *"_ivl_5", 0 0, L_000001d3873516c0;  1 drivers
v000001d38737b530_0 .net *"_ivl_7", 0 0, L_000001d3873508c0;  1 drivers
v000001d38737b3f0_0 .net "alu_selA", 1 0, L_000001d387411b20;  alias, 1 drivers
v000001d38737b5d0_0 .net "exhaz", 0 0, L_000001d387351030;  alias, 1 drivers
v000001d38737bdf0_0 .net "idhaz", 0 0, L_000001d387351570;  alias, 1 drivers
v000001d38737c610_0 .net "memhaz", 0 0, L_000001d3873521b0;  alias, 1 drivers
L_000001d387411b20 .concat8 [ 1 1 0 0], L_000001d3873508c0, L_000001d387351810;
S_000001d38712d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d387350a10 .functor NOT 1, L_000001d387351c70, C4<0>, C4<0>, C4<0>;
L_000001d387351ce0 .functor AND 1, L_000001d387352220, L_000001d387350a10, C4<1>, C4<1>;
L_000001d387350bd0 .functor OR 1, L_000001d387351c00, L_000001d387351ce0, C4<0>, C4<0>;
L_000001d387350d20 .functor NOT 1, v000001d3873e2a70_0, C4<0>, C4<0>, C4<0>;
L_000001d387350e70 .functor AND 1, L_000001d387350bd0, L_000001d387350d20, C4<1>, C4<1>;
L_000001d387351dc0 .functor OR 1, L_000001d387351c00, L_000001d387351c70, C4<0>, C4<0>;
L_000001d387351e30 .functor NOT 1, v000001d3873e2a70_0, C4<0>, C4<0>, C4<0>;
L_000001d387351ea0 .functor AND 1, L_000001d387351dc0, L_000001d387351e30, C4<1>, C4<1>;
v000001d38737b2b0_0 .net "EX1_is_oper2_immed", 0 0, v000001d3873e2a70_0;  alias, 1 drivers
v000001d38737ba30_0 .net *"_ivl_11", 0 0, L_000001d387350e70;  1 drivers
v000001d38737ab30_0 .net *"_ivl_16", 0 0, L_000001d387351dc0;  1 drivers
v000001d38737c750_0 .net *"_ivl_17", 0 0, L_000001d387351e30;  1 drivers
v000001d38737b350_0 .net *"_ivl_2", 0 0, L_000001d387350a10;  1 drivers
v000001d38737be90_0 .net *"_ivl_20", 0 0, L_000001d387351ea0;  1 drivers
v000001d38737b7b0_0 .net *"_ivl_5", 0 0, L_000001d387351ce0;  1 drivers
v000001d38737b990_0 .net *"_ivl_7", 0 0, L_000001d387350bd0;  1 drivers
v000001d38737bfd0_0 .net *"_ivl_8", 0 0, L_000001d387350d20;  1 drivers
v000001d38737c110_0 .net "alu_selB", 1 0, L_000001d387414aa0;  alias, 1 drivers
v000001d38737c6b0_0 .net "exhaz", 0 0, L_000001d387351c70;  alias, 1 drivers
v000001d38737c250_0 .net "idhaz", 0 0, L_000001d387351c00;  alias, 1 drivers
v000001d38737c2f0_0 .net "memhaz", 0 0, L_000001d387352220;  alias, 1 drivers
L_000001d387414aa0 .concat8 [ 1 1 0 0], L_000001d387350e70, L_000001d387351ea0;
S_000001d3871269c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d3873525a0 .functor NOT 1, L_000001d387351c70, C4<0>, C4<0>, C4<0>;
L_000001d3873526f0 .functor AND 1, L_000001d387352220, L_000001d3873525a0, C4<1>, C4<1>;
L_000001d387352530 .functor OR 1, L_000001d387351c00, L_000001d3873526f0, C4<0>, C4<0>;
L_000001d387352610 .functor OR 1, L_000001d387351c00, L_000001d387351c70, C4<0>, C4<0>;
v000001d38737c430_0 .net *"_ivl_12", 0 0, L_000001d387352610;  1 drivers
v000001d38737c4d0_0 .net *"_ivl_2", 0 0, L_000001d3873525a0;  1 drivers
v000001d38737a9f0_0 .net *"_ivl_5", 0 0, L_000001d3873526f0;  1 drivers
v000001d38737aa90_0 .net *"_ivl_7", 0 0, L_000001d387352530;  1 drivers
v000001d38737abd0_0 .net "exhaz", 0 0, L_000001d387351c70;  alias, 1 drivers
v000001d38737adb0_0 .net "idhaz", 0 0, L_000001d387351c00;  alias, 1 drivers
v000001d3872f5ea0_0 .net "memhaz", 0 0, L_000001d387352220;  alias, 1 drivers
v000001d3872f5720_0 .net "store_rs2_forward", 1 0, L_000001d387414780;  alias, 1 drivers
L_000001d387414780 .concat8 [ 1 1 0 0], L_000001d387352530, L_000001d387352610;
S_000001d387126b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d3872f4780_0 .net "EX_ALU_OUT", 31 0, L_000001d387418560;  alias, 1 drivers
v000001d3872f4d20_0 .net "EX_memread", 0 0, v000001d3873e5590_0;  alias, 1 drivers
v000001d3872e1040_0 .net "EX_memwrite", 0 0, v000001d3873e4d70_0;  alias, 1 drivers
v000001d3872e1220_0 .net "EX_opcode", 11 0, v000001d3873e4050_0;  alias, 1 drivers
v000001d3873d2470_0 .net "EX_rd_ind", 4 0, v000001d3873e4910_0;  alias, 1 drivers
v000001d3873d41d0_0 .net "EX_rd_indzero", 0 0, L_000001d38748d560;  1 drivers
v000001d3873d2010_0 .net "EX_regwrite", 0 0, v000001d3873e4ff0_0;  alias, 1 drivers
v000001d3873d2510_0 .net "EX_rs2_out", 31 0, v000001d3873e4230_0;  alias, 1 drivers
v000001d3873d2bf0_0 .var "MEM_ALU_OUT", 31 0;
v000001d3873d1a70_0 .var "MEM_memread", 0 0;
v000001d3873d23d0_0 .var "MEM_memwrite", 0 0;
v000001d3873d3a50_0 .var "MEM_opcode", 11 0;
v000001d3873d2290_0 .var "MEM_rd_ind", 4 0;
v000001d3873d2650_0 .var "MEM_rd_indzero", 0 0;
v000001d3873d3d70_0 .var "MEM_regwrite", 0 0;
v000001d3873d2ab0_0 .var "MEM_rs2", 31 0;
v000001d3873d3050_0 .net "clk", 0 0, L_000001d387426900;  1 drivers
v000001d3873d1c50_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
E_000001d38735d4c0 .event posedge, v000001d3873d1c50_0, v000001d3873d3050_0;
S_000001d387199aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d387181490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3871814c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d387181500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d387181538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d387181570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3871815a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3871815e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d387181618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d387181650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d387181688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3871816c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3871816f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d387181730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d387181768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3871817a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3871817d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d387181810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d387181848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d387181880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3871818b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3871818f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d387181928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d387181960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d387181998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3871819d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d3874254e0 .functor XOR 1, L_000001d387424c90, v000001d3873e4690_0, C4<0>, C4<0>;
L_000001d387425550 .functor NOT 1, L_000001d3874254e0, C4<0>, C4<0>, C4<0>;
L_000001d387426ac0 .functor OR 1, v000001d387411080_0, L_000001d387425550, C4<0>, C4<0>;
L_000001d387426890 .functor NOT 1, L_000001d387426ac0, C4<0>, C4<0>, C4<0>;
v000001d3873d7ba0_0 .net "ALU_OP", 3 0, v000001d3873d7a60_0;  1 drivers
v000001d3873d8dc0_0 .net "BranchDecision", 0 0, L_000001d387424c90;  1 drivers
v000001d3873d88c0_0 .net "CF", 0 0, v000001d3873d5ee0_0;  1 drivers
v000001d3873d9220_0 .net "EX_opcode", 11 0, v000001d3873e4050_0;  alias, 1 drivers
v000001d3873d9540_0 .net "Wrong_prediction", 0 0, L_000001d387426890;  alias, 1 drivers
v000001d3873d97c0_0 .net "ZF", 0 0, L_000001d387425c50;  1 drivers
L_000001d387430ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d3873d86e0_0 .net/2u *"_ivl_0", 31 0, L_000001d387430ce8;  1 drivers
v000001d3873d8a00_0 .net *"_ivl_11", 0 0, L_000001d387426ac0;  1 drivers
v000001d3873d8640_0 .net *"_ivl_2", 31 0, L_000001d387418420;  1 drivers
v000001d3873d8280_0 .net *"_ivl_6", 0 0, L_000001d3874254e0;  1 drivers
v000001d3873d8320_0 .net *"_ivl_8", 0 0, L_000001d387425550;  1 drivers
v000001d3873d9860_0 .net "alu_out", 31 0, L_000001d387418560;  alias, 1 drivers
v000001d3873d92c0_0 .net "alu_outw", 31 0, v000001d3873d6020_0;  1 drivers
v000001d3873d8f00_0 .net "is_beq", 0 0, v000001d3873e45f0_0;  alias, 1 drivers
v000001d3873d9900_0 .net "is_bne", 0 0, v000001d3873e4e10_0;  alias, 1 drivers
v000001d3873d8e60_0 .net "is_jal", 0 0, v000001d3873e47d0_0;  alias, 1 drivers
v000001d3873d9040_0 .net "oper1", 31 0, v000001d3873e4550_0;  alias, 1 drivers
v000001d3873d83c0_0 .net "oper2", 31 0, v000001d3873e4cd0_0;  alias, 1 drivers
v000001d3873d8820_0 .net "pc", 31 0, v000001d3873e54f0_0;  alias, 1 drivers
v000001d3873d8aa0_0 .net "predicted", 0 0, v000001d3873e4690_0;  alias, 1 drivers
v000001d3873d9180_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
L_000001d387418420 .arith/sum 32, v000001d3873e54f0_0, L_000001d387430ce8;
L_000001d387418560 .functor MUXZ 32, v000001d3873d6020_0, L_000001d387418420, v000001d3873e47d0_0, C4<>;
S_000001d387199c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d387199aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d387425080 .functor AND 1, v000001d3873e45f0_0, L_000001d387426270, C4<1>, C4<1>;
L_000001d387425470 .functor NOT 1, L_000001d387426270, C4<0>, C4<0>, C4<0>;
L_000001d387426740 .functor AND 1, v000001d3873e4e10_0, L_000001d387425470, C4<1>, C4<1>;
L_000001d387424c90 .functor OR 1, L_000001d387425080, L_000001d387426740, C4<0>, C4<0>;
v000001d3873d5f80_0 .net "BranchDecision", 0 0, L_000001d387424c90;  alias, 1 drivers
v000001d3873d5e40_0 .net *"_ivl_2", 0 0, L_000001d387425470;  1 drivers
v000001d3873d68e0_0 .net "is_beq", 0 0, v000001d3873e45f0_0;  alias, 1 drivers
v000001d3873d6c00_0 .net "is_beq_taken", 0 0, L_000001d387425080;  1 drivers
v000001d3873d6d40_0 .net "is_bne", 0 0, v000001d3873e4e10_0;  alias, 1 drivers
v000001d3873d71a0_0 .net "is_bne_taken", 0 0, L_000001d387426740;  1 drivers
v000001d3873d7240_0 .net "is_eq", 0 0, L_000001d387426270;  1 drivers
v000001d3873d6b60_0 .net "oper1", 31 0, v000001d3873e4550_0;  alias, 1 drivers
v000001d3873d76a0_0 .net "oper2", 31 0, v000001d3873e4cd0_0;  alias, 1 drivers
S_000001d3871e0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d387199c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d387425160 .functor XOR 1, L_000001d387418ba0, L_000001d387418ce0, C4<0>, C4<0>;
L_000001d387425cc0 .functor XOR 1, L_000001d3874187e0, L_000001d387418b00, C4<0>, C4<0>;
L_000001d387425390 .functor XOR 1, L_000001d387418920, L_000001d387418c40, C4<0>, C4<0>;
L_000001d387425240 .functor XOR 1, L_000001d387418d80, L_000001d387418a60, C4<0>, C4<0>;
L_000001d387425d30 .functor XOR 1, L_000001d387418e20, L_000001d387418ec0, C4<0>, C4<0>;
L_000001d387425da0 .functor XOR 1, L_000001d3874189c0, L_000001d387418880, C4<0>, C4<0>;
L_000001d3874251d0 .functor XOR 1, L_000001d38748be40, L_000001d38748c7a0, C4<0>, C4<0>;
L_000001d387424d00 .functor XOR 1, L_000001d38748c0c0, L_000001d38748ad60, C4<0>, C4<0>;
L_000001d387425e10 .functor XOR 1, L_000001d38748aea0, L_000001d38748ba80, C4<0>, C4<0>;
L_000001d3874263c0 .functor XOR 1, L_000001d38748c340, L_000001d38748c3e0, C4<0>, C4<0>;
L_000001d387425010 .functor XOR 1, L_000001d38748c840, L_000001d38748c8e0, C4<0>, C4<0>;
L_000001d3874260b0 .functor XOR 1, L_000001d38748b580, L_000001d38748a860, C4<0>, C4<0>;
L_000001d387425ef0 .functor XOR 1, L_000001d38748a540, L_000001d38748bbc0, C4<0>, C4<0>;
L_000001d3874264a0 .functor XOR 1, L_000001d38748b800, L_000001d38748b620, C4<0>, C4<0>;
L_000001d387425400 .functor XOR 1, L_000001d38748c2a0, L_000001d38748b6c0, C4<0>, C4<0>;
L_000001d387426190 .functor XOR 1, L_000001d38748a9a0, L_000001d38748acc0, C4<0>, C4<0>;
L_000001d387424d70 .functor XOR 1, L_000001d38748a180, L_000001d38748a220, C4<0>, C4<0>;
L_000001d387425630 .functor XOR 1, L_000001d38748a7c0, L_000001d38748c200, C4<0>, C4<0>;
L_000001d387424de0 .functor XOR 1, L_000001d38748a5e0, L_000001d38748b940, C4<0>, C4<0>;
L_000001d387425f60 .functor XOR 1, L_000001d38748b760, L_000001d38748b8a0, C4<0>, C4<0>;
L_000001d387426510 .functor XOR 1, L_000001d38748bf80, L_000001d38748a900, C4<0>, C4<0>;
L_000001d387425fd0 .functor XOR 1, L_000001d38748bee0, L_000001d38748c660, C4<0>, C4<0>;
L_000001d387426580 .functor XOR 1, L_000001d38748b9e0, L_000001d38748bb20, C4<0>, C4<0>;
L_000001d3874265f0 .functor XOR 1, L_000001d38748bc60, L_000001d38748bd00, C4<0>, C4<0>;
L_000001d387426660 .functor XOR 1, L_000001d38748bda0, L_000001d38748afe0, C4<0>, C4<0>;
L_000001d3874255c0 .functor XOR 1, L_000001d38748c480, L_000001d38748a2c0, C4<0>, C4<0>;
L_000001d3874266d0 .functor XOR 1, L_000001d38748b3a0, L_000001d38748a360, C4<0>, C4<0>;
L_000001d387426040 .functor XOR 1, L_000001d38748c020, L_000001d38748c160, C4<0>, C4<0>;
L_000001d3874252b0 .functor XOR 1, L_000001d38748c520, L_000001d38748b120, C4<0>, C4<0>;
L_000001d387424e50 .functor XOR 1, L_000001d38748a400, L_000001d38748c5c0, C4<0>, C4<0>;
L_000001d387426120 .functor XOR 1, L_000001d38748af40, L_000001d38748c700, C4<0>, C4<0>;
L_000001d387424fa0 .functor XOR 1, L_000001d38748a680, L_000001d38748a720, C4<0>, C4<0>;
L_000001d387426270/0/0 .functor OR 1, L_000001d38748aa40, L_000001d38748ab80, L_000001d38748aae0, L_000001d38748ac20;
L_000001d387426270/0/4 .functor OR 1, L_000001d38748ae00, L_000001d38748b440, L_000001d38748b080, L_000001d38748b1c0;
L_000001d387426270/0/8 .functor OR 1, L_000001d38748b260, L_000001d38748b300, L_000001d38748b4e0, L_000001d38748cf20;
L_000001d387426270/0/12 .functor OR 1, L_000001d38748cac0, L_000001d38748d7e0, L_000001d38748e460, L_000001d38748dba0;
L_000001d387426270/0/16 .functor OR 1, L_000001d38748ca20, L_000001d38748cb60, L_000001d38748f0e0, L_000001d38748d2e0;
L_000001d387426270/0/20 .functor OR 1, L_000001d38748e960, L_000001d38748d380, L_000001d38748d420, L_000001d38748ea00;
L_000001d387426270/0/24 .functor OR 1, L_000001d38748e0a0, L_000001d38748dc40, L_000001d38748d4c0, L_000001d38748d060;
L_000001d387426270/0/28 .functor OR 1, L_000001d38748ef00, L_000001d38748f040, L_000001d38748ec80, L_000001d38748d920;
L_000001d387426270/1/0 .functor OR 1, L_000001d387426270/0/0, L_000001d387426270/0/4, L_000001d387426270/0/8, L_000001d387426270/0/12;
L_000001d387426270/1/4 .functor OR 1, L_000001d387426270/0/16, L_000001d387426270/0/20, L_000001d387426270/0/24, L_000001d387426270/0/28;
L_000001d387426270 .functor NOR 1, L_000001d387426270/1/0, L_000001d387426270/1/4, C4<0>, C4<0>;
v000001d3873d1cf0_0 .net *"_ivl_0", 0 0, L_000001d387425160;  1 drivers
v000001d3873d2e70_0 .net *"_ivl_101", 0 0, L_000001d38748a220;  1 drivers
v000001d3873d2dd0_0 .net *"_ivl_102", 0 0, L_000001d387425630;  1 drivers
v000001d3873d3230_0 .net *"_ivl_105", 0 0, L_000001d38748a7c0;  1 drivers
v000001d3873d25b0_0 .net *"_ivl_107", 0 0, L_000001d38748c200;  1 drivers
v000001d3873d39b0_0 .net *"_ivl_108", 0 0, L_000001d387424de0;  1 drivers
v000001d3873d2330_0 .net *"_ivl_11", 0 0, L_000001d387418b00;  1 drivers
v000001d3873d2790_0 .net *"_ivl_111", 0 0, L_000001d38748a5e0;  1 drivers
v000001d3873d2970_0 .net *"_ivl_113", 0 0, L_000001d38748b940;  1 drivers
v000001d3873d2b50_0 .net *"_ivl_114", 0 0, L_000001d387425f60;  1 drivers
v000001d3873d26f0_0 .net *"_ivl_117", 0 0, L_000001d38748b760;  1 drivers
v000001d3873d2830_0 .net *"_ivl_119", 0 0, L_000001d38748b8a0;  1 drivers
v000001d3873d2c90_0 .net *"_ivl_12", 0 0, L_000001d387425390;  1 drivers
v000001d3873d3370_0 .net *"_ivl_120", 0 0, L_000001d387426510;  1 drivers
v000001d3873d2d30_0 .net *"_ivl_123", 0 0, L_000001d38748bf80;  1 drivers
v000001d3873d3c30_0 .net *"_ivl_125", 0 0, L_000001d38748a900;  1 drivers
v000001d3873d20b0_0 .net *"_ivl_126", 0 0, L_000001d387425fd0;  1 drivers
v000001d3873d2f10_0 .net *"_ivl_129", 0 0, L_000001d38748bee0;  1 drivers
v000001d3873d2fb0_0 .net *"_ivl_131", 0 0, L_000001d38748c660;  1 drivers
v000001d3873d28d0_0 .net *"_ivl_132", 0 0, L_000001d387426580;  1 drivers
v000001d3873d35f0_0 .net *"_ivl_135", 0 0, L_000001d38748b9e0;  1 drivers
v000001d3873d3cd0_0 .net *"_ivl_137", 0 0, L_000001d38748bb20;  1 drivers
v000001d3873d32d0_0 .net *"_ivl_138", 0 0, L_000001d3874265f0;  1 drivers
v000001d3873d2a10_0 .net *"_ivl_141", 0 0, L_000001d38748bc60;  1 drivers
v000001d3873d21f0_0 .net *"_ivl_143", 0 0, L_000001d38748bd00;  1 drivers
v000001d3873d30f0_0 .net *"_ivl_144", 0 0, L_000001d387426660;  1 drivers
v000001d3873d3eb0_0 .net *"_ivl_147", 0 0, L_000001d38748bda0;  1 drivers
v000001d3873d1bb0_0 .net *"_ivl_149", 0 0, L_000001d38748afe0;  1 drivers
v000001d3873d3870_0 .net *"_ivl_15", 0 0, L_000001d387418920;  1 drivers
v000001d3873d3e10_0 .net *"_ivl_150", 0 0, L_000001d3874255c0;  1 drivers
v000001d3873d3730_0 .net *"_ivl_153", 0 0, L_000001d38748c480;  1 drivers
v000001d3873d3190_0 .net *"_ivl_155", 0 0, L_000001d38748a2c0;  1 drivers
v000001d3873d3410_0 .net *"_ivl_156", 0 0, L_000001d3874266d0;  1 drivers
v000001d3873d34b0_0 .net *"_ivl_159", 0 0, L_000001d38748b3a0;  1 drivers
v000001d3873d1b10_0 .net *"_ivl_161", 0 0, L_000001d38748a360;  1 drivers
v000001d3873d3550_0 .net *"_ivl_162", 0 0, L_000001d387426040;  1 drivers
v000001d3873d1f70_0 .net *"_ivl_165", 0 0, L_000001d38748c020;  1 drivers
v000001d3873d1d90_0 .net *"_ivl_167", 0 0, L_000001d38748c160;  1 drivers
v000001d3873d1ed0_0 .net *"_ivl_168", 0 0, L_000001d3874252b0;  1 drivers
v000001d3873d3f50_0 .net *"_ivl_17", 0 0, L_000001d387418c40;  1 drivers
v000001d3873d3690_0 .net *"_ivl_171", 0 0, L_000001d38748c520;  1 drivers
v000001d3873d37d0_0 .net *"_ivl_173", 0 0, L_000001d38748b120;  1 drivers
v000001d3873d3af0_0 .net *"_ivl_174", 0 0, L_000001d387424e50;  1 drivers
v000001d3873d3b90_0 .net *"_ivl_177", 0 0, L_000001d38748a400;  1 drivers
v000001d3873d3ff0_0 .net *"_ivl_179", 0 0, L_000001d38748c5c0;  1 drivers
v000001d3873d4090_0 .net *"_ivl_18", 0 0, L_000001d387425240;  1 drivers
v000001d3873d4130_0 .net *"_ivl_180", 0 0, L_000001d387426120;  1 drivers
v000001d3873d1e30_0 .net *"_ivl_183", 0 0, L_000001d38748af40;  1 drivers
v000001d3873d2150_0 .net *"_ivl_185", 0 0, L_000001d38748c700;  1 drivers
v000001d3873d4950_0 .net *"_ivl_186", 0 0, L_000001d387424fa0;  1 drivers
v000001d3873d4c70_0 .net *"_ivl_190", 0 0, L_000001d38748a680;  1 drivers
v000001d3873d5670_0 .net *"_ivl_192", 0 0, L_000001d38748a720;  1 drivers
v000001d3873d5170_0 .net *"_ivl_194", 0 0, L_000001d38748aa40;  1 drivers
v000001d3873d4590_0 .net *"_ivl_196", 0 0, L_000001d38748ab80;  1 drivers
v000001d3873d58f0_0 .net *"_ivl_198", 0 0, L_000001d38748aae0;  1 drivers
v000001d3873d55d0_0 .net *"_ivl_200", 0 0, L_000001d38748ac20;  1 drivers
v000001d3873d5030_0 .net *"_ivl_202", 0 0, L_000001d38748ae00;  1 drivers
v000001d3873d44f0_0 .net *"_ivl_204", 0 0, L_000001d38748b440;  1 drivers
v000001d3873d50d0_0 .net *"_ivl_206", 0 0, L_000001d38748b080;  1 drivers
v000001d3873d4d10_0 .net *"_ivl_208", 0 0, L_000001d38748b1c0;  1 drivers
v000001d3873d4e50_0 .net *"_ivl_21", 0 0, L_000001d387418d80;  1 drivers
v000001d3873d4630_0 .net *"_ivl_210", 0 0, L_000001d38748b260;  1 drivers
v000001d3873d5530_0 .net *"_ivl_212", 0 0, L_000001d38748b300;  1 drivers
v000001d3873d4770_0 .net *"_ivl_214", 0 0, L_000001d38748b4e0;  1 drivers
v000001d3873d5710_0 .net *"_ivl_216", 0 0, L_000001d38748cf20;  1 drivers
v000001d3873d5210_0 .net *"_ivl_218", 0 0, L_000001d38748cac0;  1 drivers
v000001d3873d4a90_0 .net *"_ivl_220", 0 0, L_000001d38748d7e0;  1 drivers
v000001d3873d4db0_0 .net *"_ivl_222", 0 0, L_000001d38748e460;  1 drivers
v000001d3873d4bd0_0 .net *"_ivl_224", 0 0, L_000001d38748dba0;  1 drivers
v000001d3873d4ef0_0 .net *"_ivl_226", 0 0, L_000001d38748ca20;  1 drivers
v000001d3873d5850_0 .net *"_ivl_228", 0 0, L_000001d38748cb60;  1 drivers
v000001d3873d4f90_0 .net *"_ivl_23", 0 0, L_000001d387418a60;  1 drivers
v000001d3873d52b0_0 .net *"_ivl_230", 0 0, L_000001d38748f0e0;  1 drivers
v000001d3873d5350_0 .net *"_ivl_232", 0 0, L_000001d38748d2e0;  1 drivers
v000001d3873d4810_0 .net *"_ivl_234", 0 0, L_000001d38748e960;  1 drivers
v000001d3873d53f0_0 .net *"_ivl_236", 0 0, L_000001d38748d380;  1 drivers
v000001d3873d4b30_0 .net *"_ivl_238", 0 0, L_000001d38748d420;  1 drivers
v000001d3873d5490_0 .net *"_ivl_24", 0 0, L_000001d387425d30;  1 drivers
v000001d3873d48b0_0 .net *"_ivl_240", 0 0, L_000001d38748ea00;  1 drivers
v000001d3873d4450_0 .net *"_ivl_242", 0 0, L_000001d38748e0a0;  1 drivers
v000001d3873d57b0_0 .net *"_ivl_244", 0 0, L_000001d38748dc40;  1 drivers
v000001d3873d4270_0 .net *"_ivl_246", 0 0, L_000001d38748d4c0;  1 drivers
v000001d3873d4310_0 .net *"_ivl_248", 0 0, L_000001d38748d060;  1 drivers
v000001d3873d46d0_0 .net *"_ivl_250", 0 0, L_000001d38748ef00;  1 drivers
v000001d3873d49f0_0 .net *"_ivl_252", 0 0, L_000001d38748f040;  1 drivers
v000001d3873d43b0_0 .net *"_ivl_254", 0 0, L_000001d38748ec80;  1 drivers
v000001d3872f40a0_0 .net *"_ivl_256", 0 0, L_000001d38748d920;  1 drivers
v000001d3873d63e0_0 .net *"_ivl_27", 0 0, L_000001d387418e20;  1 drivers
v000001d3873d7ec0_0 .net *"_ivl_29", 0 0, L_000001d387418ec0;  1 drivers
v000001d3873d7920_0 .net *"_ivl_3", 0 0, L_000001d387418ba0;  1 drivers
v000001d3873d62a0_0 .net *"_ivl_30", 0 0, L_000001d387425da0;  1 drivers
v000001d3873d67a0_0 .net *"_ivl_33", 0 0, L_000001d3874189c0;  1 drivers
v000001d3873d6980_0 .net *"_ivl_35", 0 0, L_000001d387418880;  1 drivers
v000001d3873d5a80_0 .net *"_ivl_36", 0 0, L_000001d3874251d0;  1 drivers
v000001d3873d5b20_0 .net *"_ivl_39", 0 0, L_000001d38748be40;  1 drivers
v000001d3873d7d80_0 .net *"_ivl_41", 0 0, L_000001d38748c7a0;  1 drivers
v000001d3873d74c0_0 .net *"_ivl_42", 0 0, L_000001d387424d00;  1 drivers
v000001d3873d6de0_0 .net *"_ivl_45", 0 0, L_000001d38748c0c0;  1 drivers
v000001d3873d7f60_0 .net *"_ivl_47", 0 0, L_000001d38748ad60;  1 drivers
v000001d3873d6fc0_0 .net *"_ivl_48", 0 0, L_000001d387425e10;  1 drivers
v000001d3873d7e20_0 .net *"_ivl_5", 0 0, L_000001d387418ce0;  1 drivers
v000001d3873d79c0_0 .net *"_ivl_51", 0 0, L_000001d38748aea0;  1 drivers
v000001d3873d6340_0 .net *"_ivl_53", 0 0, L_000001d38748ba80;  1 drivers
v000001d3873d6840_0 .net *"_ivl_54", 0 0, L_000001d3874263c0;  1 drivers
v000001d3873d6a20_0 .net *"_ivl_57", 0 0, L_000001d38748c340;  1 drivers
v000001d3873d5bc0_0 .net *"_ivl_59", 0 0, L_000001d38748c3e0;  1 drivers
v000001d3873d5c60_0 .net *"_ivl_6", 0 0, L_000001d387425cc0;  1 drivers
v000001d3873d8000_0 .net *"_ivl_60", 0 0, L_000001d387425010;  1 drivers
v000001d3873d7560_0 .net *"_ivl_63", 0 0, L_000001d38748c840;  1 drivers
v000001d3873d6e80_0 .net *"_ivl_65", 0 0, L_000001d38748c8e0;  1 drivers
v000001d3873d80a0_0 .net *"_ivl_66", 0 0, L_000001d3874260b0;  1 drivers
v000001d3873d7060_0 .net *"_ivl_69", 0 0, L_000001d38748b580;  1 drivers
v000001d3873d8140_0 .net *"_ivl_71", 0 0, L_000001d38748a860;  1 drivers
v000001d3873d6ca0_0 .net *"_ivl_72", 0 0, L_000001d387425ef0;  1 drivers
v000001d3873d6f20_0 .net *"_ivl_75", 0 0, L_000001d38748a540;  1 drivers
v000001d3873d6ac0_0 .net *"_ivl_77", 0 0, L_000001d38748bbc0;  1 drivers
v000001d3873d6660_0 .net *"_ivl_78", 0 0, L_000001d3874264a0;  1 drivers
v000001d3873d7600_0 .net *"_ivl_81", 0 0, L_000001d38748b800;  1 drivers
v000001d3873d7c40_0 .net *"_ivl_83", 0 0, L_000001d38748b620;  1 drivers
v000001d3873d72e0_0 .net *"_ivl_84", 0 0, L_000001d387425400;  1 drivers
v000001d3873d6480_0 .net *"_ivl_87", 0 0, L_000001d38748c2a0;  1 drivers
v000001d3873d6200_0 .net *"_ivl_89", 0 0, L_000001d38748b6c0;  1 drivers
v000001d3873d6520_0 .net *"_ivl_9", 0 0, L_000001d3874187e0;  1 drivers
v000001d3873d81e0_0 .net *"_ivl_90", 0 0, L_000001d387426190;  1 drivers
v000001d3873d5d00_0 .net *"_ivl_93", 0 0, L_000001d38748a9a0;  1 drivers
v000001d3873d7880_0 .net *"_ivl_95", 0 0, L_000001d38748acc0;  1 drivers
v000001d3873d5da0_0 .net *"_ivl_96", 0 0, L_000001d387424d70;  1 drivers
v000001d3873d7740_0 .net *"_ivl_99", 0 0, L_000001d38748a180;  1 drivers
v000001d3873d6700_0 .net "a", 31 0, v000001d3873e4550_0;  alias, 1 drivers
v000001d3873d7100_0 .net "b", 31 0, v000001d3873e4cd0_0;  alias, 1 drivers
v000001d3873d65c0_0 .net "out", 0 0, L_000001d387426270;  alias, 1 drivers
v000001d3873d7b00_0 .net "temp", 31 0, L_000001d38748a4a0;  1 drivers
L_000001d387418ba0 .part v000001d3873e4550_0, 0, 1;
L_000001d387418ce0 .part v000001d3873e4cd0_0, 0, 1;
L_000001d3874187e0 .part v000001d3873e4550_0, 1, 1;
L_000001d387418b00 .part v000001d3873e4cd0_0, 1, 1;
L_000001d387418920 .part v000001d3873e4550_0, 2, 1;
L_000001d387418c40 .part v000001d3873e4cd0_0, 2, 1;
L_000001d387418d80 .part v000001d3873e4550_0, 3, 1;
L_000001d387418a60 .part v000001d3873e4cd0_0, 3, 1;
L_000001d387418e20 .part v000001d3873e4550_0, 4, 1;
L_000001d387418ec0 .part v000001d3873e4cd0_0, 4, 1;
L_000001d3874189c0 .part v000001d3873e4550_0, 5, 1;
L_000001d387418880 .part v000001d3873e4cd0_0, 5, 1;
L_000001d38748be40 .part v000001d3873e4550_0, 6, 1;
L_000001d38748c7a0 .part v000001d3873e4cd0_0, 6, 1;
L_000001d38748c0c0 .part v000001d3873e4550_0, 7, 1;
L_000001d38748ad60 .part v000001d3873e4cd0_0, 7, 1;
L_000001d38748aea0 .part v000001d3873e4550_0, 8, 1;
L_000001d38748ba80 .part v000001d3873e4cd0_0, 8, 1;
L_000001d38748c340 .part v000001d3873e4550_0, 9, 1;
L_000001d38748c3e0 .part v000001d3873e4cd0_0, 9, 1;
L_000001d38748c840 .part v000001d3873e4550_0, 10, 1;
L_000001d38748c8e0 .part v000001d3873e4cd0_0, 10, 1;
L_000001d38748b580 .part v000001d3873e4550_0, 11, 1;
L_000001d38748a860 .part v000001d3873e4cd0_0, 11, 1;
L_000001d38748a540 .part v000001d3873e4550_0, 12, 1;
L_000001d38748bbc0 .part v000001d3873e4cd0_0, 12, 1;
L_000001d38748b800 .part v000001d3873e4550_0, 13, 1;
L_000001d38748b620 .part v000001d3873e4cd0_0, 13, 1;
L_000001d38748c2a0 .part v000001d3873e4550_0, 14, 1;
L_000001d38748b6c0 .part v000001d3873e4cd0_0, 14, 1;
L_000001d38748a9a0 .part v000001d3873e4550_0, 15, 1;
L_000001d38748acc0 .part v000001d3873e4cd0_0, 15, 1;
L_000001d38748a180 .part v000001d3873e4550_0, 16, 1;
L_000001d38748a220 .part v000001d3873e4cd0_0, 16, 1;
L_000001d38748a7c0 .part v000001d3873e4550_0, 17, 1;
L_000001d38748c200 .part v000001d3873e4cd0_0, 17, 1;
L_000001d38748a5e0 .part v000001d3873e4550_0, 18, 1;
L_000001d38748b940 .part v000001d3873e4cd0_0, 18, 1;
L_000001d38748b760 .part v000001d3873e4550_0, 19, 1;
L_000001d38748b8a0 .part v000001d3873e4cd0_0, 19, 1;
L_000001d38748bf80 .part v000001d3873e4550_0, 20, 1;
L_000001d38748a900 .part v000001d3873e4cd0_0, 20, 1;
L_000001d38748bee0 .part v000001d3873e4550_0, 21, 1;
L_000001d38748c660 .part v000001d3873e4cd0_0, 21, 1;
L_000001d38748b9e0 .part v000001d3873e4550_0, 22, 1;
L_000001d38748bb20 .part v000001d3873e4cd0_0, 22, 1;
L_000001d38748bc60 .part v000001d3873e4550_0, 23, 1;
L_000001d38748bd00 .part v000001d3873e4cd0_0, 23, 1;
L_000001d38748bda0 .part v000001d3873e4550_0, 24, 1;
L_000001d38748afe0 .part v000001d3873e4cd0_0, 24, 1;
L_000001d38748c480 .part v000001d3873e4550_0, 25, 1;
L_000001d38748a2c0 .part v000001d3873e4cd0_0, 25, 1;
L_000001d38748b3a0 .part v000001d3873e4550_0, 26, 1;
L_000001d38748a360 .part v000001d3873e4cd0_0, 26, 1;
L_000001d38748c020 .part v000001d3873e4550_0, 27, 1;
L_000001d38748c160 .part v000001d3873e4cd0_0, 27, 1;
L_000001d38748c520 .part v000001d3873e4550_0, 28, 1;
L_000001d38748b120 .part v000001d3873e4cd0_0, 28, 1;
L_000001d38748a400 .part v000001d3873e4550_0, 29, 1;
L_000001d38748c5c0 .part v000001d3873e4cd0_0, 29, 1;
L_000001d38748af40 .part v000001d3873e4550_0, 30, 1;
L_000001d38748c700 .part v000001d3873e4cd0_0, 30, 1;
LS_000001d38748a4a0_0_0 .concat8 [ 1 1 1 1], L_000001d387425160, L_000001d387425cc0, L_000001d387425390, L_000001d387425240;
LS_000001d38748a4a0_0_4 .concat8 [ 1 1 1 1], L_000001d387425d30, L_000001d387425da0, L_000001d3874251d0, L_000001d387424d00;
LS_000001d38748a4a0_0_8 .concat8 [ 1 1 1 1], L_000001d387425e10, L_000001d3874263c0, L_000001d387425010, L_000001d3874260b0;
LS_000001d38748a4a0_0_12 .concat8 [ 1 1 1 1], L_000001d387425ef0, L_000001d3874264a0, L_000001d387425400, L_000001d387426190;
LS_000001d38748a4a0_0_16 .concat8 [ 1 1 1 1], L_000001d387424d70, L_000001d387425630, L_000001d387424de0, L_000001d387425f60;
LS_000001d38748a4a0_0_20 .concat8 [ 1 1 1 1], L_000001d387426510, L_000001d387425fd0, L_000001d387426580, L_000001d3874265f0;
LS_000001d38748a4a0_0_24 .concat8 [ 1 1 1 1], L_000001d387426660, L_000001d3874255c0, L_000001d3874266d0, L_000001d387426040;
LS_000001d38748a4a0_0_28 .concat8 [ 1 1 1 1], L_000001d3874252b0, L_000001d387424e50, L_000001d387426120, L_000001d387424fa0;
LS_000001d38748a4a0_1_0 .concat8 [ 4 4 4 4], LS_000001d38748a4a0_0_0, LS_000001d38748a4a0_0_4, LS_000001d38748a4a0_0_8, LS_000001d38748a4a0_0_12;
LS_000001d38748a4a0_1_4 .concat8 [ 4 4 4 4], LS_000001d38748a4a0_0_16, LS_000001d38748a4a0_0_20, LS_000001d38748a4a0_0_24, LS_000001d38748a4a0_0_28;
L_000001d38748a4a0 .concat8 [ 16 16 0 0], LS_000001d38748a4a0_1_0, LS_000001d38748a4a0_1_4;
L_000001d38748a680 .part v000001d3873e4550_0, 31, 1;
L_000001d38748a720 .part v000001d3873e4cd0_0, 31, 1;
L_000001d38748aa40 .part L_000001d38748a4a0, 0, 1;
L_000001d38748ab80 .part L_000001d38748a4a0, 1, 1;
L_000001d38748aae0 .part L_000001d38748a4a0, 2, 1;
L_000001d38748ac20 .part L_000001d38748a4a0, 3, 1;
L_000001d38748ae00 .part L_000001d38748a4a0, 4, 1;
L_000001d38748b440 .part L_000001d38748a4a0, 5, 1;
L_000001d38748b080 .part L_000001d38748a4a0, 6, 1;
L_000001d38748b1c0 .part L_000001d38748a4a0, 7, 1;
L_000001d38748b260 .part L_000001d38748a4a0, 8, 1;
L_000001d38748b300 .part L_000001d38748a4a0, 9, 1;
L_000001d38748b4e0 .part L_000001d38748a4a0, 10, 1;
L_000001d38748cf20 .part L_000001d38748a4a0, 11, 1;
L_000001d38748cac0 .part L_000001d38748a4a0, 12, 1;
L_000001d38748d7e0 .part L_000001d38748a4a0, 13, 1;
L_000001d38748e460 .part L_000001d38748a4a0, 14, 1;
L_000001d38748dba0 .part L_000001d38748a4a0, 15, 1;
L_000001d38748ca20 .part L_000001d38748a4a0, 16, 1;
L_000001d38748cb60 .part L_000001d38748a4a0, 17, 1;
L_000001d38748f0e0 .part L_000001d38748a4a0, 18, 1;
L_000001d38748d2e0 .part L_000001d38748a4a0, 19, 1;
L_000001d38748e960 .part L_000001d38748a4a0, 20, 1;
L_000001d38748d380 .part L_000001d38748a4a0, 21, 1;
L_000001d38748d420 .part L_000001d38748a4a0, 22, 1;
L_000001d38748ea00 .part L_000001d38748a4a0, 23, 1;
L_000001d38748e0a0 .part L_000001d38748a4a0, 24, 1;
L_000001d38748dc40 .part L_000001d38748a4a0, 25, 1;
L_000001d38748d4c0 .part L_000001d38748a4a0, 26, 1;
L_000001d38748d060 .part L_000001d38748a4a0, 27, 1;
L_000001d38748ef00 .part L_000001d38748a4a0, 28, 1;
L_000001d38748f040 .part L_000001d38748a4a0, 29, 1;
L_000001d38748ec80 .part L_000001d38748a4a0, 30, 1;
L_000001d38748d920 .part L_000001d38748a4a0, 31, 1;
S_000001d3871e02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d387199aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d38735ca00 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d387425c50 .functor NOT 1, L_000001d387418380, C4<0>, C4<0>, C4<0>;
v000001d3873d7380_0 .net "A", 31 0, v000001d3873e4550_0;  alias, 1 drivers
v000001d3873d7420_0 .net "ALUOP", 3 0, v000001d3873d7a60_0;  alias, 1 drivers
v000001d3873d60c0_0 .net "B", 31 0, v000001d3873e4cd0_0;  alias, 1 drivers
v000001d3873d5ee0_0 .var "CF", 0 0;
v000001d3873d7ce0_0 .net "ZF", 0 0, L_000001d387425c50;  alias, 1 drivers
v000001d3873d77e0_0 .net *"_ivl_1", 0 0, L_000001d387418380;  1 drivers
v000001d3873d6020_0 .var "res", 31 0;
E_000001d38735cb40 .event anyedge, v000001d3873d7420_0, v000001d3873d6700_0, v000001d3873d7100_0, v000001d3873d5ee0_0;
L_000001d387418380 .reduce/or v000001d3873d6020_0;
S_000001d3871dd8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d387199aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d3873da240 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873da278 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873da2b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873da2e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873da320 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873da358 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873da390 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873da3c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873da400 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873da438 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873da470 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873da4a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873da4e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873da518 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873da550 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873da588 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873da5c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873da5f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873da630 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873da668 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873da6a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873da6d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873da710 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873da748 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873da780 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d3873d7a60_0 .var "ALU_OP", 3 0;
v000001d3873d6160_0 .net "opcode", 11 0, v000001d3873e4050_0;  alias, 1 drivers
E_000001d38735ca40 .event anyedge, v000001d3872e1220_0;
S_000001d3871dda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d3873e2b10_0 .net "EX1_forward_to_B", 31 0, v000001d3873e1850_0;  alias, 1 drivers
v000001d3873e21b0_0 .net "EX_PFC", 31 0, v000001d3873e3830_0;  alias, 1 drivers
v000001d3873e2250_0 .net "EX_PFC_to_IF", 31 0, L_000001d387418100;  alias, 1 drivers
v000001d3873e2430_0 .net "alu_selA", 1 0, L_000001d387411b20;  alias, 1 drivers
v000001d3873e3010_0 .net "alu_selB", 1 0, L_000001d387414aa0;  alias, 1 drivers
v000001d3873e2e30_0 .net "ex_haz", 31 0, v000001d3873d2bf0_0;  alias, 1 drivers
v000001d3873e1a30_0 .net "id_haz", 31 0, L_000001d387418560;  alias, 1 drivers
v000001d3873e36f0_0 .net "is_jr", 0 0, v000001d3873e3d30_0;  alias, 1 drivers
v000001d3873e2d90_0 .net "mem_haz", 31 0, L_000001d387426a50;  alias, 1 drivers
v000001d3873e1ad0_0 .net "oper1", 31 0, L_000001d38741ed40;  alias, 1 drivers
v000001d3873e29d0_0 .net "oper2", 31 0, L_000001d387425320;  alias, 1 drivers
v000001d3873e2ed0_0 .net "pc", 31 0, v000001d3873e1b70_0;  alias, 1 drivers
v000001d3873e3790_0 .net "rs1", 31 0, v000001d3873e3dd0_0;  alias, 1 drivers
v000001d3873e1cb0_0 .net "rs2_in", 31 0, v000001d3873e3150_0;  alias, 1 drivers
v000001d3873e22f0_0 .net "rs2_out", 31 0, L_000001d387426820;  alias, 1 drivers
v000001d3873e24d0_0 .net "store_rs2_forward", 1 0, L_000001d387414780;  alias, 1 drivers
L_000001d387418100 .functor MUXZ 32, v000001d3873e3830_0, L_000001d38741ed40, v000001d3873e3d30_0, C4<>;
S_000001d387198200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d3871dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d38735d700 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d38741d760 .functor NOT 1, L_000001d387417980, C4<0>, C4<0>, C4<0>;
L_000001d38741dbc0 .functor NOT 1, L_000001d387417fc0, C4<0>, C4<0>, C4<0>;
L_000001d38741d680 .functor NOT 1, L_000001d3874166c0, C4<0>, C4<0>, C4<0>;
L_000001d38741dca0 .functor NOT 1, L_000001d3874161c0, C4<0>, C4<0>, C4<0>;
L_000001d38741df40 .functor AND 32, L_000001d38741ea30, v000001d3873e3dd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d38741dfb0 .functor AND 32, L_000001d38741e720, L_000001d387426a50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d38741e800 .functor OR 32, L_000001d38741df40, L_000001d38741dfb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d38741e950 .functor AND 32, L_000001d38741d7d0, v000001d3873d2bf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d38741e9c0 .functor OR 32, L_000001d38741e800, L_000001d38741e950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d38741ecd0 .functor AND 32, L_000001d38741ded0, L_000001d387418560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d38741ed40 .functor OR 32, L_000001d38741e9c0, L_000001d38741ecd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3873d94a0_0 .net *"_ivl_1", 0 0, L_000001d387417980;  1 drivers
v000001d3873d95e0_0 .net *"_ivl_13", 0 0, L_000001d3874166c0;  1 drivers
v000001d3873d9680_0 .net *"_ivl_14", 0 0, L_000001d38741d680;  1 drivers
v000001d3873d85a0_0 .net *"_ivl_19", 0 0, L_000001d387416120;  1 drivers
v000001d3873d8780_0 .net *"_ivl_2", 0 0, L_000001d38741d760;  1 drivers
v000001d3873dc5f0_0 .net *"_ivl_23", 0 0, L_000001d387416580;  1 drivers
v000001d3873ddb30_0 .net *"_ivl_27", 0 0, L_000001d3874161c0;  1 drivers
v000001d3873dd950_0 .net *"_ivl_28", 0 0, L_000001d38741dca0;  1 drivers
v000001d3873dc190_0 .net *"_ivl_33", 0 0, L_000001d387416ee0;  1 drivers
v000001d3873dc4b0_0 .net *"_ivl_37", 0 0, L_000001d387418240;  1 drivers
v000001d3873dceb0_0 .net *"_ivl_40", 31 0, L_000001d38741df40;  1 drivers
v000001d3873dcf50_0 .net *"_ivl_42", 31 0, L_000001d38741dfb0;  1 drivers
v000001d3873dd810_0 .net *"_ivl_44", 31 0, L_000001d38741e800;  1 drivers
v000001d3873dcff0_0 .net *"_ivl_46", 31 0, L_000001d38741e950;  1 drivers
v000001d3873dd9f0_0 .net *"_ivl_48", 31 0, L_000001d38741e9c0;  1 drivers
v000001d3873dda90_0 .net *"_ivl_50", 31 0, L_000001d38741ecd0;  1 drivers
v000001d3873dbd30_0 .net *"_ivl_7", 0 0, L_000001d387417fc0;  1 drivers
v000001d3873dd3b0_0 .net *"_ivl_8", 0 0, L_000001d38741dbc0;  1 drivers
v000001d3873dc690_0 .net "ina", 31 0, v000001d3873e3dd0_0;  alias, 1 drivers
v000001d3873dbbf0_0 .net "inb", 31 0, L_000001d387426a50;  alias, 1 drivers
v000001d3873dd270_0 .net "inc", 31 0, v000001d3873d2bf0_0;  alias, 1 drivers
v000001d3873dbab0_0 .net "ind", 31 0, L_000001d387418560;  alias, 1 drivers
v000001d3873dbf10_0 .net "out", 31 0, L_000001d38741ed40;  alias, 1 drivers
v000001d3873dddb0_0 .net "s0", 31 0, L_000001d38741ea30;  1 drivers
v000001d3873ddef0_0 .net "s1", 31 0, L_000001d38741e720;  1 drivers
v000001d3873dbfb0_0 .net "s2", 31 0, L_000001d38741d7d0;  1 drivers
v000001d3873dbc90_0 .net "s3", 31 0, L_000001d38741ded0;  1 drivers
v000001d3873dca50_0 .net "sel", 1 0, L_000001d387411b20;  alias, 1 drivers
L_000001d387417980 .part L_000001d387411b20, 1, 1;
LS_000001d3874177a0_0_0 .concat [ 1 1 1 1], L_000001d38741d760, L_000001d38741d760, L_000001d38741d760, L_000001d38741d760;
LS_000001d3874177a0_0_4 .concat [ 1 1 1 1], L_000001d38741d760, L_000001d38741d760, L_000001d38741d760, L_000001d38741d760;
LS_000001d3874177a0_0_8 .concat [ 1 1 1 1], L_000001d38741d760, L_000001d38741d760, L_000001d38741d760, L_000001d38741d760;
LS_000001d3874177a0_0_12 .concat [ 1 1 1 1], L_000001d38741d760, L_000001d38741d760, L_000001d38741d760, L_000001d38741d760;
LS_000001d3874177a0_0_16 .concat [ 1 1 1 1], L_000001d38741d760, L_000001d38741d760, L_000001d38741d760, L_000001d38741d760;
LS_000001d3874177a0_0_20 .concat [ 1 1 1 1], L_000001d38741d760, L_000001d38741d760, L_000001d38741d760, L_000001d38741d760;
LS_000001d3874177a0_0_24 .concat [ 1 1 1 1], L_000001d38741d760, L_000001d38741d760, L_000001d38741d760, L_000001d38741d760;
LS_000001d3874177a0_0_28 .concat [ 1 1 1 1], L_000001d38741d760, L_000001d38741d760, L_000001d38741d760, L_000001d38741d760;
LS_000001d3874177a0_1_0 .concat [ 4 4 4 4], LS_000001d3874177a0_0_0, LS_000001d3874177a0_0_4, LS_000001d3874177a0_0_8, LS_000001d3874177a0_0_12;
LS_000001d3874177a0_1_4 .concat [ 4 4 4 4], LS_000001d3874177a0_0_16, LS_000001d3874177a0_0_20, LS_000001d3874177a0_0_24, LS_000001d3874177a0_0_28;
L_000001d3874177a0 .concat [ 16 16 0 0], LS_000001d3874177a0_1_0, LS_000001d3874177a0_1_4;
L_000001d387417fc0 .part L_000001d387411b20, 0, 1;
LS_000001d387418600_0_0 .concat [ 1 1 1 1], L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0;
LS_000001d387418600_0_4 .concat [ 1 1 1 1], L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0;
LS_000001d387418600_0_8 .concat [ 1 1 1 1], L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0;
LS_000001d387418600_0_12 .concat [ 1 1 1 1], L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0;
LS_000001d387418600_0_16 .concat [ 1 1 1 1], L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0;
LS_000001d387418600_0_20 .concat [ 1 1 1 1], L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0;
LS_000001d387418600_0_24 .concat [ 1 1 1 1], L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0;
LS_000001d387418600_0_28 .concat [ 1 1 1 1], L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0, L_000001d38741dbc0;
LS_000001d387418600_1_0 .concat [ 4 4 4 4], LS_000001d387418600_0_0, LS_000001d387418600_0_4, LS_000001d387418600_0_8, LS_000001d387418600_0_12;
LS_000001d387418600_1_4 .concat [ 4 4 4 4], LS_000001d387418600_0_16, LS_000001d387418600_0_20, LS_000001d387418600_0_24, LS_000001d387418600_0_28;
L_000001d387418600 .concat [ 16 16 0 0], LS_000001d387418600_1_0, LS_000001d387418600_1_4;
L_000001d3874166c0 .part L_000001d387411b20, 1, 1;
LS_000001d3874163a0_0_0 .concat [ 1 1 1 1], L_000001d38741d680, L_000001d38741d680, L_000001d38741d680, L_000001d38741d680;
LS_000001d3874163a0_0_4 .concat [ 1 1 1 1], L_000001d38741d680, L_000001d38741d680, L_000001d38741d680, L_000001d38741d680;
LS_000001d3874163a0_0_8 .concat [ 1 1 1 1], L_000001d38741d680, L_000001d38741d680, L_000001d38741d680, L_000001d38741d680;
LS_000001d3874163a0_0_12 .concat [ 1 1 1 1], L_000001d38741d680, L_000001d38741d680, L_000001d38741d680, L_000001d38741d680;
LS_000001d3874163a0_0_16 .concat [ 1 1 1 1], L_000001d38741d680, L_000001d38741d680, L_000001d38741d680, L_000001d38741d680;
LS_000001d3874163a0_0_20 .concat [ 1 1 1 1], L_000001d38741d680, L_000001d38741d680, L_000001d38741d680, L_000001d38741d680;
LS_000001d3874163a0_0_24 .concat [ 1 1 1 1], L_000001d38741d680, L_000001d38741d680, L_000001d38741d680, L_000001d38741d680;
LS_000001d3874163a0_0_28 .concat [ 1 1 1 1], L_000001d38741d680, L_000001d38741d680, L_000001d38741d680, L_000001d38741d680;
LS_000001d3874163a0_1_0 .concat [ 4 4 4 4], LS_000001d3874163a0_0_0, LS_000001d3874163a0_0_4, LS_000001d3874163a0_0_8, LS_000001d3874163a0_0_12;
LS_000001d3874163a0_1_4 .concat [ 4 4 4 4], LS_000001d3874163a0_0_16, LS_000001d3874163a0_0_20, LS_000001d3874163a0_0_24, LS_000001d3874163a0_0_28;
L_000001d3874163a0 .concat [ 16 16 0 0], LS_000001d3874163a0_1_0, LS_000001d3874163a0_1_4;
L_000001d387416120 .part L_000001d387411b20, 0, 1;
LS_000001d3874169e0_0_0 .concat [ 1 1 1 1], L_000001d387416120, L_000001d387416120, L_000001d387416120, L_000001d387416120;
LS_000001d3874169e0_0_4 .concat [ 1 1 1 1], L_000001d387416120, L_000001d387416120, L_000001d387416120, L_000001d387416120;
LS_000001d3874169e0_0_8 .concat [ 1 1 1 1], L_000001d387416120, L_000001d387416120, L_000001d387416120, L_000001d387416120;
LS_000001d3874169e0_0_12 .concat [ 1 1 1 1], L_000001d387416120, L_000001d387416120, L_000001d387416120, L_000001d387416120;
LS_000001d3874169e0_0_16 .concat [ 1 1 1 1], L_000001d387416120, L_000001d387416120, L_000001d387416120, L_000001d387416120;
LS_000001d3874169e0_0_20 .concat [ 1 1 1 1], L_000001d387416120, L_000001d387416120, L_000001d387416120, L_000001d387416120;
LS_000001d3874169e0_0_24 .concat [ 1 1 1 1], L_000001d387416120, L_000001d387416120, L_000001d387416120, L_000001d387416120;
LS_000001d3874169e0_0_28 .concat [ 1 1 1 1], L_000001d387416120, L_000001d387416120, L_000001d387416120, L_000001d387416120;
LS_000001d3874169e0_1_0 .concat [ 4 4 4 4], LS_000001d3874169e0_0_0, LS_000001d3874169e0_0_4, LS_000001d3874169e0_0_8, LS_000001d3874169e0_0_12;
LS_000001d3874169e0_1_4 .concat [ 4 4 4 4], LS_000001d3874169e0_0_16, LS_000001d3874169e0_0_20, LS_000001d3874169e0_0_24, LS_000001d3874169e0_0_28;
L_000001d3874169e0 .concat [ 16 16 0 0], LS_000001d3874169e0_1_0, LS_000001d3874169e0_1_4;
L_000001d387416580 .part L_000001d387411b20, 1, 1;
LS_000001d387417e80_0_0 .concat [ 1 1 1 1], L_000001d387416580, L_000001d387416580, L_000001d387416580, L_000001d387416580;
LS_000001d387417e80_0_4 .concat [ 1 1 1 1], L_000001d387416580, L_000001d387416580, L_000001d387416580, L_000001d387416580;
LS_000001d387417e80_0_8 .concat [ 1 1 1 1], L_000001d387416580, L_000001d387416580, L_000001d387416580, L_000001d387416580;
LS_000001d387417e80_0_12 .concat [ 1 1 1 1], L_000001d387416580, L_000001d387416580, L_000001d387416580, L_000001d387416580;
LS_000001d387417e80_0_16 .concat [ 1 1 1 1], L_000001d387416580, L_000001d387416580, L_000001d387416580, L_000001d387416580;
LS_000001d387417e80_0_20 .concat [ 1 1 1 1], L_000001d387416580, L_000001d387416580, L_000001d387416580, L_000001d387416580;
LS_000001d387417e80_0_24 .concat [ 1 1 1 1], L_000001d387416580, L_000001d387416580, L_000001d387416580, L_000001d387416580;
LS_000001d387417e80_0_28 .concat [ 1 1 1 1], L_000001d387416580, L_000001d387416580, L_000001d387416580, L_000001d387416580;
LS_000001d387417e80_1_0 .concat [ 4 4 4 4], LS_000001d387417e80_0_0, LS_000001d387417e80_0_4, LS_000001d387417e80_0_8, LS_000001d387417e80_0_12;
LS_000001d387417e80_1_4 .concat [ 4 4 4 4], LS_000001d387417e80_0_16, LS_000001d387417e80_0_20, LS_000001d387417e80_0_24, LS_000001d387417e80_0_28;
L_000001d387417e80 .concat [ 16 16 0 0], LS_000001d387417e80_1_0, LS_000001d387417e80_1_4;
L_000001d3874161c0 .part L_000001d387411b20, 0, 1;
LS_000001d387415fe0_0_0 .concat [ 1 1 1 1], L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0;
LS_000001d387415fe0_0_4 .concat [ 1 1 1 1], L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0;
LS_000001d387415fe0_0_8 .concat [ 1 1 1 1], L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0;
LS_000001d387415fe0_0_12 .concat [ 1 1 1 1], L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0;
LS_000001d387415fe0_0_16 .concat [ 1 1 1 1], L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0;
LS_000001d387415fe0_0_20 .concat [ 1 1 1 1], L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0;
LS_000001d387415fe0_0_24 .concat [ 1 1 1 1], L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0;
LS_000001d387415fe0_0_28 .concat [ 1 1 1 1], L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0, L_000001d38741dca0;
LS_000001d387415fe0_1_0 .concat [ 4 4 4 4], LS_000001d387415fe0_0_0, LS_000001d387415fe0_0_4, LS_000001d387415fe0_0_8, LS_000001d387415fe0_0_12;
LS_000001d387415fe0_1_4 .concat [ 4 4 4 4], LS_000001d387415fe0_0_16, LS_000001d387415fe0_0_20, LS_000001d387415fe0_0_24, LS_000001d387415fe0_0_28;
L_000001d387415fe0 .concat [ 16 16 0 0], LS_000001d387415fe0_1_0, LS_000001d387415fe0_1_4;
L_000001d387416ee0 .part L_000001d387411b20, 1, 1;
LS_000001d3874181a0_0_0 .concat [ 1 1 1 1], L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0;
LS_000001d3874181a0_0_4 .concat [ 1 1 1 1], L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0;
LS_000001d3874181a0_0_8 .concat [ 1 1 1 1], L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0;
LS_000001d3874181a0_0_12 .concat [ 1 1 1 1], L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0;
LS_000001d3874181a0_0_16 .concat [ 1 1 1 1], L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0;
LS_000001d3874181a0_0_20 .concat [ 1 1 1 1], L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0;
LS_000001d3874181a0_0_24 .concat [ 1 1 1 1], L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0;
LS_000001d3874181a0_0_28 .concat [ 1 1 1 1], L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0, L_000001d387416ee0;
LS_000001d3874181a0_1_0 .concat [ 4 4 4 4], LS_000001d3874181a0_0_0, LS_000001d3874181a0_0_4, LS_000001d3874181a0_0_8, LS_000001d3874181a0_0_12;
LS_000001d3874181a0_1_4 .concat [ 4 4 4 4], LS_000001d3874181a0_0_16, LS_000001d3874181a0_0_20, LS_000001d3874181a0_0_24, LS_000001d3874181a0_0_28;
L_000001d3874181a0 .concat [ 16 16 0 0], LS_000001d3874181a0_1_0, LS_000001d3874181a0_1_4;
L_000001d387418240 .part L_000001d387411b20, 0, 1;
LS_000001d387416260_0_0 .concat [ 1 1 1 1], L_000001d387418240, L_000001d387418240, L_000001d387418240, L_000001d387418240;
LS_000001d387416260_0_4 .concat [ 1 1 1 1], L_000001d387418240, L_000001d387418240, L_000001d387418240, L_000001d387418240;
LS_000001d387416260_0_8 .concat [ 1 1 1 1], L_000001d387418240, L_000001d387418240, L_000001d387418240, L_000001d387418240;
LS_000001d387416260_0_12 .concat [ 1 1 1 1], L_000001d387418240, L_000001d387418240, L_000001d387418240, L_000001d387418240;
LS_000001d387416260_0_16 .concat [ 1 1 1 1], L_000001d387418240, L_000001d387418240, L_000001d387418240, L_000001d387418240;
LS_000001d387416260_0_20 .concat [ 1 1 1 1], L_000001d387418240, L_000001d387418240, L_000001d387418240, L_000001d387418240;
LS_000001d387416260_0_24 .concat [ 1 1 1 1], L_000001d387418240, L_000001d387418240, L_000001d387418240, L_000001d387418240;
LS_000001d387416260_0_28 .concat [ 1 1 1 1], L_000001d387418240, L_000001d387418240, L_000001d387418240, L_000001d387418240;
LS_000001d387416260_1_0 .concat [ 4 4 4 4], LS_000001d387416260_0_0, LS_000001d387416260_0_4, LS_000001d387416260_0_8, LS_000001d387416260_0_12;
LS_000001d387416260_1_4 .concat [ 4 4 4 4], LS_000001d387416260_0_16, LS_000001d387416260_0_20, LS_000001d387416260_0_24, LS_000001d387416260_0_28;
L_000001d387416260 .concat [ 16 16 0 0], LS_000001d387416260_1_0, LS_000001d387416260_1_4;
S_000001d387198390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d387198200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d38741ea30 .functor AND 32, L_000001d3874177a0, L_000001d387418600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873d8500_0 .net "in1", 31 0, L_000001d3874177a0;  1 drivers
v000001d3873d8c80_0 .net "in2", 31 0, L_000001d387418600;  1 drivers
v000001d3873d8fa0_0 .net "out", 31 0, L_000001d38741ea30;  alias, 1 drivers
S_000001d3873db300 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d387198200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d38741e720 .functor AND 32, L_000001d3874163a0, L_000001d3874169e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873d90e0_0 .net "in1", 31 0, L_000001d3874163a0;  1 drivers
v000001d3873d8b40_0 .net "in2", 31 0, L_000001d3874169e0;  1 drivers
v000001d3873d8460_0 .net "out", 31 0, L_000001d38741e720;  alias, 1 drivers
S_000001d3873db620 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d387198200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d38741d7d0 .functor AND 32, L_000001d387417e80, L_000001d387415fe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873d8be0_0 .net "in1", 31 0, L_000001d387417e80;  1 drivers
v000001d3873d8d20_0 .net "in2", 31 0, L_000001d387415fe0;  1 drivers
v000001d3873d9360_0 .net "out", 31 0, L_000001d38741d7d0;  alias, 1 drivers
S_000001d3873da9a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d387198200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d38741ded0 .functor AND 32, L_000001d3874181a0, L_000001d387416260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873d9720_0 .net "in1", 31 0, L_000001d3874181a0;  1 drivers
v000001d3873d8960_0 .net "in2", 31 0, L_000001d387416260;  1 drivers
v000001d3873d9400_0 .net "out", 31 0, L_000001d38741ded0;  alias, 1 drivers
S_000001d3873da810 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d3871dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d38735cf80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d38741ee20 .functor NOT 1, L_000001d387417f20, C4<0>, C4<0>, C4<0>;
L_000001d38741ee90 .functor NOT 1, L_000001d3874172a0, C4<0>, C4<0>, C4<0>;
L_000001d38741ec60 .functor NOT 1, L_000001d387416760, C4<0>, C4<0>, C4<0>;
L_000001d387350a80 .functor NOT 1, L_000001d387417480, C4<0>, C4<0>, C4<0>;
L_000001d3874267b0 .functor AND 32, L_000001d38741edb0, v000001d3873e1850_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d387425e80 .functor AND 32, L_000001d38741ef00, L_000001d387426a50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d3874256a0 .functor OR 32, L_000001d3874267b0, L_000001d387425e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d3874258d0 .functor AND 32, L_000001d38741ebf0, v000001d3873d2bf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d387426430 .functor OR 32, L_000001d3874256a0, L_000001d3874258d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d387425940 .functor AND 32, L_000001d3874250f0, L_000001d387418560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d387425320 .functor OR 32, L_000001d387426430, L_000001d387425940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3873dcaf0_0 .net *"_ivl_1", 0 0, L_000001d387417f20;  1 drivers
v000001d3873db8d0_0 .net *"_ivl_13", 0 0, L_000001d387416760;  1 drivers
v000001d3873dd770_0 .net *"_ivl_14", 0 0, L_000001d38741ec60;  1 drivers
v000001d3873db830_0 .net *"_ivl_19", 0 0, L_000001d387416300;  1 drivers
v000001d3873ddc70_0 .net *"_ivl_2", 0 0, L_000001d38741ee20;  1 drivers
v000001d3873dc0f0_0 .net *"_ivl_23", 0 0, L_000001d387416800;  1 drivers
v000001d3873dbe70_0 .net *"_ivl_27", 0 0, L_000001d387417480;  1 drivers
v000001d3873db970_0 .net *"_ivl_28", 0 0, L_000001d387350a80;  1 drivers
v000001d3873dc7d0_0 .net *"_ivl_33", 0 0, L_000001d3874164e0;  1 drivers
v000001d3873dc370_0 .net *"_ivl_37", 0 0, L_000001d3874182e0;  1 drivers
v000001d3873dcd70_0 .net *"_ivl_40", 31 0, L_000001d3874267b0;  1 drivers
v000001d3873dc2d0_0 .net *"_ivl_42", 31 0, L_000001d387425e80;  1 drivers
v000001d3873dc870_0 .net *"_ivl_44", 31 0, L_000001d3874256a0;  1 drivers
v000001d3873dbb50_0 .net *"_ivl_46", 31 0, L_000001d3874258d0;  1 drivers
v000001d3873dc730_0 .net *"_ivl_48", 31 0, L_000001d387426430;  1 drivers
v000001d3873dcb90_0 .net *"_ivl_50", 31 0, L_000001d387425940;  1 drivers
v000001d3873dc550_0 .net *"_ivl_7", 0 0, L_000001d3874172a0;  1 drivers
v000001d3873dcc30_0 .net *"_ivl_8", 0 0, L_000001d38741ee90;  1 drivers
v000001d3873dde50_0 .net "ina", 31 0, v000001d3873e1850_0;  alias, 1 drivers
v000001d3873dc910_0 .net "inb", 31 0, L_000001d387426a50;  alias, 1 drivers
v000001d3873dccd0_0 .net "inc", 31 0, v000001d3873d2bf0_0;  alias, 1 drivers
v000001d3873dd1d0_0 .net "ind", 31 0, L_000001d387418560;  alias, 1 drivers
v000001d3873dce10_0 .net "out", 31 0, L_000001d387425320;  alias, 1 drivers
v000001d3873dd450_0 .net "s0", 31 0, L_000001d38741edb0;  1 drivers
v000001d3873dd4f0_0 .net "s1", 31 0, L_000001d38741ef00;  1 drivers
v000001d3873dd590_0 .net "s2", 31 0, L_000001d38741ebf0;  1 drivers
v000001d3873dd630_0 .net "s3", 31 0, L_000001d3874250f0;  1 drivers
v000001d3873dd8b0_0 .net "sel", 1 0, L_000001d387414aa0;  alias, 1 drivers
L_000001d387417f20 .part L_000001d387414aa0, 1, 1;
LS_000001d387416080_0_0 .concat [ 1 1 1 1], L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20;
LS_000001d387416080_0_4 .concat [ 1 1 1 1], L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20;
LS_000001d387416080_0_8 .concat [ 1 1 1 1], L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20;
LS_000001d387416080_0_12 .concat [ 1 1 1 1], L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20;
LS_000001d387416080_0_16 .concat [ 1 1 1 1], L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20;
LS_000001d387416080_0_20 .concat [ 1 1 1 1], L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20;
LS_000001d387416080_0_24 .concat [ 1 1 1 1], L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20;
LS_000001d387416080_0_28 .concat [ 1 1 1 1], L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20, L_000001d38741ee20;
LS_000001d387416080_1_0 .concat [ 4 4 4 4], LS_000001d387416080_0_0, LS_000001d387416080_0_4, LS_000001d387416080_0_8, LS_000001d387416080_0_12;
LS_000001d387416080_1_4 .concat [ 4 4 4 4], LS_000001d387416080_0_16, LS_000001d387416080_0_20, LS_000001d387416080_0_24, LS_000001d387416080_0_28;
L_000001d387416080 .concat [ 16 16 0 0], LS_000001d387416080_1_0, LS_000001d387416080_1_4;
L_000001d3874172a0 .part L_000001d387414aa0, 0, 1;
LS_000001d387416b20_0_0 .concat [ 1 1 1 1], L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90;
LS_000001d387416b20_0_4 .concat [ 1 1 1 1], L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90;
LS_000001d387416b20_0_8 .concat [ 1 1 1 1], L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90;
LS_000001d387416b20_0_12 .concat [ 1 1 1 1], L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90;
LS_000001d387416b20_0_16 .concat [ 1 1 1 1], L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90;
LS_000001d387416b20_0_20 .concat [ 1 1 1 1], L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90;
LS_000001d387416b20_0_24 .concat [ 1 1 1 1], L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90;
LS_000001d387416b20_0_28 .concat [ 1 1 1 1], L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90, L_000001d38741ee90;
LS_000001d387416b20_1_0 .concat [ 4 4 4 4], LS_000001d387416b20_0_0, LS_000001d387416b20_0_4, LS_000001d387416b20_0_8, LS_000001d387416b20_0_12;
LS_000001d387416b20_1_4 .concat [ 4 4 4 4], LS_000001d387416b20_0_16, LS_000001d387416b20_0_20, LS_000001d387416b20_0_24, LS_000001d387416b20_0_28;
L_000001d387416b20 .concat [ 16 16 0 0], LS_000001d387416b20_1_0, LS_000001d387416b20_1_4;
L_000001d387416760 .part L_000001d387414aa0, 1, 1;
LS_000001d387417840_0_0 .concat [ 1 1 1 1], L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60;
LS_000001d387417840_0_4 .concat [ 1 1 1 1], L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60;
LS_000001d387417840_0_8 .concat [ 1 1 1 1], L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60;
LS_000001d387417840_0_12 .concat [ 1 1 1 1], L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60;
LS_000001d387417840_0_16 .concat [ 1 1 1 1], L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60;
LS_000001d387417840_0_20 .concat [ 1 1 1 1], L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60;
LS_000001d387417840_0_24 .concat [ 1 1 1 1], L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60;
LS_000001d387417840_0_28 .concat [ 1 1 1 1], L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60, L_000001d38741ec60;
LS_000001d387417840_1_0 .concat [ 4 4 4 4], LS_000001d387417840_0_0, LS_000001d387417840_0_4, LS_000001d387417840_0_8, LS_000001d387417840_0_12;
LS_000001d387417840_1_4 .concat [ 4 4 4 4], LS_000001d387417840_0_16, LS_000001d387417840_0_20, LS_000001d387417840_0_24, LS_000001d387417840_0_28;
L_000001d387417840 .concat [ 16 16 0 0], LS_000001d387417840_1_0, LS_000001d387417840_1_4;
L_000001d387416300 .part L_000001d387414aa0, 0, 1;
LS_000001d3874173e0_0_0 .concat [ 1 1 1 1], L_000001d387416300, L_000001d387416300, L_000001d387416300, L_000001d387416300;
LS_000001d3874173e0_0_4 .concat [ 1 1 1 1], L_000001d387416300, L_000001d387416300, L_000001d387416300, L_000001d387416300;
LS_000001d3874173e0_0_8 .concat [ 1 1 1 1], L_000001d387416300, L_000001d387416300, L_000001d387416300, L_000001d387416300;
LS_000001d3874173e0_0_12 .concat [ 1 1 1 1], L_000001d387416300, L_000001d387416300, L_000001d387416300, L_000001d387416300;
LS_000001d3874173e0_0_16 .concat [ 1 1 1 1], L_000001d387416300, L_000001d387416300, L_000001d387416300, L_000001d387416300;
LS_000001d3874173e0_0_20 .concat [ 1 1 1 1], L_000001d387416300, L_000001d387416300, L_000001d387416300, L_000001d387416300;
LS_000001d3874173e0_0_24 .concat [ 1 1 1 1], L_000001d387416300, L_000001d387416300, L_000001d387416300, L_000001d387416300;
LS_000001d3874173e0_0_28 .concat [ 1 1 1 1], L_000001d387416300, L_000001d387416300, L_000001d387416300, L_000001d387416300;
LS_000001d3874173e0_1_0 .concat [ 4 4 4 4], LS_000001d3874173e0_0_0, LS_000001d3874173e0_0_4, LS_000001d3874173e0_0_8, LS_000001d3874173e0_0_12;
LS_000001d3874173e0_1_4 .concat [ 4 4 4 4], LS_000001d3874173e0_0_16, LS_000001d3874173e0_0_20, LS_000001d3874173e0_0_24, LS_000001d3874173e0_0_28;
L_000001d3874173e0 .concat [ 16 16 0 0], LS_000001d3874173e0_1_0, LS_000001d3874173e0_1_4;
L_000001d387416800 .part L_000001d387414aa0, 1, 1;
LS_000001d3874168a0_0_0 .concat [ 1 1 1 1], L_000001d387416800, L_000001d387416800, L_000001d387416800, L_000001d387416800;
LS_000001d3874168a0_0_4 .concat [ 1 1 1 1], L_000001d387416800, L_000001d387416800, L_000001d387416800, L_000001d387416800;
LS_000001d3874168a0_0_8 .concat [ 1 1 1 1], L_000001d387416800, L_000001d387416800, L_000001d387416800, L_000001d387416800;
LS_000001d3874168a0_0_12 .concat [ 1 1 1 1], L_000001d387416800, L_000001d387416800, L_000001d387416800, L_000001d387416800;
LS_000001d3874168a0_0_16 .concat [ 1 1 1 1], L_000001d387416800, L_000001d387416800, L_000001d387416800, L_000001d387416800;
LS_000001d3874168a0_0_20 .concat [ 1 1 1 1], L_000001d387416800, L_000001d387416800, L_000001d387416800, L_000001d387416800;
LS_000001d3874168a0_0_24 .concat [ 1 1 1 1], L_000001d387416800, L_000001d387416800, L_000001d387416800, L_000001d387416800;
LS_000001d3874168a0_0_28 .concat [ 1 1 1 1], L_000001d387416800, L_000001d387416800, L_000001d387416800, L_000001d387416800;
LS_000001d3874168a0_1_0 .concat [ 4 4 4 4], LS_000001d3874168a0_0_0, LS_000001d3874168a0_0_4, LS_000001d3874168a0_0_8, LS_000001d3874168a0_0_12;
LS_000001d3874168a0_1_4 .concat [ 4 4 4 4], LS_000001d3874168a0_0_16, LS_000001d3874168a0_0_20, LS_000001d3874168a0_0_24, LS_000001d3874168a0_0_28;
L_000001d3874168a0 .concat [ 16 16 0 0], LS_000001d3874168a0_1_0, LS_000001d3874168a0_1_4;
L_000001d387417480 .part L_000001d387414aa0, 0, 1;
LS_000001d387417c00_0_0 .concat [ 1 1 1 1], L_000001d387350a80, L_000001d387350a80, L_000001d387350a80, L_000001d387350a80;
LS_000001d387417c00_0_4 .concat [ 1 1 1 1], L_000001d387350a80, L_000001d387350a80, L_000001d387350a80, L_000001d387350a80;
LS_000001d387417c00_0_8 .concat [ 1 1 1 1], L_000001d387350a80, L_000001d387350a80, L_000001d387350a80, L_000001d387350a80;
LS_000001d387417c00_0_12 .concat [ 1 1 1 1], L_000001d387350a80, L_000001d387350a80, L_000001d387350a80, L_000001d387350a80;
LS_000001d387417c00_0_16 .concat [ 1 1 1 1], L_000001d387350a80, L_000001d387350a80, L_000001d387350a80, L_000001d387350a80;
LS_000001d387417c00_0_20 .concat [ 1 1 1 1], L_000001d387350a80, L_000001d387350a80, L_000001d387350a80, L_000001d387350a80;
LS_000001d387417c00_0_24 .concat [ 1 1 1 1], L_000001d387350a80, L_000001d387350a80, L_000001d387350a80, L_000001d387350a80;
LS_000001d387417c00_0_28 .concat [ 1 1 1 1], L_000001d387350a80, L_000001d387350a80, L_000001d387350a80, L_000001d387350a80;
LS_000001d387417c00_1_0 .concat [ 4 4 4 4], LS_000001d387417c00_0_0, LS_000001d387417c00_0_4, LS_000001d387417c00_0_8, LS_000001d387417c00_0_12;
LS_000001d387417c00_1_4 .concat [ 4 4 4 4], LS_000001d387417c00_0_16, LS_000001d387417c00_0_20, LS_000001d387417c00_0_24, LS_000001d387417c00_0_28;
L_000001d387417c00 .concat [ 16 16 0 0], LS_000001d387417c00_1_0, LS_000001d387417c00_1_4;
L_000001d3874164e0 .part L_000001d387414aa0, 1, 1;
LS_000001d3874178e0_0_0 .concat [ 1 1 1 1], L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0;
LS_000001d3874178e0_0_4 .concat [ 1 1 1 1], L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0;
LS_000001d3874178e0_0_8 .concat [ 1 1 1 1], L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0;
LS_000001d3874178e0_0_12 .concat [ 1 1 1 1], L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0;
LS_000001d3874178e0_0_16 .concat [ 1 1 1 1], L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0;
LS_000001d3874178e0_0_20 .concat [ 1 1 1 1], L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0;
LS_000001d3874178e0_0_24 .concat [ 1 1 1 1], L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0;
LS_000001d3874178e0_0_28 .concat [ 1 1 1 1], L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0, L_000001d3874164e0;
LS_000001d3874178e0_1_0 .concat [ 4 4 4 4], LS_000001d3874178e0_0_0, LS_000001d3874178e0_0_4, LS_000001d3874178e0_0_8, LS_000001d3874178e0_0_12;
LS_000001d3874178e0_1_4 .concat [ 4 4 4 4], LS_000001d3874178e0_0_16, LS_000001d3874178e0_0_20, LS_000001d3874178e0_0_24, LS_000001d3874178e0_0_28;
L_000001d3874178e0 .concat [ 16 16 0 0], LS_000001d3874178e0_1_0, LS_000001d3874178e0_1_4;
L_000001d3874182e0 .part L_000001d387414aa0, 0, 1;
LS_000001d387418060_0_0 .concat [ 1 1 1 1], L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0;
LS_000001d387418060_0_4 .concat [ 1 1 1 1], L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0;
LS_000001d387418060_0_8 .concat [ 1 1 1 1], L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0;
LS_000001d387418060_0_12 .concat [ 1 1 1 1], L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0;
LS_000001d387418060_0_16 .concat [ 1 1 1 1], L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0;
LS_000001d387418060_0_20 .concat [ 1 1 1 1], L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0;
LS_000001d387418060_0_24 .concat [ 1 1 1 1], L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0;
LS_000001d387418060_0_28 .concat [ 1 1 1 1], L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0, L_000001d3874182e0;
LS_000001d387418060_1_0 .concat [ 4 4 4 4], LS_000001d387418060_0_0, LS_000001d387418060_0_4, LS_000001d387418060_0_8, LS_000001d387418060_0_12;
LS_000001d387418060_1_4 .concat [ 4 4 4 4], LS_000001d387418060_0_16, LS_000001d387418060_0_20, LS_000001d387418060_0_24, LS_000001d387418060_0_28;
L_000001d387418060 .concat [ 16 16 0 0], LS_000001d387418060_1_0, LS_000001d387418060_1_4;
S_000001d3873dab30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d3873da810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d38741edb0 .functor AND 32, L_000001d387416080, L_000001d387416b20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873dc050_0 .net "in1", 31 0, L_000001d387416080;  1 drivers
v000001d3873dd310_0 .net "in2", 31 0, L_000001d387416b20;  1 drivers
v000001d3873dd090_0 .net "out", 31 0, L_000001d38741edb0;  alias, 1 drivers
S_000001d3873dafe0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d3873da810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d38741ef00 .functor AND 32, L_000001d387417840, L_000001d3874173e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873dc410_0 .net "in1", 31 0, L_000001d387417840;  1 drivers
v000001d3873dd130_0 .net "in2", 31 0, L_000001d3874173e0;  1 drivers
v000001d3873dd6d0_0 .net "out", 31 0, L_000001d38741ef00;  alias, 1 drivers
S_000001d3873dae50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d3873da810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d38741ebf0 .functor AND 32, L_000001d3874168a0, L_000001d387417c00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873dbdd0_0 .net "in1", 31 0, L_000001d3874168a0;  1 drivers
v000001d3873dc9b0_0 .net "in2", 31 0, L_000001d387417c00;  1 drivers
v000001d3873ddf90_0 .net "out", 31 0, L_000001d38741ebf0;  alias, 1 drivers
S_000001d3873dacc0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d3873da810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d3874250f0 .functor AND 32, L_000001d3874178e0, L_000001d387418060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873ddbd0_0 .net "in1", 31 0, L_000001d3874178e0;  1 drivers
v000001d3873dc230_0 .net "in2", 31 0, L_000001d387418060;  1 drivers
v000001d3873dba10_0 .net "out", 31 0, L_000001d3874250f0;  alias, 1 drivers
S_000001d3873db170 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d3871dda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d38735ca80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d387424f30 .functor NOT 1, L_000001d387416bc0, C4<0>, C4<0>, C4<0>;
L_000001d387425780 .functor NOT 1, L_000001d387417660, C4<0>, C4<0>, C4<0>;
L_000001d387424ec0 .functor NOT 1, L_000001d387417160, C4<0>, C4<0>, C4<0>;
L_000001d3874262e0 .functor NOT 1, L_000001d3874170c0, C4<0>, C4<0>, C4<0>;
L_000001d387425a90 .functor AND 32, L_000001d387425710, v000001d3873e3150_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d3874257f0 .functor AND 32, L_000001d387426200, L_000001d387426a50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d387425a20 .functor OR 32, L_000001d387425a90, L_000001d3874257f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d387426350 .functor AND 32, L_000001d387425b00, v000001d3873d2bf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d387425b70 .functor OR 32, L_000001d387425a20, L_000001d387426350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d387425860 .functor AND 32, L_000001d3874259b0, L_000001d387418560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d387426820 .functor OR 32, L_000001d387425b70, L_000001d387425860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3873df2f0_0 .net *"_ivl_1", 0 0, L_000001d387416bc0;  1 drivers
v000001d3873de030_0 .net *"_ivl_13", 0 0, L_000001d387417160;  1 drivers
v000001d3873de850_0 .net *"_ivl_14", 0 0, L_000001d387424ec0;  1 drivers
v000001d3873de8f0_0 .net *"_ivl_19", 0 0, L_000001d387416da0;  1 drivers
v000001d3873df610_0 .net *"_ivl_2", 0 0, L_000001d387424f30;  1 drivers
v000001d3873ded50_0 .net *"_ivl_23", 0 0, L_000001d387416f80;  1 drivers
v000001d3873df570_0 .net *"_ivl_27", 0 0, L_000001d3874170c0;  1 drivers
v000001d3873deb70_0 .net *"_ivl_28", 0 0, L_000001d3874262e0;  1 drivers
v000001d3873dec10_0 .net *"_ivl_33", 0 0, L_000001d387417700;  1 drivers
v000001d3873df4d0_0 .net *"_ivl_37", 0 0, L_000001d387417d40;  1 drivers
v000001d3873de0d0_0 .net *"_ivl_40", 31 0, L_000001d387425a90;  1 drivers
v000001d3873dea30_0 .net *"_ivl_42", 31 0, L_000001d3874257f0;  1 drivers
v000001d3873de170_0 .net *"_ivl_44", 31 0, L_000001d387425a20;  1 drivers
v000001d3873de210_0 .net *"_ivl_46", 31 0, L_000001d387426350;  1 drivers
v000001d3873dead0_0 .net *"_ivl_48", 31 0, L_000001d387425b70;  1 drivers
v000001d3873de350_0 .net *"_ivl_50", 31 0, L_000001d387425860;  1 drivers
v000001d3873de3f0_0 .net *"_ivl_7", 0 0, L_000001d387417660;  1 drivers
v000001d3873de530_0 .net *"_ivl_8", 0 0, L_000001d387425780;  1 drivers
v000001d3873de5d0_0 .net "ina", 31 0, v000001d3873e3150_0;  alias, 1 drivers
v000001d3873dee90_0 .net "inb", 31 0, L_000001d387426a50;  alias, 1 drivers
v000001d3873df070_0 .net "inc", 31 0, v000001d3873d2bf0_0;  alias, 1 drivers
v000001d3873def30_0 .net "ind", 31 0, L_000001d387418560;  alias, 1 drivers
v000001d3873de670_0 .net "out", 31 0, L_000001d387426820;  alias, 1 drivers
v000001d3873de710_0 .net "s0", 31 0, L_000001d387425710;  1 drivers
v000001d3873de7b0_0 .net "s1", 31 0, L_000001d387426200;  1 drivers
v000001d3873df110_0 .net "s2", 31 0, L_000001d387425b00;  1 drivers
v000001d3873e2c50_0 .net "s3", 31 0, L_000001d3874259b0;  1 drivers
v000001d3873e1990_0 .net "sel", 1 0, L_000001d387414780;  alias, 1 drivers
L_000001d387416bc0 .part L_000001d387414780, 1, 1;
LS_000001d387416d00_0_0 .concat [ 1 1 1 1], L_000001d387424f30, L_000001d387424f30, L_000001d387424f30, L_000001d387424f30;
LS_000001d387416d00_0_4 .concat [ 1 1 1 1], L_000001d387424f30, L_000001d387424f30, L_000001d387424f30, L_000001d387424f30;
LS_000001d387416d00_0_8 .concat [ 1 1 1 1], L_000001d387424f30, L_000001d387424f30, L_000001d387424f30, L_000001d387424f30;
LS_000001d387416d00_0_12 .concat [ 1 1 1 1], L_000001d387424f30, L_000001d387424f30, L_000001d387424f30, L_000001d387424f30;
LS_000001d387416d00_0_16 .concat [ 1 1 1 1], L_000001d387424f30, L_000001d387424f30, L_000001d387424f30, L_000001d387424f30;
LS_000001d387416d00_0_20 .concat [ 1 1 1 1], L_000001d387424f30, L_000001d387424f30, L_000001d387424f30, L_000001d387424f30;
LS_000001d387416d00_0_24 .concat [ 1 1 1 1], L_000001d387424f30, L_000001d387424f30, L_000001d387424f30, L_000001d387424f30;
LS_000001d387416d00_0_28 .concat [ 1 1 1 1], L_000001d387424f30, L_000001d387424f30, L_000001d387424f30, L_000001d387424f30;
LS_000001d387416d00_1_0 .concat [ 4 4 4 4], LS_000001d387416d00_0_0, LS_000001d387416d00_0_4, LS_000001d387416d00_0_8, LS_000001d387416d00_0_12;
LS_000001d387416d00_1_4 .concat [ 4 4 4 4], LS_000001d387416d00_0_16, LS_000001d387416d00_0_20, LS_000001d387416d00_0_24, LS_000001d387416d00_0_28;
L_000001d387416d00 .concat [ 16 16 0 0], LS_000001d387416d00_1_0, LS_000001d387416d00_1_4;
L_000001d387417660 .part L_000001d387414780, 0, 1;
LS_000001d387418740_0_0 .concat [ 1 1 1 1], L_000001d387425780, L_000001d387425780, L_000001d387425780, L_000001d387425780;
LS_000001d387418740_0_4 .concat [ 1 1 1 1], L_000001d387425780, L_000001d387425780, L_000001d387425780, L_000001d387425780;
LS_000001d387418740_0_8 .concat [ 1 1 1 1], L_000001d387425780, L_000001d387425780, L_000001d387425780, L_000001d387425780;
LS_000001d387418740_0_12 .concat [ 1 1 1 1], L_000001d387425780, L_000001d387425780, L_000001d387425780, L_000001d387425780;
LS_000001d387418740_0_16 .concat [ 1 1 1 1], L_000001d387425780, L_000001d387425780, L_000001d387425780, L_000001d387425780;
LS_000001d387418740_0_20 .concat [ 1 1 1 1], L_000001d387425780, L_000001d387425780, L_000001d387425780, L_000001d387425780;
LS_000001d387418740_0_24 .concat [ 1 1 1 1], L_000001d387425780, L_000001d387425780, L_000001d387425780, L_000001d387425780;
LS_000001d387418740_0_28 .concat [ 1 1 1 1], L_000001d387425780, L_000001d387425780, L_000001d387425780, L_000001d387425780;
LS_000001d387418740_1_0 .concat [ 4 4 4 4], LS_000001d387418740_0_0, LS_000001d387418740_0_4, LS_000001d387418740_0_8, LS_000001d387418740_0_12;
LS_000001d387418740_1_4 .concat [ 4 4 4 4], LS_000001d387418740_0_16, LS_000001d387418740_0_20, LS_000001d387418740_0_24, LS_000001d387418740_0_28;
L_000001d387418740 .concat [ 16 16 0 0], LS_000001d387418740_1_0, LS_000001d387418740_1_4;
L_000001d387417160 .part L_000001d387414780, 1, 1;
LS_000001d387417a20_0_0 .concat [ 1 1 1 1], L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0;
LS_000001d387417a20_0_4 .concat [ 1 1 1 1], L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0;
LS_000001d387417a20_0_8 .concat [ 1 1 1 1], L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0;
LS_000001d387417a20_0_12 .concat [ 1 1 1 1], L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0;
LS_000001d387417a20_0_16 .concat [ 1 1 1 1], L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0;
LS_000001d387417a20_0_20 .concat [ 1 1 1 1], L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0;
LS_000001d387417a20_0_24 .concat [ 1 1 1 1], L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0;
LS_000001d387417a20_0_28 .concat [ 1 1 1 1], L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0, L_000001d387424ec0;
LS_000001d387417a20_1_0 .concat [ 4 4 4 4], LS_000001d387417a20_0_0, LS_000001d387417a20_0_4, LS_000001d387417a20_0_8, LS_000001d387417a20_0_12;
LS_000001d387417a20_1_4 .concat [ 4 4 4 4], LS_000001d387417a20_0_16, LS_000001d387417a20_0_20, LS_000001d387417a20_0_24, LS_000001d387417a20_0_28;
L_000001d387417a20 .concat [ 16 16 0 0], LS_000001d387417a20_1_0, LS_000001d387417a20_1_4;
L_000001d387416da0 .part L_000001d387414780, 0, 1;
LS_000001d387416e40_0_0 .concat [ 1 1 1 1], L_000001d387416da0, L_000001d387416da0, L_000001d387416da0, L_000001d387416da0;
LS_000001d387416e40_0_4 .concat [ 1 1 1 1], L_000001d387416da0, L_000001d387416da0, L_000001d387416da0, L_000001d387416da0;
LS_000001d387416e40_0_8 .concat [ 1 1 1 1], L_000001d387416da0, L_000001d387416da0, L_000001d387416da0, L_000001d387416da0;
LS_000001d387416e40_0_12 .concat [ 1 1 1 1], L_000001d387416da0, L_000001d387416da0, L_000001d387416da0, L_000001d387416da0;
LS_000001d387416e40_0_16 .concat [ 1 1 1 1], L_000001d387416da0, L_000001d387416da0, L_000001d387416da0, L_000001d387416da0;
LS_000001d387416e40_0_20 .concat [ 1 1 1 1], L_000001d387416da0, L_000001d387416da0, L_000001d387416da0, L_000001d387416da0;
LS_000001d387416e40_0_24 .concat [ 1 1 1 1], L_000001d387416da0, L_000001d387416da0, L_000001d387416da0, L_000001d387416da0;
LS_000001d387416e40_0_28 .concat [ 1 1 1 1], L_000001d387416da0, L_000001d387416da0, L_000001d387416da0, L_000001d387416da0;
LS_000001d387416e40_1_0 .concat [ 4 4 4 4], LS_000001d387416e40_0_0, LS_000001d387416e40_0_4, LS_000001d387416e40_0_8, LS_000001d387416e40_0_12;
LS_000001d387416e40_1_4 .concat [ 4 4 4 4], LS_000001d387416e40_0_16, LS_000001d387416e40_0_20, LS_000001d387416e40_0_24, LS_000001d387416e40_0_28;
L_000001d387416e40 .concat [ 16 16 0 0], LS_000001d387416e40_1_0, LS_000001d387416e40_1_4;
L_000001d387416f80 .part L_000001d387414780, 1, 1;
LS_000001d387417020_0_0 .concat [ 1 1 1 1], L_000001d387416f80, L_000001d387416f80, L_000001d387416f80, L_000001d387416f80;
LS_000001d387417020_0_4 .concat [ 1 1 1 1], L_000001d387416f80, L_000001d387416f80, L_000001d387416f80, L_000001d387416f80;
LS_000001d387417020_0_8 .concat [ 1 1 1 1], L_000001d387416f80, L_000001d387416f80, L_000001d387416f80, L_000001d387416f80;
LS_000001d387417020_0_12 .concat [ 1 1 1 1], L_000001d387416f80, L_000001d387416f80, L_000001d387416f80, L_000001d387416f80;
LS_000001d387417020_0_16 .concat [ 1 1 1 1], L_000001d387416f80, L_000001d387416f80, L_000001d387416f80, L_000001d387416f80;
LS_000001d387417020_0_20 .concat [ 1 1 1 1], L_000001d387416f80, L_000001d387416f80, L_000001d387416f80, L_000001d387416f80;
LS_000001d387417020_0_24 .concat [ 1 1 1 1], L_000001d387416f80, L_000001d387416f80, L_000001d387416f80, L_000001d387416f80;
LS_000001d387417020_0_28 .concat [ 1 1 1 1], L_000001d387416f80, L_000001d387416f80, L_000001d387416f80, L_000001d387416f80;
LS_000001d387417020_1_0 .concat [ 4 4 4 4], LS_000001d387417020_0_0, LS_000001d387417020_0_4, LS_000001d387417020_0_8, LS_000001d387417020_0_12;
LS_000001d387417020_1_4 .concat [ 4 4 4 4], LS_000001d387417020_0_16, LS_000001d387417020_0_20, LS_000001d387417020_0_24, LS_000001d387417020_0_28;
L_000001d387417020 .concat [ 16 16 0 0], LS_000001d387417020_1_0, LS_000001d387417020_1_4;
L_000001d3874170c0 .part L_000001d387414780, 0, 1;
LS_000001d387417520_0_0 .concat [ 1 1 1 1], L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0;
LS_000001d387417520_0_4 .concat [ 1 1 1 1], L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0;
LS_000001d387417520_0_8 .concat [ 1 1 1 1], L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0;
LS_000001d387417520_0_12 .concat [ 1 1 1 1], L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0;
LS_000001d387417520_0_16 .concat [ 1 1 1 1], L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0;
LS_000001d387417520_0_20 .concat [ 1 1 1 1], L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0;
LS_000001d387417520_0_24 .concat [ 1 1 1 1], L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0;
LS_000001d387417520_0_28 .concat [ 1 1 1 1], L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0, L_000001d3874262e0;
LS_000001d387417520_1_0 .concat [ 4 4 4 4], LS_000001d387417520_0_0, LS_000001d387417520_0_4, LS_000001d387417520_0_8, LS_000001d387417520_0_12;
LS_000001d387417520_1_4 .concat [ 4 4 4 4], LS_000001d387417520_0_16, LS_000001d387417520_0_20, LS_000001d387417520_0_24, LS_000001d387417520_0_28;
L_000001d387417520 .concat [ 16 16 0 0], LS_000001d387417520_1_0, LS_000001d387417520_1_4;
L_000001d387417700 .part L_000001d387414780, 1, 1;
LS_000001d387417ca0_0_0 .concat [ 1 1 1 1], L_000001d387417700, L_000001d387417700, L_000001d387417700, L_000001d387417700;
LS_000001d387417ca0_0_4 .concat [ 1 1 1 1], L_000001d387417700, L_000001d387417700, L_000001d387417700, L_000001d387417700;
LS_000001d387417ca0_0_8 .concat [ 1 1 1 1], L_000001d387417700, L_000001d387417700, L_000001d387417700, L_000001d387417700;
LS_000001d387417ca0_0_12 .concat [ 1 1 1 1], L_000001d387417700, L_000001d387417700, L_000001d387417700, L_000001d387417700;
LS_000001d387417ca0_0_16 .concat [ 1 1 1 1], L_000001d387417700, L_000001d387417700, L_000001d387417700, L_000001d387417700;
LS_000001d387417ca0_0_20 .concat [ 1 1 1 1], L_000001d387417700, L_000001d387417700, L_000001d387417700, L_000001d387417700;
LS_000001d387417ca0_0_24 .concat [ 1 1 1 1], L_000001d387417700, L_000001d387417700, L_000001d387417700, L_000001d387417700;
LS_000001d387417ca0_0_28 .concat [ 1 1 1 1], L_000001d387417700, L_000001d387417700, L_000001d387417700, L_000001d387417700;
LS_000001d387417ca0_1_0 .concat [ 4 4 4 4], LS_000001d387417ca0_0_0, LS_000001d387417ca0_0_4, LS_000001d387417ca0_0_8, LS_000001d387417ca0_0_12;
LS_000001d387417ca0_1_4 .concat [ 4 4 4 4], LS_000001d387417ca0_0_16, LS_000001d387417ca0_0_20, LS_000001d387417ca0_0_24, LS_000001d387417ca0_0_28;
L_000001d387417ca0 .concat [ 16 16 0 0], LS_000001d387417ca0_1_0, LS_000001d387417ca0_1_4;
L_000001d387417d40 .part L_000001d387414780, 0, 1;
LS_000001d387417de0_0_0 .concat [ 1 1 1 1], L_000001d387417d40, L_000001d387417d40, L_000001d387417d40, L_000001d387417d40;
LS_000001d387417de0_0_4 .concat [ 1 1 1 1], L_000001d387417d40, L_000001d387417d40, L_000001d387417d40, L_000001d387417d40;
LS_000001d387417de0_0_8 .concat [ 1 1 1 1], L_000001d387417d40, L_000001d387417d40, L_000001d387417d40, L_000001d387417d40;
LS_000001d387417de0_0_12 .concat [ 1 1 1 1], L_000001d387417d40, L_000001d387417d40, L_000001d387417d40, L_000001d387417d40;
LS_000001d387417de0_0_16 .concat [ 1 1 1 1], L_000001d387417d40, L_000001d387417d40, L_000001d387417d40, L_000001d387417d40;
LS_000001d387417de0_0_20 .concat [ 1 1 1 1], L_000001d387417d40, L_000001d387417d40, L_000001d387417d40, L_000001d387417d40;
LS_000001d387417de0_0_24 .concat [ 1 1 1 1], L_000001d387417d40, L_000001d387417d40, L_000001d387417d40, L_000001d387417d40;
LS_000001d387417de0_0_28 .concat [ 1 1 1 1], L_000001d387417d40, L_000001d387417d40, L_000001d387417d40, L_000001d387417d40;
LS_000001d387417de0_1_0 .concat [ 4 4 4 4], LS_000001d387417de0_0_0, LS_000001d387417de0_0_4, LS_000001d387417de0_0_8, LS_000001d387417de0_0_12;
LS_000001d387417de0_1_4 .concat [ 4 4 4 4], LS_000001d387417de0_0_16, LS_000001d387417de0_0_20, LS_000001d387417de0_0_24, LS_000001d387417de0_0_28;
L_000001d387417de0 .concat [ 16 16 0 0], LS_000001d387417de0_1_0, LS_000001d387417de0_1_4;
S_000001d3873db490 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d3873db170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d387425710 .functor AND 32, L_000001d387416d00, L_000001d387418740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873ddd10_0 .net "in1", 31 0, L_000001d387416d00;  1 drivers
v000001d3873de2b0_0 .net "in2", 31 0, L_000001d387418740;  1 drivers
v000001d3873df1b0_0 .net "out", 31 0, L_000001d387425710;  alias, 1 drivers
S_000001d3873df9c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d3873db170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d387426200 .functor AND 32, L_000001d387417a20, L_000001d387416e40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873dedf0_0 .net "in1", 31 0, L_000001d387417a20;  1 drivers
v000001d3873df430_0 .net "in2", 31 0, L_000001d387416e40;  1 drivers
v000001d3873de990_0 .net "out", 31 0, L_000001d387426200;  alias, 1 drivers
S_000001d3873e07d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d3873db170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d387425b00 .functor AND 32, L_000001d387417020, L_000001d387417520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873df390_0 .net "in1", 31 0, L_000001d387417020;  1 drivers
v000001d3873df250_0 .net "in2", 31 0, L_000001d387417520;  1 drivers
v000001d3873decb0_0 .net "out", 31 0, L_000001d387425b00;  alias, 1 drivers
S_000001d3873dfb50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d3873db170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d3874259b0 .functor AND 32, L_000001d387417ca0, L_000001d387417de0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d3873defd0_0 .net "in1", 31 0, L_000001d387417ca0;  1 drivers
v000001d3873df6b0_0 .net "in2", 31 0, L_000001d387417de0;  1 drivers
v000001d3873de490_0 .net "out", 31 0, L_000001d3874259b0;  alias, 1 drivers
S_000001d3873e0fa0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d3873e5800 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873e5838 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873e5870 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873e58a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873e58e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873e5918 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873e5950 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873e5988 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873e59c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873e59f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873e5a30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873e5a68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873e5aa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873e5ad8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873e5b10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873e5b48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873e5b80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873e5bb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873e5bf0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873e5c28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873e5c60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873e5c98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873e5cd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873e5d08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873e5d40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d3873e1b70_0 .var "EX1_PC", 31 0;
v000001d3873e3830_0 .var "EX1_PFC", 31 0;
v000001d3873e1850_0 .var "EX1_forward_to_B", 31 0;
v000001d3873e2570_0 .var "EX1_is_beq", 0 0;
v000001d3873e3290_0 .var "EX1_is_bne", 0 0;
v000001d3873e2bb0_0 .var "EX1_is_jal", 0 0;
v000001d3873e3d30_0 .var "EX1_is_jr", 0 0;
v000001d3873e2a70_0 .var "EX1_is_oper2_immed", 0 0;
v000001d3873e2f70_0 .var "EX1_memread", 0 0;
v000001d3873e3bf0_0 .var "EX1_memwrite", 0 0;
v000001d3873e1e90_0 .var "EX1_opcode", 11 0;
v000001d3873e2390_0 .var "EX1_predicted", 0 0;
v000001d3873e30b0_0 .var "EX1_rd_ind", 4 0;
v000001d3873e3970_0 .var "EX1_rd_indzero", 0 0;
v000001d3873e2610_0 .var "EX1_regwrite", 0 0;
v000001d3873e3dd0_0 .var "EX1_rs1", 31 0;
v000001d3873e26b0_0 .var "EX1_rs1_ind", 4 0;
v000001d3873e3150_0 .var "EX1_rs2", 31 0;
v000001d3873e2750_0 .var "EX1_rs2_ind", 4 0;
v000001d3873e1fd0_0 .net "FLUSH", 0 0, v000001d3873e9ba0_0;  alias, 1 drivers
v000001d3873e3e70_0 .net "ID_PC", 31 0, v000001d3873e8160_0;  alias, 1 drivers
v000001d3873e27f0_0 .net "ID_PFC_to_EX", 31 0, L_000001d387414280;  alias, 1 drivers
v000001d3873e31f0_0 .net "ID_forward_to_B", 31 0, L_000001d387413e20;  alias, 1 drivers
v000001d3873e3330_0 .net "ID_is_beq", 0 0, L_000001d387413b00;  alias, 1 drivers
v000001d3873e2890_0 .net "ID_is_bne", 0 0, L_000001d387415360;  alias, 1 drivers
v000001d3873e3c90_0 .net "ID_is_jal", 0 0, L_000001d387417ac0;  alias, 1 drivers
v000001d3873e2cf0_0 .net "ID_is_jr", 0 0, L_000001d387415400;  alias, 1 drivers
v000001d3873e1f30_0 .net "ID_is_oper2_immed", 0 0, L_000001d38741de60;  alias, 1 drivers
v000001d3873e2930_0 .net "ID_memread", 0 0, L_000001d387416c60;  alias, 1 drivers
v000001d3873e33d0_0 .net "ID_memwrite", 0 0, L_000001d387416620;  alias, 1 drivers
v000001d3873e3470_0 .net "ID_opcode", 11 0, v000001d387400730_0;  alias, 1 drivers
v000001d3873e35b0_0 .net "ID_predicted", 0 0, v000001d3873e9100_0;  alias, 1 drivers
v000001d3873e3a10_0 .net "ID_rd_ind", 4 0, v000001d387401310_0;  alias, 1 drivers
v000001d3873e3510_0 .net "ID_rd_indzero", 0 0, L_000001d3874184c0;  1 drivers
v000001d3873e3650_0 .net "ID_regwrite", 0 0, L_000001d3874186a0;  alias, 1 drivers
v000001d3873e18f0_0 .net "ID_rs1", 31 0, v000001d3873ee100_0;  alias, 1 drivers
v000001d3873e38d0_0 .net "ID_rs1_ind", 4 0, v000001d3874019f0_0;  alias, 1 drivers
v000001d3873e3ab0_0 .net "ID_rs2", 31 0, v000001d3873ee060_0;  alias, 1 drivers
v000001d3873e3b50_0 .net "ID_rs2_ind", 4 0, v000001d3874000f0_0;  alias, 1 drivers
v000001d3873e3f10_0 .net "clk", 0 0, L_000001d38741d140;  1 drivers
v000001d3873e3fb0_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
E_000001d38735c980 .event posedge, v000001d3873d1c50_0, v000001d3873e3f10_0;
S_000001d3873e0640 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d3873e5d80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873e5db8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873e5df0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873e5e28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873e5e60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873e5e98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873e5ed0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873e5f08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873e5f40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873e5f78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873e5fb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873e5fe8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873e6020 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873e6058 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873e6090 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873e60c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873e6100 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873e6138 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873e6170 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873e61a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873e61e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873e6218 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873e6250 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873e6288 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873e62c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d3873e1c10_0 .net "EX1_ALU_OPER1", 31 0, L_000001d38741ed40;  alias, 1 drivers
v000001d3873e2070_0 .net "EX1_ALU_OPER2", 31 0, L_000001d387425320;  alias, 1 drivers
v000001d3873e1d50_0 .net "EX1_PC", 31 0, v000001d3873e1b70_0;  alias, 1 drivers
v000001d3873e1df0_0 .net "EX1_PFC_to_IF", 31 0, L_000001d387418100;  alias, 1 drivers
v000001d3873e2110_0 .net "EX1_forward_to_B", 31 0, v000001d3873e1850_0;  alias, 1 drivers
v000001d3873e4a50_0 .net "EX1_is_beq", 0 0, v000001d3873e2570_0;  alias, 1 drivers
v000001d3873e4370_0 .net "EX1_is_bne", 0 0, v000001d3873e3290_0;  alias, 1 drivers
v000001d3873e4730_0 .net "EX1_is_jal", 0 0, v000001d3873e2bb0_0;  alias, 1 drivers
v000001d3873e4af0_0 .net "EX1_is_jr", 0 0, v000001d3873e3d30_0;  alias, 1 drivers
v000001d3873e5270_0 .net "EX1_is_oper2_immed", 0 0, v000001d3873e2a70_0;  alias, 1 drivers
v000001d3873e5130_0 .net "EX1_memread", 0 0, v000001d3873e2f70_0;  alias, 1 drivers
v000001d3873e53b0_0 .net "EX1_memwrite", 0 0, v000001d3873e3bf0_0;  alias, 1 drivers
v000001d3873e4eb0_0 .net "EX1_opcode", 11 0, v000001d3873e1e90_0;  alias, 1 drivers
v000001d3873e4b90_0 .net "EX1_predicted", 0 0, v000001d3873e2390_0;  alias, 1 drivers
v000001d3873e40f0_0 .net "EX1_rd_ind", 4 0, v000001d3873e30b0_0;  alias, 1 drivers
v000001d3873e4870_0 .net "EX1_rd_indzero", 0 0, v000001d3873e3970_0;  alias, 1 drivers
v000001d3873e42d0_0 .net "EX1_regwrite", 0 0, v000001d3873e2610_0;  alias, 1 drivers
v000001d3873e5450_0 .net "EX1_rs1", 31 0, v000001d3873e3dd0_0;  alias, 1 drivers
v000001d3873e5630_0 .net "EX1_rs1_ind", 4 0, v000001d3873e26b0_0;  alias, 1 drivers
v000001d3873e56d0_0 .net "EX1_rs2_ind", 4 0, v000001d3873e2750_0;  alias, 1 drivers
v000001d3873e4c30_0 .net "EX1_rs2_out", 31 0, L_000001d387426820;  alias, 1 drivers
v000001d3873e4550_0 .var "EX2_ALU_OPER1", 31 0;
v000001d3873e4cd0_0 .var "EX2_ALU_OPER2", 31 0;
v000001d3873e54f0_0 .var "EX2_PC", 31 0;
v000001d3873e44b0_0 .var "EX2_PFC_to_IF", 31 0;
v000001d3873e4410_0 .var "EX2_forward_to_B", 31 0;
v000001d3873e45f0_0 .var "EX2_is_beq", 0 0;
v000001d3873e4e10_0 .var "EX2_is_bne", 0 0;
v000001d3873e47d0_0 .var "EX2_is_jal", 0 0;
v000001d3873e4190_0 .var "EX2_is_jr", 0 0;
v000001d3873e4f50_0 .var "EX2_is_oper2_immed", 0 0;
v000001d3873e5590_0 .var "EX2_memread", 0 0;
v000001d3873e4d70_0 .var "EX2_memwrite", 0 0;
v000001d3873e4050_0 .var "EX2_opcode", 11 0;
v000001d3873e4690_0 .var "EX2_predicted", 0 0;
v000001d3873e4910_0 .var "EX2_rd_ind", 4 0;
v000001d3873e49b0_0 .var "EX2_rd_indzero", 0 0;
v000001d3873e4ff0_0 .var "EX2_regwrite", 0 0;
v000001d3873e5090_0 .var "EX2_rs1", 31 0;
v000001d3873e51d0_0 .var "EX2_rs1_ind", 4 0;
v000001d3873e5310_0 .var "EX2_rs2_ind", 4 0;
v000001d3873e4230_0 .var "EX2_rs2_out", 31 0;
v000001d3873ea280_0 .net "FLUSH", 0 0, v000001d3873eac80_0;  alias, 1 drivers
v000001d3873ea1e0_0 .net "clk", 0 0, L_000001d387425be0;  1 drivers
v000001d3873eabe0_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
E_000001d38735cbc0 .event posedge, v000001d3873d1c50_0, v000001d3873ea1e0_0;
S_000001d3873e0960 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d3873ee310 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873ee348 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873ee380 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873ee3b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873ee3f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873ee428 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873ee460 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873ee498 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873ee4d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873ee508 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873ee540 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873ee578 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873ee5b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873ee5e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873ee620 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873ee658 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873ee690 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873ee6c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873ee700 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873ee738 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873ee770 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873ee7a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873ee7e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873ee818 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873ee850 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d38741e480 .functor OR 1, L_000001d387413b00, L_000001d387415360, C4<0>, C4<0>;
L_000001d38741d5a0 .functor AND 1, L_000001d38741e480, L_000001d38741e4f0, C4<1>, C4<1>;
L_000001d38741d220 .functor OR 1, L_000001d387413b00, L_000001d387415360, C4<0>, C4<0>;
L_000001d38741eb80 .functor AND 1, L_000001d38741d220, L_000001d38741e4f0, C4<1>, C4<1>;
L_000001d38741d6f0 .functor OR 1, L_000001d387413b00, L_000001d387415360, C4<0>, C4<0>;
L_000001d38741e410 .functor AND 1, L_000001d38741d6f0, v000001d3873e9100_0, C4<1>, C4<1>;
v000001d3873e6b80_0 .net "EX1_memread", 0 0, v000001d3873e2f70_0;  alias, 1 drivers
v000001d3873e6860_0 .net "EX1_opcode", 11 0, v000001d3873e1e90_0;  alias, 1 drivers
v000001d3873e7bc0_0 .net "EX1_rd_ind", 4 0, v000001d3873e30b0_0;  alias, 1 drivers
v000001d3873e7580_0 .net "EX1_rd_indzero", 0 0, v000001d3873e3970_0;  alias, 1 drivers
v000001d3873e6400_0 .net "EX2_memread", 0 0, v000001d3873e5590_0;  alias, 1 drivers
v000001d3873e7c60_0 .net "EX2_opcode", 11 0, v000001d3873e4050_0;  alias, 1 drivers
v000001d3873e85c0_0 .net "EX2_rd_ind", 4 0, v000001d3873e4910_0;  alias, 1 drivers
v000001d3873e82a0_0 .net "EX2_rd_indzero", 0 0, v000001d3873e49b0_0;  alias, 1 drivers
v000001d3873e8480_0 .net "ID_EX1_flush", 0 0, v000001d3873e9ba0_0;  alias, 1 drivers
v000001d3873e6cc0_0 .net "ID_EX2_flush", 0 0, v000001d3873eac80_0;  alias, 1 drivers
v000001d3873e7300_0 .net "ID_is_beq", 0 0, L_000001d387413b00;  alias, 1 drivers
v000001d3873e6fe0_0 .net "ID_is_bne", 0 0, L_000001d387415360;  alias, 1 drivers
v000001d3873e7d00_0 .net "ID_is_j", 0 0, L_000001d387416a80;  alias, 1 drivers
v000001d3873e71c0_0 .net "ID_is_jal", 0 0, L_000001d387417ac0;  alias, 1 drivers
v000001d3873e79e0_0 .net "ID_is_jr", 0 0, L_000001d387415400;  alias, 1 drivers
v000001d3873e7620_0 .net "ID_opcode", 11 0, v000001d387400730_0;  alias, 1 drivers
v000001d3873e7080_0 .net "ID_rs1_ind", 4 0, v000001d3874019f0_0;  alias, 1 drivers
v000001d3873e6a40_0 .net "ID_rs2_ind", 4 0, v000001d3874000f0_0;  alias, 1 drivers
v000001d3873e8520_0 .net "IF_ID_flush", 0 0, v000001d3873ecb20_0;  alias, 1 drivers
v000001d3873e8980_0 .net "IF_ID_write", 0 0, v000001d3873ec080_0;  alias, 1 drivers
v000001d3873e8340_0 .net "PC_src", 2 0, L_000001d3874137e0;  alias, 1 drivers
v000001d3873e73a0_0 .net "PFC_to_EX", 31 0, L_000001d387414280;  alias, 1 drivers
v000001d3873e7ee0_0 .net "PFC_to_IF", 31 0, L_000001d387414140;  alias, 1 drivers
v000001d3873e7260_0 .net "WB_rd_ind", 4 0, v000001d3873fb550_0;  alias, 1 drivers
v000001d3873e6720_0 .net "Wrong_prediction", 0 0, L_000001d387426890;  alias, 1 drivers
v000001d3873e7da0_0 .net *"_ivl_11", 0 0, L_000001d38741eb80;  1 drivers
v000001d3873e7440_0 .net *"_ivl_13", 9 0, L_000001d387413ec0;  1 drivers
v000001d3873e7760_0 .net *"_ivl_15", 9 0, L_000001d3874157c0;  1 drivers
v000001d3873e6c20_0 .net *"_ivl_16", 9 0, L_000001d387414e60;  1 drivers
v000001d3873e67c0_0 .net *"_ivl_19", 9 0, L_000001d387414a00;  1 drivers
v000001d3873e74e0_0 .net *"_ivl_20", 9 0, L_000001d387414be0;  1 drivers
v000001d3873e8660_0 .net *"_ivl_25", 0 0, L_000001d38741d6f0;  1 drivers
v000001d3873e6900_0 .net *"_ivl_27", 0 0, L_000001d38741e410;  1 drivers
v000001d3873e8200_0 .net *"_ivl_29", 9 0, L_000001d387414c80;  1 drivers
v000001d3873e76c0_0 .net *"_ivl_3", 0 0, L_000001d38741e480;  1 drivers
L_000001d3874301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d3873e6d60_0 .net/2u *"_ivl_30", 9 0, L_000001d3874301f0;  1 drivers
v000001d3873e6e00_0 .net *"_ivl_32", 9 0, L_000001d387413f60;  1 drivers
v000001d3873e6ae0_0 .net *"_ivl_35", 9 0, L_000001d387415180;  1 drivers
v000001d3873e83e0_0 .net *"_ivl_37", 9 0, L_000001d387414000;  1 drivers
v000001d3873e69a0_0 .net *"_ivl_38", 9 0, L_000001d3874155e0;  1 drivers
v000001d3873e8ac0_0 .net *"_ivl_40", 9 0, L_000001d387415ea0;  1 drivers
L_000001d387430238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3873e8700_0 .net/2s *"_ivl_45", 21 0, L_000001d387430238;  1 drivers
L_000001d387430280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3873e6ea0_0 .net/2s *"_ivl_50", 21 0, L_000001d387430280;  1 drivers
v000001d3873e7800_0 .net *"_ivl_9", 0 0, L_000001d38741d220;  1 drivers
v000001d3873e6f40_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d3873e87a0_0 .net "forward_to_B", 31 0, L_000001d387413e20;  alias, 1 drivers
v000001d3873e7e40_0 .net "imm", 31 0, v000001d3873eca80_0;  1 drivers
v000001d3873e7120_0 .net "inst", 31 0, v000001d3873e6680_0;  alias, 1 drivers
v000001d3873e78a0_0 .net "is_branch_and_taken", 0 0, L_000001d38741d5a0;  alias, 1 drivers
v000001d3873e7940_0 .net "is_oper2_immed", 0 0, L_000001d38741de60;  alias, 1 drivers
v000001d3873e7a80_0 .net "mem_read", 0 0, L_000001d387416c60;  alias, 1 drivers
v000001d3873e8840_0 .net "mem_write", 0 0, L_000001d387416620;  alias, 1 drivers
v000001d3873e7b20_0 .net "pc", 31 0, v000001d3873e8160_0;  alias, 1 drivers
v000001d3873e88e0_0 .net "pc_write", 0 0, v000001d3873ec4e0_0;  alias, 1 drivers
v000001d3873e8a20_0 .net "predicted", 0 0, L_000001d38741e4f0;  1 drivers
v000001d3873e7f80_0 .net "predicted_to_EX", 0 0, v000001d3873e9100_0;  alias, 1 drivers
v000001d3873e8020_0 .net "reg_write", 0 0, L_000001d3874186a0;  alias, 1 drivers
v000001d3873e6360_0 .net "reg_write_from_wb", 0 0, v000001d3873fbeb0_0;  alias, 1 drivers
v000001d3873e65e0_0 .net "rs1", 31 0, v000001d3873ee100_0;  alias, 1 drivers
v000001d3873e80c0_0 .net "rs2", 31 0, v000001d3873ee060_0;  alias, 1 drivers
v000001d3873e64a0_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
v000001d3873e6540_0 .net "wr_reg_data", 31 0, L_000001d387426a50;  alias, 1 drivers
L_000001d387413e20 .functor MUXZ 32, v000001d3873ee060_0, v000001d3873eca80_0, L_000001d38741de60, C4<>;
L_000001d387413ec0 .part v000001d3873e8160_0, 0, 10;
L_000001d3874157c0 .part v000001d3873e6680_0, 0, 10;
L_000001d387414e60 .arith/sum 10, L_000001d387413ec0, L_000001d3874157c0;
L_000001d387414a00 .part v000001d3873e6680_0, 0, 10;
L_000001d387414be0 .functor MUXZ 10, L_000001d387414a00, L_000001d387414e60, L_000001d38741eb80, C4<>;
L_000001d387414c80 .part v000001d3873e8160_0, 0, 10;
L_000001d387413f60 .arith/sum 10, L_000001d387414c80, L_000001d3874301f0;
L_000001d387415180 .part v000001d3873e8160_0, 0, 10;
L_000001d387414000 .part v000001d3873e6680_0, 0, 10;
L_000001d3874155e0 .arith/sum 10, L_000001d387415180, L_000001d387414000;
L_000001d387415ea0 .functor MUXZ 10, L_000001d3874155e0, L_000001d387413f60, L_000001d38741e410, C4<>;
L_000001d387414140 .concat8 [ 10 22 0 0], L_000001d387414be0, L_000001d387430238;
L_000001d387414280 .concat8 [ 10 22 0 0], L_000001d387415ea0, L_000001d387430280;
S_000001d3873e0af0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d3873e0960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d3873ee890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873ee8c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873ee900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873ee938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873ee970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873ee9a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873ee9e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873eea18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873eea50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873eea88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873eeac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873eeaf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873eeb30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873eeb68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873eeba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873eebd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873eec10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873eec48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873eec80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873eecb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873eecf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873eed28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873eed60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873eed98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873eedd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d38741d060 .functor OR 1, L_000001d38741e4f0, L_000001d387414f00, C4<0>, C4<0>;
L_000001d38741d290 .functor OR 1, L_000001d38741d060, L_000001d3874150e0, C4<0>, C4<0>;
v000001d3873e9600_0 .net "EX1_opcode", 11 0, v000001d3873e1e90_0;  alias, 1 drivers
v000001d3873e9740_0 .net "EX2_opcode", 11 0, v000001d3873e4050_0;  alias, 1 drivers
v000001d3873e9f60_0 .net "ID_opcode", 11 0, v000001d387400730_0;  alias, 1 drivers
v000001d3873ea320_0 .net "PC_src", 2 0, L_000001d3874137e0;  alias, 1 drivers
v000001d3873e97e0_0 .net "Wrong_prediction", 0 0, L_000001d387426890;  alias, 1 drivers
L_000001d3874303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d3873ea460_0 .net/2u *"_ivl_0", 2 0, L_000001d3874303e8;  1 drivers
v000001d3873eaaa0_0 .net *"_ivl_10", 0 0, L_000001d387415720;  1 drivers
L_000001d387430508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d3873ea140_0 .net/2u *"_ivl_12", 2 0, L_000001d387430508;  1 drivers
L_000001d387430550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d3873e8d40_0 .net/2u *"_ivl_14", 11 0, L_000001d387430550;  1 drivers
v000001d3873eafa0_0 .net *"_ivl_16", 0 0, L_000001d387414f00;  1 drivers
v000001d3873ea500_0 .net *"_ivl_19", 0 0, L_000001d38741d060;  1 drivers
L_000001d387430430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d3873eb0e0_0 .net/2u *"_ivl_2", 11 0, L_000001d387430430;  1 drivers
L_000001d387430598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d3873e92e0_0 .net/2u *"_ivl_20", 11 0, L_000001d387430598;  1 drivers
v000001d3873eb180_0 .net *"_ivl_22", 0 0, L_000001d3874150e0;  1 drivers
v000001d3873ead20_0 .net *"_ivl_25", 0 0, L_000001d38741d290;  1 drivers
L_000001d3874305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d3873e9880_0 .net/2u *"_ivl_26", 2 0, L_000001d3874305e0;  1 drivers
L_000001d387430628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d3873e8de0_0 .net/2u *"_ivl_28", 2 0, L_000001d387430628;  1 drivers
v000001d3873e8f20_0 .net *"_ivl_30", 2 0, L_000001d387414fa0;  1 drivers
v000001d3873eb220_0 .net *"_ivl_32", 2 0, L_000001d387415220;  1 drivers
v000001d3873eb2c0_0 .net *"_ivl_34", 2 0, L_000001d387414460;  1 drivers
v000001d3873e9920_0 .net *"_ivl_4", 0 0, L_000001d387414640;  1 drivers
L_000001d387430478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d3873eadc0_0 .net/2u *"_ivl_6", 2 0, L_000001d387430478;  1 drivers
L_000001d3874304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d3873ea5a0_0 .net/2u *"_ivl_8", 11 0, L_000001d3874304c0;  1 drivers
v000001d3873ea640_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d3873e9a60_0 .net "predicted", 0 0, L_000001d38741e4f0;  alias, 1 drivers
v000001d3873e8b60_0 .net "predicted_to_EX", 0 0, v000001d3873e9100_0;  alias, 1 drivers
v000001d3873ea6e0_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
v000001d3873e9b00_0 .net "state", 1 0, v000001d3873e99c0_0;  1 drivers
L_000001d387414640 .cmp/eq 12, v000001d387400730_0, L_000001d387430430;
L_000001d387415720 .cmp/eq 12, v000001d3873e1e90_0, L_000001d3874304c0;
L_000001d387414f00 .cmp/eq 12, v000001d387400730_0, L_000001d387430550;
L_000001d3874150e0 .cmp/eq 12, v000001d387400730_0, L_000001d387430598;
L_000001d387414fa0 .functor MUXZ 3, L_000001d387430628, L_000001d3874305e0, L_000001d38741d290, C4<>;
L_000001d387415220 .functor MUXZ 3, L_000001d387414fa0, L_000001d387430508, L_000001d387415720, C4<>;
L_000001d387414460 .functor MUXZ 3, L_000001d387415220, L_000001d387430478, L_000001d387414640, C4<>;
L_000001d3874137e0 .functor MUXZ 3, L_000001d387414460, L_000001d3874303e8, L_000001d387426890, C4<>;
S_000001d3873dfce0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d3873e0af0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d3873eee10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873eee48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873eee80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873eeeb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873eeef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873eef28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873eef60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873eef98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873eefd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873ef008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873ef040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873ef078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873ef0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873ef0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873ef120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873ef158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873ef190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873ef1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873ef200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873ef238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873ef270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873ef2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873ef2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873ef318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873ef350 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d38741d8b0 .functor OR 1, L_000001d387414320, L_000001d387413c40, C4<0>, C4<0>;
L_000001d38741cff0 .functor OR 1, L_000001d387413880, L_000001d387413ce0, C4<0>, C4<0>;
L_000001d38741e020 .functor AND 1, L_000001d38741d8b0, L_000001d38741cff0, C4<1>, C4<1>;
L_000001d38741d840 .functor NOT 1, L_000001d38741e020, C4<0>, C4<0>, C4<0>;
L_000001d38741e250 .functor OR 1, v000001d387411080_0, L_000001d38741d840, C4<0>, C4<0>;
L_000001d38741e4f0 .functor NOT 1, L_000001d38741e250, C4<0>, C4<0>, C4<0>;
v000001d3873eb040_0 .net "EX_opcode", 11 0, v000001d3873e4050_0;  alias, 1 drivers
v000001d3873e96a0_0 .net "ID_opcode", 11 0, v000001d387400730_0;  alias, 1 drivers
v000001d3873ea3c0_0 .net "Wrong_prediction", 0 0, L_000001d387426890;  alias, 1 drivers
L_000001d3874302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d3873e94c0_0 .net/2u *"_ivl_0", 11 0, L_000001d3874302c8;  1 drivers
L_000001d387430358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d3873e9e20_0 .net/2u *"_ivl_10", 1 0, L_000001d387430358;  1 drivers
v000001d3873e9560_0 .net *"_ivl_12", 0 0, L_000001d387413880;  1 drivers
L_000001d3874303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d3873e8e80_0 .net/2u *"_ivl_14", 1 0, L_000001d3874303a0;  1 drivers
v000001d3873e9060_0 .net *"_ivl_16", 0 0, L_000001d387413ce0;  1 drivers
v000001d3873ea960_0 .net *"_ivl_19", 0 0, L_000001d38741cff0;  1 drivers
v000001d3873eaf00_0 .net *"_ivl_2", 0 0, L_000001d387414320;  1 drivers
v000001d3873e9ce0_0 .net *"_ivl_21", 0 0, L_000001d38741e020;  1 drivers
v000001d3873e91a0_0 .net *"_ivl_22", 0 0, L_000001d38741d840;  1 drivers
v000001d3873ea820_0 .net *"_ivl_25", 0 0, L_000001d38741e250;  1 drivers
L_000001d387430310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ea0a0_0 .net/2u *"_ivl_4", 11 0, L_000001d387430310;  1 drivers
v000001d3873e9240_0 .net *"_ivl_6", 0 0, L_000001d387413c40;  1 drivers
v000001d3873eaa00_0 .net *"_ivl_9", 0 0, L_000001d38741d8b0;  1 drivers
v000001d3873e9ec0_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d3873eae60_0 .net "predicted", 0 0, L_000001d38741e4f0;  alias, 1 drivers
v000001d3873e9100_0 .var "predicted_to_EX", 0 0;
v000001d3873e8ca0_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
v000001d3873e99c0_0 .var "state", 1 0;
E_000001d38735cec0 .event posedge, v000001d3873e9ec0_0, v000001d3873d1c50_0;
L_000001d387414320 .cmp/eq 12, v000001d387400730_0, L_000001d3874302c8;
L_000001d387413c40 .cmp/eq 12, v000001d387400730_0, L_000001d387430310;
L_000001d387413880 .cmp/eq 2, v000001d3873e99c0_0, L_000001d387430358;
L_000001d387413ce0 .cmp/eq 2, v000001d3873e99c0_0, L_000001d3874303a0;
S_000001d3873e0e10 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d3873e0960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d3873f93b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873f93e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873f9420 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873f9458 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873f9490 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873f94c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873f9500 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873f9538 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873f9570 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873f95a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873f95e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873f9618 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873f9650 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873f9688 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873f96c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873f96f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873f9730 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873f9768 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873f97a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873f97d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873f9810 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873f9848 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873f9880 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873f98b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873f98f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d3873e9380_0 .net "EX1_memread", 0 0, v000001d3873e2f70_0;  alias, 1 drivers
v000001d3873e8c00_0 .net "EX1_rd_ind", 4 0, v000001d3873e30b0_0;  alias, 1 drivers
v000001d3873ea780_0 .net "EX1_rd_indzero", 0 0, v000001d3873e3970_0;  alias, 1 drivers
v000001d3873e8fc0_0 .net "EX2_memread", 0 0, v000001d3873e5590_0;  alias, 1 drivers
v000001d3873eab40_0 .net "EX2_rd_ind", 4 0, v000001d3873e4910_0;  alias, 1 drivers
v000001d3873e9420_0 .net "EX2_rd_indzero", 0 0, v000001d3873e49b0_0;  alias, 1 drivers
v000001d3873e9ba0_0 .var "ID_EX1_flush", 0 0;
v000001d3873eac80_0 .var "ID_EX2_flush", 0 0;
v000001d3873e9c40_0 .net "ID_opcode", 11 0, v000001d387400730_0;  alias, 1 drivers
v000001d3873e9d80_0 .net "ID_rs1_ind", 4 0, v000001d3874019f0_0;  alias, 1 drivers
v000001d3873ea8c0_0 .net "ID_rs2_ind", 4 0, v000001d3874000f0_0;  alias, 1 drivers
v000001d3873ec080_0 .var "IF_ID_Write", 0 0;
v000001d3873ecb20_0 .var "IF_ID_flush", 0 0;
v000001d3873ec4e0_0 .var "PC_Write", 0 0;
v000001d3873ed200_0 .net "Wrong_prediction", 0 0, L_000001d387426890;  alias, 1 drivers
E_000001d38735cc80/0 .event anyedge, v000001d3873d9540_0, v000001d3873e2f70_0, v000001d3873e3970_0, v000001d3873e38d0_0;
E_000001d38735cc80/1 .event anyedge, v000001d3873e30b0_0, v000001d3873e3b50_0, v000001d3872f4d20_0, v000001d3873e49b0_0;
E_000001d38735cc80/2 .event anyedge, v000001d3873d2470_0, v000001d3873e3470_0;
E_000001d38735cc80 .event/or E_000001d38735cc80/0, E_000001d38735cc80/1, E_000001d38735cc80/2;
S_000001d3873e0c80 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d3873e0960;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d3873f9930 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873f9968 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873f99a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873f99d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873f9a10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873f9a48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873f9a80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873f9ab8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873f9af0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873f9b28 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873f9b60 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873f9b98 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873f9bd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873f9c08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873f9c40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873f9c78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873f9cb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873f9ce8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873f9d20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873f9d58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873f9d90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873f9dc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873f9e00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873f9e38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873f9e70 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d38741dc30 .functor OR 1, L_000001d3874140a0, L_000001d387415cc0, C4<0>, C4<0>;
L_000001d38741d990 .functor OR 1, L_000001d38741dc30, L_000001d387413920, C4<0>, C4<0>;
L_000001d38741dae0 .functor OR 1, L_000001d38741d990, L_000001d387415d60, C4<0>, C4<0>;
L_000001d38741e560 .functor OR 1, L_000001d38741dae0, L_000001d3874146e0, C4<0>, C4<0>;
L_000001d38741d3e0 .functor OR 1, L_000001d38741e560, L_000001d3874139c0, C4<0>, C4<0>;
L_000001d38741dd10 .functor OR 1, L_000001d38741d3e0, L_000001d3874148c0, C4<0>, C4<0>;
L_000001d38741e5d0 .functor OR 1, L_000001d38741dd10, L_000001d387413a60, C4<0>, C4<0>;
L_000001d38741de60 .functor OR 1, L_000001d38741e5d0, L_000001d3874152c0, C4<0>, C4<0>;
L_000001d38741e640 .functor OR 1, L_000001d387417340, L_000001d387416940, C4<0>, C4<0>;
L_000001d38741d300 .functor OR 1, L_000001d38741e640, L_000001d3874175c0, C4<0>, C4<0>;
L_000001d38741d0d0 .functor OR 1, L_000001d38741d300, L_000001d387417200, C4<0>, C4<0>;
L_000001d38741e790 .functor OR 1, L_000001d38741d0d0, L_000001d387416440, C4<0>, C4<0>;
v000001d3873ed520_0 .net "ID_opcode", 11 0, v000001d387400730_0;  alias, 1 drivers
L_000001d387430670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d3873eb5e0_0 .net/2u *"_ivl_0", 11 0, L_000001d387430670;  1 drivers
L_000001d387430700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d3873eda20_0 .net/2u *"_ivl_10", 11 0, L_000001d387430700;  1 drivers
L_000001d387430bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ecee0_0 .net/2u *"_ivl_102", 11 0, L_000001d387430bc8;  1 drivers
L_000001d387430c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ed5c0_0 .net/2u *"_ivl_106", 11 0, L_000001d387430c10;  1 drivers
v000001d3873ec6c0_0 .net *"_ivl_12", 0 0, L_000001d387413920;  1 drivers
v000001d3873eb7c0_0 .net *"_ivl_15", 0 0, L_000001d38741d990;  1 drivers
L_000001d387430748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ebae0_0 .net/2u *"_ivl_16", 11 0, L_000001d387430748;  1 drivers
v000001d3873ed8e0_0 .net *"_ivl_18", 0 0, L_000001d387415d60;  1 drivers
v000001d3873ebcc0_0 .net *"_ivl_2", 0 0, L_000001d3874140a0;  1 drivers
v000001d3873eb680_0 .net *"_ivl_21", 0 0, L_000001d38741dae0;  1 drivers
L_000001d387430790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d3873eb4a0_0 .net/2u *"_ivl_22", 11 0, L_000001d387430790;  1 drivers
v000001d3873ed160_0 .net *"_ivl_24", 0 0, L_000001d3874146e0;  1 drivers
v000001d3873ebd60_0 .net *"_ivl_27", 0 0, L_000001d38741e560;  1 drivers
L_000001d3874307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ebc20_0 .net/2u *"_ivl_28", 11 0, L_000001d3874307d8;  1 drivers
v000001d3873eb9a0_0 .net *"_ivl_30", 0 0, L_000001d3874139c0;  1 drivers
v000001d3873ebf40_0 .net *"_ivl_33", 0 0, L_000001d38741d3e0;  1 drivers
L_000001d387430820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ec800_0 .net/2u *"_ivl_34", 11 0, L_000001d387430820;  1 drivers
v000001d3873eba40_0 .net *"_ivl_36", 0 0, L_000001d3874148c0;  1 drivers
v000001d3873ed2a0_0 .net *"_ivl_39", 0 0, L_000001d38741dd10;  1 drivers
L_000001d3874306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ec760_0 .net/2u *"_ivl_4", 11 0, L_000001d3874306b8;  1 drivers
L_000001d387430868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d3873ed660_0 .net/2u *"_ivl_40", 11 0, L_000001d387430868;  1 drivers
v000001d3873eb400_0 .net *"_ivl_42", 0 0, L_000001d387413a60;  1 drivers
v000001d3873ed340_0 .net *"_ivl_45", 0 0, L_000001d38741e5d0;  1 drivers
L_000001d3874308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ed700_0 .net/2u *"_ivl_46", 11 0, L_000001d3874308b0;  1 drivers
v000001d3873ed7a0_0 .net *"_ivl_48", 0 0, L_000001d3874152c0;  1 drivers
L_000001d3874308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ec580_0 .net/2u *"_ivl_52", 11 0, L_000001d3874308f8;  1 drivers
L_000001d387430940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ec1c0_0 .net/2u *"_ivl_56", 11 0, L_000001d387430940;  1 drivers
v000001d3873ebe00_0 .net *"_ivl_6", 0 0, L_000001d387415cc0;  1 drivers
L_000001d387430988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d3873ed3e0_0 .net/2u *"_ivl_60", 11 0, L_000001d387430988;  1 drivers
L_000001d3874309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ebb80_0 .net/2u *"_ivl_64", 11 0, L_000001d3874309d0;  1 drivers
L_000001d387430a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ebfe0_0 .net/2u *"_ivl_68", 11 0, L_000001d387430a18;  1 drivers
L_000001d387430a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d3873ecbc0_0 .net/2u *"_ivl_72", 11 0, L_000001d387430a60;  1 drivers
v000001d3873ebea0_0 .net *"_ivl_74", 0 0, L_000001d387417340;  1 drivers
L_000001d387430aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ec120_0 .net/2u *"_ivl_76", 11 0, L_000001d387430aa8;  1 drivers
v000001d3873eb860_0 .net *"_ivl_78", 0 0, L_000001d387416940;  1 drivers
v000001d3873ecc60_0 .net *"_ivl_81", 0 0, L_000001d38741e640;  1 drivers
L_000001d387430af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ec260_0 .net/2u *"_ivl_82", 11 0, L_000001d387430af0;  1 drivers
v000001d3873ec620_0 .net *"_ivl_84", 0 0, L_000001d3874175c0;  1 drivers
v000001d3873ec8a0_0 .net *"_ivl_87", 0 0, L_000001d38741d300;  1 drivers
L_000001d387430b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d3873eb540_0 .net/2u *"_ivl_88", 11 0, L_000001d387430b38;  1 drivers
v000001d3873ed840_0 .net *"_ivl_9", 0 0, L_000001d38741dc30;  1 drivers
v000001d3873ec300_0 .net *"_ivl_90", 0 0, L_000001d387417200;  1 drivers
v000001d3873eb900_0 .net *"_ivl_93", 0 0, L_000001d38741d0d0;  1 drivers
L_000001d387430b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d3873ed980_0 .net/2u *"_ivl_94", 11 0, L_000001d387430b80;  1 drivers
v000001d3873ec940_0 .net *"_ivl_96", 0 0, L_000001d387416440;  1 drivers
v000001d3873ecd00_0 .net *"_ivl_99", 0 0, L_000001d38741e790;  1 drivers
v000001d3873eb720_0 .net "is_beq", 0 0, L_000001d387413b00;  alias, 1 drivers
v000001d3873ec3a0_0 .net "is_bne", 0 0, L_000001d387415360;  alias, 1 drivers
v000001d3873ecda0_0 .net "is_j", 0 0, L_000001d387416a80;  alias, 1 drivers
v000001d3873ec9e0_0 .net "is_jal", 0 0, L_000001d387417ac0;  alias, 1 drivers
v000001d3873ec440_0 .net "is_jr", 0 0, L_000001d387415400;  alias, 1 drivers
v000001d3873ece40_0 .net "is_oper2_immed", 0 0, L_000001d38741de60;  alias, 1 drivers
v000001d3873edac0_0 .net "memread", 0 0, L_000001d387416c60;  alias, 1 drivers
v000001d3873ed480_0 .net "memwrite", 0 0, L_000001d387416620;  alias, 1 drivers
v000001d3873eb360_0 .net "regwrite", 0 0, L_000001d3874186a0;  alias, 1 drivers
L_000001d3874140a0 .cmp/eq 12, v000001d387400730_0, L_000001d387430670;
L_000001d387415cc0 .cmp/eq 12, v000001d387400730_0, L_000001d3874306b8;
L_000001d387413920 .cmp/eq 12, v000001d387400730_0, L_000001d387430700;
L_000001d387415d60 .cmp/eq 12, v000001d387400730_0, L_000001d387430748;
L_000001d3874146e0 .cmp/eq 12, v000001d387400730_0, L_000001d387430790;
L_000001d3874139c0 .cmp/eq 12, v000001d387400730_0, L_000001d3874307d8;
L_000001d3874148c0 .cmp/eq 12, v000001d387400730_0, L_000001d387430820;
L_000001d387413a60 .cmp/eq 12, v000001d387400730_0, L_000001d387430868;
L_000001d3874152c0 .cmp/eq 12, v000001d387400730_0, L_000001d3874308b0;
L_000001d387413b00 .cmp/eq 12, v000001d387400730_0, L_000001d3874308f8;
L_000001d387415360 .cmp/eq 12, v000001d387400730_0, L_000001d387430940;
L_000001d387415400 .cmp/eq 12, v000001d387400730_0, L_000001d387430988;
L_000001d387417ac0 .cmp/eq 12, v000001d387400730_0, L_000001d3874309d0;
L_000001d387416a80 .cmp/eq 12, v000001d387400730_0, L_000001d387430a18;
L_000001d387417340 .cmp/eq 12, v000001d387400730_0, L_000001d387430a60;
L_000001d387416940 .cmp/eq 12, v000001d387400730_0, L_000001d387430aa8;
L_000001d3874175c0 .cmp/eq 12, v000001d387400730_0, L_000001d387430af0;
L_000001d387417200 .cmp/eq 12, v000001d387400730_0, L_000001d387430b38;
L_000001d387416440 .cmp/eq 12, v000001d387400730_0, L_000001d387430b80;
L_000001d3874186a0 .reduce/nor L_000001d38741e790;
L_000001d387416c60 .cmp/eq 12, v000001d387400730_0, L_000001d387430bc8;
L_000001d387416620 .cmp/eq 12, v000001d387400730_0, L_000001d387430c10;
S_000001d3873e1130 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d3873e0960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d3873f9eb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873f9ee8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873f9f20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873f9f58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873f9f90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873f9fc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873fa000 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873fa038 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873fa070 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873fa0a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873fa0e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873fa118 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873fa150 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873fa188 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873fa1c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873fa1f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873fa230 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873fa268 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873fa2a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873fa2d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873fa310 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873fa348 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873fa380 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873fa3b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873fa3f0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d3873eca80_0 .var "Immed", 31 0;
v000001d3873ecf80_0 .net "Inst", 31 0, v000001d3873e6680_0;  alias, 1 drivers
v000001d3873ed020_0 .net "opcode", 11 0, v000001d387400730_0;  alias, 1 drivers
E_000001d38735d080 .event anyedge, v000001d3873e3470_0, v000001d3873ecf80_0;
S_000001d3873e12c0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d3873e0960;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d3873ee100_0 .var "Read_data1", 31 0;
v000001d3873ee060_0 .var "Read_data2", 31 0;
v000001d3873ee1a0_0 .net "Read_reg1", 4 0, v000001d3874019f0_0;  alias, 1 drivers
v000001d3873edd40_0 .net "Read_reg2", 4 0, v000001d3874000f0_0;  alias, 1 drivers
v000001d3873edfc0_0 .net "Write_data", 31 0, L_000001d387426a50;  alias, 1 drivers
v000001d3873edb60_0 .net "Write_en", 0 0, v000001d3873fbeb0_0;  alias, 1 drivers
v000001d3873edde0_0 .net "Write_reg", 4 0, v000001d3873fb550_0;  alias, 1 drivers
v000001d3873edf20_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d3873edc00_0 .var/i "i", 31 0;
v000001d3873edca0 .array "reg_file", 0 31, 31 0;
v000001d3873ede80_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
E_000001d38735d500 .event posedge, v000001d3873e9ec0_0;
S_000001d3873e1450 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d3873e12c0;
 .timescale 0 0;
v000001d3873ee240_0 .var/i "i", 31 0;
S_000001d3873e15e0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d3873fa430 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3873fa468 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d3873fa4a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3873fa4d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3873fa510 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3873fa548 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3873fa580 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3873fa5b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3873fa5f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3873fa628 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3873fa660 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3873fa698 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3873fa6d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3873fa708 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d3873fa740 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3873fa778 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3873fa7b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3873fa7e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3873fa820 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d3873fa858 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3873fa890 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3873fa8c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3873fa900 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3873fa938 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3873fa970 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d3873e6680_0 .var "ID_INST", 31 0;
v000001d3873e8160_0 .var "ID_PC", 31 0;
v000001d387400730_0 .var "ID_opcode", 11 0;
v000001d387401310_0 .var "ID_rd_ind", 4 0;
v000001d3874019f0_0 .var "ID_rs1_ind", 4 0;
v000001d3874000f0_0 .var "ID_rs2_ind", 4 0;
v000001d3874018b0_0 .net "IF_FLUSH", 0 0, v000001d3873ecb20_0;  alias, 1 drivers
v000001d387401bd0_0 .net "IF_INST", 31 0, L_000001d38741e1e0;  alias, 1 drivers
v000001d3873fff10_0 .net "IF_PC", 31 0, v000001d3874013b0_0;  alias, 1 drivers
v000001d387401590_0 .net "clk", 0 0, L_000001d38741d920;  1 drivers
v000001d387402030_0 .net "if_id_Write", 0 0, v000001d3873ec080_0;  alias, 1 drivers
v000001d387400370_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
E_000001d38735d580 .event posedge, v000001d3873d1c50_0, v000001d387401590_0;
S_000001d3873dfe70 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d3873fd0d0_0 .net "EX1_PFC", 31 0, L_000001d387418100;  alias, 1 drivers
v000001d3873fcbd0_0 .net "EX2_PFC", 31 0, v000001d3873e44b0_0;  alias, 1 drivers
v000001d3873fb2d0_0 .net "ID_PFC", 31 0, L_000001d387414140;  alias, 1 drivers
v000001d3873fc8b0_0 .net "PC_src", 2 0, L_000001d3874137e0;  alias, 1 drivers
v000001d3873fd170_0 .net "PC_write", 0 0, v000001d3873ec4e0_0;  alias, 1 drivers
L_000001d387430088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d3873fbc30_0 .net/2u *"_ivl_0", 31 0, L_000001d387430088;  1 drivers
v000001d3873fc270_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d3873fc130_0 .net "inst", 31 0, L_000001d38741e1e0;  alias, 1 drivers
v000001d3873fc950_0 .net "inst_mem_in", 31 0, v000001d3874013b0_0;  alias, 1 drivers
v000001d3873fae70_0 .net "pc_reg_in", 31 0, L_000001d38741d530;  1 drivers
v000001d3873fb9b0_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
L_000001d3874145a0 .arith/sum 32, v000001d3874013b0_0, L_000001d387430088;
S_000001d3873e0000 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d3873dfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d38741e1e0 .functor BUFZ 32, L_000001d387415900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d387401c70_0 .net "Data_Out", 31 0, L_000001d38741e1e0;  alias, 1 drivers
v000001d387400c30 .array "InstMem", 0 1023, 31 0;
v000001d387400e10_0 .net *"_ivl_0", 31 0, L_000001d387415900;  1 drivers
v000001d387400d70_0 .net *"_ivl_3", 9 0, L_000001d387415c20;  1 drivers
v000001d387400550_0 .net *"_ivl_4", 11 0, L_000001d387414960;  1 drivers
L_000001d3874301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d3873ffe70_0 .net *"_ivl_7", 1 0, L_000001d3874301a8;  1 drivers
v000001d387402170_0 .net "addr", 31 0, v000001d3874013b0_0;  alias, 1 drivers
v000001d387401d10_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d3873ffb50_0 .var/i "i", 31 0;
L_000001d387415900 .array/port v000001d387400c30, L_000001d387414960;
L_000001d387415c20 .part v000001d3874013b0_0, 0, 10;
L_000001d387414960 .concat [ 10 2 0 0], L_000001d387415c20, L_000001d3874301a8;
S_000001d3873df830 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d3873dfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d38735d900 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d387401450_0 .net "DataIn", 31 0, L_000001d38741d530;  alias, 1 drivers
v000001d3874013b0_0 .var "DataOut", 31 0;
v000001d387401770_0 .net "PC_Write", 0 0, v000001d3873ec4e0_0;  alias, 1 drivers
v000001d387401a90_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d387401db0_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
S_000001d3873e0320 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d3873dfe70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d38735e880 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d387352680 .functor NOT 1, L_000001d387414dc0, C4<0>, C4<0>, C4<0>;
L_000001d387352760 .functor NOT 1, L_000001d3874143c0, C4<0>, C4<0>, C4<0>;
L_000001d387352450 .functor AND 1, L_000001d387352680, L_000001d387352760, C4<1>, C4<1>;
L_000001d3873524c0 .functor NOT 1, L_000001d3874141e0, C4<0>, C4<0>, C4<0>;
L_000001d3872ee5a0 .functor AND 1, L_000001d387352450, L_000001d3873524c0, C4<1>, C4<1>;
L_000001d3872ef020 .functor AND 32, L_000001d387415540, L_000001d3874145a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d3872ee760 .functor NOT 1, L_000001d387415ae0, C4<0>, C4<0>, C4<0>;
L_000001d3872eeb50 .functor NOT 1, L_000001d387415f40, C4<0>, C4<0>, C4<0>;
L_000001d38741db50 .functor AND 1, L_000001d3872ee760, L_000001d3872eeb50, C4<1>, C4<1>;
L_000001d38741d4c0 .functor AND 1, L_000001d38741db50, L_000001d387413d80, C4<1>, C4<1>;
L_000001d38741e870 .functor AND 32, L_000001d387414d20, L_000001d387414140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d38741d450 .functor OR 32, L_000001d3872ef020, L_000001d38741e870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d38741e100 .functor NOT 1, L_000001d3874159a0, C4<0>, C4<0>, C4<0>;
L_000001d38741dd80 .functor AND 1, L_000001d38741e100, L_000001d387415680, C4<1>, C4<1>;
L_000001d38741e6b0 .functor NOT 1, L_000001d387415a40, C4<0>, C4<0>, C4<0>;
L_000001d38741e170 .functor AND 1, L_000001d38741dd80, L_000001d38741e6b0, C4<1>, C4<1>;
L_000001d38741e8e0 .functor AND 32, L_000001d387414500, v000001d3874013b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d38741eb10 .functor OR 32, L_000001d38741d450, L_000001d38741e8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d38741d370 .functor NOT 1, L_000001d387415040, C4<0>, C4<0>, C4<0>;
L_000001d38741e2c0 .functor AND 1, L_000001d38741d370, L_000001d387414b40, C4<1>, C4<1>;
L_000001d38741d1b0 .functor AND 1, L_000001d38741e2c0, L_000001d387415860, C4<1>, C4<1>;
L_000001d38741da00 .functor AND 32, L_000001d387415b80, L_000001d387418100, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d38741e090 .functor OR 32, L_000001d38741eb10, L_000001d38741da00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d38741ddf0 .functor NOT 1, L_000001d387414820, C4<0>, C4<0>, C4<0>;
L_000001d38741eaa0 .functor AND 1, L_000001d387415e00, L_000001d38741ddf0, C4<1>, C4<1>;
L_000001d38741da70 .functor NOT 1, L_000001d3874154a0, C4<0>, C4<0>, C4<0>;
L_000001d38741e330 .functor AND 1, L_000001d38741eaa0, L_000001d38741da70, C4<1>, C4<1>;
L_000001d38741e3a0 .functor AND 32, L_000001d387413ba0, v000001d3873e44b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d38741d530 .functor OR 32, L_000001d38741e090, L_000001d38741e3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3874007d0_0 .net *"_ivl_1", 0 0, L_000001d387414dc0;  1 drivers
v000001d387400eb0_0 .net *"_ivl_11", 0 0, L_000001d3874141e0;  1 drivers
v000001d387400190_0 .net *"_ivl_12", 0 0, L_000001d3873524c0;  1 drivers
v000001d387400230_0 .net *"_ivl_14", 0 0, L_000001d3872ee5a0;  1 drivers
v000001d387401e50_0 .net *"_ivl_16", 31 0, L_000001d387415540;  1 drivers
v000001d3874014f0_0 .net *"_ivl_18", 31 0, L_000001d3872ef020;  1 drivers
v000001d387400410_0 .net *"_ivl_2", 0 0, L_000001d387352680;  1 drivers
v000001d387400b90_0 .net *"_ivl_21", 0 0, L_000001d387415ae0;  1 drivers
v000001d387401b30_0 .net *"_ivl_22", 0 0, L_000001d3872ee760;  1 drivers
v000001d387400f50_0 .net *"_ivl_25", 0 0, L_000001d387415f40;  1 drivers
v000001d3874002d0_0 .net *"_ivl_26", 0 0, L_000001d3872eeb50;  1 drivers
v000001d387401ef0_0 .net *"_ivl_28", 0 0, L_000001d38741db50;  1 drivers
v000001d387401630_0 .net *"_ivl_31", 0 0, L_000001d387413d80;  1 drivers
v000001d3873fffb0_0 .net *"_ivl_32", 0 0, L_000001d38741d4c0;  1 drivers
v000001d387401810_0 .net *"_ivl_34", 31 0, L_000001d387414d20;  1 drivers
v000001d387400050_0 .net *"_ivl_36", 31 0, L_000001d38741e870;  1 drivers
v000001d387401f90_0 .net *"_ivl_38", 31 0, L_000001d38741d450;  1 drivers
v000001d3873ffa10_0 .net *"_ivl_41", 0 0, L_000001d3874159a0;  1 drivers
v000001d387400870_0 .net *"_ivl_42", 0 0, L_000001d38741e100;  1 drivers
v000001d387400af0_0 .net *"_ivl_45", 0 0, L_000001d387415680;  1 drivers
v000001d3874016d0_0 .net *"_ivl_46", 0 0, L_000001d38741dd80;  1 drivers
v000001d387400cd0_0 .net *"_ivl_49", 0 0, L_000001d387415a40;  1 drivers
v000001d3874020d0_0 .net *"_ivl_5", 0 0, L_000001d3874143c0;  1 drivers
v000001d387400ff0_0 .net *"_ivl_50", 0 0, L_000001d38741e6b0;  1 drivers
v000001d3874004b0_0 .net *"_ivl_52", 0 0, L_000001d38741e170;  1 drivers
v000001d3873ffc90_0 .net *"_ivl_54", 31 0, L_000001d387414500;  1 drivers
v000001d387400910_0 .net *"_ivl_56", 31 0, L_000001d38741e8e0;  1 drivers
v000001d3873ffab0_0 .net *"_ivl_58", 31 0, L_000001d38741eb10;  1 drivers
v000001d3873ffbf0_0 .net *"_ivl_6", 0 0, L_000001d387352760;  1 drivers
v000001d387401090_0 .net *"_ivl_61", 0 0, L_000001d387415040;  1 drivers
v000001d387401130_0 .net *"_ivl_62", 0 0, L_000001d38741d370;  1 drivers
v000001d3874011d0_0 .net *"_ivl_65", 0 0, L_000001d387414b40;  1 drivers
v000001d387401270_0 .net *"_ivl_66", 0 0, L_000001d38741e2c0;  1 drivers
v000001d387401950_0 .net *"_ivl_69", 0 0, L_000001d387415860;  1 drivers
v000001d3873ffd30_0 .net *"_ivl_70", 0 0, L_000001d38741d1b0;  1 drivers
v000001d3874005f0_0 .net *"_ivl_72", 31 0, L_000001d387415b80;  1 drivers
v000001d387400a50_0 .net *"_ivl_74", 31 0, L_000001d38741da00;  1 drivers
v000001d387400690_0 .net *"_ivl_76", 31 0, L_000001d38741e090;  1 drivers
v000001d3873ffdd0_0 .net *"_ivl_79", 0 0, L_000001d387415e00;  1 drivers
v000001d387402710_0 .net *"_ivl_8", 0 0, L_000001d387352450;  1 drivers
v000001d3874025d0_0 .net *"_ivl_81", 0 0, L_000001d387414820;  1 drivers
v000001d3874027b0_0 .net *"_ivl_82", 0 0, L_000001d38741ddf0;  1 drivers
v000001d387402530_0 .net *"_ivl_84", 0 0, L_000001d38741eaa0;  1 drivers
v000001d387402850_0 .net *"_ivl_87", 0 0, L_000001d3874154a0;  1 drivers
v000001d387402210_0 .net *"_ivl_88", 0 0, L_000001d38741da70;  1 drivers
v000001d387402670_0 .net *"_ivl_90", 0 0, L_000001d38741e330;  1 drivers
v000001d3874023f0_0 .net *"_ivl_92", 31 0, L_000001d387413ba0;  1 drivers
v000001d3874022b0_0 .net *"_ivl_94", 31 0, L_000001d38741e3a0;  1 drivers
v000001d387402490_0 .net "ina", 31 0, L_000001d3874145a0;  1 drivers
v000001d3874028f0_0 .net "inb", 31 0, L_000001d387414140;  alias, 1 drivers
v000001d387402350_0 .net "inc", 31 0, v000001d3874013b0_0;  alias, 1 drivers
v000001d3873fb230_0 .net "ind", 31 0, L_000001d387418100;  alias, 1 drivers
v000001d3873fcf90_0 .net "ine", 31 0, v000001d3873e44b0_0;  alias, 1 drivers
L_000001d3874300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3873fca90_0 .net "inf", 31 0, L_000001d3874300d0;  1 drivers
L_000001d387430118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3873fbff0_0 .net "ing", 31 0, L_000001d387430118;  1 drivers
L_000001d387430160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3873fabf0_0 .net "inh", 31 0, L_000001d387430160;  1 drivers
v000001d3873fc1d0_0 .net "out", 31 0, L_000001d38741d530;  alias, 1 drivers
v000001d3873fafb0_0 .net "sel", 2 0, L_000001d3874137e0;  alias, 1 drivers
L_000001d387414dc0 .part L_000001d3874137e0, 2, 1;
L_000001d3874143c0 .part L_000001d3874137e0, 1, 1;
L_000001d3874141e0 .part L_000001d3874137e0, 0, 1;
LS_000001d387415540_0_0 .concat [ 1 1 1 1], L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0;
LS_000001d387415540_0_4 .concat [ 1 1 1 1], L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0;
LS_000001d387415540_0_8 .concat [ 1 1 1 1], L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0;
LS_000001d387415540_0_12 .concat [ 1 1 1 1], L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0;
LS_000001d387415540_0_16 .concat [ 1 1 1 1], L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0;
LS_000001d387415540_0_20 .concat [ 1 1 1 1], L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0;
LS_000001d387415540_0_24 .concat [ 1 1 1 1], L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0;
LS_000001d387415540_0_28 .concat [ 1 1 1 1], L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0, L_000001d3872ee5a0;
LS_000001d387415540_1_0 .concat [ 4 4 4 4], LS_000001d387415540_0_0, LS_000001d387415540_0_4, LS_000001d387415540_0_8, LS_000001d387415540_0_12;
LS_000001d387415540_1_4 .concat [ 4 4 4 4], LS_000001d387415540_0_16, LS_000001d387415540_0_20, LS_000001d387415540_0_24, LS_000001d387415540_0_28;
L_000001d387415540 .concat [ 16 16 0 0], LS_000001d387415540_1_0, LS_000001d387415540_1_4;
L_000001d387415ae0 .part L_000001d3874137e0, 2, 1;
L_000001d387415f40 .part L_000001d3874137e0, 1, 1;
L_000001d387413d80 .part L_000001d3874137e0, 0, 1;
LS_000001d387414d20_0_0 .concat [ 1 1 1 1], L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0;
LS_000001d387414d20_0_4 .concat [ 1 1 1 1], L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0;
LS_000001d387414d20_0_8 .concat [ 1 1 1 1], L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0;
LS_000001d387414d20_0_12 .concat [ 1 1 1 1], L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0;
LS_000001d387414d20_0_16 .concat [ 1 1 1 1], L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0;
LS_000001d387414d20_0_20 .concat [ 1 1 1 1], L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0;
LS_000001d387414d20_0_24 .concat [ 1 1 1 1], L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0;
LS_000001d387414d20_0_28 .concat [ 1 1 1 1], L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0, L_000001d38741d4c0;
LS_000001d387414d20_1_0 .concat [ 4 4 4 4], LS_000001d387414d20_0_0, LS_000001d387414d20_0_4, LS_000001d387414d20_0_8, LS_000001d387414d20_0_12;
LS_000001d387414d20_1_4 .concat [ 4 4 4 4], LS_000001d387414d20_0_16, LS_000001d387414d20_0_20, LS_000001d387414d20_0_24, LS_000001d387414d20_0_28;
L_000001d387414d20 .concat [ 16 16 0 0], LS_000001d387414d20_1_0, LS_000001d387414d20_1_4;
L_000001d3874159a0 .part L_000001d3874137e0, 2, 1;
L_000001d387415680 .part L_000001d3874137e0, 1, 1;
L_000001d387415a40 .part L_000001d3874137e0, 0, 1;
LS_000001d387414500_0_0 .concat [ 1 1 1 1], L_000001d38741e170, L_000001d38741e170, L_000001d38741e170, L_000001d38741e170;
LS_000001d387414500_0_4 .concat [ 1 1 1 1], L_000001d38741e170, L_000001d38741e170, L_000001d38741e170, L_000001d38741e170;
LS_000001d387414500_0_8 .concat [ 1 1 1 1], L_000001d38741e170, L_000001d38741e170, L_000001d38741e170, L_000001d38741e170;
LS_000001d387414500_0_12 .concat [ 1 1 1 1], L_000001d38741e170, L_000001d38741e170, L_000001d38741e170, L_000001d38741e170;
LS_000001d387414500_0_16 .concat [ 1 1 1 1], L_000001d38741e170, L_000001d38741e170, L_000001d38741e170, L_000001d38741e170;
LS_000001d387414500_0_20 .concat [ 1 1 1 1], L_000001d38741e170, L_000001d38741e170, L_000001d38741e170, L_000001d38741e170;
LS_000001d387414500_0_24 .concat [ 1 1 1 1], L_000001d38741e170, L_000001d38741e170, L_000001d38741e170, L_000001d38741e170;
LS_000001d387414500_0_28 .concat [ 1 1 1 1], L_000001d38741e170, L_000001d38741e170, L_000001d38741e170, L_000001d38741e170;
LS_000001d387414500_1_0 .concat [ 4 4 4 4], LS_000001d387414500_0_0, LS_000001d387414500_0_4, LS_000001d387414500_0_8, LS_000001d387414500_0_12;
LS_000001d387414500_1_4 .concat [ 4 4 4 4], LS_000001d387414500_0_16, LS_000001d387414500_0_20, LS_000001d387414500_0_24, LS_000001d387414500_0_28;
L_000001d387414500 .concat [ 16 16 0 0], LS_000001d387414500_1_0, LS_000001d387414500_1_4;
L_000001d387415040 .part L_000001d3874137e0, 2, 1;
L_000001d387414b40 .part L_000001d3874137e0, 1, 1;
L_000001d387415860 .part L_000001d3874137e0, 0, 1;
LS_000001d387415b80_0_0 .concat [ 1 1 1 1], L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0;
LS_000001d387415b80_0_4 .concat [ 1 1 1 1], L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0;
LS_000001d387415b80_0_8 .concat [ 1 1 1 1], L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0;
LS_000001d387415b80_0_12 .concat [ 1 1 1 1], L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0;
LS_000001d387415b80_0_16 .concat [ 1 1 1 1], L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0;
LS_000001d387415b80_0_20 .concat [ 1 1 1 1], L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0;
LS_000001d387415b80_0_24 .concat [ 1 1 1 1], L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0;
LS_000001d387415b80_0_28 .concat [ 1 1 1 1], L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0, L_000001d38741d1b0;
LS_000001d387415b80_1_0 .concat [ 4 4 4 4], LS_000001d387415b80_0_0, LS_000001d387415b80_0_4, LS_000001d387415b80_0_8, LS_000001d387415b80_0_12;
LS_000001d387415b80_1_4 .concat [ 4 4 4 4], LS_000001d387415b80_0_16, LS_000001d387415b80_0_20, LS_000001d387415b80_0_24, LS_000001d387415b80_0_28;
L_000001d387415b80 .concat [ 16 16 0 0], LS_000001d387415b80_1_0, LS_000001d387415b80_1_4;
L_000001d387415e00 .part L_000001d3874137e0, 2, 1;
L_000001d387414820 .part L_000001d3874137e0, 1, 1;
L_000001d3874154a0 .part L_000001d3874137e0, 0, 1;
LS_000001d387413ba0_0_0 .concat [ 1 1 1 1], L_000001d38741e330, L_000001d38741e330, L_000001d38741e330, L_000001d38741e330;
LS_000001d387413ba0_0_4 .concat [ 1 1 1 1], L_000001d38741e330, L_000001d38741e330, L_000001d38741e330, L_000001d38741e330;
LS_000001d387413ba0_0_8 .concat [ 1 1 1 1], L_000001d38741e330, L_000001d38741e330, L_000001d38741e330, L_000001d38741e330;
LS_000001d387413ba0_0_12 .concat [ 1 1 1 1], L_000001d38741e330, L_000001d38741e330, L_000001d38741e330, L_000001d38741e330;
LS_000001d387413ba0_0_16 .concat [ 1 1 1 1], L_000001d38741e330, L_000001d38741e330, L_000001d38741e330, L_000001d38741e330;
LS_000001d387413ba0_0_20 .concat [ 1 1 1 1], L_000001d38741e330, L_000001d38741e330, L_000001d38741e330, L_000001d38741e330;
LS_000001d387413ba0_0_24 .concat [ 1 1 1 1], L_000001d38741e330, L_000001d38741e330, L_000001d38741e330, L_000001d38741e330;
LS_000001d387413ba0_0_28 .concat [ 1 1 1 1], L_000001d38741e330, L_000001d38741e330, L_000001d38741e330, L_000001d38741e330;
LS_000001d387413ba0_1_0 .concat [ 4 4 4 4], LS_000001d387413ba0_0_0, LS_000001d387413ba0_0_4, LS_000001d387413ba0_0_8, LS_000001d387413ba0_0_12;
LS_000001d387413ba0_1_4 .concat [ 4 4 4 4], LS_000001d387413ba0_0_16, LS_000001d387413ba0_0_20, LS_000001d387413ba0_0_24, LS_000001d387413ba0_0_28;
L_000001d387413ba0 .concat [ 16 16 0 0], LS_000001d387413ba0_1_0, LS_000001d387413ba0_1_4;
S_000001d3873e0190 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d3873fb050_0 .net "Write_Data", 31 0, v000001d3873d2ab0_0;  alias, 1 drivers
v000001d3873fb0f0_0 .net "addr", 31 0, v000001d3873d2bf0_0;  alias, 1 drivers
v000001d3873fb190_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d3873fab50_0 .net "mem_out", 31 0, v000001d3873fc590_0;  alias, 1 drivers
v000001d3873fc090_0 .net "mem_read", 0 0, v000001d3873d1a70_0;  alias, 1 drivers
v000001d3873fb870_0 .net "mem_write", 0 0, v000001d3873d23d0_0;  alias, 1 drivers
S_000001d3873e04b0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d3873e0190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d3873fcc70 .array "DataMem", 1023 0, 31 0;
v000001d3873faf10_0 .net "Data_In", 31 0, v000001d3873d2ab0_0;  alias, 1 drivers
v000001d3873fc590_0 .var "Data_Out", 31 0;
v000001d3873fb370_0 .net "Write_en", 0 0, v000001d3873d23d0_0;  alias, 1 drivers
v000001d3873fadd0_0 .net "addr", 31 0, v000001d3873d2bf0_0;  alias, 1 drivers
v000001d3873fc450_0 .net "clk", 0 0, L_000001d387350fc0;  alias, 1 drivers
v000001d3873fb910_0 .var/i "i", 31 0;
S_000001d38740f080 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d387410a00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d387410a38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d387410a70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d387410aa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d387410ae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d387410b18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d387410b50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d387410b88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d387410bc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d387410bf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d387410c30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d387410c68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d387410ca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d387410cd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d387410d10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d387410d48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d387410d80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d387410db8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d387410df0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d387410e28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d387410e60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d387410e98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d387410ed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d387410f08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d387410f40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d3873fac90_0 .net "MEM_ALU_OUT", 31 0, v000001d3873d2bf0_0;  alias, 1 drivers
v000001d3873fc310_0 .net "MEM_Data_mem_out", 31 0, v000001d3873fc590_0;  alias, 1 drivers
v000001d3873fba50_0 .net "MEM_memread", 0 0, v000001d3873d1a70_0;  alias, 1 drivers
v000001d3873fb410_0 .net "MEM_opcode", 11 0, v000001d3873d3a50_0;  alias, 1 drivers
v000001d3873fc3b0_0 .net "MEM_rd_ind", 4 0, v000001d3873d2290_0;  alias, 1 drivers
v000001d3873fcdb0_0 .net "MEM_rd_indzero", 0 0, v000001d3873d2650_0;  alias, 1 drivers
v000001d3873fcef0_0 .net "MEM_regwrite", 0 0, v000001d3873d3d70_0;  alias, 1 drivers
v000001d3873fb4b0_0 .var "WB_ALU_OUT", 31 0;
v000001d3873fbaf0_0 .var "WB_Data_mem_out", 31 0;
v000001d3873fbb90_0 .var "WB_memread", 0 0;
v000001d3873fb550_0 .var "WB_rd_ind", 4 0;
v000001d3873fc6d0_0 .var "WB_rd_indzero", 0 0;
v000001d3873fbeb0_0 .var "WB_regwrite", 0 0;
v000001d3873fc9f0_0 .net "clk", 0 0, L_000001d387426b30;  1 drivers
v000001d3873fc770_0 .var "hlt", 0 0;
v000001d3873fcd10_0 .net "rst", 0 0, v000001d387411080_0;  alias, 1 drivers
E_000001d38735e8c0 .event posedge, v000001d3873d1c50_0, v000001d3873fc9f0_0;
S_000001d38740ebd0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001d3871a9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d387426970 .functor AND 32, v000001d3873fbaf0_0, L_000001d38748eaa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d387426ba0 .functor NOT 1, v000001d3873fbb90_0, C4<0>, C4<0>, C4<0>;
L_000001d3874269e0 .functor AND 32, v000001d3873fb4b0_0, L_000001d38748cca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d387426a50 .functor OR 32, L_000001d387426970, L_000001d3874269e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3873fb5f0_0 .net "Write_Data_RegFile", 31 0, L_000001d387426a50;  alias, 1 drivers
v000001d3873fbcd0_0 .net *"_ivl_0", 31 0, L_000001d38748eaa0;  1 drivers
v000001d3873fb690_0 .net *"_ivl_2", 31 0, L_000001d387426970;  1 drivers
v000001d3873fc4f0_0 .net *"_ivl_4", 0 0, L_000001d387426ba0;  1 drivers
v000001d3873fb730_0 .net *"_ivl_6", 31 0, L_000001d38748cca0;  1 drivers
v000001d3873fad30_0 .net *"_ivl_8", 31 0, L_000001d3874269e0;  1 drivers
v000001d3873fc630_0 .net "alu_out", 31 0, v000001d3873fb4b0_0;  alias, 1 drivers
v000001d3873fb7d0_0 .net "mem_out", 31 0, v000001d3873fbaf0_0;  alias, 1 drivers
v000001d3873fc810_0 .net "mem_read", 0 0, v000001d3873fbb90_0;  alias, 1 drivers
LS_000001d38748eaa0_0_0 .concat [ 1 1 1 1], v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0;
LS_000001d38748eaa0_0_4 .concat [ 1 1 1 1], v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0;
LS_000001d38748eaa0_0_8 .concat [ 1 1 1 1], v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0;
LS_000001d38748eaa0_0_12 .concat [ 1 1 1 1], v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0;
LS_000001d38748eaa0_0_16 .concat [ 1 1 1 1], v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0;
LS_000001d38748eaa0_0_20 .concat [ 1 1 1 1], v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0;
LS_000001d38748eaa0_0_24 .concat [ 1 1 1 1], v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0;
LS_000001d38748eaa0_0_28 .concat [ 1 1 1 1], v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0, v000001d3873fbb90_0;
LS_000001d38748eaa0_1_0 .concat [ 4 4 4 4], LS_000001d38748eaa0_0_0, LS_000001d38748eaa0_0_4, LS_000001d38748eaa0_0_8, LS_000001d38748eaa0_0_12;
LS_000001d38748eaa0_1_4 .concat [ 4 4 4 4], LS_000001d38748eaa0_0_16, LS_000001d38748eaa0_0_20, LS_000001d38748eaa0_0_24, LS_000001d38748eaa0_0_28;
L_000001d38748eaa0 .concat [ 16 16 0 0], LS_000001d38748eaa0_1_0, LS_000001d38748eaa0_1_4;
LS_000001d38748cca0_0_0 .concat [ 1 1 1 1], L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0;
LS_000001d38748cca0_0_4 .concat [ 1 1 1 1], L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0;
LS_000001d38748cca0_0_8 .concat [ 1 1 1 1], L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0;
LS_000001d38748cca0_0_12 .concat [ 1 1 1 1], L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0;
LS_000001d38748cca0_0_16 .concat [ 1 1 1 1], L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0;
LS_000001d38748cca0_0_20 .concat [ 1 1 1 1], L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0;
LS_000001d38748cca0_0_24 .concat [ 1 1 1 1], L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0;
LS_000001d38748cca0_0_28 .concat [ 1 1 1 1], L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0, L_000001d387426ba0;
LS_000001d38748cca0_1_0 .concat [ 4 4 4 4], LS_000001d38748cca0_0_0, LS_000001d38748cca0_0_4, LS_000001d38748cca0_0_8, LS_000001d38748cca0_0_12;
LS_000001d38748cca0_1_4 .concat [ 4 4 4 4], LS_000001d38748cca0_0_16, LS_000001d38748cca0_0_20, LS_000001d38748cca0_0_24, LS_000001d38748cca0_0_28;
L_000001d38748cca0 .concat [ 16 16 0 0], LS_000001d38748cca0_1_0, LS_000001d38748cca0_1_4;
    .scope S_000001d3873df830;
T_0 ;
    %wait E_000001d38735cec0;
    %load/vec4 v000001d387401db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d3874013b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d387401770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d387401450_0;
    %assign/vec4 v000001d3874013b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d3873e0000;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3873ffb50_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d3873ffb50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d3873ffb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %load/vec4 v000001d3873ffb50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3873ffb50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d387400c30, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d3873e15e0;
T_2 ;
    %wait E_000001d38735d580;
    %load/vec4 v000001d387400370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d3873e8160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e6680_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d387401310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3874000f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3874019f0_0, 0;
    %assign/vec4 v000001d387400730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d387402030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d3874018b0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d3873e8160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e6680_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d387401310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3874000f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3874019f0_0, 0;
    %assign/vec4 v000001d387400730_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d387402030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d387401bd0_0;
    %assign/vec4 v000001d3873e6680_0, 0;
    %load/vec4 v000001d3873fff10_0;
    %assign/vec4 v000001d3873e8160_0, 0;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d3874000f0_0, 0;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d387400730_0, 4, 5;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d387400730_0, 4, 5;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d387401bd0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d3874019f0_0, 0;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d387401310_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d387401310_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d387401bd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d387401310_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d3873e12c0;
T_3 ;
    %wait E_000001d38735cec0;
    %load/vec4 v000001d3873ede80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3873edc00_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d3873edc00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d3873edc00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873edca0, 0, 4;
    %load/vec4 v000001d3873edc00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3873edc00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d3873edde0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d3873edb60_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d3873edfc0_0;
    %load/vec4 v000001d3873edde0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873edca0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873edca0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d3873e12c0;
T_4 ;
    %wait E_000001d38735d500;
    %load/vec4 v000001d3873edde0_0;
    %load/vec4 v000001d3873ee1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d3873edde0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d3873edb60_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d3873edfc0_0;
    %assign/vec4 v000001d3873ee100_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d3873ee1a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d3873edca0, 4;
    %assign/vec4 v000001d3873ee100_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d3873e12c0;
T_5 ;
    %wait E_000001d38735d500;
    %load/vec4 v000001d3873edde0_0;
    %load/vec4 v000001d3873edd40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d3873edde0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d3873edb60_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d3873edfc0_0;
    %assign/vec4 v000001d3873ee060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d3873edd40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d3873edca0, 4;
    %assign/vec4 v000001d3873ee060_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d3873e12c0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d3873e1450;
    %jmp t_0;
    .scope S_000001d3873e1450;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3873ee240_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d3873ee240_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d3873ee240_0;
    %ix/getv/s 4, v000001d3873ee240_0;
    %load/vec4a v000001d3873edca0, 4;
    %ix/getv/s 4, v000001d3873ee240_0;
    %load/vec4a v000001d3873edca0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d3873ee240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3873ee240_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d3873e12c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d3873e1130;
T_7 ;
    %wait E_000001d38735d080;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3873eca80_0, 0, 32;
    %load/vec4 v000001d3873ed020_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d3873ed020_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d3873ecf80_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d3873eca80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d3873ed020_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d3873ed020_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d3873ed020_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d3873ecf80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d3873eca80_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d3873ecf80_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d3873ecf80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d3873eca80_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d3873dfce0;
T_8 ;
    %wait E_000001d38735cec0;
    %load/vec4 v000001d3873e8ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d3873e99c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d3873eb040_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d3873eb040_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d3873e99c0_0;
    %load/vec4 v000001d3873ea3c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d3873e99c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d3873e99c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d3873e99c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d3873e99c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d3873e99c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d3873e99c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d3873dfce0;
T_9 ;
    %wait E_000001d38735cec0;
    %load/vec4 v000001d3873e8ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873e9100_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d3873eae60_0;
    %assign/vec4 v000001d3873e9100_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d3873e0e10;
T_10 ;
    %wait E_000001d38735cc80;
    %load/vec4 v000001d3873ed200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873ec4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873ec080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873ecb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873e9ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873eac80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d3873e9380_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d3873ea780_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d3873e9d80_0;
    %load/vec4 v000001d3873e8c00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d3873ea8c0_0;
    %load/vec4 v000001d3873e8c00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d3873e8fc0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d3873e9420_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d3873e9d80_0;
    %load/vec4 v000001d3873eab40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d3873ea8c0_0;
    %load/vec4 v000001d3873eab40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873ec4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873ec080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873ecb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873e9ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873eac80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d3873e9c40_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873ec4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873ec080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873ecb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873e9ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873eac80_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873ec4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3873ec080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873ecb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873e9ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873eac80_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d3873e0fa0;
T_11 ;
    %wait E_000001d38735c980;
    %load/vec4 v000001d3873e3fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d3873e3970_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e1850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e3d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e3290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2570_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2390_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e3bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2610_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e3150_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e3dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e1b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e30b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e2750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e26b0_0, 0;
    %assign/vec4 v000001d3873e1e90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d3873e1fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d3873e3470_0;
    %assign/vec4 v000001d3873e1e90_0, 0;
    %load/vec4 v000001d3873e38d0_0;
    %assign/vec4 v000001d3873e26b0_0, 0;
    %load/vec4 v000001d3873e3b50_0;
    %assign/vec4 v000001d3873e2750_0, 0;
    %load/vec4 v000001d3873e3a10_0;
    %assign/vec4 v000001d3873e30b0_0, 0;
    %load/vec4 v000001d3873e3e70_0;
    %assign/vec4 v000001d3873e1b70_0, 0;
    %load/vec4 v000001d3873e18f0_0;
    %assign/vec4 v000001d3873e3dd0_0, 0;
    %load/vec4 v000001d3873e3ab0_0;
    %assign/vec4 v000001d3873e3150_0, 0;
    %load/vec4 v000001d3873e3650_0;
    %assign/vec4 v000001d3873e2610_0, 0;
    %load/vec4 v000001d3873e2930_0;
    %assign/vec4 v000001d3873e2f70_0, 0;
    %load/vec4 v000001d3873e33d0_0;
    %assign/vec4 v000001d3873e3bf0_0, 0;
    %load/vec4 v000001d3873e27f0_0;
    %assign/vec4 v000001d3873e3830_0, 0;
    %load/vec4 v000001d3873e35b0_0;
    %assign/vec4 v000001d3873e2390_0, 0;
    %load/vec4 v000001d3873e1f30_0;
    %assign/vec4 v000001d3873e2a70_0, 0;
    %load/vec4 v000001d3873e3330_0;
    %assign/vec4 v000001d3873e2570_0, 0;
    %load/vec4 v000001d3873e2890_0;
    %assign/vec4 v000001d3873e3290_0, 0;
    %load/vec4 v000001d3873e2cf0_0;
    %assign/vec4 v000001d3873e3d30_0, 0;
    %load/vec4 v000001d3873e3c90_0;
    %assign/vec4 v000001d3873e2bb0_0, 0;
    %load/vec4 v000001d3873e31f0_0;
    %assign/vec4 v000001d3873e1850_0, 0;
    %load/vec4 v000001d3873e3510_0;
    %assign/vec4 v000001d3873e3970_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d3873e3970_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e1850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e3d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e3290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2570_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2390_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e3830_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e3bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e2610_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e3150_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e3dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e1b70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e30b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e2750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e26b0_0, 0;
    %assign/vec4 v000001d3873e1e90_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d3873e0640;
T_12 ;
    %wait E_000001d38735cbc0;
    %load/vec4 v000001d3873eabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d3873e49b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e44b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e4410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e47d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e45f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e5590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e4230_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e5090_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e54f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e4910_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e5310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e51d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d3873e4050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e4cd0_0, 0;
    %assign/vec4 v000001d3873e4550_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d3873ea280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d3873e1c10_0;
    %assign/vec4 v000001d3873e4550_0, 0;
    %load/vec4 v000001d3873e2070_0;
    %assign/vec4 v000001d3873e4cd0_0, 0;
    %load/vec4 v000001d3873e4eb0_0;
    %assign/vec4 v000001d3873e4050_0, 0;
    %load/vec4 v000001d3873e5630_0;
    %assign/vec4 v000001d3873e51d0_0, 0;
    %load/vec4 v000001d3873e56d0_0;
    %assign/vec4 v000001d3873e5310_0, 0;
    %load/vec4 v000001d3873e40f0_0;
    %assign/vec4 v000001d3873e4910_0, 0;
    %load/vec4 v000001d3873e1d50_0;
    %assign/vec4 v000001d3873e54f0_0, 0;
    %load/vec4 v000001d3873e5450_0;
    %assign/vec4 v000001d3873e5090_0, 0;
    %load/vec4 v000001d3873e4c30_0;
    %assign/vec4 v000001d3873e4230_0, 0;
    %load/vec4 v000001d3873e42d0_0;
    %assign/vec4 v000001d3873e4ff0_0, 0;
    %load/vec4 v000001d3873e5130_0;
    %assign/vec4 v000001d3873e5590_0, 0;
    %load/vec4 v000001d3873e53b0_0;
    %assign/vec4 v000001d3873e4d70_0, 0;
    %load/vec4 v000001d3873e4b90_0;
    %assign/vec4 v000001d3873e4690_0, 0;
    %load/vec4 v000001d3873e5270_0;
    %assign/vec4 v000001d3873e4f50_0, 0;
    %load/vec4 v000001d3873e4a50_0;
    %assign/vec4 v000001d3873e45f0_0, 0;
    %load/vec4 v000001d3873e4370_0;
    %assign/vec4 v000001d3873e4e10_0, 0;
    %load/vec4 v000001d3873e4af0_0;
    %assign/vec4 v000001d3873e4190_0, 0;
    %load/vec4 v000001d3873e4730_0;
    %assign/vec4 v000001d3873e47d0_0, 0;
    %load/vec4 v000001d3873e2110_0;
    %assign/vec4 v000001d3873e4410_0, 0;
    %load/vec4 v000001d3873e1df0_0;
    %assign/vec4 v000001d3873e44b0_0, 0;
    %load/vec4 v000001d3873e4870_0;
    %assign/vec4 v000001d3873e49b0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d3873e49b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e44b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e4410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e47d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e45f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e5590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873e4ff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e4230_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e5090_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e54f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e4910_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e5310_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873e51d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d3873e4050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873e4cd0_0, 0;
    %assign/vec4 v000001d3873e4550_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d3871dd8a0;
T_13 ;
    %wait E_000001d38735ca40;
    %load/vec4 v000001d3873d6160_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d3873d7a60_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d3871e02d0;
T_14 ;
    %wait E_000001d38735cb40;
    %load/vec4 v000001d3873d7420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d3873d7380_0;
    %pad/u 33;
    %load/vec4 v000001d3873d60c0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d3873d6020_0, 0;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d3873d7380_0;
    %pad/u 33;
    %load/vec4 v000001d3873d60c0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d3873d6020_0, 0;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d3873d7380_0;
    %pad/u 33;
    %load/vec4 v000001d3873d60c0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d3873d6020_0, 0;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d3873d7380_0;
    %pad/u 33;
    %load/vec4 v000001d3873d60c0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d3873d6020_0, 0;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d3873d7380_0;
    %pad/u 33;
    %load/vec4 v000001d3873d60c0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d3873d6020_0, 0;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d3873d7380_0;
    %pad/u 33;
    %load/vec4 v000001d3873d60c0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d3873d6020_0, 0;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d3873d60c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d3873d5ee0_0;
    %load/vec4 v000001d3873d60c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d3873d7380_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d3873d60c0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d3873d60c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %load/vec4 v000001d3873d7380_0;
    %ix/getv 4, v000001d3873d60c0_0;
    %shiftl 4;
    %assign/vec4 v000001d3873d6020_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d3873d60c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d3873d5ee0_0;
    %load/vec4 v000001d3873d60c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d3873d7380_0;
    %load/vec4 v000001d3873d60c0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d3873d60c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %load/vec4 v000001d3873d7380_0;
    %ix/getv 4, v000001d3873d60c0_0;
    %shiftr 4;
    %assign/vec4 v000001d3873d6020_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %load/vec4 v000001d3873d7380_0;
    %load/vec4 v000001d3873d60c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d3873d6020_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3873d5ee0_0, 0;
    %load/vec4 v000001d3873d60c0_0;
    %load/vec4 v000001d3873d7380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d3873d6020_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d387126b50;
T_15 ;
    %wait E_000001d38735d4c0;
    %load/vec4 v000001d3873d1c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d3873d2650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873d3d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873d23d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873d1a70_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d3873d3a50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873d2290_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873d2ab0_0, 0;
    %assign/vec4 v000001d3873d2bf0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d3872f4780_0;
    %assign/vec4 v000001d3873d2bf0_0, 0;
    %load/vec4 v000001d3873d2510_0;
    %assign/vec4 v000001d3873d2ab0_0, 0;
    %load/vec4 v000001d3873d2470_0;
    %assign/vec4 v000001d3873d2290_0, 0;
    %load/vec4 v000001d3872e1220_0;
    %assign/vec4 v000001d3873d3a50_0, 0;
    %load/vec4 v000001d3872f4d20_0;
    %assign/vec4 v000001d3873d1a70_0, 0;
    %load/vec4 v000001d3872e1040_0;
    %assign/vec4 v000001d3873d23d0_0, 0;
    %load/vec4 v000001d3873d2010_0;
    %assign/vec4 v000001d3873d3d70_0, 0;
    %load/vec4 v000001d3873d41d0_0;
    %assign/vec4 v000001d3873d2650_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d3873e04b0;
T_16 ;
    %wait E_000001d38735d500;
    %load/vec4 v000001d3873fb370_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d3873faf10_0;
    %load/vec4 v000001d3873fadd0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d3873e04b0;
T_17 ;
    %wait E_000001d38735d500;
    %load/vec4 v000001d3873fadd0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d3873fcc70, 4;
    %assign/vec4 v000001d3873fc590_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d3873e04b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3873fb910_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d3873fb910_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d3873fb910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %load/vec4 v000001d3873fb910_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3873fb910_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d3873fcc70, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001d3873e04b0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d3873fb910_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d3873fb910_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d3873fb910_0;
    %load/vec4a v000001d3873fcc70, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d3873fb910_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d3873fb910_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d3873fb910_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d38740f080;
T_20 ;
    %wait E_000001d38735e8c0;
    %load/vec4 v000001d3873fcd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d3873fc6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873fc770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873fbeb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3873fbb90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3873fb550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3873fbaf0_0, 0;
    %assign/vec4 v000001d3873fb4b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d3873fac90_0;
    %assign/vec4 v000001d3873fb4b0_0, 0;
    %load/vec4 v000001d3873fc310_0;
    %assign/vec4 v000001d3873fbaf0_0, 0;
    %load/vec4 v000001d3873fba50_0;
    %assign/vec4 v000001d3873fbb90_0, 0;
    %load/vec4 v000001d3873fc3b0_0;
    %assign/vec4 v000001d3873fb550_0, 0;
    %load/vec4 v000001d3873fcef0_0;
    %assign/vec4 v000001d3873fbeb0_0, 0;
    %load/vec4 v000001d3873fcdb0_0;
    %assign/vec4 v000001d3873fc6d0_0, 0;
    %load/vec4 v000001d3873fb410_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d3873fc770_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d3871a9f50;
T_21 ;
    %wait E_000001d38735d380;
    %load/vec4 v000001d387413380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d387411580_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d387411580_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d387411580_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d3872faeb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d387412d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d387411080_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d3872faeb0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d387412d40_0;
    %inv;
    %assign/vec4 v000001d387412d40_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d3872faeb0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SelectionSort/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d387411080_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d387411080_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d387412ca0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
