
* online learning/simulation resources
  * https://hdlbits.01xz.net/
  * https://edaplayground.com

* https://personal.utdallas.edu/~jxw143630/index_files/Page5212.htm
* good tutorial - https://verilogguide.readthedocs.io/en/latest/index.html

* clocking block
  * https://www.doulos.com/knowhow/sysverilog/tutorial/clocking/
  * https://verificationguide.com/systemverilog/systemverilog-clocking-block/
  * http://www.asic-world.com/systemverilog/clocking1.html
* binding - http://www.asic-world.com/systemverilog/assertions22.html

* an FPGA I got recommended: https://www.terasic.com.tw/cgi-bin/page/archive.pl?No=593