---
outline: 2
---

# Program Counter <Badge type="info" text="MODULE_PC.vhd"/>

![Program Counter Module Logic Gate Diagram](../../public/images/referencia/componentes/module_pc.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_PROGRAM_COUNTER.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![Program Counter Module RTL Diagram](../../public/images/referencia/componentes/module_pc_netlist.svg)

## Test Cases

`test_MODULE_PROGRAM_COUNTER.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_PROGRAM_COUNTER.py).

::: danger TO DO

Work in progress.

:::
