

================================================================
== Vitis HLS Report for 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12'
================================================================
* Date:           Mon Oct 28 10:46:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxPool_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    430|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     224|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     224|    558|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U44  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0|  65|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln185_1_fu_557_p2      |         +|   0|  0|  38|          31|           1|
    |add_ln185_fu_536_p2        |         +|   0|  0|  70|          63|           1|
    |add_ln186_fu_632_p2        |         +|   0|  0|  14|           6|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |valOut_last_fu_626_p2      |       and|   0|  0|   2|           1|           1|
    |cmp160_not_fu_579_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln185_fu_531_p2       |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln186_fu_526_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln188_fu_728_p2       |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln190_fu_621_p2       |      icmp|   0|  0|  39|          32|          32|
    |brmerge160_fu_589_p2       |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_584_p2             |        or|   0|  0|   2|           1|           1|
    |select_ln185_1_fu_563_p3   |    select|   0|  0|  31|           1|          31|
    |select_ln185_fu_545_p3     |    select|   0|  0|   6|           1|           1|
    |valOut_data_fu_734_p3      |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |brmerge160_not_fu_594_p2   |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 430|         301|         235|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten13_fu_148  |   9|          2|   63|        126|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |outch_fu_140             |   9|          2|    6|         12|
    |outpix_fu_144            |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  104|        208|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |buf_10_addr_reg_876                |   5|   0|    5|          0|
    |buf_11_addr_reg_882                |   5|   0|    5|          0|
    |buf_12_addr_reg_888                |   5|   0|    5|          0|
    |buf_13_addr_reg_894                |   5|   0|    5|          0|
    |buf_14_addr_reg_900                |   5|   0|    5|          0|
    |buf_15_addr_reg_906                |   5|   0|    5|          0|
    |buf_1_addr_reg_822                 |   5|   0|    5|          0|
    |buf_2_addr_reg_828                 |   5|   0|    5|          0|
    |buf_3_addr_reg_834                 |   5|   0|    5|          0|
    |buf_4_addr_reg_840                 |   5|   0|    5|          0|
    |buf_5_addr_reg_846                 |   5|   0|    5|          0|
    |buf_6_addr_reg_852                 |   5|   0|    5|          0|
    |buf_7_addr_reg_858                 |   5|   0|    5|          0|
    |buf_8_addr_reg_864                 |   5|   0|    5|          0|
    |buf_9_addr_reg_870                 |   5|   0|    5|          0|
    |buf_addr_reg_816                   |   5|   0|    5|          0|
    |icmp_ln188_reg_922                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_148            |  63|   0|   63|          0|
    |outch_fu_140                       |   6|   0|    6|          0|
    |outpix_fu_144                      |  31|   0|   31|          0|
    |trunc_ln185_reg_811                |   4|   0|    4|          0|
    |trunc_ln188_reg_917                |  31|   0|   31|          0|
    |valOut_last_reg_912                |   1|   0|    1|          0|
    |valOut_last_reg_912_pp0_iter2_reg  |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 224|   0|  224|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|out_r_TREADY     |   in|    1|        axis|                                                         out_r|       pointer|
|out_r_TDATA      |  out|   64|        axis|                                                         out_r|       pointer|
|out_r_TVALID     |  out|    1|        axis|                                                         out_r|       pointer|
|IFMCH_curr_load  |   in|   32|     ap_none|                                               IFMCH_curr_load|        scalar|
|mul_ln154        |   in|   63|     ap_none|                                                     mul_ln154|        scalar|
|acc_address1     |  out|    5|   ap_memory|                                                           acc|         array|
|acc_ce1          |  out|    1|   ap_memory|                                                           acc|         array|
|acc_we1          |  out|    1|   ap_memory|                                                           acc|         array|
|acc_d1           |  out|   32|   ap_memory|                                                           acc|         array|
|sub156           |   in|   32|     ap_none|                                                        sub156|        scalar|
|cmp157_not       |   in|    1|     ap_none|                                                    cmp157_not|        scalar|
|select_ln155_1   |   in|    1|     ap_none|                                                select_ln155_1|        scalar|
|buf_15_address0  |  out|    5|   ap_memory|                                                        buf_15|         array|
|buf_15_ce0       |  out|    1|   ap_memory|                                                        buf_15|         array|
|buf_15_q0        |   in|   32|   ap_memory|                                                        buf_15|         array|
|buf_15_address1  |  out|    5|   ap_memory|                                                        buf_15|         array|
|buf_15_ce1       |  out|    1|   ap_memory|                                                        buf_15|         array|
|buf_15_we1       |  out|    1|   ap_memory|                                                        buf_15|         array|
|buf_15_d1        |  out|   32|   ap_memory|                                                        buf_15|         array|
|buf_14_address0  |  out|    5|   ap_memory|                                                        buf_14|         array|
|buf_14_ce0       |  out|    1|   ap_memory|                                                        buf_14|         array|
|buf_14_q0        |   in|   32|   ap_memory|                                                        buf_14|         array|
|buf_14_address1  |  out|    5|   ap_memory|                                                        buf_14|         array|
|buf_14_ce1       |  out|    1|   ap_memory|                                                        buf_14|         array|
|buf_14_we1       |  out|    1|   ap_memory|                                                        buf_14|         array|
|buf_14_d1        |  out|   32|   ap_memory|                                                        buf_14|         array|
|buf_13_address0  |  out|    5|   ap_memory|                                                        buf_13|         array|
|buf_13_ce0       |  out|    1|   ap_memory|                                                        buf_13|         array|
|buf_13_q0        |   in|   32|   ap_memory|                                                        buf_13|         array|
|buf_13_address1  |  out|    5|   ap_memory|                                                        buf_13|         array|
|buf_13_ce1       |  out|    1|   ap_memory|                                                        buf_13|         array|
|buf_13_we1       |  out|    1|   ap_memory|                                                        buf_13|         array|
|buf_13_d1        |  out|   32|   ap_memory|                                                        buf_13|         array|
|buf_12_address0  |  out|    5|   ap_memory|                                                        buf_12|         array|
|buf_12_ce0       |  out|    1|   ap_memory|                                                        buf_12|         array|
|buf_12_q0        |   in|   32|   ap_memory|                                                        buf_12|         array|
|buf_12_address1  |  out|    5|   ap_memory|                                                        buf_12|         array|
|buf_12_ce1       |  out|    1|   ap_memory|                                                        buf_12|         array|
|buf_12_we1       |  out|    1|   ap_memory|                                                        buf_12|         array|
|buf_12_d1        |  out|   32|   ap_memory|                                                        buf_12|         array|
|buf_11_address0  |  out|    5|   ap_memory|                                                        buf_11|         array|
|buf_11_ce0       |  out|    1|   ap_memory|                                                        buf_11|         array|
|buf_11_q0        |   in|   32|   ap_memory|                                                        buf_11|         array|
|buf_11_address1  |  out|    5|   ap_memory|                                                        buf_11|         array|
|buf_11_ce1       |  out|    1|   ap_memory|                                                        buf_11|         array|
|buf_11_we1       |  out|    1|   ap_memory|                                                        buf_11|         array|
|buf_11_d1        |  out|   32|   ap_memory|                                                        buf_11|         array|
|buf_10_address0  |  out|    5|   ap_memory|                                                        buf_10|         array|
|buf_10_ce0       |  out|    1|   ap_memory|                                                        buf_10|         array|
|buf_10_q0        |   in|   32|   ap_memory|                                                        buf_10|         array|
|buf_10_address1  |  out|    5|   ap_memory|                                                        buf_10|         array|
|buf_10_ce1       |  out|    1|   ap_memory|                                                        buf_10|         array|
|buf_10_we1       |  out|    1|   ap_memory|                                                        buf_10|         array|
|buf_10_d1        |  out|   32|   ap_memory|                                                        buf_10|         array|
|buf_9_address0   |  out|    5|   ap_memory|                                                         buf_9|         array|
|buf_9_ce0        |  out|    1|   ap_memory|                                                         buf_9|         array|
|buf_9_q0         |   in|   32|   ap_memory|                                                         buf_9|         array|
|buf_9_address1   |  out|    5|   ap_memory|                                                         buf_9|         array|
|buf_9_ce1        |  out|    1|   ap_memory|                                                         buf_9|         array|
|buf_9_we1        |  out|    1|   ap_memory|                                                         buf_9|         array|
|buf_9_d1         |  out|   32|   ap_memory|                                                         buf_9|         array|
|buf_8_address0   |  out|    5|   ap_memory|                                                         buf_8|         array|
|buf_8_ce0        |  out|    1|   ap_memory|                                                         buf_8|         array|
|buf_8_q0         |   in|   32|   ap_memory|                                                         buf_8|         array|
|buf_8_address1   |  out|    5|   ap_memory|                                                         buf_8|         array|
|buf_8_ce1        |  out|    1|   ap_memory|                                                         buf_8|         array|
|buf_8_we1        |  out|    1|   ap_memory|                                                         buf_8|         array|
|buf_8_d1         |  out|   32|   ap_memory|                                                         buf_8|         array|
|buf_7_address0   |  out|    5|   ap_memory|                                                         buf_7|         array|
|buf_7_ce0        |  out|    1|   ap_memory|                                                         buf_7|         array|
|buf_7_q0         |   in|   32|   ap_memory|                                                         buf_7|         array|
|buf_7_address1   |  out|    5|   ap_memory|                                                         buf_7|         array|
|buf_7_ce1        |  out|    1|   ap_memory|                                                         buf_7|         array|
|buf_7_we1        |  out|    1|   ap_memory|                                                         buf_7|         array|
|buf_7_d1         |  out|   32|   ap_memory|                                                         buf_7|         array|
|buf_6_address0   |  out|    5|   ap_memory|                                                         buf_6|         array|
|buf_6_ce0        |  out|    1|   ap_memory|                                                         buf_6|         array|
|buf_6_q0         |   in|   32|   ap_memory|                                                         buf_6|         array|
|buf_6_address1   |  out|    5|   ap_memory|                                                         buf_6|         array|
|buf_6_ce1        |  out|    1|   ap_memory|                                                         buf_6|         array|
|buf_6_we1        |  out|    1|   ap_memory|                                                         buf_6|         array|
|buf_6_d1         |  out|   32|   ap_memory|                                                         buf_6|         array|
|buf_5_address0   |  out|    5|   ap_memory|                                                         buf_5|         array|
|buf_5_ce0        |  out|    1|   ap_memory|                                                         buf_5|         array|
|buf_5_q0         |   in|   32|   ap_memory|                                                         buf_5|         array|
|buf_5_address1   |  out|    5|   ap_memory|                                                         buf_5|         array|
|buf_5_ce1        |  out|    1|   ap_memory|                                                         buf_5|         array|
|buf_5_we1        |  out|    1|   ap_memory|                                                         buf_5|         array|
|buf_5_d1         |  out|   32|   ap_memory|                                                         buf_5|         array|
|buf_4_address0   |  out|    5|   ap_memory|                                                         buf_4|         array|
|buf_4_ce0        |  out|    1|   ap_memory|                                                         buf_4|         array|
|buf_4_q0         |   in|   32|   ap_memory|                                                         buf_4|         array|
|buf_4_address1   |  out|    5|   ap_memory|                                                         buf_4|         array|
|buf_4_ce1        |  out|    1|   ap_memory|                                                         buf_4|         array|
|buf_4_we1        |  out|    1|   ap_memory|                                                         buf_4|         array|
|buf_4_d1         |  out|   32|   ap_memory|                                                         buf_4|         array|
|buf_3_address0   |  out|    5|   ap_memory|                                                         buf_3|         array|
|buf_3_ce0        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_q0         |   in|   32|   ap_memory|                                                         buf_3|         array|
|buf_3_address1   |  out|    5|   ap_memory|                                                         buf_3|         array|
|buf_3_ce1        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_we1        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_d1         |  out|   32|   ap_memory|                                                         buf_3|         array|
|buf_2_address0   |  out|    5|   ap_memory|                                                         buf_2|         array|
|buf_2_ce0        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_q0         |   in|   32|   ap_memory|                                                         buf_2|         array|
|buf_2_address1   |  out|    5|   ap_memory|                                                         buf_2|         array|
|buf_2_ce1        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_we1        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_d1         |  out|   32|   ap_memory|                                                         buf_2|         array|
|buf_1_address0   |  out|    5|   ap_memory|                                                         buf_1|         array|
|buf_1_ce0        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_q0         |   in|   32|   ap_memory|                                                         buf_1|         array|
|buf_1_address1   |  out|    5|   ap_memory|                                                         buf_1|         array|
|buf_1_ce1        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_we1        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_d1         |  out|   32|   ap_memory|                                                         buf_1|         array|
|buf_r_address0   |  out|    5|   ap_memory|                                                         buf_r|         array|
|buf_r_ce0        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_q0         |   in|   32|   ap_memory|                                                         buf_r|         array|
|buf_r_address1   |  out|    5|   ap_memory|                                                         buf_r|         array|
|buf_r_ce1        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_we1        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_d1         |  out|   32|   ap_memory|                                                         buf_r|         array|
|sub162           |   in|   32|     ap_none|                                                        sub162|        scalar|
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outch = alloca i32 1" [maxPool_1.cpp:186]   --->   Operation 6 'alloca' 'outch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [maxPool_1.cpp:185]   --->   Operation 7 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_12, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_13, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_14, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_15, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sub162_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub162"   --->   Operation 27 'read' 'sub162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln155_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln155_1"   --->   Operation 28 'read' 'select_ln155_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cmp157_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp157_not"   --->   Operation 29 'read' 'cmp157_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sub156_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub156"   --->   Operation 30 'read' 'sub156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln154_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln154"   --->   Operation 31 'read' 'mul_ln154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%IFMCH_curr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %IFMCH_curr_load"   --->   Operation 32 'read' 'IFMCH_curr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten13"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 0, i31 %outpix" [maxPool_1.cpp:185]   --->   Operation 34 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln186 = store i6 0, i6 %outch" [maxPool_1.cpp:186]   --->   Operation 35 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body139"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%outch_1 = load i6 %outch" [maxPool_1.cpp:186]   --->   Operation 37 'load' 'outch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i63 %indvar_flatten13" [maxPool_1.cpp:185]   --->   Operation 38 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i6 %outch_1" [maxPool_1.cpp:186]   --->   Operation 39 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%icmp_ln186 = icmp_eq  i32 %zext_ln186_1, i32 %IFMCH_curr_load_read" [maxPool_1.cpp:186]   --->   Operation 40 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (3.49ns)   --->   "%icmp_ln185 = icmp_eq  i63 %indvar_flatten13_load, i63 %mul_ln154_read" [maxPool_1.cpp:185]   --->   Operation 41 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.49ns)   --->   "%add_ln185 = add i63 %indvar_flatten13_load, i63 1" [maxPool_1.cpp:185]   --->   Operation 42 'add' 'add_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.inc176.loopexit, void %for.inc179.exitStub" [maxPool_1.cpp:185]   --->   Operation 43 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%outpix_load = load i31 %outpix" [maxPool_1.cpp:185]   --->   Operation 44 'load' 'outpix_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.18ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i6 0, i6 %outch_1" [maxPool_1.cpp:185]   --->   Operation 45 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i6 %select_ln185" [maxPool_1.cpp:185]   --->   Operation 46 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.52ns)   --->   "%add_ln185_1 = add i31 %outpix_load, i31 1" [maxPool_1.cpp:185]   --->   Operation 47 'add' 'add_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i31 %add_ln185_1, i31 %outpix_load" [maxPool_1.cpp:185]   --->   Operation 48 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %select_ln185_1" [maxPool_1.cpp:185]   --->   Operation 49 'zext' 'zext_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i31 %select_ln185_1" [maxPool_1.cpp:185]   --->   Operation 50 'trunc' 'trunc_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.55ns)   --->   "%cmp160_not = icmp_ne  i32 %zext_ln185, i32 %sub156_read" [maxPool_1.cpp:185]   --->   Operation 51 'icmp' 'cmp160_not' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%tmp1 = or i1 %cmp157_not_read, i1 %cmp160_not" [maxPool_1.cpp:185]   --->   Operation 52 'or' 'tmp1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge160 = or i1 %tmp1, i1 %select_ln155_1_read" [maxPool_1.cpp:185]   --->   Operation 53 'or' 'brmerge160' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge160_not = xor i1 %brmerge160, i1 1" [maxPool_1.cpp:185]   --->   Operation 54 'xor' 'brmerge160_not' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i6 %select_ln185" [maxPool_1.cpp:186]   --->   Operation 55 'zext' 'zext_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 56 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 57 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 58 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 59 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 60 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 61 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 62 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 63 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buf_8_addr = getelementptr i32 %buf_8, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 64 'getelementptr' 'buf_8_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buf_9_addr = getelementptr i32 %buf_9, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 65 'getelementptr' 'buf_9_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%buf_10_addr = getelementptr i32 %buf_10, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 66 'getelementptr' 'buf_10_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%buf_11_addr = getelementptr i32 %buf_11, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 67 'getelementptr' 'buf_11_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%buf_12_addr = getelementptr i32 %buf_12, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 68 'getelementptr' 'buf_12_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%buf_13_addr = getelementptr i32 %buf_13, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 69 'getelementptr' 'buf_13_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%buf_14_addr = getelementptr i32 %buf_14, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 70 'getelementptr' 'buf_14_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%buf_15_addr = getelementptr i32 %buf_15, i64 0, i64 %zext_ln186" [maxPool_1.cpp:188]   --->   Operation 71 'getelementptr' 'buf_15_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_1.cpp:188]   --->   Operation 72 'load' 'buf_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 73 [2/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_1.cpp:188]   --->   Operation 73 'load' 'buf_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_1.cpp:188]   --->   Operation 74 'load' 'buf_2_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 75 [2/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_1.cpp:188]   --->   Operation 75 'load' 'buf_3_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_1.cpp:188]   --->   Operation 76 'load' 'buf_4_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_1.cpp:188]   --->   Operation 77 'load' 'buf_5_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_1.cpp:188]   --->   Operation 78 'load' 'buf_6_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 79 [2/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_1.cpp:188]   --->   Operation 79 'load' 'buf_7_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%buf_8_load = load i5 %buf_8_addr" [maxPool_1.cpp:188]   --->   Operation 80 'load' 'buf_8_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 81 [2/2] (2.32ns)   --->   "%buf_9_load = load i5 %buf_9_addr" [maxPool_1.cpp:188]   --->   Operation 81 'load' 'buf_9_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%buf_10_load = load i5 %buf_10_addr" [maxPool_1.cpp:188]   --->   Operation 82 'load' 'buf_10_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 83 [2/2] (2.32ns)   --->   "%buf_11_load = load i5 %buf_11_addr" [maxPool_1.cpp:188]   --->   Operation 83 'load' 'buf_11_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%buf_12_load = load i5 %buf_12_addr" [maxPool_1.cpp:188]   --->   Operation 84 'load' 'buf_12_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 85 [2/2] (2.32ns)   --->   "%buf_13_load = load i5 %buf_13_addr" [maxPool_1.cpp:188]   --->   Operation 85 'load' 'buf_13_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%buf_14_load = load i5 %buf_14_addr" [maxPool_1.cpp:188]   --->   Operation 86 'load' 'buf_14_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 87 [2/2] (2.32ns)   --->   "%buf_15_load = load i5 %buf_15_addr" [maxPool_1.cpp:188]   --->   Operation 87 'load' 'buf_15_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%icmp_ln190 = icmp_eq  i32 %zext_ln185_1, i32 %sub162_read" [maxPool_1.cpp:190]   --->   Operation 88 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%valOut_last = and i1 %icmp_ln190, i1 %brmerge160_not" [maxPool_1.cpp:190]   --->   Operation 89 'and' 'valOut_last' <Predicate = (!icmp_ln185)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.88ns)   --->   "%switch_ln195 = switch i4 %trunc_ln185, void %arrayidx1441.case.15, i4 0, void %arrayidx1441.case.0, i4 1, void %arrayidx1441.case.1, i4 2, void %arrayidx1441.case.2, i4 3, void %arrayidx1441.case.3, i4 4, void %arrayidx1441.case.4, i4 5, void %arrayidx1441.case.5, i4 6, void %arrayidx1441.case.6, i4 7, void %arrayidx1441.case.7, i4 8, void %arrayidx1441.case.8, i4 9, void %arrayidx1441.case.9, i4 10, void %arrayidx1441.case.10, i4 11, void %arrayidx1441.case.11, i4 12, void %arrayidx1441.case.12, i4 13, void %arrayidx1441.case.13, i4 14, void %arrayidx1441.case.14" [maxPool_1.cpp:195]   --->   Operation 90 'switch' 'switch_ln195' <Predicate = (!icmp_ln185)> <Delay = 1.88>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln186" [maxPool_1.cpp:196]   --->   Operation 91 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln196 = store i32 4293967297, i5 %acc_addr" [maxPool_1.cpp:196]   --->   Operation 92 'store' 'store_ln196' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 93 [1/1] (1.82ns)   --->   "%add_ln186 = add i6 %select_ln185, i6 1" [maxPool_1.cpp:186]   --->   Operation 93 'add' 'add_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln185 = store i63 %add_ln185, i63 %indvar_flatten13" [maxPool_1.cpp:185]   --->   Operation 94 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 %select_ln185_1, i31 %outpix" [maxPool_1.cpp:185]   --->   Operation 95 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln186 = store i6 %add_ln186, i6 %outch" [maxPool_1.cpp:186]   --->   Operation 96 'store' 'store_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.body139" [maxPool_1.cpp:186]   --->   Operation 97 'br' 'br_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_1.cpp:188]   --->   Operation 98 'load' 'buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_1.cpp:188]   --->   Operation 99 'load' 'buf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_1.cpp:188]   --->   Operation 100 'load' 'buf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 101 [1/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_1.cpp:188]   --->   Operation 101 'load' 'buf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_1.cpp:188]   --->   Operation 102 'load' 'buf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 103 [1/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_1.cpp:188]   --->   Operation 103 'load' 'buf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_1.cpp:188]   --->   Operation 104 'load' 'buf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 105 [1/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_1.cpp:188]   --->   Operation 105 'load' 'buf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/2] (2.32ns)   --->   "%buf_8_load = load i5 %buf_8_addr" [maxPool_1.cpp:188]   --->   Operation 106 'load' 'buf_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/2] (2.32ns)   --->   "%buf_9_load = load i5 %buf_9_addr" [maxPool_1.cpp:188]   --->   Operation 107 'load' 'buf_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 108 [1/2] (2.32ns)   --->   "%buf_10_load = load i5 %buf_10_addr" [maxPool_1.cpp:188]   --->   Operation 108 'load' 'buf_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 109 [1/2] (2.32ns)   --->   "%buf_11_load = load i5 %buf_11_addr" [maxPool_1.cpp:188]   --->   Operation 109 'load' 'buf_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 110 [1/2] (2.32ns)   --->   "%buf_12_load = load i5 %buf_12_addr" [maxPool_1.cpp:188]   --->   Operation 110 'load' 'buf_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/2] (2.32ns)   --->   "%buf_13_load = load i5 %buf_13_addr" [maxPool_1.cpp:188]   --->   Operation 111 'load' 'buf_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 112 [1/2] (2.32ns)   --->   "%buf_14_load = load i5 %buf_14_addr" [maxPool_1.cpp:188]   --->   Operation 112 'load' 'buf_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 113 [1/2] (2.32ns)   --->   "%buf_15_load = load i5 %buf_15_addr" [maxPool_1.cpp:188]   --->   Operation 113 'load' 'buf_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 114 [1/1] (2.06ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %buf_load, i4 1, i32 %buf_1_load, i4 2, i32 %buf_2_load, i4 3, i32 %buf_3_load, i4 4, i32 %buf_4_load, i4 5, i32 %buf_5_load, i4 6, i32 %buf_6_load, i4 7, i32 %buf_7_load, i4 8, i32 %buf_8_load, i4 9, i32 %buf_9_load, i4 10, i32 %buf_10_load, i4 11, i32 %buf_11_load, i4 12, i32 %buf_12_load, i4 13, i32 %buf_13_load, i4 14, i32 %buf_14_load, i4 15, i32 %buf_15_load, i32 0, i4 %trunc_ln185" [maxPool_1.cpp:188]   --->   Operation 114 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i32 %tmp" [maxPool_1.cpp:188]   --->   Operation 115 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.55ns)   --->   "%icmp_ln188 = icmp_sgt  i32 %tmp, i32 0" [maxPool_1.cpp:188]   --->   Operation 116 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_14_addr" [maxPool_1.cpp:195]   --->   Operation 117 'store' 'store_ln195' <Predicate = (trunc_ln185 == 14)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 118 'br' 'br_ln195' <Predicate = (trunc_ln185 == 14)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_13_addr" [maxPool_1.cpp:195]   --->   Operation 119 'store' 'store_ln195' <Predicate = (trunc_ln185 == 13)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 120 'br' 'br_ln195' <Predicate = (trunc_ln185 == 13)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_12_addr" [maxPool_1.cpp:195]   --->   Operation 121 'store' 'store_ln195' <Predicate = (trunc_ln185 == 12)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 122 'br' 'br_ln195' <Predicate = (trunc_ln185 == 12)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_11_addr" [maxPool_1.cpp:195]   --->   Operation 123 'store' 'store_ln195' <Predicate = (trunc_ln185 == 11)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 124 'br' 'br_ln195' <Predicate = (trunc_ln185 == 11)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_10_addr" [maxPool_1.cpp:195]   --->   Operation 125 'store' 'store_ln195' <Predicate = (trunc_ln185 == 10)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 126 'br' 'br_ln195' <Predicate = (trunc_ln185 == 10)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_9_addr" [maxPool_1.cpp:195]   --->   Operation 127 'store' 'store_ln195' <Predicate = (trunc_ln185 == 9)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 128 'br' 'br_ln195' <Predicate = (trunc_ln185 == 9)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_8_addr" [maxPool_1.cpp:195]   --->   Operation 129 'store' 'store_ln195' <Predicate = (trunc_ln185 == 8)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 130 'br' 'br_ln195' <Predicate = (trunc_ln185 == 8)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_7_addr" [maxPool_1.cpp:195]   --->   Operation 131 'store' 'store_ln195' <Predicate = (trunc_ln185 == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 132 'br' 'br_ln195' <Predicate = (trunc_ln185 == 7)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_6_addr" [maxPool_1.cpp:195]   --->   Operation 133 'store' 'store_ln195' <Predicate = (trunc_ln185 == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 134 'br' 'br_ln195' <Predicate = (trunc_ln185 == 6)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_5_addr" [maxPool_1.cpp:195]   --->   Operation 135 'store' 'store_ln195' <Predicate = (trunc_ln185 == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 136 'br' 'br_ln195' <Predicate = (trunc_ln185 == 5)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_4_addr" [maxPool_1.cpp:195]   --->   Operation 137 'store' 'store_ln195' <Predicate = (trunc_ln185 == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 138 'br' 'br_ln195' <Predicate = (trunc_ln185 == 4)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_3_addr" [maxPool_1.cpp:195]   --->   Operation 139 'store' 'store_ln195' <Predicate = (trunc_ln185 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 140 'br' 'br_ln195' <Predicate = (trunc_ln185 == 3)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_2_addr" [maxPool_1.cpp:195]   --->   Operation 141 'store' 'store_ln195' <Predicate = (trunc_ln185 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 142 'br' 'br_ln195' <Predicate = (trunc_ln185 == 2)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_1_addr" [maxPool_1.cpp:195]   --->   Operation 143 'store' 'store_ln195' <Predicate = (trunc_ln185 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 144 'br' 'br_ln195' <Predicate = (trunc_ln185 == 1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_addr" [maxPool_1.cpp:195]   --->   Operation 145 'store' 'store_ln195' <Predicate = (trunc_ln185 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 146 'br' 'br_ln195' <Predicate = (trunc_ln185 == 0)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln195 = store i32 4293967297, i5 %buf_15_addr" [maxPool_1.cpp:195]   --->   Operation 147 'store' 'store_ln195' <Predicate = (trunc_ln185 == 15)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln195 = br void %arrayidx1441.exit" [maxPool_1.cpp:195]   --->   Operation 148 'br' 'br_ln195' <Predicate = (trunc_ln185 == 15)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_185_11_VITIS_LOOP_186_12_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_1.cpp:187]   --->   Operation 150 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.73ns)   --->   "%valOut_data = select i1 %icmp_ln188, i31 %trunc_ln188, i31 0" [maxPool_1.cpp:188]   --->   Operation 151 'select' 'valOut_data' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i31 %valOut_data" [maxPool_1.cpp:83]   --->   Operation 152 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %valOut_last, i32 %zext_ln83" [maxPool_1.cpp:192]   --->   Operation 153 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i33 %tmp_2" [maxPool_1.cpp:192]   --->   Operation 154 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.00ns)   --->   "%write_ln192 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln192" [maxPool_1.cpp:192]   --->   Operation 155 'write' 'write_ln192' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IFMCH_curr_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln154]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ sub156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp157_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln155_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sub162]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outch                 (alloca        ) [ 01100]
outpix                (alloca        ) [ 01100]
indvar_flatten13      (alloca        ) [ 01100]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
sub162_read           (read          ) [ 01100]
select_ln155_1_read   (read          ) [ 01100]
cmp157_not_read       (read          ) [ 01100]
sub156_read           (read          ) [ 01100]
mul_ln154_read        (read          ) [ 01100]
IFMCH_curr_load_read  (read          ) [ 01100]
store_ln0             (store         ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln186           (store         ) [ 00000]
br_ln0                (br            ) [ 00000]
outch_1               (load          ) [ 00000]
indvar_flatten13_load (load          ) [ 00000]
zext_ln186_1          (zext          ) [ 00000]
icmp_ln186            (icmp          ) [ 00000]
icmp_ln185            (icmp          ) [ 01110]
add_ln185             (add           ) [ 00000]
br_ln185              (br            ) [ 00000]
outpix_load           (load          ) [ 00000]
select_ln185          (select        ) [ 00000]
zext_ln185_1          (zext          ) [ 00000]
add_ln185_1           (add           ) [ 00000]
select_ln185_1        (select        ) [ 00000]
zext_ln185            (zext          ) [ 00000]
trunc_ln185           (trunc         ) [ 01010]
cmp160_not            (icmp          ) [ 00000]
tmp1                  (or            ) [ 00000]
brmerge160            (or            ) [ 00000]
brmerge160_not        (xor           ) [ 00000]
zext_ln186            (zext          ) [ 00000]
buf_addr              (getelementptr ) [ 01010]
buf_1_addr            (getelementptr ) [ 01010]
buf_2_addr            (getelementptr ) [ 01010]
buf_3_addr            (getelementptr ) [ 01010]
buf_4_addr            (getelementptr ) [ 01010]
buf_5_addr            (getelementptr ) [ 01010]
buf_6_addr            (getelementptr ) [ 01010]
buf_7_addr            (getelementptr ) [ 01010]
buf_8_addr            (getelementptr ) [ 01010]
buf_9_addr            (getelementptr ) [ 01010]
buf_10_addr           (getelementptr ) [ 01010]
buf_11_addr           (getelementptr ) [ 01010]
buf_12_addr           (getelementptr ) [ 01010]
buf_13_addr           (getelementptr ) [ 01010]
buf_14_addr           (getelementptr ) [ 01010]
buf_15_addr           (getelementptr ) [ 01010]
icmp_ln190            (icmp          ) [ 00000]
valOut_last           (and           ) [ 01011]
switch_ln195          (switch        ) [ 00000]
acc_addr              (getelementptr ) [ 00000]
store_ln196           (store         ) [ 00000]
add_ln186             (add           ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln186           (store         ) [ 00000]
br_ln186              (br            ) [ 00000]
buf_load              (load          ) [ 00000]
buf_1_load            (load          ) [ 00000]
buf_2_load            (load          ) [ 00000]
buf_3_load            (load          ) [ 00000]
buf_4_load            (load          ) [ 00000]
buf_5_load            (load          ) [ 00000]
buf_6_load            (load          ) [ 00000]
buf_7_load            (load          ) [ 00000]
buf_8_load            (load          ) [ 00000]
buf_9_load            (load          ) [ 00000]
buf_10_load           (load          ) [ 00000]
buf_11_load           (load          ) [ 00000]
buf_12_load           (load          ) [ 00000]
buf_13_load           (load          ) [ 00000]
buf_14_load           (load          ) [ 00000]
buf_15_load           (load          ) [ 00000]
tmp                   (sparsemux     ) [ 00000]
trunc_ln188           (trunc         ) [ 01001]
icmp_ln188            (icmp          ) [ 01001]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
store_ln195           (store         ) [ 00000]
br_ln195              (br            ) [ 00000]
specloopname_ln0      (specloopname  ) [ 00000]
specpipeline_ln187    (specpipeline  ) [ 00000]
valOut_data           (select        ) [ 00000]
zext_ln83             (zext          ) [ 00000]
tmp_2                 (bitconcatenate) [ 00000]
zext_ln192            (zext          ) [ 00000]
write_ln192           (write         ) [ 00000]
ret_ln0               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IFMCH_curr_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln154">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln154"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub156">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub156"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp157_not">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp157_not"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln155_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln155_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buf_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buf_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buf_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buf_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buf_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buf_r">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sub162">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub162"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_r">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i32.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_185_11_VITIS_LOOP_186_12_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="outch_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outch/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="outpix_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten13_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sub162_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub162_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln155_1_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln155_1_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="cmp157_not_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp157_not_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sub156_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub156_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mul_ln154_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="63" slack="0"/>
<pin id="178" dir="0" index="1" bw="63" slack="0"/>
<pin id="179" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln154_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="IFMCH_curr_load_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IFMCH_curr_load_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln192_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="33" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln192/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buf_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buf_1_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buf_2_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="buf_3_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buf_4_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buf_5_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="buf_6_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="buf_7_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="buf_8_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_8_addr/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="buf_9_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_9_addr/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="buf_10_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_10_addr/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="buf_11_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_11_addr/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="buf_12_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_12_addr/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="buf_13_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_13_addr/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="buf_14_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_14_addr/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="buf_15_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_15_addr/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="1"/>
<pin id="491" dir="0" index="4" bw="5" slack="0"/>
<pin id="492" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
<pin id="494" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="0" slack="1"/>
<pin id="486" dir="0" index="4" bw="5" slack="0"/>
<pin id="487" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
<pin id="489" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="1"/>
<pin id="481" dir="0" index="4" bw="5" slack="0"/>
<pin id="482" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
<pin id="484" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="1"/>
<pin id="476" dir="0" index="4" bw="5" slack="0"/>
<pin id="477" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
<pin id="479" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="1"/>
<pin id="471" dir="0" index="4" bw="5" slack="0"/>
<pin id="472" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="473" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
<pin id="474" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_4_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="1"/>
<pin id="466" dir="0" index="4" bw="5" slack="0"/>
<pin id="467" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
<pin id="469" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_5_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="1"/>
<pin id="461" dir="0" index="4" bw="5" slack="0"/>
<pin id="462" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
<pin id="464" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_6_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="1"/>
<pin id="456" dir="0" index="4" bw="5" slack="0"/>
<pin id="457" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="0"/>
<pin id="459" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_7_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="1"/>
<pin id="451" dir="0" index="4" bw="5" slack="0"/>
<pin id="452" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
<pin id="454" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_8_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="0" slack="1"/>
<pin id="446" dir="0" index="4" bw="5" slack="0"/>
<pin id="447" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
<pin id="449" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_9_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="0" slack="1"/>
<pin id="441" dir="0" index="4" bw="5" slack="0"/>
<pin id="442" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="0"/>
<pin id="444" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_10_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="0" slack="1"/>
<pin id="436" dir="0" index="4" bw="5" slack="0"/>
<pin id="437" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
<pin id="439" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_11_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="0" slack="1"/>
<pin id="431" dir="0" index="4" bw="5" slack="0"/>
<pin id="432" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
<pin id="434" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_12_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="1"/>
<pin id="426" dir="0" index="4" bw="5" slack="0"/>
<pin id="427" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
<pin id="429" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_13_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="0" slack="1"/>
<pin id="421" dir="0" index="4" bw="5" slack="0"/>
<pin id="422" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
<pin id="424" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_14_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="0" slack="1"/>
<pin id="496" dir="0" index="4" bw="5" slack="0"/>
<pin id="497" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
<pin id="499" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_15_load/2 store_ln195/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="acc_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln196_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="0" slack="0"/>
<pin id="415" dir="0" index="4" bw="5" slack="0"/>
<pin id="416" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="418" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln0_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="63" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln185_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="31" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln186_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="outch_1_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="1"/>
<pin id="518" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outch_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="indvar_flatten13_load_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="63" slack="1"/>
<pin id="521" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln186_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln186_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln185_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="63" slack="0"/>
<pin id="533" dir="0" index="1" bw="63" slack="1"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln185_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="63" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="outpix_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="31" slack="1"/>
<pin id="544" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_load/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln185_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln185_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_1/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln185_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_1/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln185_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="31" slack="0"/>
<pin id="566" dir="0" index="2" bw="31" slack="0"/>
<pin id="567" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_1/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln185_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="31" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln185_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="31" slack="0"/>
<pin id="577" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln185/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="cmp160_not_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="1"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp160_not/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="brmerge160_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="1"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge160/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="brmerge160_not_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge160_not/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln186_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln190_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="valOut_last_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="valOut_last/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln186_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln185_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="63" slack="0"/>
<pin id="640" dir="0" index="1" bw="63" slack="1"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln185_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="31" slack="0"/>
<pin id="645" dir="0" index="1" bw="31" slack="1"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln186_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="1"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="0" index="2" bw="32" slack="0"/>
<pin id="657" dir="0" index="3" bw="1" slack="0"/>
<pin id="658" dir="0" index="4" bw="32" slack="0"/>
<pin id="659" dir="0" index="5" bw="3" slack="0"/>
<pin id="660" dir="0" index="6" bw="32" slack="0"/>
<pin id="661" dir="0" index="7" bw="3" slack="0"/>
<pin id="662" dir="0" index="8" bw="32" slack="0"/>
<pin id="663" dir="0" index="9" bw="4" slack="0"/>
<pin id="664" dir="0" index="10" bw="32" slack="0"/>
<pin id="665" dir="0" index="11" bw="4" slack="0"/>
<pin id="666" dir="0" index="12" bw="32" slack="0"/>
<pin id="667" dir="0" index="13" bw="4" slack="0"/>
<pin id="668" dir="0" index="14" bw="32" slack="0"/>
<pin id="669" dir="0" index="15" bw="4" slack="0"/>
<pin id="670" dir="0" index="16" bw="32" slack="0"/>
<pin id="671" dir="0" index="17" bw="4" slack="0"/>
<pin id="672" dir="0" index="18" bw="32" slack="0"/>
<pin id="673" dir="0" index="19" bw="4" slack="0"/>
<pin id="674" dir="0" index="20" bw="32" slack="0"/>
<pin id="675" dir="0" index="21" bw="4" slack="0"/>
<pin id="676" dir="0" index="22" bw="32" slack="0"/>
<pin id="677" dir="0" index="23" bw="4" slack="0"/>
<pin id="678" dir="0" index="24" bw="32" slack="0"/>
<pin id="679" dir="0" index="25" bw="3" slack="0"/>
<pin id="680" dir="0" index="26" bw="32" slack="0"/>
<pin id="681" dir="0" index="27" bw="3" slack="0"/>
<pin id="682" dir="0" index="28" bw="32" slack="0"/>
<pin id="683" dir="0" index="29" bw="2" slack="0"/>
<pin id="684" dir="0" index="30" bw="32" slack="0"/>
<pin id="685" dir="0" index="31" bw="1" slack="0"/>
<pin id="686" dir="0" index="32" bw="32" slack="0"/>
<pin id="687" dir="0" index="33" bw="1" slack="0"/>
<pin id="688" dir="0" index="34" bw="4" slack="1"/>
<pin id="689" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln188_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln188/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln188_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="valOut_data_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="0" index="1" bw="31" slack="1"/>
<pin id="737" dir="0" index="2" bw="31" slack="0"/>
<pin id="738" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOut_data/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln83_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="31" slack="0"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="33" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="2"/>
<pin id="747" dir="0" index="2" bw="31" slack="0"/>
<pin id="748" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln192_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="33" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/4 "/>
</bind>
</comp>

<comp id="756" class="1005" name="outch_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="0"/>
<pin id="758" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="outch "/>
</bind>
</comp>

<comp id="763" class="1005" name="outpix_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="31" slack="0"/>
<pin id="765" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="outpix "/>
</bind>
</comp>

<comp id="770" class="1005" name="indvar_flatten13_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="63" slack="0"/>
<pin id="772" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="777" class="1005" name="sub162_read_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub162_read "/>
</bind>
</comp>

<comp id="782" class="1005" name="select_ln155_1_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155_1_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="cmp157_not_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp157_not_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="sub156_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub156_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="mul_ln154_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="63" slack="1"/>
<pin id="799" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln154_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="IFMCH_curr_load_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFMCH_curr_load_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="icmp_ln185_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln185_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="1"/>
<pin id="813" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln185 "/>
</bind>
</comp>

<comp id="816" class="1005" name="buf_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="1"/>
<pin id="818" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="822" class="1005" name="buf_1_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="828" class="1005" name="buf_2_addr_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="5" slack="1"/>
<pin id="830" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="buf_3_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="1"/>
<pin id="836" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="buf_4_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="1"/>
<pin id="842" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_4_addr "/>
</bind>
</comp>

<comp id="846" class="1005" name="buf_5_addr_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="1"/>
<pin id="848" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_5_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="buf_6_addr_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="1"/>
<pin id="854" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_6_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="buf_7_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="1"/>
<pin id="860" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_7_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="buf_8_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="1"/>
<pin id="866" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_8_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="buf_9_addr_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="1"/>
<pin id="872" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_9_addr "/>
</bind>
</comp>

<comp id="876" class="1005" name="buf_10_addr_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="1"/>
<pin id="878" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_10_addr "/>
</bind>
</comp>

<comp id="882" class="1005" name="buf_11_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="1"/>
<pin id="884" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_11_addr "/>
</bind>
</comp>

<comp id="888" class="1005" name="buf_12_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="1"/>
<pin id="890" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_12_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="buf_13_addr_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="1"/>
<pin id="896" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_13_addr "/>
</bind>
</comp>

<comp id="900" class="1005" name="buf_14_addr_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="1"/>
<pin id="902" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_14_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="buf_15_addr_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="1"/>
<pin id="908" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_15_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="valOut_last_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="2"/>
<pin id="914" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="valOut_last "/>
</bind>
</comp>

<comp id="917" class="1005" name="trunc_ln188_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="31" slack="1"/>
<pin id="919" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln188 "/>
</bind>
</comp>

<comp id="922" class="1005" name="icmp_ln188_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln188 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="72" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="72" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="138" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="88" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="88" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="88" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="88" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="88" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="88" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="88" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="88" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="88" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="88" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="88" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="88" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="88" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="88" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="195" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="202" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="209" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="216" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="223" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="230" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="237" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="244" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="251" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="258" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="265" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="272" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="279" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="286" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="293" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="300" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="4" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="419"><net_src comp="120" pin="0"/><net_sink comp="410" pin=4"/></net>

<net id="420"><net_src comp="403" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="425"><net_src comp="120" pin="0"/><net_sink comp="391" pin=4"/></net>

<net id="430"><net_src comp="120" pin="0"/><net_sink comp="385" pin=4"/></net>

<net id="435"><net_src comp="120" pin="0"/><net_sink comp="379" pin=4"/></net>

<net id="440"><net_src comp="120" pin="0"/><net_sink comp="373" pin=4"/></net>

<net id="445"><net_src comp="120" pin="0"/><net_sink comp="367" pin=4"/></net>

<net id="450"><net_src comp="120" pin="0"/><net_sink comp="361" pin=4"/></net>

<net id="455"><net_src comp="120" pin="0"/><net_sink comp="355" pin=4"/></net>

<net id="460"><net_src comp="120" pin="0"/><net_sink comp="349" pin=4"/></net>

<net id="465"><net_src comp="120" pin="0"/><net_sink comp="343" pin=4"/></net>

<net id="470"><net_src comp="120" pin="0"/><net_sink comp="337" pin=4"/></net>

<net id="475"><net_src comp="120" pin="0"/><net_sink comp="331" pin=4"/></net>

<net id="480"><net_src comp="120" pin="0"/><net_sink comp="325" pin=4"/></net>

<net id="485"><net_src comp="120" pin="0"/><net_sink comp="319" pin=4"/></net>

<net id="490"><net_src comp="120" pin="0"/><net_sink comp="313" pin=4"/></net>

<net id="495"><net_src comp="120" pin="0"/><net_sink comp="307" pin=4"/></net>

<net id="500"><net_src comp="120" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="505"><net_src comp="76" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="519" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="519" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="82" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="550"><net_src comp="526" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="80" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="516" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="542" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="84" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="526" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="557" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="542" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="563" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="571" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="86" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="545" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="609"><net_src comp="600" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="610"><net_src comp="600" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="611"><net_src comp="600" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="612"><net_src comp="600" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="613"><net_src comp="600" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="614"><net_src comp="600" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="615"><net_src comp="600" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="616"><net_src comp="600" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="617"><net_src comp="600" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="618"><net_src comp="600" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="619"><net_src comp="600" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="620"><net_src comp="600" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="625"><net_src comp="553" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="594" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="545" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="122" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="536" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="563" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="632" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="690"><net_src comp="124" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="691"><net_src comp="90" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="692"><net_src comp="307" pin="3"/><net_sink comp="653" pin=2"/></net>

<net id="693"><net_src comp="92" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="694"><net_src comp="313" pin="3"/><net_sink comp="653" pin=4"/></net>

<net id="695"><net_src comp="94" pin="0"/><net_sink comp="653" pin=5"/></net>

<net id="696"><net_src comp="319" pin="3"/><net_sink comp="653" pin=6"/></net>

<net id="697"><net_src comp="96" pin="0"/><net_sink comp="653" pin=7"/></net>

<net id="698"><net_src comp="325" pin="3"/><net_sink comp="653" pin=8"/></net>

<net id="699"><net_src comp="98" pin="0"/><net_sink comp="653" pin=9"/></net>

<net id="700"><net_src comp="331" pin="3"/><net_sink comp="653" pin=10"/></net>

<net id="701"><net_src comp="100" pin="0"/><net_sink comp="653" pin=11"/></net>

<net id="702"><net_src comp="337" pin="3"/><net_sink comp="653" pin=12"/></net>

<net id="703"><net_src comp="102" pin="0"/><net_sink comp="653" pin=13"/></net>

<net id="704"><net_src comp="343" pin="3"/><net_sink comp="653" pin=14"/></net>

<net id="705"><net_src comp="104" pin="0"/><net_sink comp="653" pin=15"/></net>

<net id="706"><net_src comp="349" pin="3"/><net_sink comp="653" pin=16"/></net>

<net id="707"><net_src comp="106" pin="0"/><net_sink comp="653" pin=17"/></net>

<net id="708"><net_src comp="355" pin="3"/><net_sink comp="653" pin=18"/></net>

<net id="709"><net_src comp="108" pin="0"/><net_sink comp="653" pin=19"/></net>

<net id="710"><net_src comp="361" pin="3"/><net_sink comp="653" pin=20"/></net>

<net id="711"><net_src comp="110" pin="0"/><net_sink comp="653" pin=21"/></net>

<net id="712"><net_src comp="367" pin="3"/><net_sink comp="653" pin=22"/></net>

<net id="713"><net_src comp="112" pin="0"/><net_sink comp="653" pin=23"/></net>

<net id="714"><net_src comp="373" pin="3"/><net_sink comp="653" pin=24"/></net>

<net id="715"><net_src comp="114" pin="0"/><net_sink comp="653" pin=25"/></net>

<net id="716"><net_src comp="379" pin="3"/><net_sink comp="653" pin=26"/></net>

<net id="717"><net_src comp="116" pin="0"/><net_sink comp="653" pin=27"/></net>

<net id="718"><net_src comp="385" pin="3"/><net_sink comp="653" pin=28"/></net>

<net id="719"><net_src comp="118" pin="0"/><net_sink comp="653" pin=29"/></net>

<net id="720"><net_src comp="391" pin="3"/><net_sink comp="653" pin=30"/></net>

<net id="721"><net_src comp="126" pin="0"/><net_sink comp="653" pin=31"/></net>

<net id="722"><net_src comp="397" pin="3"/><net_sink comp="653" pin=32"/></net>

<net id="723"><net_src comp="128" pin="0"/><net_sink comp="653" pin=33"/></net>

<net id="727"><net_src comp="653" pin="35"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="653" pin="35"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="62" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="78" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="734" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="136" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="740" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="754"><net_src comp="744" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="759"><net_src comp="140" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="766"><net_src comp="144" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="773"><net_src comp="148" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="780"><net_src comp="152" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="785"><net_src comp="158" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="790"><net_src comp="164" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="795"><net_src comp="170" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="800"><net_src comp="176" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="805"><net_src comp="182" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="810"><net_src comp="531" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="575" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="653" pin=34"/></net>

<net id="819"><net_src comp="195" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="825"><net_src comp="202" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="831"><net_src comp="209" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="837"><net_src comp="216" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="843"><net_src comp="223" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="849"><net_src comp="230" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="855"><net_src comp="237" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="861"><net_src comp="244" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="867"><net_src comp="251" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="873"><net_src comp="258" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="879"><net_src comp="265" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="885"><net_src comp="272" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="891"><net_src comp="279" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="897"><net_src comp="286" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="903"><net_src comp="293" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="909"><net_src comp="300" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="915"><net_src comp="626" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="920"><net_src comp="724" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="925"><net_src comp="728" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="734" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc | {2 }
	Port: buf_15 | {3 }
	Port: buf_14 | {3 }
	Port: buf_13 | {3 }
	Port: buf_12 | {3 }
	Port: buf_11 | {3 }
	Port: buf_10 | {3 }
	Port: buf_9 | {3 }
	Port: buf_8 | {3 }
	Port: buf_7 | {3 }
	Port: buf_6 | {3 }
	Port: buf_5 | {3 }
	Port: buf_4 | {3 }
	Port: buf_3 | {3 }
	Port: buf_2 | {3 }
	Port: buf_1 | {3 }
	Port: buf_r | {3 }
	Port: out_r | {4 }
 - Input state : 
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : IFMCH_curr_load | {1 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : mul_ln154 | {1 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : sub156 | {1 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : cmp157_not | {1 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : select_ln155_1 | {1 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_15 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_14 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_13 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_12 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_11 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_10 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_9 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_8 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_7 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_6 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_5 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_4 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_3 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_2 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_1 | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_r | {2 3 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : sub162 | {1 }
	Port: maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : out_r | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln185 : 1
		store_ln186 : 1
	State 2
		zext_ln186_1 : 1
		icmp_ln186 : 2
		icmp_ln185 : 1
		add_ln185 : 1
		br_ln185 : 2
		select_ln185 : 3
		zext_ln185_1 : 4
		add_ln185_1 : 1
		select_ln185_1 : 3
		zext_ln185 : 4
		trunc_ln185 : 4
		cmp160_not : 5
		tmp1 : 6
		brmerge160 : 6
		brmerge160_not : 6
		zext_ln186 : 4
		buf_addr : 5
		buf_1_addr : 5
		buf_2_addr : 5
		buf_3_addr : 5
		buf_4_addr : 5
		buf_5_addr : 5
		buf_6_addr : 5
		buf_7_addr : 5
		buf_8_addr : 5
		buf_9_addr : 5
		buf_10_addr : 5
		buf_11_addr : 5
		buf_12_addr : 5
		buf_13_addr : 5
		buf_14_addr : 5
		buf_15_addr : 5
		buf_load : 6
		buf_1_load : 6
		buf_2_load : 6
		buf_3_load : 6
		buf_4_load : 6
		buf_5_load : 6
		buf_6_load : 6
		buf_7_load : 6
		buf_8_load : 6
		buf_9_load : 6
		buf_10_load : 6
		buf_11_load : 6
		buf_12_load : 6
		buf_13_load : 6
		buf_14_load : 6
		buf_15_load : 6
		icmp_ln190 : 5
		valOut_last : 6
		switch_ln195 : 5
		acc_addr : 5
		store_ln196 : 6
		add_ln186 : 4
		store_ln185 : 2
		store_ln185 : 4
		store_ln186 : 5
	State 3
		tmp : 1
		trunc_ln188 : 2
		icmp_ln188 : 2
	State 4
		zext_ln83 : 1
		tmp_2 : 2
		zext_ln192 : 3
		write_ln192 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln186_fu_526        |    0    |    39   |
|          |         icmp_ln185_fu_531        |    0    |    70   |
|   icmp   |         cmp160_not_fu_579        |    0    |    39   |
|          |         icmp_ln190_fu_621        |    0    |    39   |
|          |         icmp_ln188_fu_728        |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |         add_ln185_fu_536         |    0    |    70   |
|    add   |        add_ln185_1_fu_557        |    0    |    38   |
|          |         add_ln186_fu_632         |    0    |    14   |
|----------|----------------------------------|---------|---------|
|          |        select_ln185_fu_545       |    0    |    6    |
|  select  |       select_ln185_1_fu_563      |    0    |    31   |
|          |        valOut_data_fu_734        |    0    |    31   |
|----------|----------------------------------|---------|---------|
| sparsemux|            tmp_fu_653            |    0    |    65   |
|----------|----------------------------------|---------|---------|
|    or    |            tmp1_fu_584           |    0    |    2    |
|          |         brmerge160_fu_589        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |       brmerge160_not_fu_594      |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    and   |        valOut_last_fu_626        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |      sub162_read_read_fu_152     |    0    |    0    |
|          |  select_ln155_1_read_read_fu_158 |    0    |    0    |
|   read   |    cmp157_not_read_read_fu_164   |    0    |    0    |
|          |      sub156_read_read_fu_170     |    0    |    0    |
|          |    mul_ln154_read_read_fu_176    |    0    |    0    |
|          | IFMCH_curr_load_read_read_fu_182 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln192_write_fu_188     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        zext_ln186_1_fu_522       |    0    |    0    |
|          |        zext_ln185_1_fu_553       |    0    |    0    |
|   zext   |         zext_ln185_fu_571        |    0    |    0    |
|          |         zext_ln186_fu_600        |    0    |    0    |
|          |         zext_ln83_fu_740         |    0    |    0    |
|          |         zext_ln192_fu_751        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln185_fu_575        |    0    |    0    |
|          |        trunc_ln188_fu_724        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           tmp_2_fu_744           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   489   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|IFMCH_curr_load_read_reg_802|   32   |
|     buf_10_addr_reg_876    |    5   |
|     buf_11_addr_reg_882    |    5   |
|     buf_12_addr_reg_888    |    5   |
|     buf_13_addr_reg_894    |    5   |
|     buf_14_addr_reg_900    |    5   |
|     buf_15_addr_reg_906    |    5   |
|     buf_1_addr_reg_822     |    5   |
|     buf_2_addr_reg_828     |    5   |
|     buf_3_addr_reg_834     |    5   |
|     buf_4_addr_reg_840     |    5   |
|     buf_5_addr_reg_846     |    5   |
|     buf_6_addr_reg_852     |    5   |
|     buf_7_addr_reg_858     |    5   |
|     buf_8_addr_reg_864     |    5   |
|     buf_9_addr_reg_870     |    5   |
|      buf_addr_reg_816      |    5   |
|   cmp157_not_read_reg_787  |    1   |
|     icmp_ln185_reg_807     |    1   |
|     icmp_ln188_reg_922     |    1   |
|  indvar_flatten13_reg_770  |   63   |
|   mul_ln154_read_reg_797   |   63   |
|        outch_reg_756       |    6   |
|       outpix_reg_763       |   31   |
| select_ln155_1_read_reg_782|    1   |
|     sub156_read_reg_792    |   32   |
|     sub162_read_reg_777    |   32   |
|     trunc_ln185_reg_811    |    4   |
|     trunc_ln188_reg_917    |   31   |
|     valOut_last_reg_912    |    1   |
+----------------------------+--------+
|            Total           |   379  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_307 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_313 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_319 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_325 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_331 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_337 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_349 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_355 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_361 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_367 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_373 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_379 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_385 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_391 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_397 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   489  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   144  |
|  Register |    -   |   379  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   379  |   633  |
+-----------+--------+--------+--------+
