package top.criwits.scaleda.verilog.psi.factory.nodes.module;

import com.intellij.lang.ASTNode;
import org.antlr.intellij.adaptor.psi.ANTLRPsiNode;
import org.jetbrains.annotations.NotNull;

public class ListOfPortDeclarationsPsiNode extends ANTLRPsiNode {

    public ListOfPortDeclarationsPsiNode(@NotNull ASTNode node) {
        super(node);
    }

}
