{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.469339,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.191148,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.300661,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.310473,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.191635,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.310473,
	"finish__timing__setup__tns": -135.255,
	"finish__timing__setup__ws": -43.292,
	"finish__clock__skew__setup": 185.67,
	"finish__clock__skew__hold": 185.042,
	"finish__timing__drv__max_slew_limit": -0.107761,
	"finish__timing__drv__max_slew": 76,
	"finish__timing__drv__max_cap_limit": -0.0456679,
	"finish__timing__drv__max_cap": 2,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 5,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0156171,
	"finish__power__switching__total": 0.0194317,
	"finish__power__leakage__total": 2.23226e-06,
	"finish__power__total": 0.035051,
	"finish__design__io": 264,
	"finish__design__die__area": 6166.33,
	"finish__design__core__area": 5529.1,
	"finish__design__instance__count": 19510,
	"finish__design__instance__area": 2364.44,
	"finish__design__instance__count__stdcell": 19510,
	"finish__design__instance__area__stdcell": 2364.44,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.427635,
	"finish__design__instance__utilization__stdcell": 0.427635
}