Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 29 20:07:40 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/stencil3d_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|            Instance           |                    Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                  |                                        (top) |        397 |        397 |       0 |    0 | 386 |      0 |      0 |    0 |          3 |
|   bd_0_i                      |                                         bd_0 |        397 |        397 |       0 |    0 | 386 |      0 |      0 |    0 |          3 |
|     hls_inst                  |                              bd_0_hls_inst_0 |        397 |        397 |       0 |    0 | 386 |      0 |      0 |    0 |          3 |
|       (hls_inst)              |                              bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|       inst                    |                    bd_0_hls_inst_0_stencil3d |        397 |        397 |       0 |    0 | 386 |      0 |      0 |    0 |          3 |
|         (inst)                |                    bd_0_hls_inst_0_stencil3d |        229 |        229 |       0 |    0 | 386 |      0 |      0 |    0 |          0 |
|         mul_32s_32s_32_1_1_U1 | bd_0_hls_inst_0_stencil3d_mul_32s_32s_32_1_1 |        168 |        168 |       0 |    0 |   0 |      0 |      0 |    0 |          3 |
+-------------------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


