<stg><name>block_mmul</name>


<trans_list>

<trans id="267" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="2" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="35" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %A) nounwind, !map !30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %B) nounwind, !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %out_r) nounwind, !map !40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @block_mmul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader1:0  %indvar_flatten29 = phi i16 [ 0, %0 ], [ %add_ln37, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:1  %k_0 = phi i7 [ 0, %0 ], [ %select_ln43_2, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader1:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln38, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:3  %ii_0 = phi i7 [ 0, %0 ], [ %select_ln43_7, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="ii_0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:4  %jj_0 = phi i7 [ 0, %0 ], [ %jj, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="jj_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:5  %or_ln43_3 = or i7 %ii_0, 1

]]></Node>
<StgValue><ssdm name="or_ln43_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:6  %or_ln43_4 = or i7 %ii_0, 2

]]></Node>
<StgValue><ssdm name="or_ln43_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:7  %or_ln43_5 = or i7 %ii_0, 3

]]></Node>
<StgValue><ssdm name="or_ln43_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1:8  %icmp_ln37 = icmp eq i16 %indvar_flatten29, -3036

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader1:9  %add_ln37 = add i16 %indvar_flatten29, 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:10  br i1 %icmp_ln37, label %1, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:0  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:2  %icmp_ln38 = icmp eq i10 %indvar_flatten, -399

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:3  %select_ln43 = select i1 %icmp_ln38, i7 0, i7 %ii_0

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:4  %select_ln43_1 = select i1 %icmp_ln38, i7 0, i7 %jj_0

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:5  %select_ln43_2 = select i1 %icmp_ln38, i7 %k, i7 %k_0

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:7  %zext_ln43_1 = zext i7 %select_ln43_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:8  %mul_ln43_16 = mul i14 %zext_ln43_1, 100

]]></Node>
<StgValue><ssdm name="mul_ln43_16"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:9  %select_ln43_3 = select i1 %icmp_ln38, i7 1, i7 %or_ln43_3

]]></Node>
<StgValue><ssdm name="select_ln43_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:10  %select_ln43_4 = select i1 %icmp_ln38, i7 2, i7 %or_ln43_4

]]></Node>
<StgValue><ssdm name="select_ln43_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:11  %select_ln43_5 = select i1 %icmp_ln38, i7 3, i7 %or_ln43_5

]]></Node>
<StgValue><ssdm name="select_ln43_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:12  %icmp_ln39 = icmp ult i7 %jj_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:13  %or_ln43_6 = or i1 %icmp_ln38, %icmp_ln39

]]></Node>
<StgValue><ssdm name="or_ln43_6"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:14  %ii = add i7 %select_ln43, 4

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:15  %select_ln43_6 = select i1 %or_ln43_6, i7 %select_ln43_1, i7 0

]]></Node>
<StgValue><ssdm name="select_ln43_6"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:16  %select_ln43_7 = select i1 %or_ln43_6, i7 %select_ln43, i7 %ii

]]></Node>
<StgValue><ssdm name="select_ln43_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:22  %or_ln43_7 = or i7 %ii, 1

]]></Node>
<StgValue><ssdm name="or_ln43_7"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:23  %select_ln43_8 = select i1 %or_ln43_6, i7 %select_ln43_3, i7 %or_ln43_7

]]></Node>
<StgValue><ssdm name="select_ln43_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:29  %or_ln43_8 = or i7 %ii, 2

]]></Node>
<StgValue><ssdm name="or_ln43_8"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:30  %select_ln43_9 = select i1 %or_ln43_6, i7 %select_ln43_4, i7 %or_ln43_8

]]></Node>
<StgValue><ssdm name="select_ln43_9"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:36  %or_ln43_9 = or i7 %ii, 3

]]></Node>
<StgValue><ssdm name="or_ln43_9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0:37  %select_ln43_10 = select i1 %or_ln43_6, i7 %select_ln43_5, i7 %or_ln43_9

]]></Node>
<StgValue><ssdm name="select_ln43_10"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0:186  %add_ln38_1 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_0:187  %select_ln38 = select i1 %icmp_ln38, i10 1, i10 %add_ln38_1

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:17  %zext_ln43_2 = zext i7 %select_ln43_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:18  %mul_ln43_17 = mul i14 %zext_ln43_2, 100

]]></Node>
<StgValue><ssdm name="mul_ln43_17"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:46  %zext_ln43_10 = zext i7 %select_ln43_6 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_10"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:47  %add_ln43_20 = add i14 %mul_ln43_16, %zext_ln43_10

]]></Node>
<StgValue><ssdm name="add_ln43_20"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:48  %zext_ln43_11 = zext i14 %add_ln43_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_11"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:49  %B_addr = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln43_11

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:62  %B_load = load i16* %B_addr, align 2

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:67  %or_ln43 = or i7 %select_ln43_6, 1

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:68  %zext_ln43_16 = zext i7 %or_ln43 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_16"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:69  %add_ln43_25 = add i14 %mul_ln43_16, %zext_ln43_16

]]></Node>
<StgValue><ssdm name="add_ln43_25"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:70  %zext_ln43_17 = zext i14 %add_ln43_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_17"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:71  %B_addr_1 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln43_17

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:84  %B_load_1 = load i16* %B_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:6  %zext_ln43 = zext i7 %select_ln43_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:19  %add_ln43_16 = add i14 %mul_ln43_17, %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln43_16"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:20  %zext_ln43_3 = zext i14 %add_ln43_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:21  %A_addr = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln43_3

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:24  %zext_ln43_4 = zext i7 %select_ln43_8 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:25  %mul_ln43_18 = mul i14 %zext_ln43_4, 100

]]></Node>
<StgValue><ssdm name="mul_ln43_18"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:45  %A_load = load i16* %A_addr, align 2

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:50  %add_ln43_21 = add i14 %mul_ln43_17, %zext_ln43_10

]]></Node>
<StgValue><ssdm name="add_ln43_21"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:51  %zext_ln43_12 = zext i14 %add_ln43_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_12"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:52  %out_addr = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_12

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:62  %B_load = load i16* %B_addr, align 2

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:64  %out_load = load i16* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:72  %add_ln43_26 = add i14 %mul_ln43_17, %zext_ln43_16

]]></Node>
<StgValue><ssdm name="add_ln43_26"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:73  %zext_ln43_18 = zext i14 %add_ln43_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_18"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:74  %out_addr_1 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_18

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:84  %B_load_1 = load i16* %B_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:86  %out_load_1 = load i16* %out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_load_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:89  %or_ln43_1 = or i7 %select_ln43_6, 2

]]></Node>
<StgValue><ssdm name="or_ln43_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:90  %zext_ln43_22 = zext i7 %or_ln43_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_22"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:91  %add_ln43_30 = add i14 %mul_ln43_16, %zext_ln43_22

]]></Node>
<StgValue><ssdm name="add_ln43_30"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:92  %zext_ln43_23 = zext i14 %add_ln43_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_23"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:93  %B_addr_2 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln43_23

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:106  %B_load_2 = load i16* %B_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:111  %or_ln43_2 = or i7 %select_ln43_6, 3

]]></Node>
<StgValue><ssdm name="or_ln43_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:112  %zext_ln43_28 = zext i7 %or_ln43_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_28"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:113  %add_ln43_35 = add i14 %mul_ln43_16, %zext_ln43_28

]]></Node>
<StgValue><ssdm name="add_ln43_35"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:114  %zext_ln43_29 = zext i14 %add_ln43_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_29"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:115  %B_addr_3 = getelementptr [10000 x i16]* %B, i64 0, i64 %zext_ln43_29

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:128  %B_load_3 = load i16* %B_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="118" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:26  %add_ln43_17 = add i14 %mul_ln43_18, %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln43_17"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:27  %zext_ln43_5 = zext i14 %add_ln43_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:28  %A_addr_1 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:31  %zext_ln43_6 = zext i7 %select_ln43_9 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:32  %mul_ln43_19 = mul i14 %zext_ln43_6, 100

]]></Node>
<StgValue><ssdm name="mul_ln43_19"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:45  %A_load = load i16* %A_addr, align 2

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:64  %out_load = load i16* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:86  %out_load_1 = load i16* %out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="out_load_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:94  %add_ln43_31 = add i14 %mul_ln43_17, %zext_ln43_22

]]></Node>
<StgValue><ssdm name="add_ln43_31"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:95  %zext_ln43_24 = zext i14 %add_ln43_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_24"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:96  %out_addr_2 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_24

]]></Node>
<StgValue><ssdm name="out_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:106  %B_load_2 = load i16* %B_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:108  %out_load_2 = load i16* %out_addr_2, align 2

]]></Node>
<StgValue><ssdm name="out_load_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:116  %add_ln43_36 = add i14 %mul_ln43_17, %zext_ln43_28

]]></Node>
<StgValue><ssdm name="add_ln43_36"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:117  %zext_ln43_30 = zext i14 %add_ln43_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_30"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:118  %out_addr_3 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_30

]]></Node>
<StgValue><ssdm name="out_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:128  %B_load_3 = load i16* %B_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:130  %out_load_3 = load i16* %out_addr_3, align 2

]]></Node>
<StgValue><ssdm name="out_load_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:133  %A_load_1 = load i16* %A_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:33  %add_ln43_18 = add i14 %mul_ln43_19, %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln43_18"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:34  %zext_ln43_7 = zext i14 %add_ln43_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:35  %A_addr_2 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0:38  %zext_ln43_8 = zext i7 %select_ln43_10 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43_8"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:39  %mul_ln43_20 = mul i14 %zext_ln43_8, 100

]]></Node>
<StgValue><ssdm name="mul_ln43_20"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:53  %add_ln43_22 = add i14 %mul_ln43_18, %zext_ln43_10

]]></Node>
<StgValue><ssdm name="add_ln43_22"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:54  %zext_ln43_13 = zext i14 %add_ln43_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_13"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:55  %out_addr_4 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_13

]]></Node>
<StgValue><ssdm name="out_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:63  %mul_ln43 = mul i16 %B_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:65  %add_ln43 = add i16 %mul_ln43, %out_load

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:75  %add_ln43_27 = add i14 %mul_ln43_18, %zext_ln43_16

]]></Node>
<StgValue><ssdm name="add_ln43_27"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:76  %zext_ln43_19 = zext i14 %add_ln43_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_19"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:77  %out_addr_5 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_19

]]></Node>
<StgValue><ssdm name="out_addr_5"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:108  %out_load_2 = load i16* %out_addr_2, align 2

]]></Node>
<StgValue><ssdm name="out_load_2"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:130  %out_load_3 = load i16* %out_addr_3, align 2

]]></Node>
<StgValue><ssdm name="out_load_3"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:133  %A_load_1 = load i16* %A_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:135  %out_load_4 = load i16* %out_addr_4, align 2

]]></Node>
<StgValue><ssdm name="out_load_4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:139  %out_load_5 = load i16* %out_addr_5, align 2

]]></Node>
<StgValue><ssdm name="out_load_5"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:150  %A_load_2 = load i16* %A_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="156" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:40  %add_ln43_19 = add i14 %mul_ln43_20, %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln43_19"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:41  %zext_ln43_9 = zext i14 %add_ln43_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_9"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:42  %A_addr_3 = getelementptr [10000 x i16]* %A, i64 0, i64 %zext_ln43_9

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:85  %mul_ln43_1 = mul i16 %B_load_1, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln43_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:87  %add_ln43_1 = add i16 %mul_ln43_1, %out_load_1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:97  %add_ln43_32 = add i14 %mul_ln43_18, %zext_ln43_22

]]></Node>
<StgValue><ssdm name="add_ln43_32"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:98  %zext_ln43_25 = zext i14 %add_ln43_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_25"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:99  %out_addr_6 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_25

]]></Node>
<StgValue><ssdm name="out_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:119  %add_ln43_37 = add i14 %mul_ln43_18, %zext_ln43_28

]]></Node>
<StgValue><ssdm name="add_ln43_37"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:120  %zext_ln43_31 = zext i14 %add_ln43_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_31"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:121  %out_addr_7 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_31

]]></Node>
<StgValue><ssdm name="out_addr_7"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:135  %out_load_4 = load i16* %out_addr_4, align 2

]]></Node>
<StgValue><ssdm name="out_load_4"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:139  %out_load_5 = load i16* %out_addr_5, align 2

]]></Node>
<StgValue><ssdm name="out_load_5"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:143  %out_load_6 = load i16* %out_addr_6, align 2

]]></Node>
<StgValue><ssdm name="out_load_6"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:147  %out_load_7 = load i16* %out_addr_7, align 2

]]></Node>
<StgValue><ssdm name="out_load_7"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:150  %A_load_2 = load i16* %A_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:167  %A_load_3 = load i16* %A_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="173" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:56  %add_ln43_23 = add i14 %mul_ln43_19, %zext_ln43_10

]]></Node>
<StgValue><ssdm name="add_ln43_23"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:57  %zext_ln43_14 = zext i14 %add_ln43_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_14"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:58  %out_addr_8 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_14

]]></Node>
<StgValue><ssdm name="out_addr_8"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:78  %add_ln43_28 = add i14 %mul_ln43_19, %zext_ln43_16

]]></Node>
<StgValue><ssdm name="add_ln43_28"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:79  %zext_ln43_20 = zext i14 %add_ln43_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_20"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:80  %out_addr_9 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_20

]]></Node>
<StgValue><ssdm name="out_addr_9"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:107  %mul_ln43_2 = mul i16 %B_load_2, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln43_2"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:109  %add_ln43_2 = add i16 %mul_ln43_2, %out_load_2

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:143  %out_load_6 = load i16* %out_addr_6, align 2

]]></Node>
<StgValue><ssdm name="out_load_6"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:147  %out_load_7 = load i16* %out_addr_7, align 2

]]></Node>
<StgValue><ssdm name="out_load_7"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:152  %out_load_8 = load i16* %out_addr_8, align 2

]]></Node>
<StgValue><ssdm name="out_load_8"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:156  %out_load_9 = load i16* %out_addr_9, align 2

]]></Node>
<StgValue><ssdm name="out_load_9"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:167  %A_load_3 = load i16* %A_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="186" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:59  %add_ln43_24 = add i14 %mul_ln43_20, %zext_ln43_10

]]></Node>
<StgValue><ssdm name="add_ln43_24"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:81  %add_ln43_29 = add i14 %mul_ln43_20, %zext_ln43_16

]]></Node>
<StgValue><ssdm name="add_ln43_29"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:100  %add_ln43_33 = add i14 %mul_ln43_19, %zext_ln43_22

]]></Node>
<StgValue><ssdm name="add_ln43_33"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:101  %zext_ln43_26 = zext i14 %add_ln43_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_26"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:102  %out_addr_10 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_26

]]></Node>
<StgValue><ssdm name="out_addr_10"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:103  %add_ln43_34 = add i14 %mul_ln43_20, %zext_ln43_22

]]></Node>
<StgValue><ssdm name="add_ln43_34"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:122  %add_ln43_38 = add i14 %mul_ln43_19, %zext_ln43_28

]]></Node>
<StgValue><ssdm name="add_ln43_38"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:123  %zext_ln43_32 = zext i14 %add_ln43_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_32"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:124  %out_addr_11 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_32

]]></Node>
<StgValue><ssdm name="out_addr_11"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:125  %add_ln43_39 = add i14 %mul_ln43_20, %zext_ln43_28

]]></Node>
<StgValue><ssdm name="add_ln43_39"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:129  %mul_ln43_3 = mul i16 %B_load_3, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln43_3"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:131  %add_ln43_3 = add i16 %mul_ln43_3, %out_load_3

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:152  %out_load_8 = load i16* %out_addr_8, align 2

]]></Node>
<StgValue><ssdm name="out_load_8"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:156  %out_load_9 = load i16* %out_addr_9, align 2

]]></Node>
<StgValue><ssdm name="out_load_9"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:160  %out_load_10 = load i16* %out_addr_10, align 2

]]></Node>
<StgValue><ssdm name="out_load_10"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:164  %out_load_11 = load i16* %out_addr_11, align 2

]]></Node>
<StgValue><ssdm name="out_load_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:60  %zext_ln43_15 = zext i14 %add_ln43_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_15"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:61  %out_addr_12 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_15

]]></Node>
<StgValue><ssdm name="out_addr_12"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:82  %zext_ln43_21 = zext i14 %add_ln43_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_21"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:83  %out_addr_13 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_21

]]></Node>
<StgValue><ssdm name="out_addr_13"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:134  %mul_ln43_4 = mul i16 %B_load, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln43_4"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:136  %add_ln43_4 = add i16 %mul_ln43_4, %out_load_4

]]></Node>
<StgValue><ssdm name="add_ln43_4"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:160  %out_load_10 = load i16* %out_addr_10, align 2

]]></Node>
<StgValue><ssdm name="out_load_10"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:164  %out_load_11 = load i16* %out_addr_11, align 2

]]></Node>
<StgValue><ssdm name="out_load_11"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:169  %out_load_12 = load i16* %out_addr_12, align 2

]]></Node>
<StgValue><ssdm name="out_load_12"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:173  %out_load_13 = load i16* %out_addr_13, align 2

]]></Node>
<StgValue><ssdm name="out_load_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:104  %zext_ln43_27 = zext i14 %add_ln43_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_27"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:105  %out_addr_14 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_27

]]></Node>
<StgValue><ssdm name="out_addr_14"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:126  %zext_ln43_33 = zext i14 %add_ln43_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_33"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:127  %out_addr_15 = getelementptr [10000 x i16]* %out_r, i64 0, i64 %zext_ln43_33

]]></Node>
<StgValue><ssdm name="out_addr_15"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:138  %mul_ln43_5 = mul i16 %B_load_1, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln43_5"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:140  %add_ln43_5 = add i16 %mul_ln43_5, %out_load_5

]]></Node>
<StgValue><ssdm name="add_ln43_5"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:169  %out_load_12 = load i16* %out_addr_12, align 2

]]></Node>
<StgValue><ssdm name="out_load_12"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:173  %out_load_13 = load i16* %out_addr_13, align 2

]]></Node>
<StgValue><ssdm name="out_load_13"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:177  %out_load_14 = load i16* %out_addr_14, align 2

]]></Node>
<StgValue><ssdm name="out_load_14"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:181  %out_load_15 = load i16* %out_addr_15, align 2

]]></Node>
<StgValue><ssdm name="out_load_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="222" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:66  store i16 %add_ln43, i16* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:88  store i16 %add_ln43_1, i16* %out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:142  %mul_ln43_6 = mul i16 %B_load_2, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln43_6"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:144  %add_ln43_6 = add i16 %mul_ln43_6, %out_load_6

]]></Node>
<StgValue><ssdm name="add_ln43_6"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:177  %out_load_14 = load i16* %out_addr_14, align 2

]]></Node>
<StgValue><ssdm name="out_load_14"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:181  %out_load_15 = load i16* %out_addr_15, align 2

]]></Node>
<StgValue><ssdm name="out_load_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="228" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:110  store i16 %add_ln43_2, i16* %out_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:132  store i16 %add_ln43_3, i16* %out_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:146  %mul_ln43_7 = mul i16 %B_load_3, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln43_7"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:148  %add_ln43_7 = add i16 %mul_ln43_7, %out_load_7

]]></Node>
<StgValue><ssdm name="add_ln43_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="232" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:137  store i16 %add_ln43_4, i16* %out_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:141  store i16 %add_ln43_5, i16* %out_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:151  %mul_ln43_8 = mul i16 %B_load, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln43_8"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:153  %add_ln43_8 = add i16 %mul_ln43_8, %out_load_8

]]></Node>
<StgValue><ssdm name="add_ln43_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="236" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:145  store i16 %add_ln43_6, i16* %out_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:149  store i16 %add_ln43_7, i16* %out_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:155  %mul_ln43_9 = mul i16 %B_load_1, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln43_9"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:157  %add_ln43_9 = add i16 %mul_ln43_9, %out_load_9

]]></Node>
<StgValue><ssdm name="add_ln43_9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="240" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:154  store i16 %add_ln43_8, i16* %out_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:158  store i16 %add_ln43_9, i16* %out_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:159  %mul_ln43_10 = mul i16 %B_load_2, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln43_10"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:161  %add_ln43_10 = add i16 %mul_ln43_10, %out_load_10

]]></Node>
<StgValue><ssdm name="add_ln43_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="244" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:162  store i16 %add_ln43_10, i16* %out_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:163  %mul_ln43_11 = mul i16 %B_load_3, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln43_11"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:165  %add_ln43_11 = add i16 %mul_ln43_11, %out_load_11

]]></Node>
<StgValue><ssdm name="add_ln43_11"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:166  store i16 %add_ln43_11, i16* %out_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:185  %jj = add i7 %select_ln43_6, 4

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="249" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:168  %mul_ln43_12 = mul i16 %B_load, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln43_12"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:170  %add_ln43_12 = add i16 %mul_ln43_12, %out_load_12

]]></Node>
<StgValue><ssdm name="add_ln43_12"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:171  store i16 %add_ln43_12, i16* %out_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="252" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:172  %mul_ln43_13 = mul i16 %B_load_1, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln43_13"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:174  %add_ln43_13 = add i16 %mul_ln43_13, %out_load_13

]]></Node>
<StgValue><ssdm name="add_ln43_13"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:175  store i16 %add_ln43_13, i16* %out_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="255" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:176  %mul_ln43_14 = mul i16 %B_load_2, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln43_14"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:178  %add_ln43_14 = add i16 %mul_ln43_14, %out_load_14

]]></Node>
<StgValue><ssdm name="add_ln43_14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="257" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:180  %mul_ln43_15 = mul i16 %B_load_3, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln43_15"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:182  %add_ln43_15 = add i16 %mul_ln43_15, %out_load_15

]]></Node>
<StgValue><ssdm name="add_ln43_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">
</state>

<state id="23" st_id="23">
</state>

<state id="24" st_id="24">
</state>

<state id="25" st_id="25">
</state>

<state id="26" st_id="26">
</state>

<state id="27" st_id="27">
</state>

<state id="28" st_id="28">
</state>

<state id="29" st_id="29">
</state>

<state id="30" st_id="30">
</state>

<state id="31" st_id="31">
</state>

<state id="32" st_id="32">
</state>

<state id="33" st_id="33">
</state>

<state id="34" st_id="34">

<operation id="259" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:179  store i16 %add_ln43_14, i16* %out_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 62500, i64 62500, i64 62500) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:43  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:44  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
hls_label_0:183  store i16 %add_ln43_15, i16* %out_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:184  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:188  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="266" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
