################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2020/07/03 00:01:06)
# requested at line 3 in /home/disk/uvm_diag/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

+dvt_skip_compile+/home/disk/uvm_diag/include/*
+dvt_skip_compile+/home/disk/uvm_diag/generated_tb.bak/*
+dvt_skip_compile+/home/disk/uvm_diag/generated_tb/sim/*
-uvm
+incdir+generated_tb/tb/insgen/sv
+incdir+generated_tb/tb/top/sv
+incdir+generated_tb/tb/include
+incdir+generated_tb/tb/top_test/sv

# Available `ifdef / `ifndef controls:
# +define+UVM_POST_VERSION_1_1

generated_tb/tb/insgen/sv/insgen_pkg.sv
generated_tb/tb/top/sv/top_pkg.sv
generated_tb/tb/top_test/sv/top_test_pkg.sv
generated_tb/tb/top_tb/sv/top_tb.sv
generated_tb/tb/include/insgen_monitor_inc.sv
generated_tb/tb/insgen/sv/insgen_if.sv
dut/axi_master_wrapper.sv
dut/axi_mem.sv
dut/design.sv
dut/instruction_parser.sv
dut/lfsr5.sv
dut/masterif.sv
dut/memslave.sv
dut/sindrv.sv
dut/soc_top.sv
dut/umem.sv
generated_tb/dut/axi_master_wrapper.sv
generated_tb/dut/axi_mem.sv
generated_tb/dut/design.sv
generated_tb/dut/instruction_parser.sv
generated_tb/dut/lfsr5.sv
generated_tb/dut/masterif.sv
generated_tb/dut/memslave.sv
generated_tb/dut/sindrv.sv
generated_tb/dut/soc_top.sv
generated_tb/dut/umem.sv
generated_tb/tb/include/ins_constraints.sv
generated_tb/tb/include/insgen_driver_inc.sv
generated_tb/tb/top_tb/sv/top_th.sv
dut/axil_int.sv
dut/mdriver_int.sv
generated_tb/dut/axil_int.sv
generated_tb/dut/mdriver_int.sv
dut/defines.sv
generated_tb/dut/defines.sv
generated_tb/dut/cpu.sv
dut/cpu.sv

