<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1474" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1474{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1474{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1474{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1474{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t5_1474{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_1474{left:69px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t7_1474{left:69px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_1474{left:69px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1474{left:69px;bottom:956px;letter-spacing:0.14px;}
#ta_1474{left:151px;bottom:956px;letter-spacing:0.17px;word-spacing:0.01px;}
#tb_1474{left:69px;bottom:933px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tc_1474{left:69px;bottom:917px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_1474{left:69px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#te_1474{left:69px;bottom:877px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_1474{left:69px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_1474{left:69px;bottom:837px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#th_1474{left:69px;bottom:820px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#ti_1474{left:69px;bottom:794px;}
#tj_1474{left:95px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tk_1474{left:69px;bottom:771px;}
#tl_1474{left:95px;bottom:774px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tm_1474{left:69px;bottom:748px;}
#tn_1474{left:95px;bottom:752px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_1474{left:69px;bottom:725px;}
#tp_1474{left:95px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_1474{left:95px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_1474{left:69px;bottom:644px;letter-spacing:0.18px;}
#ts_1474{left:150px;bottom:644px;letter-spacing:0.2px;}
#tt_1474{left:69px;bottom:620px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tu_1474{left:69px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tv_1474{left:69px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_1474{left:69px;bottom:518px;letter-spacing:0.18px;}
#tx_1474{left:150px;bottom:518px;letter-spacing:0.2px;word-spacing:-0.01px;}
#ty_1474{left:69px;bottom:459px;letter-spacing:0.14px;}
#tz_1474{left:151px;bottom:459px;letter-spacing:0.15px;word-spacing:0.01px;}
#t10_1474{left:69px;bottom:437px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#t11_1474{left:69px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t12_1474{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_1474{left:69px;bottom:380px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_1474{left:69px;bottom:322px;letter-spacing:0.14px;}
#t15_1474{left:151px;bottom:322px;letter-spacing:0.16px;word-spacing:0.01px;}
#t16_1474{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_1474{left:69px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_1474{left:69px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t19_1474{left:69px;bottom:207px;letter-spacing:0.14px;}
#t1a_1474{left:151px;bottom:207px;letter-spacing:0.17px;}
#t1b_1474{left:69px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_1474{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1474{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1474{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1474{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1474{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1474{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1474" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1474Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1474" style="-webkit-user-select: none;"><object width="935" height="1210" data="1474/1474.svg" type="image/svg+xml" id="pdf1474" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1474" class="t s1_1474">39-14 </span><span id="t2_1474" class="t s1_1474">Vol. 3D </span>
<span id="t3_1474" class="t s2_1474">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1474" class="t s3_1474">4. If an RTM transaction is executing inside an enclave and there is a data access to an address within the enclave </span>
<span id="t5_1474" class="t s3_1474">that denied due to EPCM content (e.g., to a page belonging to a different enclave), the transaction is aborted and </span>
<span id="t6_1474" class="t s3_1474">control is transferred to the fallback handler. No #GP is delivered. </span>
<span id="t7_1474" class="t s3_1474">5. If an RTM transaction executing inside an enclave aborts and the address of the fallback handler is outside the </span>
<span id="t8_1474" class="t s3_1474">enclave, a #GP is delivered after the abort (EIP reported is that of the fallback handler). </span>
<span id="t9_1474" class="t s4_1474">39.13.1 </span><span id="ta_1474" class="t s4_1474">HLE and RTM Debug </span>
<span id="tb_1474" class="t s3_1474">RTM debug will be suppressed on opt-out enclave entry. After opt-out entry, the logical processor will behave as if </span>
<span id="tc_1474" class="t s3_1474">IA32_DEBUG_CTL[15]=0. Any #DB detected inside an RTM transaction region will just cause an abort with no </span>
<span id="td_1474" class="t s3_1474">exception delivered. </span>
<span id="te_1474" class="t s3_1474">After opt-in entry, if either DR7[11] = 0 OR IA32_DEBUGCTL[15] = 0, any #DB or #BP detected inside an RTM </span>
<span id="tf_1474" class="t s3_1474">transaction region will just cause an abort with no exception delivered. </span>
<span id="tg_1474" class="t s3_1474">After opt-in entry, if DR7[11] = 1 AND IA32_DEBUGCTL[15] = 1, any #DB or #BP detected inside an RTM transla- </span>
<span id="th_1474" class="t s3_1474">tion will </span>
<span id="ti_1474" class="t s5_1474">• </span><span id="tj_1474" class="t s3_1474">terminate speculative execution, </span>
<span id="tk_1474" class="t s5_1474">• </span><span id="tl_1474" class="t s3_1474">set RIP to the address of the XBEGIN instruction, and </span>
<span id="tm_1474" class="t s5_1474">• </span><span id="tn_1474" class="t s3_1474">be delivered as #DB (implying an Intel SGX AEX; any #BP is converted to #DB). </span>
<span id="to_1474" class="t s5_1474">• </span><span id="tp_1474" class="t s3_1474">DR6[16] will be cleared, indicating RTM debug (if the #DB causes a VM exit, DR6 is not modified but bit 16 of </span>
<span id="tq_1474" class="t s3_1474">the pending debug exceptions field in the VMCS will be set). </span>
<span id="tr_1474" class="t s6_1474">39.14 </span><span id="ts_1474" class="t s6_1474">INTEL® SGX INTERACTIONS WITH S STATES </span>
<span id="tt_1474" class="t s3_1474">Whenever an Intel SGX enabled processor enters S3-S5 state, enclaves are destroyed. This is due to the EPC being </span>
<span id="tu_1474" class="t s3_1474">destroyed when power down occurs. It is the application runtime’s responsibility to re-instantiate an enclave after </span>
<span id="tv_1474" class="t s3_1474">a power transition for which the enclaves were destroyed. </span>
<span id="tw_1474" class="t s6_1474">39.15 </span><span id="tx_1474" class="t s6_1474">INTEL® SGX INTERACTIONS WITH MACHINE CHECK ARCHITECTURE (MCA) </span>
<span id="ty_1474" class="t s4_1474">39.15.1 </span><span id="tz_1474" class="t s4_1474">Interactions with MCA Events </span>
<span id="t10_1474" class="t s3_1474">All architecturally visible machine check events (#MC and CMCI) that are detected while inside an enclave cause an </span>
<span id="t11_1474" class="t s3_1474">asynchronous enclave exit. </span>
<span id="t12_1474" class="t s3_1474">Any machine check exception (#MC) that occurs after Intel SGX is first enables causes Intel SGX to be disabled, </span>
<span id="t13_1474" class="t s3_1474">(CPUID.SGX_Leaf.0:EAX[SGX1] == 0). It cannot be enabled until after the next reset. </span>
<span id="t14_1474" class="t s4_1474">39.15.2 </span><span id="t15_1474" class="t s4_1474">Machine Check Enables (IA32_MCi_CTL) </span>
<span id="t16_1474" class="t s3_1474">All supported IA32_MCi_CTL bits for all the machine check banks must be set for Intel SGX to be available </span>
<span id="t17_1474" class="t s3_1474">(CPUID.SGX_Leaf.0:EAX[SGX1] == 1). Any act of clearing bits from '1 to '0 in any of the IA32_MCi_CTL register </span>
<span id="t18_1474" class="t s3_1474">may disable Intel SGX (set CPUID.SGX_Leaf.0:EAX[SGX1] to 0) until the next reset. </span>
<span id="t19_1474" class="t s4_1474">39.15.3 </span><span id="t1a_1474" class="t s4_1474">CR4.MCE </span>
<span id="t1b_1474" class="t s3_1474">CR4.MCE can be set or cleared with no interactions with Intel SGX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
