<stg><name>word_width_manual_Pipeline_LOAD</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="21" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="21" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %t_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="21" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %x_idx_V_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_idx_V_new_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %x_idx_V_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_idx_V_flag_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %x_x_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %x_sel_wr_V_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %x_sel_wr_V_load

]]></Node>
<StgValue><ssdm name="x_sel_wr_V_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:9 %x_write3_V_load_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x_write3_V_load

]]></Node>
<StgValue><ssdm name="x_write3_V_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:10 %x_idx_V_load_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %x_idx_V_load

]]></Node>
<StgValue><ssdm name="x_idx_V_load_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i1 0, i1 %x_idx_V_flag_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i21 %x_idx_V_load_read, i21 %t_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i24 %x_write3_V_load_read, i24 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i2 %x_sel_wr_V_load_read, i2 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i21 0, i21 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:0 %i_V_1 = load i21 %i_V

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1 %icmp_ln20 = icmp_eq  i21 %i_V_1, i21 1228800

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3 %i = add i21 %i_V_1, i21 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln20 = br i1 %icmp_ln20, void %.split, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.split:0 %p_load = load i2 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="21">
<![CDATA[
.split:4 %zext_ln587 = zext i21 %i_V_1

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="21" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_in_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="21">
<![CDATA[
.split:8 %p_Val2_5 = load i21 %x_in_addr

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:29 %add_ln885 = add i2 %p_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:30 %icmp_ln1064 = icmp_eq  i2 %add_ln885, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:31 %br_ln13 = br i1 %icmp_ln1064, void %.split..split._crit_edge_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split..split._crit_edge_crit_edge:0 %store_ln13 = store i2 %add_ln885, i2 %empty

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.split..split._crit_edge_crit_edge:1 %br_ln13 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:0 %t_V_1_load = load i21 %t_V_1

]]></Node>
<StgValue><ssdm name="t_V_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1 %add_ln885_2 = add i21 %t_V_1_load, i21 1

]]></Node>
<StgValue><ssdm name="add_ln885_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:5 %store_ln16 = store i1 1, i1 %x_idx_V_flag_0

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6 %store_ln16 = store i21 %add_ln885_2, i21 %x_idx_V_new_0

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln16 = store i21 %add_ln885_2, i21 %t_V_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
:8 %store_ln16 = store i2 0, i2 %empty

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split._crit_edge:0 %t_V_1_load_1 = load i21 %t_V_1

]]></Node>
<StgValue><ssdm name="t_V_1_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split._crit_edge:3 %icmp_ln1064_2 = icmp_eq  i21 %t_V_1_load_1, i21 409600

]]></Node>
<StgValue><ssdm name="icmp_ln1064_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split._crit_edge:6 %select_ln18_1 = select i1 %icmp_ln1064_2, i21 0, i21 %t_V_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split._crit_edge:9 %store_ln18 = store i21 %select_ln18_1, i21 %t_V_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:11 %store_ln20 = store i21 %i, i21 %i_V

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %p_load8 = load i2 %empty

]]></Node>
<StgValue><ssdm name="p_load8"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:1 %p_Val2_load_1 = load i24 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="21" op_0_bw="21">
<![CDATA[
.loopexit.loopexit.exitStub:2 %x_idx_V_new_0_load = load i21 %x_idx_V_new_0

]]></Node>
<StgValue><ssdm name="x_idx_V_new_0_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:3 %x_idx_V_flag_0_load = load i1 %x_idx_V_flag_0

]]></Node>
<StgValue><ssdm name="x_idx_V_flag_0_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
.loopexit.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %x_idx_V_flag_0_out, i1 %x_idx_V_flag_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="21">
<![CDATA[
.loopexit.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %x_idx_V_new_0_out, i21 %x_idx_V_new_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
.loopexit.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_Val2_out, i24 %p_Val2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.loopexit.loopexit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %p_out, i2 %p_load8

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.split:1 %p_Val2_load = load i24 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln321"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:5 %Lo = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %p_load, i3 0

]]></Node>
<StgValue><ssdm name="Lo"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:6 %Hi = or i5 %Lo, i5 7

]]></Node>
<StgValue><ssdm name="Hi"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="21">
<![CDATA[
.split:8 %p_Val2_5 = load i21 %x_in_addr

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="8">
<![CDATA[
.split:9 %zext_ln232 = zext i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:10 %icmp_ln414 = icmp_ugt  i5 %Lo, i5 %Hi

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:11 %sub_ln414 = sub i5 23, i5 %Lo

]]></Node>
<StgValue><ssdm name="sub_ln414"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:12 %select_ln414 = select i1 %icmp_ln414, i5 %Lo, i5 %Hi

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:13 %select_ln414_1 = select i1 %icmp_ln414, i5 %Hi, i5 %Lo

]]></Node>
<StgValue><ssdm name="select_ln414_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:14 %select_ln414_2 = select i1 %icmp_ln414, i5 %sub_ln414, i5 %Lo

]]></Node>
<StgValue><ssdm name="select_ln414_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:15 %sub_ln414_1 = sub i5 23, i5 %select_ln414

]]></Node>
<StgValue><ssdm name="sub_ln414_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="5">
<![CDATA[
.split:16 %zext_ln414 = zext i5 %select_ln414_2

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="5">
<![CDATA[
.split:17 %zext_ln414_1 = zext i5 %select_ln414_1

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="5">
<![CDATA[
.split:18 %zext_ln414_2 = zext i5 %sub_ln414_1

]]></Node>
<StgValue><ssdm name="zext_ln414_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:19 %shl_ln414 = shl i24 %zext_ln232, i24 %zext_ln414

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:20 %tmp = partselect i24 @llvm.part.select.i24, i24 %shl_ln414, i32 23, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split:21 %select_ln414_3 = select i1 %icmp_ln414, i24 %tmp, i24 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:22 %shl_ln414_1 = shl i24 16777215, i24 %zext_ln414_1

]]></Node>
<StgValue><ssdm name="shl_ln414_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:23 %lshr_ln414 = lshr i24 16777215, i24 %zext_ln414_2

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:24 %and_ln414 = and i24 %shl_ln414_1, i24 %lshr_ln414

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:25 %xor_ln414 = xor i24 %and_ln414, i24 16777215

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:26 %and_ln414_1 = and i24 %p_Val2_load, i24 %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:27 %and_ln414_2 = and i24 %select_ln414_3, i24 %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:28 %p_Result_s = or i24 %and_ln414_1, i24 %and_ln414_2

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="21">
<![CDATA[
:2 %zext_ln587_1 = zext i21 %t_V_1_load

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %x_x_V_addr = getelementptr i24 %x_x_V, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="x_x_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="24" op_1_bw="19">
<![CDATA[
:4 %store_ln14 = store i24 %p_Result_s, i19 %x_x_V_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln16 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1064_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.split._crit_edge:1 %x_idx_V_new_0_load_1 = load i21 %x_idx_V_new_0

]]></Node>
<StgValue><ssdm name="x_idx_V_new_0_load_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split._crit_edge:2 %x_idx_V_flag_0_load_1 = load i1 %x_idx_V_flag_0

]]></Node>
<StgValue><ssdm name="x_idx_V_flag_0_load_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge:4 %or_ln18 = or i1 %icmp_ln1064_2, i1 %x_idx_V_flag_0_load_1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split._crit_edge:5 %select_ln18 = select i1 %icmp_ln1064_2, i21 0, i21 %x_idx_V_new_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split._crit_edge:7 %store_ln18 = store i1 %or_ln18, i1 %x_idx_V_flag_0

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:8 %store_ln18 = store i21 %select_ln18, i21 %x_idx_V_new_0

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:10 %store_ln414 = store i24 %p_Result_s, i24 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
