ARM GAS  /tmp/cctQ84fP.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB58:
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****  ******************************************************************************
   4:Src/main.c    ****  * @file           : main.c
   5:Src/main.c    ****  * @brief          : Main program body
   6:Src/main.c    ****  ******************************************************************************
   7:Src/main.c    ****  * @attention
   8:Src/main.c    ****  *
   9:Src/main.c    ****  * Copyright (c) 2023 STMicroelectronics.
  10:Src/main.c    ****  * All rights reserved.
  11:Src/main.c    ****  *
  12:Src/main.c    ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Src/main.c    ****  * in the root directory of this software component.
  14:Src/main.c    ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Src/main.c    ****  *
  16:Src/main.c    ****  ******************************************************************************
  17:Src/main.c    ****  */
  18:Src/main.c    **** /* USER CODE END Header */
  19:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  20:Src/main.c    **** #include <string.h>
  21:Src/main.c    **** #include "main.h"
  22:Src/main.c    **** #include "pins.h"
  23:Src/main.c    **** #include <stdbool.h>
  24:Src/main.c    **** #include "motor.h"
  25:Src/main.c    **** 
  26:Src/main.c    **** 
  27:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  28:Src/main.c    **** /* USER CODE BEGIN Includes */
  29:Src/main.c    **** 
  30:Src/main.c    **** /* USER CODE END Includes */
  31:Src/main.c    **** 
  32:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  33:Src/main.c    **** /* USER CODE BEGIN PTD */
ARM GAS  /tmp/cctQ84fP.s 			page 2


  34:Src/main.c    **** 
  35:Src/main.c    **** /* USER CODE END PTD */
  36:Src/main.c    **** 
  37:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  38:Src/main.c    **** /* USER CODE BEGIN PD */
  39:Src/main.c    **** 
  40:Src/main.c    **** /* USER CODE END PD */
  41:Src/main.c    **** 
  42:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  43:Src/main.c    **** /* USER CODE BEGIN PM */
  44:Src/main.c    **** 
  45:Src/main.c    **** /* USER CODE END PM */
  46:Src/main.c    **** 
  47:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  48:Src/main.c    **** TIM_HandleTypeDef htim1;
  49:Src/main.c    **** #define TRIG_PIN_LEFT GPIO_PIN_11
  50:Src/main.c    **** #define TRIG_PIN_RIGHT GPIO_PIN_13
  51:Src/main.c    **** #define TRIG_PORT GPIOB
  52:Src/main.c    **** #define ECHO_PIN_LEFT GPIO_PIN_12
  53:Src/main.c    **** #define ECHO_PIN_RIGHT GPIO_PIN_14
  54:Src/main.c    **** #define ECHO_PORT GPIOB
  55:Src/main.c    **** volatile uint32_t pMillis;
  56:Src/main.c    **** volatile uint16_t startTime;
  57:Src/main.c    **** volatile uint16_t Value1 = 0;
  58:Src/main.c    **** volatile uint16_t Value2 = 0;
  59:Src/main.c    **** volatile uint16_t leftDistance = 0;
  60:Src/main.c    **** volatile uint16_t rightDistance = 0;
  61:Src/main.c    **** 
  62:Src/main.c    **** /* USER CODE BEGIN PV */
  63:Src/main.c    **** 
  64:Src/main.c    **** /* USER CODE END PV */
  65:Src/main.c    **** 
  66:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  67:Src/main.c    **** void SystemClock_Config(void);
  68:Src/main.c    **** static void MX_GPIO_Init(void);
  69:Src/main.c    **** static void MX_TIM15_Init(void);
  70:Src/main.c    **** /* USER CODE BEGIN PFP */
  71:Src/main.c    **** 
  72:Src/main.c    **** /* USER CODE END PFP */
  73:Src/main.c    **** 
  74:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
  75:Src/main.c    **** /* USER CODE BEGIN 0 */
  76:Src/main.c    **** #define LED_RED GPIO_PIN_6
  77:Src/main.c    **** #define LED_BLUE GPIO_PIN_7
  78:Src/main.c    **** #define LED_ORANGE GPIO_PIN_8
  79:Src/main.c    **** #define LED_GREEN GPIO_PIN_9
  80:Src/main.c    **** #define TOGGLE_LED(led) (HAL_GPIO_TogglePin(GPIOC, led))
  81:Src/main.c    **** 
  82:Src/main.c    **** void LED_Init(uint32_t pins) {
  83:Src/main.c    **** 	/* __HAL_RCC_GPIOC_CLK_ENABLE(); */
  84:Src/main.c    **** 
  85:Src/main.c    **** 	GPIO_InitTypeDef gpio_led_init = {pins,
  86:Src/main.c    **** 		GPIO_MODE_OUTPUT_PP,
  87:Src/main.c    **** 		GPIO_SPEED_FREQ_LOW,
  88:Src/main.c    **** 		GPIO_NOPULL
  89:Src/main.c    **** 	};
  90:Src/main.c    **** 	HAL_GPIO_Init(GPIOC, &gpio_led_init);
ARM GAS  /tmp/cctQ84fP.s 			page 3


  91:Src/main.c    **** }
  92:Src/main.c    **** 
  93:Src/main.c    **** /**
  94:Src/main.c    ****  * @brief Enable proper GPIO pins and set up their alternate
  95:Src/main.c    ****  *        functions appropriately.
  96:Src/main.c    ****  *        Pins defined in pins.h and pins.c.
  97:Src/main.c    ****  */
  98:Src/main.c    **** void GPIO_AF_Init() {
  99:Src/main.c    **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 100:Src/main.c    **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 101:Src/main.c    **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
 102:Src/main.c    **** 
 103:Src/main.c    **** 	// uart_pins
 104:Src/main.c    **** 	HAL_GPIO_Init(uart_pins.rx.gpio, &(uart_pins.rx.pin));
 105:Src/main.c    **** 	HAL_GPIO_Init(uart_pins.tx.gpio, &(uart_pins.tx.pin));
 106:Src/main.c    **** 
 107:Src/main.c    **** 	// motor_left_pins
 108:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.enable.gpio, &motor_left_pins.enable.pin);
 109:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.dir_a.gpio, &motor_left_pins.dir_a.pin);
 110:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.dir_b.gpio, &motor_left_pins.dir_b.pin);
 111:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.enc_a.gpio, &motor_left_pins.enc_a.pin);
 112:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.enc_b.gpio, &motor_left_pins.enc_b.pin);
 113:Src/main.c    **** 
 114:Src/main.c    **** 	// motor_right_pins
 115:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.enable.gpio, &motor_right_pins.enable.pin);
 116:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.dir_a.gpio, &motor_right_pins.dir_a.pin);
 117:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.dir_b.gpio, &motor_right_pins.dir_b.pin);
 118:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.enc_a.gpio, &motor_right_pins.enc_a.pin);
 119:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.enc_b.gpio, &motor_right_pins.enc_b.pin);
 120:Src/main.c    **** 
 121:Src/main.c    **** 	// ultrasonic_left_pins
 122:Src/main.c    **** 	HAL_GPIO_Init(ultrasonic_left_pins.echo.gpio, &ultrasonic_left_pins.echo.pin);
 123:Src/main.c    **** 	HAL_GPIO_Init(ultrasonic_left_pins.trig.gpio, &ultrasonic_left_pins.trig.pin);
 124:Src/main.c    **** 
 125:Src/main.c    **** 	// ultrasonic_right_pins
 126:Src/main.c    **** 	HAL_GPIO_Init(ultrasonic_right_pins.echo.gpio, &ultrasonic_right_pins.echo.pin);
 127:Src/main.c    **** 	HAL_GPIO_Init(ultrasonic_right_pins.trig.gpio, &ultrasonic_right_pins.trig.pin);
 128:Src/main.c    **** }
 129:Src/main.c    **** 
 130:Src/main.c    **** /**
 131:Src/main.c    ****  * @brief Enable the USART3 peripheral.
 132:Src/main.c    ****  */
 133:Src/main.c    **** void USART_Init() {
 134:Src/main.c    **** 	__HAL_RCC_USART3_CLK_ENABLE();
 135:Src/main.c    **** 	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 136:Src/main.c    **** 
 137:Src/main.c    **** 	//Set baud rate
 138:Src/main.c    **** 	USART3->CR1 &= ~(1<<15);
 139:Src/main.c    **** 	USART3->BRR = HAL_RCC_GetHCLKFreq() / 9600; //this is the baud rate we need to 
 140:Src/main.c    **** 												//use with the BT adapter
 141:Src/main.c    **** 
 142:Src/main.c    **** 												//Enable transmitter
 143:Src/main.c    **** 	USART3->CR1 |= (1<<3);
 144:Src/main.c    **** 
 145:Src/main.c    **** 	//Enable receiver
 146:Src/main.c    **** 	USART3->CR1 |= (1<<2);
 147:Src/main.c    **** 
ARM GAS  /tmp/cctQ84fP.s 			page 4


 148:Src/main.c    **** 	//Enable the receive register not empty interrupt
 149:Src/main.c    **** 	USART3->CR1 |= USART_CR1_RXNEIE;
 150:Src/main.c    **** 
 151:Src/main.c    **** 	//Enable USART3
 152:Src/main.c    **** 	USART3->CR1 |= 1;
 153:Src/main.c    **** }
 154:Src/main.c    **** 
 155:Src/main.c    **** /**
 156:Src/main.c    ****  * @brief Sends a single character on the USART.
 157:Src/main.c    ****  *
 158:Src/main.c    ****  * @param c: the character to be sent
 159:Src/main.c    ****  */
 160:Src/main.c    **** void USART_SendChar(uint8_t c) {
 161:Src/main.c    **** 	while(!(USART3->ISR & USART_ISR_TXE))
 162:Src/main.c    **** 		;
 163:Src/main.c    **** 
 164:Src/main.c    **** 	USART3->TDR = c;
 165:Src/main.c    **** }
 166:Src/main.c    **** 
 167:Src/main.c    **** /**
 168:Src/main.c    ****  * @brief Sends a string on the USART.
 169:Src/main.c    ****  *
 170:Src/main.c    ****  * @param p_string: pointer to string to send
 171:Src/main.c    ****  */
 172:Src/main.c    **** void USART_SendString(uint8_t* p_string) {
 173:Src/main.c    **** 	while(*p_string != 0) {
 174:Src/main.c    **** 		USART_SendChar(*p_string);
 175:Src/main.c    **** 		p_string++;
 176:Src/main.c    **** 	}
 177:Src/main.c    **** 	USART_SendChar(0);
 178:Src/main.c    **** }
 179:Src/main.c    **** 
 180:Src/main.c    **** volatile uint8_t command[3];
 181:Src/main.c    **** volatile uint8_t incomingCommand = 0;
 182:Src/main.c    **** 
 183:Src/main.c    **** void ClearCommand(){
 184:Src/main.c    **** 	uint8_t prompt[] = "CMD> ";
 185:Src/main.c    **** 	memset(command, 0, sizeof(command));
 186:Src/main.c    **** 	incomingCommand = 0;
 187:Src/main.c    **** 	USART_SendString(prompt);
 188:Src/main.c    **** }
 189:Src/main.c    **** 
 190:Src/main.c    **** void USART3_4_IRQHandler(){
 191:Src/main.c    **** 	uint8_t err[] = "Command too long!\n";
 192:Src/main.c    **** 	incomingCommand = 1;
 193:Src/main.c    **** 	while(!(USART3->ISR & (1<<5)))
 194:Src/main.c    **** 		;
 195:Src/main.c    **** 	if(command[0]){
 196:Src/main.c    **** 		if(command[1]){
 197:Src/main.c    **** 			USART_SendString(err);
 198:Src/main.c    **** 			ClearCommand();
 199:Src/main.c    **** 		}
 200:Src/main.c    **** 		else{
 201:Src/main.c    **** 			command[1] = USART3->RDR;
 202:Src/main.c    **** 		}
 203:Src/main.c    **** 	}
 204:Src/main.c    **** 	else{
ARM GAS  /tmp/cctQ84fP.s 			page 5


 205:Src/main.c    **** 		command[0] = USART3->RDR;
 206:Src/main.c    **** 	}
 207:Src/main.c    **** }
 208:Src/main.c    **** 
 209:Src/main.c    **** void Log(){
 210:Src/main.c    **** 	uint8_t str_buff[32];
 211:Src/main.c    **** 
 212:Src/main.c    **** 	sprintf(str_buff, "Ultrasonic right: %d\n", GetUltrasonic(&ultrasonic_right_pins));
 213:Src/main.c    **** 	USART_SendString(str_buff);
 214:Src/main.c    **** 
 215:Src/main.c    **** 	sprintf(str_buff, "Ultrasonic left: %d\n", GetUltrasonic(&ultrasonic_left_pins));
 216:Src/main.c    **** 	USART_SendString(str_buff);
 217:Src/main.c    **** }
 218:Src/main.c    **** 
 219:Src/main.c    **** void Proceed(){
 220:Src/main.c    **** 	uint8_t* err = "Not yet implemented\n";
 221:Src/main.c    **** 	USART_SendString(err);
 222:Src/main.c    **** }
 223:Src/main.c    **** 
 224:Src/main.c    **** void ProcessCommand(uint8_t direction, uint8_t distance){
 225:Src/main.c    **** 	uint32_t left_motor_pin;
 226:Src/main.c    **** 	uint32_t right_motor_pin;
 227:Src/main.c    **** 	int32_t CH1_DC = 65535;
 228:Src/main.c    **** 
 229:Src/main.c    **** 	uint8_t err[] = "ERROR: Invalid command!\n";
 230:Src/main.c    **** 
 231:Src/main.c    **** 	uint8_t forward[] = "Moving forward ";
 232:Src/main.c    **** 	uint8_t left[] = "Turning left ";
 233:Src/main.c    **** 	uint8_t right[] = "Turning right ";
 234:Src/main.c    **** 	uint8_t log[] = "Logging sensor data\n";
 235:Src/main.c    **** 	uint8_t proceed[] = "Entering autonomous mode...\n";
 236:Src/main.c    **** 	uint8_t stop[] = "Stopping all motors!\n";
 237:Src/main.c    **** 
 238:Src/main.c    **** 	MotorCommand motorcmd = {0};
 239:Src/main.c    **** 
 240:Src/main.c    **** 	uint8_t* part1;
 241:Src/main.c    **** 	uint8_t part2[15];
 242:Src/main.c    **** 	uint8_t zero = 0;
 243:Src/main.c    **** 	memcpy(part2, &zero, 15);
 244:Src/main.c    **** 
 245:Src/main.c    **** 	switch(direction){
 246:Src/main.c    **** 		case 'w':
 247:Src/main.c    **** 			part1 = forward;
 248:Src/main.c    **** 			motorcmd.dir = FORWARD;
 249:Src/main.c    **** 			break;
 250:Src/main.c    **** 		case 'a':
 251:Src/main.c    **** 			part1 = left;
 252:Src/main.c    **** 			motorcmd.dir = LEFT;
 253:Src/main.c    **** 			break;
 254:Src/main.c    **** 		case 'd':
 255:Src/main.c    **** 			part1 = right;
 256:Src/main.c    **** 			motorcmd.dir = RIGHT;
 257:Src/main.c    **** 			break;
 258:Src/main.c    **** 		case 'l':
 259:Src/main.c    **** 			part1 = log;
 260:Src/main.c    **** 			USART_SendString(part1);
 261:Src/main.c    **** 			Log();
ARM GAS  /tmp/cctQ84fP.s 			page 6


 262:Src/main.c    **** 			ClearCommand();
 263:Src/main.c    **** 			return;
 264:Src/main.c    **** 		case 'p':
 265:Src/main.c    **** 			part1 = proceed;
 266:Src/main.c    **** 			USART_SendString(part1);
 267:Src/main.c    **** 			Proceed();
 268:Src/main.c    **** 			ClearCommand();
 269:Src/main.c    **** 			return;
 270:Src/main.c    **** 		case 'x':
 271:Src/main.c    **** 			part1 = stop;
 272:Src/main.c    **** 			USART_SendString(part1);
 273:Src/main.c    **** 			motorcmd.dir = OFF;
 274:Src/main.c    **** 			ClearCommand();
 275:Src/main.c    **** 			MoveMotors(&motorcmd);
 276:Src/main.c    **** 			return;
 277:Src/main.c    **** 		default:
 278:Src/main.c    **** 			USART_SendString(err);
 279:Src/main.c    **** 			ClearCommand();
 280:Src/main.c    **** 			return;
 281:Src/main.c    **** 	}
 282:Src/main.c    **** 
 283:Src/main.c    **** 	//these are for "vector commands" only:
 284:Src/main.c    **** 
 285:Src/main.c    **** 	if(distance == '0' && direction == 'w'){
 286:Src/main.c    **** 		sprintf(part2, "indefinitely\n");
 287:Src/main.c    **** 		motorcmd.amount = 0;
 288:Src/main.c    **** 	}
 289:Src/main.c    **** 	else if(distance < '1' || distance > '9'){
 290:Src/main.c    **** 		USART_SendString(err);
 291:Src/main.c    **** 		ClearCommand();
 292:Src/main.c    **** 		return;
 293:Src/main.c    **** 	}
 294:Src/main.c    **** 	else{
 295:Src/main.c    **** 		uint8_t dist = (distance - '0') * 20;
 296:Src/main.c    **** 		sprintf(part2, "%d\n", dist);
 297:Src/main.c    **** 		motorcmd.amount = dist;
 298:Src/main.c    **** 	}
 299:Src/main.c    **** 
 300:Src/main.c    **** 
 301:Src/main.c    **** 	USART_SendString(part1);
 302:Src/main.c    **** 	USART_SendString(part2);
 303:Src/main.c    **** 
 304:Src/main.c    **** 	TIM2->CCR1 = CH1_DC;
 305:Src/main.c    **** 	HAL_Delay(1000);
 306:Src/main.c    **** 	TIM2->CCR1 = 0;
 307:Src/main.c    **** 
 308:Src/main.c    **** 	uint8_t* result = MoveMotors(&motorcmd);
 309:Src/main.c    **** 	USART_SendString(result);
 310:Src/main.c    **** 
 311:Src/main.c    **** 	ClearCommand();
 312:Src/main.c    **** 
 313:Src/main.c    **** 
 314:Src/main.c    **** 	// Example code while loop
 315:Src/main.c    **** 	//    while (1)
 316:Src/main.c    **** 	//    {
 317:Src/main.c    **** 	//        while(CH1_DC < 65535)
 318:Src/main.c    **** 	//        {
ARM GAS  /tmp/cctQ84fP.s 			page 7


 319:Src/main.c    **** 	//            TIM2->CCR1 = CH1_DC;
 320:Src/main.c    **** 	//            CH1_DC += 70;
 321:Src/main.c    **** 	//            HAL_Delay(1);
 322:Src/main.c    **** 	//        }
 323:Src/main.c    **** 	//        while(CH1_DC > 0)
 324:Src/main.c    **** 	//        {
 325:Src/main.c    **** 	//            TIM2->CCR1 = CH1_DC;
 326:Src/main.c    **** 	//            CH1_DC -= 70;
 327:Src/main.c    **** 	//            HAL_Delay(1);
 328:Src/main.c    **** 	//        }
 329:Src/main.c    **** 	//    }
 330:Src/main.c    **** }
 331:Src/main.c    **** 
 332:Src/main.c    **** /*
 333:Src/main.c    ****    void ProcessCommandPWM(uint8_t side, uint8_t amt){
 334:Src/main.c    ****    MotorCommand motorcmd = {0};
 335:Src/main.c    ****    motorcmd.dir = FORWARD;
 336:Src/main.c    ****    motorcmd.amount = 9;
 337:Src/main.c    ****    switch(side){
 338:Src/main.c    ****    case 'l':
 339:Src/main.c    ****    pwm_left = amt;
 340:Src/main.c    ****    break;
 341:Src/main.c    ****    case 'r':
 342:Src/main.c    ****    pwm_right = amt;
 343:Src/main.c    ****    break;
 344:Src/main.c    ****    case 'x':
 345:Src/main.c    ****    motorcmd.dir = OFF;
 346:Src/main.c    ****    break;
 347:Src/main.c    ****    default:
 348:Src/main.c    ****    break;
 349:Src/main.c    ****    }
 350:Src/main.c    ****    MoveMotors(&motorcmd);
 351:Src/main.c    ****    ClearCommand();
 352:Src/main.c    ****    }
 353:Src/main.c    ****    */
 354:Src/main.c    **** 
 355:Src/main.c    **** /*
 356:Src/main.c    ****    void Ultrasonic_Init(uint32_t pins)
 357:Src/main.c    ****    {
 358:Src/main.c    ****    __HAL_RCC_GPIOA_CLK_ENABLE();
 359:Src/main.c    **** 
 360:Src/main.c    ****    GPIO_InitTypeDef gpio_init = {GPIO_PIN_8 | GPIO_PIN_9,
 361:Src/main.c    ****    GPIO_MODE_INPUT,
 362:Src/main.c    ****    GPIO_SPEED_FREQ_LOW,
 363:Src/main.c    ****    GPIO_NOPULL
 364:Src/main.c    ****    };
 365:Src/main.c    ****    HAL_GPIO_Init(GPIOA, &gpio_init);
 366:Src/main.c    ****    }
 367:Src/main.c    ****    */
 368:Src/main.c    **** 
 369:Src/main.c    **** void PrintDistance()
 370:Src/main.c    **** {
 371:Src/main.c    **** 	char dist[32] = "";
 372:Src/main.c    **** 	sprintf(dist, "%f\n", get_distance());
 373:Src/main.c    **** 	USART_SendString(dist);
 374:Src/main.c    **** }
 375:Src/main.c    **** 
ARM GAS  /tmp/cctQ84fP.s 			page 8


 376:Src/main.c    **** volatile uint32_t risingEdgeTime;
 377:Src/main.c    **** volatile uint32_t fallingEdgeTime;
 378:Src/main.c    **** volatile uint32_t pulseWidth = 0;
 379:Src/main.c    **** // Define constants
 380:Src/main.c    **** #define SOUND_SPEED 340 // speed of sound in m/s
 381:Src/main.c    **** #define TIMER_CLOCK_FREQ 8000000 // timer clock frequency in Hz
 382:Src/main.c    **** 
 383:Src/main.c    **** // Declare global variables
 384:Src/main.c    **** TIM_HandleTypeDef htim15;
 385:Src/main.c    **** uint32_t pulse_start_time = 0;
 386:Src/main.c    **** uint32_t pulse_end_time = 0;
 387:Src/main.c    **** 
 388:Src/main.c    **** uint32_t GetUltrasonic(ultrasonic_pins_t* ultrasonic){
 389:Src/main.c    **** 	HAL_TIM_Base_Start(&htim1);
 390:Src/main.c    **** 	HAL_GPIO_WritePin(ultrasonic->trig.gpio, ultrasonic->trig.pin.Pin, GPIO_PIN_SET);
 391:Src/main.c    **** 	__HAL_TIM_SET_COUNTER(&htim1, 0);
 392:Src/main.c    **** 	while (__HAL_TIM_GET_COUNTER (&htim1) < 10){
 393:Src/main.c    **** 		;  // wait for 10 us
 394:Src/main.c    **** 	}
 395:Src/main.c    **** 	HAL_GPIO_WritePin(ultrasonic->trig.gpio, ultrasonic->trig.pin.Pin, GPIO_PIN_RESET);
 396:Src/main.c    **** 
 397:Src/main.c    **** 	pMillis = HAL_GetTick();
 398:Src/main.c    **** 	while (!(HAL_GPIO_ReadPin (ultrasonic->echo.gpio, ultrasonic->echo.pin.Pin)) && pMillis + 10 >  HA
 399:Src/main.c    **** 	}
 400:Src/main.c    **** 	uint16_t val1 = __HAL_TIM_GET_COUNTER (&htim1);
 401:Src/main.c    **** 
 402:Src/main.c    **** 	pMillis = HAL_GetTick();
 403:Src/main.c    **** 	while ((HAL_GPIO_ReadPin (ultrasonic->echo.gpio, ultrasonic->echo.pin.Pin)) && pMillis + 50 > HAL_
 404:Src/main.c    **** 	}
 405:Src/main.c    **** 
 406:Src/main.c    **** 	uint16_t val2 = __HAL_TIM_GET_COUNTER (&htim1);
 407:Src/main.c    **** 
 408:Src/main.c    **** 	return (val2-val1)* 0.034/2;
 409:Src/main.c    **** }
 410:Src/main.c    **** /* USER CODE END 0 */
 411:Src/main.c    **** 
 412:Src/main.c    **** /**
 413:Src/main.c    ****  * @brief  The application entry point.
 414:Src/main.c    ****  * @retval int
 415:Src/main.c    ****  */
 416:Src/main.c    **** 
 417:Src/main.c    **** //doesn't actually init tim15 but don't worry about it....
 418:Src/main.c    **** /*
 419:Src/main.c    **** void TIM15_Init(){
 420:Src/main.c    **** 	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 421:Src/main.c    **** 	TIM_MasterConfigTypeDef sMasterConfig = {0};
 422:Src/main.c    **** 	TIM_IC_InitTypeDef sConfigIC = {0};
 423:Src/main.c    **** 
 424:Src/main.c    **** 	htim15.Instance = TIM15;
 425:Src/main.c    **** 	htim15.Init.Prescaler = 14;
 426:Src/main.c    **** 	htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 427:Src/main.c    **** 	htim15.Init.Period = 0xFFFF;
 428:Src/main.c    **** 	htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 429:Src/main.c    **** 	if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 430:Src/main.c    **** 	{
 431:Src/main.c    **** 		Error_Handler();
 432:Src/main.c    **** 	}
ARM GAS  /tmp/cctQ84fP.s 			page 9


 433:Src/main.c    **** 	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 434:Src/main.c    **** 	if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 435:Src/main.c    **** 	{
 436:Src/main.c    **** 		Error_Handler();
 437:Src/main.c    **** 	}
 438:Src/main.c    **** 	if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 439:Src/main.c    **** 	{
 440:Src/main.c    **** 		Error_Handler();
 441:Src/main.c    **** 	}
 442:Src/main.c    **** 	sConfigIC.ICPolarity = TIM_ICPOLARITY_BOTHEDGE;
 443:Src/main.c    **** 	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 444:Src/main.c    **** 	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 445:Src/main.c    **** 	sConfigIC.ICFilter = 0;
 446:Src/main.c    **** 	if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 447:Src/main.c    **** 	{
 448:Src/main.c    **** 		Error_Handler();
 449:Src/main.c    **** 	}
 450:Src/main.c    **** 	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 451:Src/main.c    **** 	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 452:Src/main.c    **** 	if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 453:Src/main.c    **** 	{
 454:Src/main.c    **** 		Error_Handler();
 455:Src/main.c    **** 	}
 456:Src/main.c    **** }
 457:Src/main.c    **** */
 458:Src/main.c    **** 
 459:Src/main.c    **** int main(void)
 460:Src/main.c    **** {
 461:Src/main.c    **** 	HAL_Init();								// Initialize HAL
 462:Src/main.c    **** 	SystemClock_Config();
 463:Src/main.c    **** 
 464:Src/main.c    **** 	//USART Initalizations
 465:Src/main.c    **** 	GPIO_AF_Init();
 466:Src/main.c    **** 	USART_Init();
 467:Src/main.c    **** 
 468:Src/main.c    **** 	motor_init();                           // Initialize motor code
 469:Src/main.c    **** 
 470:Src/main.c    **** 	NVIC_EnableIRQ(USART3_4_IRQn);
 471:Src/main.c    **** 	NVIC_SetPriority(USART3_4_IRQn,1);
 472:Src/main.c    **** 
 473:Src/main.c    **** 	uint8_t prompt[] = "CMD> ";
 474:Src/main.c    **** 
 475:Src/main.c    **** 	//PWM and Ultrasonic Initalizations
 476:Src/main.c    **** 	MX_GPIO_Init();
 477:Src/main.c    **** 	/* TIM15_Init(); */
 478:Src/main.c    **** 	MX_TIM15_Init(); 
 479:Src/main.c    **** 
 480:Src/main.c    **** 	/* HAL_TIM_Base_Start(&htim1); */
 481:Src/main.c    **** 	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN_LEFT, GPIO_PIN_RESET);
 482:Src/main.c    **** 	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN_RIGHT, GPIO_PIN_RESET);
 483:Src/main.c    **** 
 484:Src/main.c    **** 	while (1) {
 485:Src/main.c    **** 		if(incomingCommand)
 486:Src/main.c    **** 		{
 487:Src/main.c    **** 			if(command[0] != 'w' &&
 488:Src/main.c    **** 					command[0] != 'a' &&
 489:Src/main.c    **** 					command[0] != 'd'){
ARM GAS  /tmp/cctQ84fP.s 			page 10


 490:Src/main.c    **** 				ProcessCommand(command[0], NULL);
 491:Src/main.c    **** 			}
 492:Src/main.c    **** 			if(command[1])
 493:Src/main.c    **** 			{
 494:Src/main.c    **** 				ProcessCommand(command[0], command[1]);
 495:Src/main.c    **** 			}
 496:Src/main.c    **** 		}
 497:Src/main.c    **** 		/*
 498:Src/main.c    **** 		   if(incomingCommand){
 499:Src/main.c    **** 		   if(command[2]){
 500:Src/main.c    **** 		   uint8_t tens = command[1] - '0';
 501:Src/main.c    **** 		   uint8_t huns = command[2] - '0';
 502:Src/main.c    **** 		   ProcessCommandPWM(command[0], 10*tens + huns);
 503:Src/main.c    **** 		   }
 504:Src/main.c    **** 		   }
 505:Src/main.c    **** 		   */
 506:Src/main.c    **** 		HAL_Delay(500);
 507:Src/main.c    **** 	}
 508:Src/main.c    **** }
 509:Src/main.c    **** 
 510:Src/main.c    **** /**
 511:Src/main.c    ****  * @brief System Clock Configuration
 512:Src/main.c    ****  * @retval None
 513:Src/main.c    ****  */
 514:Src/main.c    **** void SystemClock_Config(void)
 515:Src/main.c    **** {
 516:Src/main.c    **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 517:Src/main.c    **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 518:Src/main.c    **** 
 519:Src/main.c    **** 	/** Initializes the RCC Oscillators according to the specified parameters
 520:Src/main.c    **** 	 * in the RCC_OscInitTypeDef structure.
 521:Src/main.c    **** 	 */
 522:Src/main.c    **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 523:Src/main.c    **** 	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 524:Src/main.c    **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 525:Src/main.c    **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 526:Src/main.c    **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 527:Src/main.c    **** 	{
 528:Src/main.c    **** 		Error_Handler();
 529:Src/main.c    **** 	}
 530:Src/main.c    **** 
 531:Src/main.c    **** 	/** Initializes the CPU, AHB and APB buses clocks
 532:Src/main.c    **** 	*/
 533:Src/main.c    **** 	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 534:Src/main.c    **** 		|RCC_CLOCKTYPE_PCLK1;
 535:Src/main.c    **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 536:Src/main.c    **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 537:Src/main.c    **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 538:Src/main.c    **** 
 539:Src/main.c    **** 	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 540:Src/main.c    **** 	{
 541:Src/main.c    **** 		Error_Handler();
 542:Src/main.c    **** 	}
 543:Src/main.c    **** }
 544:Src/main.c    **** 
 545:Src/main.c    **** /**
 546:Src/main.c    ****  * @brief TIM15 Initialization Function
ARM GAS  /tmp/cctQ84fP.s 			page 11


 547:Src/main.c    ****  * @param None
 548:Src/main.c    ****  * @retval None
 549:Src/main.c    ****  */
 550:Src/main.c    **** static void MX_TIM15_Init(void)
 551:Src/main.c    **** {
 552:Src/main.c    **** 
 553:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 0 */
 554:Src/main.c    **** 
 555:Src/main.c    ****   /* USER CODE END TIM1_Init 0 */
 556:Src/main.c    **** 
 557:Src/main.c    ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 558:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 559:Src/main.c    **** 
 560:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 1 */
 561:Src/main.c    **** 
 562:Src/main.c    ****   /* USER CODE END TIM1_Init 1 */
 563:Src/main.c    ****   htim1.Instance = TIM15;
 564:Src/main.c    ****   htim1.Init.Prescaler = 71;
 565:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 566:Src/main.c    ****   htim1.Init.Period = 65535;
 567:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 568:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 569:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 570:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 571:Src/main.c    ****   {
 572:Src/main.c    ****     Error_Handler();
 573:Src/main.c    ****   }
 574:Src/main.c    ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 575:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 576:Src/main.c    ****   {
 577:Src/main.c    ****     Error_Handler();
 578:Src/main.c    ****   }
 579:Src/main.c    ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 580:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 581:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 582:Src/main.c    ****   {
 583:Src/main.c    ****     Error_Handler();
 584:Src/main.c    ****   }
 585:Src/main.c    **** 
 586:Src/main.c    ****   __HAL_RCC_TIM15_CLK_ENABLE();
 587:Src/main.c    **** 
 588:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 2 */
 589:Src/main.c    **** 
 590:Src/main.c    ****   /* USER CODE END TIM1_Init 2 */
 591:Src/main.c    **** 
 592:Src/main.c    **** }
 593:Src/main.c    **** 
 594:Src/main.c    **** /**
 595:Src/main.c    ****  * @brief GPIO Initialization Function
 596:Src/main.c    ****  * @param None
 597:Src/main.c    ****  * @retval None
 598:Src/main.c    ****  */
 599:Src/main.c    **** static void MX_GPIO_Init(void)
 600:Src/main.c    **** {
  26              		.loc 1 600 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /tmp/cctQ84fP.s 			page 12


  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 10B5     		push	{r4, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  35 0002 86B0     		sub	sp, sp, #24
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
 601:Src/main.c    **** 	GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 601 2 view .LVU1
  39              		.loc 1 601 19 is_stmt 0 view .LVU2
  40 0004 1422     		movs	r2, #20
  41 0006 0021     		movs	r1, #0
  42 0008 01A8     		add	r0, sp, #4
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
 602:Src/main.c    **** 	/* USER CODE BEGIN MX_GPIO_Init_1 */
 603:Src/main.c    **** 	/* USER CODE END MX_GPIO_Init_1 */
 604:Src/main.c    **** 
 605:Src/main.c    **** 	/* GPIO Ports Clock Enable */
 606:Src/main.c    **** 	__HAL_RCC_GPIOF_CLK_ENABLE();
  45              		.loc 1 606 2 is_stmt 1 view .LVU3
  46              	.LBB8:
  47              		.loc 1 606 2 view .LVU4
  48              		.loc 1 606 2 view .LVU5
  49 000e 0E4B     		ldr	r3, .L2
  50 0010 5A69     		ldr	r2, [r3, #20]
  51 0012 8021     		movs	r1, #128
  52 0014 C903     		lsls	r1, r1, #15
  53 0016 0A43     		orrs	r2, r1
  54 0018 5A61     		str	r2, [r3, #20]
  55              		.loc 1 606 2 view .LVU6
  56 001a 5B69     		ldr	r3, [r3, #20]
  57 001c 0B40     		ands	r3, r1
  58 001e 0093     		str	r3, [sp]
  59              		.loc 1 606 2 view .LVU7
  60 0020 009B     		ldr	r3, [sp]
  61              	.LBE8:
  62              		.loc 1 606 2 view .LVU8
 607:Src/main.c    **** 	/* __HAL_RCC_GPIOA_CLK_ENABLE(); */
 608:Src/main.c    **** 
 609:Src/main.c    **** 	/*Configure GPIO pin Output Level */
 610:Src/main.c    **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
  63              		.loc 1 610 2 view .LVU9
  64 0022 9024     		movs	r4, #144
  65 0024 E405     		lsls	r4, r4, #23
  66 0026 0022     		movs	r2, #0
  67 0028 0121     		movs	r1, #1
  68 002a 2000     		movs	r0, r4
  69 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
  70              	.LVL1:
 611:Src/main.c    **** 
 612:Src/main.c    **** 	/*Configure GPIO pin : PA0 */
 613:Src/main.c    **** 	GPIO_InitStruct.Pin = GPIO_PIN_0;
  71              		.loc 1 613 2 view .LVU10
  72              		.loc 1 613 22 is_stmt 0 view .LVU11
ARM GAS  /tmp/cctQ84fP.s 			page 13


  73 0030 0123     		movs	r3, #1
  74 0032 0193     		str	r3, [sp, #4]
 614:Src/main.c    **** 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  75              		.loc 1 614 2 is_stmt 1 view .LVU12
  76              		.loc 1 614 23 is_stmt 0 view .LVU13
  77 0034 0293     		str	r3, [sp, #8]
 615:Src/main.c    **** 	GPIO_InitStruct.Pull = GPIO_NOPULL;
  78              		.loc 1 615 2 is_stmt 1 view .LVU14
  79              		.loc 1 615 23 is_stmt 0 view .LVU15
  80 0036 0023     		movs	r3, #0
  81 0038 0393     		str	r3, [sp, #12]
 616:Src/main.c    **** 	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  82              		.loc 1 616 2 is_stmt 1 view .LVU16
  83              		.loc 1 616 24 is_stmt 0 view .LVU17
  84 003a 0493     		str	r3, [sp, #16]
 617:Src/main.c    **** 	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  85              		.loc 1 617 2 is_stmt 1 view .LVU18
  86 003c 01A9     		add	r1, sp, #4
  87 003e 2000     		movs	r0, r4
  88 0040 FFF7FEFF 		bl	HAL_GPIO_Init
  89              	.LVL2:
 618:Src/main.c    **** 
 619:Src/main.c    **** 	/* USER CODE BEGIN MX_GPIO_Init_2 */
 620:Src/main.c    **** 	/* USER CODE END MX_GPIO_Init_2 */
 621:Src/main.c    **** }
  90              		.loc 1 621 1 is_stmt 0 view .LVU19
  91 0044 06B0     		add	sp, sp, #24
  92              		@ sp needed
  93 0046 10BD     		pop	{r4, pc}
  94              	.L3:
  95              		.align	2
  96              	.L2:
  97 0048 00100240 		.word	1073876992
  98              		.cfi_endproc
  99              	.LFE58:
 101              		.section	.text.LED_Init,"ax",%progbits
 102              		.align	1
 103              		.global	LED_Init
 104              		.syntax unified
 105              		.code	16
 106              		.thumb_func
 108              	LED_Init:
 109              	.LVL3:
 110              	.LFB43:
  82:Src/main.c    **** 	/* __HAL_RCC_GPIOC_CLK_ENABLE(); */
 111              		.loc 1 82 30 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 24
 114              		@ frame_needed = 0, uses_anonymous_args = 0
  82:Src/main.c    **** 	/* __HAL_RCC_GPIOC_CLK_ENABLE(); */
 115              		.loc 1 82 30 is_stmt 0 view .LVU21
 116 0000 10B5     		push	{r4, lr}
 117              	.LCFI2:
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 4, -8
 120              		.cfi_offset 14, -4
 121 0002 86B0     		sub	sp, sp, #24
ARM GAS  /tmp/cctQ84fP.s 			page 14


 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 32
 124 0004 0400     		movs	r4, r0
  85:Src/main.c    **** 		GPIO_MODE_OUTPUT_PP,
 125              		.loc 1 85 2 is_stmt 1 view .LVU22
  85:Src/main.c    **** 		GPIO_MODE_OUTPUT_PP,
 126              		.loc 1 85 19 is_stmt 0 view .LVU23
 127 0006 1422     		movs	r2, #20
 128 0008 0021     		movs	r1, #0
 129 000a 01A8     		add	r0, sp, #4
 130              	.LVL4:
  85:Src/main.c    **** 		GPIO_MODE_OUTPUT_PP,
 131              		.loc 1 85 19 view .LVU24
 132 000c FFF7FEFF 		bl	memset
 133              	.LVL5:
 134 0010 0194     		str	r4, [sp, #4]
 135 0012 0123     		movs	r3, #1
 136 0014 0293     		str	r3, [sp, #8]
  90:Src/main.c    **** }
 137              		.loc 1 90 2 is_stmt 1 view .LVU25
 138 0016 01A9     		add	r1, sp, #4
 139 0018 0248     		ldr	r0, .L5
 140 001a FFF7FEFF 		bl	HAL_GPIO_Init
 141              	.LVL6:
  91:Src/main.c    **** 
 142              		.loc 1 91 1 is_stmt 0 view .LVU26
 143 001e 06B0     		add	sp, sp, #24
 144              		@ sp needed
 145              	.LVL7:
  91:Src/main.c    **** 
 146              		.loc 1 91 1 view .LVU27
 147 0020 10BD     		pop	{r4, pc}
 148              	.L6:
 149 0022 C046     		.align	2
 150              	.L5:
 151 0024 00080048 		.word	1207961600
 152              		.cfi_endproc
 153              	.LFE43:
 155              		.section	.text.GPIO_AF_Init,"ax",%progbits
 156              		.align	1
 157              		.global	GPIO_AF_Init
 158              		.syntax unified
 159              		.code	16
 160              		.thumb_func
 162              	GPIO_AF_Init:
 163              	.LFB44:
  98:Src/main.c    **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 98 21 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 16
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168 0000 10B5     		push	{r4, lr}
 169              	.LCFI4:
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 4, -8
 172              		.cfi_offset 14, -4
 173 0002 84B0     		sub	sp, sp, #16
ARM GAS  /tmp/cctQ84fP.s 			page 15


 174              	.LCFI5:
 175              		.cfi_def_cfa_offset 24
  99:Src/main.c    **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 176              		.loc 1 99 2 view .LVU29
 177              	.LBB9:
  99:Src/main.c    **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 178              		.loc 1 99 2 view .LVU30
  99:Src/main.c    **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 99 2 view .LVU31
 180 0004 364B     		ldr	r3, .L8
 181 0006 5A69     		ldr	r2, [r3, #20]
 182 0008 8021     		movs	r1, #128
 183 000a 8902     		lsls	r1, r1, #10
 184 000c 0A43     		orrs	r2, r1
 185 000e 5A61     		str	r2, [r3, #20]
  99:Src/main.c    **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 186              		.loc 1 99 2 view .LVU32
 187 0010 5A69     		ldr	r2, [r3, #20]
 188 0012 0A40     		ands	r2, r1
 189 0014 0192     		str	r2, [sp, #4]
  99:Src/main.c    **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 99 2 view .LVU33
 191 0016 019A     		ldr	r2, [sp, #4]
 192              	.LBE9:
  99:Src/main.c    **** 	__HAL_RCC_GPIOB_CLK_ENABLE();
 193              		.loc 1 99 2 view .LVU34
 100:Src/main.c    **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
 194              		.loc 1 100 2 view .LVU35
 195              	.LBB10:
 100:Src/main.c    **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
 196              		.loc 1 100 2 view .LVU36
 100:Src/main.c    **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
 197              		.loc 1 100 2 view .LVU37
 198 0018 5A69     		ldr	r2, [r3, #20]
 199 001a 8021     		movs	r1, #128
 200 001c C902     		lsls	r1, r1, #11
 201 001e 0A43     		orrs	r2, r1
 202 0020 5A61     		str	r2, [r3, #20]
 100:Src/main.c    **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
 203              		.loc 1 100 2 view .LVU38
 204 0022 5A69     		ldr	r2, [r3, #20]
 205 0024 0A40     		ands	r2, r1
 206 0026 0292     		str	r2, [sp, #8]
 100:Src/main.c    **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
 207              		.loc 1 100 2 view .LVU39
 208 0028 029A     		ldr	r2, [sp, #8]
 209              	.LBE10:
 100:Src/main.c    **** 	__HAL_RCC_GPIOC_CLK_ENABLE();
 210              		.loc 1 100 2 view .LVU40
 101:Src/main.c    **** 
 211              		.loc 1 101 2 view .LVU41
 212              	.LBB11:
 101:Src/main.c    **** 
 213              		.loc 1 101 2 view .LVU42
 101:Src/main.c    **** 
 214              		.loc 1 101 2 view .LVU43
 215 002a 5A69     		ldr	r2, [r3, #20]
ARM GAS  /tmp/cctQ84fP.s 			page 16


 216 002c 8021     		movs	r1, #128
 217 002e 0903     		lsls	r1, r1, #12
 218 0030 0A43     		orrs	r2, r1
 219 0032 5A61     		str	r2, [r3, #20]
 101:Src/main.c    **** 
 220              		.loc 1 101 2 view .LVU44
 221 0034 5B69     		ldr	r3, [r3, #20]
 222 0036 0B40     		ands	r3, r1
 223 0038 0393     		str	r3, [sp, #12]
 101:Src/main.c    **** 
 224              		.loc 1 101 2 view .LVU45
 225 003a 039B     		ldr	r3, [sp, #12]
 226              	.LBE11:
 101:Src/main.c    **** 
 227              		.loc 1 101 2 view .LVU46
 104:Src/main.c    **** 	HAL_GPIO_Init(uart_pins.tx.gpio, &(uart_pins.tx.pin));
 228              		.loc 1 104 2 view .LVU47
 229 003c 2949     		ldr	r1, .L8+4
 230 003e 0C1F     		subs	r4, r1, #4
 231 0040 2068     		ldr	r0, [r4]
 232 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 233              	.LVL8:
 105:Src/main.c    **** 
 234              		.loc 1 105 2 view .LVU48
 235 0046 2100     		movs	r1, r4
 236 0048 1C31     		adds	r1, r1, #28
 237 004a A069     		ldr	r0, [r4, #24]
 238 004c FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL9:
 108:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.dir_a.gpio, &motor_left_pins.dir_a.pin);
 240              		.loc 1 108 2 view .LVU49
 241 0050 2549     		ldr	r1, .L8+8
 242 0052 0C1F     		subs	r4, r1, #4
 243 0054 2068     		ldr	r0, [r4]
 244 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL10:
 109:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.dir_b.gpio, &motor_left_pins.dir_b.pin);
 246              		.loc 1 109 2 view .LVU50
 247 005a 2100     		movs	r1, r4
 248 005c 1C31     		adds	r1, r1, #28
 249 005e A069     		ldr	r0, [r4, #24]
 250 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 251              	.LVL11:
 110:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.enc_a.gpio, &motor_left_pins.enc_a.pin);
 252              		.loc 1 110 2 view .LVU51
 253 0064 2100     		movs	r1, r4
 254 0066 3431     		adds	r1, r1, #52
 255 0068 206B     		ldr	r0, [r4, #48]
 256 006a FFF7FEFF 		bl	HAL_GPIO_Init
 257              	.LVL12:
 111:Src/main.c    **** 	HAL_GPIO_Init(motor_left_pins.enc_b.gpio, &motor_left_pins.enc_b.pin);
 258              		.loc 1 111 2 view .LVU52
 259 006e 2100     		movs	r1, r4
 260 0070 4C31     		adds	r1, r1, #76
 261 0072 A06C     		ldr	r0, [r4, #72]
 262 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL13:
ARM GAS  /tmp/cctQ84fP.s 			page 17


 112:Src/main.c    **** 
 264              		.loc 1 112 2 view .LVU53
 265 0078 2100     		movs	r1, r4
 266 007a 6431     		adds	r1, r1, #100
 267 007c 206E     		ldr	r0, [r4, #96]
 268 007e FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL14:
 115:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.dir_a.gpio, &motor_right_pins.dir_a.pin);
 270              		.loc 1 115 2 view .LVU54
 271 0082 1A49     		ldr	r1, .L8+12
 272 0084 0C1F     		subs	r4, r1, #4
 273 0086 2068     		ldr	r0, [r4]
 274 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 275              	.LVL15:
 116:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.dir_b.gpio, &motor_right_pins.dir_b.pin);
 276              		.loc 1 116 2 view .LVU55
 277 008c 2100     		movs	r1, r4
 278 008e 1C31     		adds	r1, r1, #28
 279 0090 A069     		ldr	r0, [r4, #24]
 280 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 281              	.LVL16:
 117:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.enc_a.gpio, &motor_right_pins.enc_a.pin);
 282              		.loc 1 117 2 view .LVU56
 283 0096 2100     		movs	r1, r4
 284 0098 3431     		adds	r1, r1, #52
 285 009a 206B     		ldr	r0, [r4, #48]
 286 009c FFF7FEFF 		bl	HAL_GPIO_Init
 287              	.LVL17:
 118:Src/main.c    **** 	HAL_GPIO_Init(motor_right_pins.enc_b.gpio, &motor_right_pins.enc_b.pin);
 288              		.loc 1 118 2 view .LVU57
 289 00a0 2100     		movs	r1, r4
 290 00a2 4C31     		adds	r1, r1, #76
 291 00a4 A06C     		ldr	r0, [r4, #72]
 292 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL18:
 119:Src/main.c    **** 
 294              		.loc 1 119 2 view .LVU58
 295 00aa 2100     		movs	r1, r4
 296 00ac 6431     		adds	r1, r1, #100
 297 00ae 206E     		ldr	r0, [r4, #96]
 298 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 299              	.LVL19:
 122:Src/main.c    **** 	HAL_GPIO_Init(ultrasonic_left_pins.trig.gpio, &ultrasonic_left_pins.trig.pin);
 300              		.loc 1 122 2 view .LVU59
 301 00b4 0E49     		ldr	r1, .L8+16
 302 00b6 0C1F     		subs	r4, r1, #4
 303 00b8 2068     		ldr	r0, [r4]
 304 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 305              	.LVL20:
 123:Src/main.c    **** 
 306              		.loc 1 123 2 view .LVU60
 307 00be 2100     		movs	r1, r4
 308 00c0 1C31     		adds	r1, r1, #28
 309 00c2 A069     		ldr	r0, [r4, #24]
 310 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL21:
 126:Src/main.c    **** 	HAL_GPIO_Init(ultrasonic_right_pins.trig.gpio, &ultrasonic_right_pins.trig.pin);
ARM GAS  /tmp/cctQ84fP.s 			page 18


 312              		.loc 1 126 2 view .LVU61
 313 00c8 0A49     		ldr	r1, .L8+20
 314 00ca 0C1F     		subs	r4, r1, #4
 315 00cc 2068     		ldr	r0, [r4]
 316 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 317              	.LVL22:
 127:Src/main.c    **** }
 318              		.loc 1 127 2 view .LVU62
 319 00d2 2100     		movs	r1, r4
 320 00d4 1C31     		adds	r1, r1, #28
 321 00d6 A069     		ldr	r0, [r4, #24]
 322 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 323              	.LVL23:
 128:Src/main.c    **** 
 324              		.loc 1 128 1 is_stmt 0 view .LVU63
 325 00dc 04B0     		add	sp, sp, #16
 326              		@ sp needed
 327 00de 10BD     		pop	{r4, pc}
 328              	.L9:
 329              		.align	2
 330              	.L8:
 331 00e0 00100240 		.word	1073876992
 332 00e4 04000000 		.word	uart_pins+4
 333 00e8 04000000 		.word	motor_left_pins+4
 334 00ec 04000000 		.word	motor_right_pins+4
 335 00f0 04000000 		.word	ultrasonic_left_pins+4
 336 00f4 04000000 		.word	ultrasonic_right_pins+4
 337              		.cfi_endproc
 338              	.LFE44:
 340              		.global	__aeabi_uidiv
 341              		.section	.text.USART_Init,"ax",%progbits
 342              		.align	1
 343              		.global	USART_Init
 344              		.syntax unified
 345              		.code	16
 346              		.thumb_func
 348              	USART_Init:
 349              	.LFB45:
 133:Src/main.c    **** 	__HAL_RCC_USART3_CLK_ENABLE();
 350              		.loc 1 133 19 is_stmt 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 8
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 354 0000 10B5     		push	{r4, lr}
 355              	.LCFI6:
 356              		.cfi_def_cfa_offset 8
 357              		.cfi_offset 4, -8
 358              		.cfi_offset 14, -4
 359 0002 82B0     		sub	sp, sp, #8
 360              	.LCFI7:
 361              		.cfi_def_cfa_offset 16
 134:Src/main.c    **** 	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 362              		.loc 1 134 2 view .LVU65
 363              	.LBB12:
 134:Src/main.c    **** 	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 364              		.loc 1 134 2 view .LVU66
 134:Src/main.c    **** 	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
ARM GAS  /tmp/cctQ84fP.s 			page 19


 365              		.loc 1 134 2 view .LVU67
 366 0004 154B     		ldr	r3, .L11
 367 0006 D969     		ldr	r1, [r3, #28]
 368 0008 8022     		movs	r2, #128
 369 000a D202     		lsls	r2, r2, #11
 370 000c 1143     		orrs	r1, r2
 371 000e D961     		str	r1, [r3, #28]
 134:Src/main.c    **** 	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 372              		.loc 1 134 2 view .LVU68
 373 0010 D969     		ldr	r1, [r3, #28]
 374 0012 1140     		ands	r1, r2
 375 0014 0191     		str	r1, [sp, #4]
 134:Src/main.c    **** 	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 376              		.loc 1 134 2 view .LVU69
 377 0016 0199     		ldr	r1, [sp, #4]
 378              	.LBE12:
 134:Src/main.c    **** 	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 379              		.loc 1 134 2 view .LVU70
 135:Src/main.c    **** 
 380              		.loc 1 135 2 view .LVU71
 135:Src/main.c    **** 
 381              		.loc 1 135 5 is_stmt 0 view .LVU72
 382 0018 D969     		ldr	r1, [r3, #28]
 135:Src/main.c    **** 
 383              		.loc 1 135 15 view .LVU73
 384 001a 0A43     		orrs	r2, r1
 385 001c DA61     		str	r2, [r3, #28]
 138:Src/main.c    **** 	USART3->BRR = HAL_RCC_GetHCLKFreq() / 9600; //this is the baud rate we need to 
 386              		.loc 1 138 2 is_stmt 1 view .LVU74
 138:Src/main.c    **** 	USART3->BRR = HAL_RCC_GetHCLKFreq() / 9600; //this is the baud rate we need to 
 387              		.loc 1 138 8 is_stmt 0 view .LVU75
 388 001e 104C     		ldr	r4, .L11+4
 389 0020 2368     		ldr	r3, [r4]
 138:Src/main.c    **** 	USART3->BRR = HAL_RCC_GetHCLKFreq() / 9600; //this is the baud rate we need to 
 390              		.loc 1 138 14 view .LVU76
 391 0022 104A     		ldr	r2, .L11+8
 392 0024 1340     		ands	r3, r2
 393 0026 2360     		str	r3, [r4]
 139:Src/main.c    **** 												//use with the BT adapter
 394              		.loc 1 139 2 is_stmt 1 view .LVU77
 139:Src/main.c    **** 												//use with the BT adapter
 395              		.loc 1 139 16 is_stmt 0 view .LVU78
 396 0028 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 397              	.LVL24:
 139:Src/main.c    **** 												//use with the BT adapter
 398              		.loc 1 139 38 view .LVU79
 399 002c 9621     		movs	r1, #150
 400 002e 8901     		lsls	r1, r1, #6
 401 0030 FFF7FEFF 		bl	__aeabi_uidiv
 402              	.LVL25:
 139:Src/main.c    **** 												//use with the BT adapter
 403              		.loc 1 139 14 view .LVU80
 404 0034 E060     		str	r0, [r4, #12]
 143:Src/main.c    **** 
 405              		.loc 1 143 2 is_stmt 1 view .LVU81
 143:Src/main.c    **** 
 406              		.loc 1 143 8 is_stmt 0 view .LVU82
ARM GAS  /tmp/cctQ84fP.s 			page 20


 407 0036 2368     		ldr	r3, [r4]
 143:Src/main.c    **** 
 408              		.loc 1 143 14 view .LVU83
 409 0038 0822     		movs	r2, #8
 410 003a 1343     		orrs	r3, r2
 411 003c 2360     		str	r3, [r4]
 146:Src/main.c    **** 
 412              		.loc 1 146 2 is_stmt 1 view .LVU84
 146:Src/main.c    **** 
 413              		.loc 1 146 8 is_stmt 0 view .LVU85
 414 003e 2368     		ldr	r3, [r4]
 146:Src/main.c    **** 
 415              		.loc 1 146 14 view .LVU86
 416 0040 043A     		subs	r2, r2, #4
 417 0042 1343     		orrs	r3, r2
 418 0044 2360     		str	r3, [r4]
 149:Src/main.c    **** 
 419              		.loc 1 149 2 is_stmt 1 view .LVU87
 149:Src/main.c    **** 
 420              		.loc 1 149 8 is_stmt 0 view .LVU88
 421 0046 2368     		ldr	r3, [r4]
 149:Src/main.c    **** 
 422              		.loc 1 149 14 view .LVU89
 423 0048 1C32     		adds	r2, r2, #28
 424 004a 1343     		orrs	r3, r2
 425 004c 2360     		str	r3, [r4]
 152:Src/main.c    **** }
 426              		.loc 1 152 2 is_stmt 1 view .LVU90
 152:Src/main.c    **** }
 427              		.loc 1 152 8 is_stmt 0 view .LVU91
 428 004e 2368     		ldr	r3, [r4]
 152:Src/main.c    **** }
 429              		.loc 1 152 14 view .LVU92
 430 0050 1F3A     		subs	r2, r2, #31
 431 0052 1343     		orrs	r3, r2
 432 0054 2360     		str	r3, [r4]
 153:Src/main.c    **** 
 433              		.loc 1 153 1 view .LVU93
 434 0056 02B0     		add	sp, sp, #8
 435              		@ sp needed
 436 0058 10BD     		pop	{r4, pc}
 437              	.L12:
 438 005a C046     		.align	2
 439              	.L11:
 440 005c 00100240 		.word	1073876992
 441 0060 00480040 		.word	1073760256
 442 0064 FF7FFFFF 		.word	-32769
 443              		.cfi_endproc
 444              	.LFE45:
 446              		.section	.text.USART_SendChar,"ax",%progbits
 447              		.align	1
 448              		.global	USART_SendChar
 449              		.syntax unified
 450              		.code	16
 451              		.thumb_func
 453              	USART_SendChar:
 454              	.LFB46:
ARM GAS  /tmp/cctQ84fP.s 			page 21


 160:Src/main.c    **** 	while(!(USART3->ISR & USART_ISR_TXE))
 455              		.loc 1 160 32 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		@ link register save eliminated.
 460              	.LVL26:
 461              	.L14:
 161:Src/main.c    **** 		;
 462              		.loc 1 161 8 discriminator 1 view .LVU95
 161:Src/main.c    **** 		;
 463              		.loc 1 161 16 is_stmt 0 discriminator 1 view .LVU96
 464 0000 034B     		ldr	r3, .L16
 465 0002 DB69     		ldr	r3, [r3, #28]
 161:Src/main.c    **** 		;
 466              		.loc 1 161 8 discriminator 1 view .LVU97
 467 0004 1B06     		lsls	r3, r3, #24
 468 0006 FBD5     		bpl	.L14
 164:Src/main.c    **** }
 469              		.loc 1 164 2 is_stmt 1 view .LVU98
 164:Src/main.c    **** }
 470              		.loc 1 164 14 is_stmt 0 view .LVU99
 471 0008 014B     		ldr	r3, .L16
 472 000a 1885     		strh	r0, [r3, #40]
 165:Src/main.c    **** 
 473              		.loc 1 165 1 view .LVU100
 474              		@ sp needed
 475 000c 7047     		bx	lr
 476              	.L17:
 477 000e C046     		.align	2
 478              	.L16:
 479 0010 00480040 		.word	1073760256
 480              		.cfi_endproc
 481              	.LFE46:
 483              		.section	.text.USART_SendString,"ax",%progbits
 484              		.align	1
 485              		.global	USART_SendString
 486              		.syntax unified
 487              		.code	16
 488              		.thumb_func
 490              	USART_SendString:
 491              	.LVL27:
 492              	.LFB47:
 172:Src/main.c    **** 	while(*p_string != 0) {
 493              		.loc 1 172 42 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 172:Src/main.c    **** 	while(*p_string != 0) {
 497              		.loc 1 172 42 is_stmt 0 view .LVU102
 498 0000 10B5     		push	{r4, lr}
 499              	.LCFI8:
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 4, -8
 502              		.cfi_offset 14, -4
 503 0002 0400     		movs	r4, r0
 173:Src/main.c    **** 		USART_SendChar(*p_string);
ARM GAS  /tmp/cctQ84fP.s 			page 22


 504              		.loc 1 173 2 is_stmt 1 view .LVU103
 173:Src/main.c    **** 		USART_SendChar(*p_string);
 505              		.loc 1 173 7 is_stmt 0 view .LVU104
 506 0004 02E0     		b	.L19
 507              	.LVL28:
 508              	.L20:
 174:Src/main.c    **** 		p_string++;
 509              		.loc 1 174 3 is_stmt 1 view .LVU105
 510 0006 FFF7FEFF 		bl	USART_SendChar
 511              	.LVL29:
 175:Src/main.c    **** 	}
 512              		.loc 1 175 3 view .LVU106
 175:Src/main.c    **** 	}
 513              		.loc 1 175 11 is_stmt 0 view .LVU107
 514 000a 0134     		adds	r4, r4, #1
 515              	.LVL30:
 516              	.L19:
 173:Src/main.c    **** 		USART_SendChar(*p_string);
 517              		.loc 1 173 18 is_stmt 1 view .LVU108
 173:Src/main.c    **** 		USART_SendChar(*p_string);
 518              		.loc 1 173 8 is_stmt 0 view .LVU109
 519 000c 2078     		ldrb	r0, [r4]
 173:Src/main.c    **** 		USART_SendChar(*p_string);
 520              		.loc 1 173 18 view .LVU110
 521 000e 0028     		cmp	r0, #0
 522 0010 F9D1     		bne	.L20
 177:Src/main.c    **** }
 523              		.loc 1 177 2 is_stmt 1 view .LVU111
 524 0012 FFF7FEFF 		bl	USART_SendChar
 525              	.LVL31:
 178:Src/main.c    **** 
 526              		.loc 1 178 1 is_stmt 0 view .LVU112
 527              		@ sp needed
 528              	.LVL32:
 178:Src/main.c    **** 
 529              		.loc 1 178 1 view .LVU113
 530 0016 10BD     		pop	{r4, pc}
 531              		.cfi_endproc
 532              	.LFE47:
 534              		.section	.rodata.ClearCommand.str1.4,"aMS",%progbits,1
 535              		.align	2
 536              	.LC21:
 537 0000 434D443E 		.ascii	"CMD> \000"
 537      2000
 538              		.section	.text.ClearCommand,"ax",%progbits
 539              		.align	1
 540              		.global	ClearCommand
 541              		.syntax unified
 542              		.code	16
 543              		.thumb_func
 545              	ClearCommand:
 546              	.LFB48:
 183:Src/main.c    **** 	uint8_t prompt[] = "CMD> ";
 547              		.loc 1 183 20 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 8
 550              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cctQ84fP.s 			page 23


 551 0000 00B5     		push	{lr}
 552              	.LCFI9:
 553              		.cfi_def_cfa_offset 4
 554              		.cfi_offset 14, -4
 555 0002 83B0     		sub	sp, sp, #12
 556              	.LCFI10:
 557              		.cfi_def_cfa_offset 16
 184:Src/main.c    **** 	memset(command, 0, sizeof(command));
 558              		.loc 1 184 2 view .LVU115
 184:Src/main.c    **** 	memset(command, 0, sizeof(command));
 559              		.loc 1 184 10 is_stmt 0 view .LVU116
 560 0004 094B     		ldr	r3, .L22
 561 0006 1A68     		ldr	r2, [r3]
 562 0008 0092     		str	r2, [sp]
 563 000a 9B88     		ldrh	r3, [r3, #4]
 564 000c 6A46     		mov	r2, sp
 565 000e 9380     		strh	r3, [r2, #4]
 185:Src/main.c    **** 	incomingCommand = 0;
 566              		.loc 1 185 2 is_stmt 1 view .LVU117
 567 0010 0748     		ldr	r0, .L22+4
 568 0012 0322     		movs	r2, #3
 569 0014 0021     		movs	r1, #0
 570 0016 FFF7FEFF 		bl	memset
 571              	.LVL33:
 186:Src/main.c    **** 	USART_SendString(prompt);
 572              		.loc 1 186 2 view .LVU118
 186:Src/main.c    **** 	USART_SendString(prompt);
 573              		.loc 1 186 18 is_stmt 0 view .LVU119
 574 001a 064B     		ldr	r3, .L22+8
 575 001c 0022     		movs	r2, #0
 576 001e 1A70     		strb	r2, [r3]
 187:Src/main.c    **** }
 577              		.loc 1 187 2 is_stmt 1 view .LVU120
 578 0020 6846     		mov	r0, sp
 579 0022 FFF7FEFF 		bl	USART_SendString
 580              	.LVL34:
 188:Src/main.c    **** 
 581              		.loc 1 188 1 is_stmt 0 view .LVU121
 582 0026 03B0     		add	sp, sp, #12
 583              		@ sp needed
 584 0028 00BD     		pop	{pc}
 585              	.L23:
 586 002a C046     		.align	2
 587              	.L22:
 588 002c 00000000 		.word	.LC21
 589 0030 00000000 		.word	command
 590 0034 00000000 		.word	incomingCommand
 591              		.cfi_endproc
 592              	.LFE48:
 594              		.section	.rodata.USART3_4_IRQHandler.str1.4,"aMS",%progbits,1
 595              		.align	2
 596              	.LC25:
 597 0000 436F6D6D 		.ascii	"Command too long!\012\000"
 597      616E6420 
 597      746F6F20 
 597      6C6F6E67 
 597      210A00
ARM GAS  /tmp/cctQ84fP.s 			page 24


 598              		.section	.text.USART3_4_IRQHandler,"ax",%progbits
 599              		.align	1
 600              		.global	USART3_4_IRQHandler
 601              		.syntax unified
 602              		.code	16
 603              		.thumb_func
 605              	USART3_4_IRQHandler:
 606              	.LFB49:
 190:Src/main.c    **** 	uint8_t err[] = "Command too long!\n";
 607              		.loc 1 190 27 is_stmt 1 view -0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 24
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 611 0000 30B5     		push	{r4, r5, lr}
 612              	.LCFI11:
 613              		.cfi_def_cfa_offset 12
 614              		.cfi_offset 4, -12
 615              		.cfi_offset 5, -8
 616              		.cfi_offset 14, -4
 617 0002 87B0     		sub	sp, sp, #28
 618              	.LCFI12:
 619              		.cfi_def_cfa_offset 40
 191:Src/main.c    **** 	incomingCommand = 1;
 620              		.loc 1 191 2 view .LVU123
 191:Src/main.c    **** 	incomingCommand = 1;
 621              		.loc 1 191 10 is_stmt 0 view .LVU124
 622 0004 01AA     		add	r2, sp, #4
 623 0006 164B     		ldr	r3, .L31
 624 0008 1800     		movs	r0, r3
 625 000a 38C8     		ldmia	r0!, {r3, r4, r5}
 626 000c 38C2     		stmia	r2!, {r3, r4, r5}
 627 000e 0368     		ldr	r3, [r0]
 628 0010 1360     		str	r3, [r2]
 629 0012 8388     		ldrh	r3, [r0, #4]
 630 0014 9380     		strh	r3, [r2, #4]
 631 0016 8379     		ldrb	r3, [r0, #6]
 632 0018 9371     		strb	r3, [r2, #6]
 192:Src/main.c    **** 	while(!(USART3->ISR & (1<<5)))
 633              		.loc 1 192 2 is_stmt 1 view .LVU125
 192:Src/main.c    **** 	while(!(USART3->ISR & (1<<5)))
 634              		.loc 1 192 18 is_stmt 0 view .LVU126
 635 001a 124B     		ldr	r3, .L31+4
 636 001c 0122     		movs	r2, #1
 637 001e 1A70     		strb	r2, [r3]
 193:Src/main.c    **** 		;
 638              		.loc 1 193 2 is_stmt 1 view .LVU127
 639              	.L25:
 193:Src/main.c    **** 		;
 640              		.loc 1 193 8 discriminator 1 view .LVU128
 193:Src/main.c    **** 		;
 641              		.loc 1 193 16 is_stmt 0 discriminator 1 view .LVU129
 642 0020 114B     		ldr	r3, .L31+8
 643 0022 DB69     		ldr	r3, [r3, #28]
 193:Src/main.c    **** 		;
 644              		.loc 1 193 8 discriminator 1 view .LVU130
 645 0024 9B06     		lsls	r3, r3, #26
 646 0026 FBD5     		bpl	.L25
ARM GAS  /tmp/cctQ84fP.s 			page 25


 195:Src/main.c    **** 		if(command[1]){
 647              		.loc 1 195 2 is_stmt 1 view .LVU131
 195:Src/main.c    **** 		if(command[1]){
 648              		.loc 1 195 12 is_stmt 0 view .LVU132
 649 0028 104B     		ldr	r3, .L31+12
 650 002a 1B78     		ldrb	r3, [r3]
 195:Src/main.c    **** 		if(command[1]){
 651              		.loc 1 195 4 view .LVU133
 652 002c 002B     		cmp	r3, #0
 653 002e 0FD0     		beq	.L26
 196:Src/main.c    **** 			USART_SendString(err);
 654              		.loc 1 196 3 is_stmt 1 view .LVU134
 196:Src/main.c    **** 			USART_SendString(err);
 655              		.loc 1 196 13 is_stmt 0 view .LVU135
 656 0030 0E4B     		ldr	r3, .L31+12
 657 0032 5B78     		ldrb	r3, [r3, #1]
 196:Src/main.c    **** 			USART_SendString(err);
 658              		.loc 1 196 5 view .LVU136
 659 0034 002B     		cmp	r3, #0
 660 0036 05D1     		bne	.L30
 201:Src/main.c    **** 		}
 661              		.loc 1 201 4 is_stmt 1 view .LVU137
 201:Src/main.c    **** 		}
 662              		.loc 1 201 23 is_stmt 0 view .LVU138
 663 0038 0B4B     		ldr	r3, .L31+8
 664 003a 9B8C     		ldrh	r3, [r3, #36]
 201:Src/main.c    **** 		}
 665              		.loc 1 201 15 view .LVU139
 666 003c DBB2     		uxtb	r3, r3
 667 003e 0B4A     		ldr	r2, .L31+12
 668 0040 5370     		strb	r3, [r2, #1]
 669 0042 0AE0     		b	.L24
 670              	.L30:
 197:Src/main.c    **** 			ClearCommand();
 671              		.loc 1 197 4 is_stmt 1 view .LVU140
 672 0044 01A8     		add	r0, sp, #4
 673 0046 FFF7FEFF 		bl	USART_SendString
 674              	.LVL35:
 198:Src/main.c    **** 		}
 675              		.loc 1 198 4 view .LVU141
 676 004a FFF7FEFF 		bl	ClearCommand
 677              	.LVL36:
 678 004e 04E0     		b	.L24
 679              	.L26:
 205:Src/main.c    **** 	}
 680              		.loc 1 205 3 view .LVU142
 205:Src/main.c    **** 	}
 681              		.loc 1 205 22 is_stmt 0 view .LVU143
 682 0050 054B     		ldr	r3, .L31+8
 683 0052 9B8C     		ldrh	r3, [r3, #36]
 205:Src/main.c    **** 	}
 684              		.loc 1 205 14 view .LVU144
 685 0054 DBB2     		uxtb	r3, r3
 686 0056 054A     		ldr	r2, .L31+12
 687 0058 1370     		strb	r3, [r2]
 688              	.L24:
 207:Src/main.c    **** 
ARM GAS  /tmp/cctQ84fP.s 			page 26


 689              		.loc 1 207 1 view .LVU145
 690 005a 07B0     		add	sp, sp, #28
 691              		@ sp needed
 692 005c 30BD     		pop	{r4, r5, pc}
 693              	.L32:
 694 005e C046     		.align	2
 695              	.L31:
 696 0060 00000000 		.word	.LC25
 697 0064 00000000 		.word	incomingCommand
 698 0068 00480040 		.word	1073760256
 699 006c 00000000 		.word	command
 700              		.cfi_endproc
 701              	.LFE49:
 703              		.section	.rodata.Proceed.str1.4,"aMS",%progbits,1
 704              		.align	2
 705              	.LC29:
 706 0000 4E6F7420 		.ascii	"Not yet implemented\012\000"
 706      79657420 
 706      696D706C 
 706      656D656E 
 706      7465640A 
 707              		.section	.text.Proceed,"ax",%progbits
 708              		.align	1
 709              		.global	Proceed
 710              		.syntax unified
 711              		.code	16
 712              		.thumb_func
 714              	Proceed:
 715              	.LFB51:
 219:Src/main.c    **** 	uint8_t* err = "Not yet implemented\n";
 716              		.loc 1 219 15 is_stmt 1 view -0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720 0000 10B5     		push	{r4, lr}
 721              	.LCFI13:
 722              		.cfi_def_cfa_offset 8
 723              		.cfi_offset 4, -8
 724              		.cfi_offset 14, -4
 220:Src/main.c    **** 	USART_SendString(err);
 725              		.loc 1 220 2 view .LVU147
 726              	.LVL37:
 221:Src/main.c    **** }
 727              		.loc 1 221 2 view .LVU148
 728 0002 0248     		ldr	r0, .L34
 729 0004 FFF7FEFF 		bl	USART_SendString
 730              	.LVL38:
 222:Src/main.c    **** 
 731              		.loc 1 222 1 is_stmt 0 view .LVU149
 732              		@ sp needed
 733 0008 10BD     		pop	{r4, pc}
 734              	.L35:
 735 000a C046     		.align	2
 736              	.L34:
 737 000c 00000000 		.word	.LC29
 738              		.cfi_endproc
 739              	.LFE51:
ARM GAS  /tmp/cctQ84fP.s 			page 27


 741              		.global	__aeabi_f2d
 742              		.section	.rodata.PrintDistance.str1.4,"aMS",%progbits,1
 743              		.align	2
 744              	.LC31:
 745 0000 25660A00 		.ascii	"%f\012\000"
 746              		.section	.text.PrintDistance,"ax",%progbits
 747              		.align	1
 748              		.global	PrintDistance
 749              		.syntax unified
 750              		.code	16
 751              		.thumb_func
 753              	PrintDistance:
 754              	.LFB53:
 370:Src/main.c    **** 	char dist[32] = "";
 755              		.loc 1 370 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 32
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759 0000 00B5     		push	{lr}
 760              	.LCFI14:
 761              		.cfi_def_cfa_offset 4
 762              		.cfi_offset 14, -4
 763 0002 89B0     		sub	sp, sp, #36
 764              	.LCFI15:
 765              		.cfi_def_cfa_offset 40
 371:Src/main.c    **** 	sprintf(dist, "%f\n", get_distance());
 766              		.loc 1 371 2 view .LVU151
 371:Src/main.c    **** 	sprintf(dist, "%f\n", get_distance());
 767              		.loc 1 371 7 is_stmt 0 view .LVU152
 768 0004 0023     		movs	r3, #0
 769 0006 0093     		str	r3, [sp]
 770 0008 1C22     		movs	r2, #28
 771 000a 0021     		movs	r1, #0
 772 000c 01A8     		add	r0, sp, #4
 773 000e FFF7FEFF 		bl	memset
 774              	.LVL39:
 372:Src/main.c    **** 	USART_SendString(dist);
 775              		.loc 1 372 2 is_stmt 1 view .LVU153
 372:Src/main.c    **** 	USART_SendString(dist);
 776              		.loc 1 372 24 is_stmt 0 view .LVU154
 777 0012 FFF7FEFF 		bl	get_distance
 778              	.LVL40:
 372:Src/main.c    **** 	USART_SendString(dist);
 779              		.loc 1 372 2 view .LVU155
 780 0016 FFF7FEFF 		bl	__aeabi_f2d
 781              	.LVL41:
 782 001a 0200     		movs	r2, r0
 783 001c 0B00     		movs	r3, r1
 784 001e 0449     		ldr	r1, .L37
 785 0020 6846     		mov	r0, sp
 786 0022 FFF7FEFF 		bl	sprintf
 787              	.LVL42:
 373:Src/main.c    **** }
 788              		.loc 1 373 2 is_stmt 1 view .LVU156
 789 0026 6846     		mov	r0, sp
 790 0028 FFF7FEFF 		bl	USART_SendString
 791              	.LVL43:
ARM GAS  /tmp/cctQ84fP.s 			page 28


 374:Src/main.c    **** 
 792              		.loc 1 374 1 is_stmt 0 view .LVU157
 793 002c 09B0     		add	sp, sp, #36
 794              		@ sp needed
 795 002e 00BD     		pop	{pc}
 796              	.L38:
 797              		.align	2
 798              	.L37:
 799 0030 00000000 		.word	.LC31
 800              		.cfi_endproc
 801              	.LFE53:
 803              		.global	__aeabi_i2d
 804              		.global	__aeabi_dmul
 805              		.global	__aeabi_d2uiz
 806              		.section	.text.GetUltrasonic,"ax",%progbits
 807              		.align	1
 808              		.global	GetUltrasonic
 809              		.syntax unified
 810              		.code	16
 811              		.thumb_func
 813              	GetUltrasonic:
 814              	.LVL44:
 815              	.LFB54:
 388:Src/main.c    **** 	HAL_TIM_Base_Start(&htim1);
 816              		.loc 1 388 54 is_stmt 1 view -0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 0
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 388:Src/main.c    **** 	HAL_TIM_Base_Start(&htim1);
 820              		.loc 1 388 54 is_stmt 0 view .LVU159
 821 0000 70B5     		push	{r4, r5, r6, lr}
 822              	.LCFI16:
 823              		.cfi_def_cfa_offset 16
 824              		.cfi_offset 4, -16
 825              		.cfi_offset 5, -12
 826              		.cfi_offset 6, -8
 827              		.cfi_offset 14, -4
 828 0002 0400     		movs	r4, r0
 389:Src/main.c    **** 	HAL_GPIO_WritePin(ultrasonic->trig.gpio, ultrasonic->trig.pin.Pin, GPIO_PIN_SET);
 829              		.loc 1 389 2 is_stmt 1 view .LVU160
 830 0004 264D     		ldr	r5, .L45
 831 0006 2800     		movs	r0, r5
 832              	.LVL45:
 389:Src/main.c    **** 	HAL_GPIO_WritePin(ultrasonic->trig.gpio, ultrasonic->trig.pin.Pin, GPIO_PIN_SET);
 833              		.loc 1 389 2 is_stmt 0 view .LVU161
 834 0008 FFF7FEFF 		bl	HAL_TIM_Base_Start
 835              	.LVL46:
 390:Src/main.c    **** 	__HAL_TIM_SET_COUNTER(&htim1, 0);
 836              		.loc 1 390 2 is_stmt 1 view .LVU162
 837 000c A18B     		ldrh	r1, [r4, #28]
 838 000e A069     		ldr	r0, [r4, #24]
 839 0010 0122     		movs	r2, #1
 840 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
 841              	.LVL47:
 391:Src/main.c    **** 	while (__HAL_TIM_GET_COUNTER (&htim1) < 10){
 842              		.loc 1 391 2 view .LVU163
 843 0016 2A68     		ldr	r2, [r5]
ARM GAS  /tmp/cctQ84fP.s 			page 29


 844 0018 0023     		movs	r3, #0
 845 001a 5362     		str	r3, [r2, #36]
 392:Src/main.c    **** 		;  // wait for 10 us
 846              		.loc 1 392 2 view .LVU164
 847              	.L40:
 393:Src/main.c    **** 	}
 848              		.loc 1 393 3 discriminator 1 view .LVU165
 392:Src/main.c    **** 		;  // wait for 10 us
 849              		.loc 1 392 40 discriminator 1 view .LVU166
 392:Src/main.c    **** 		;  // wait for 10 us
 850              		.loc 1 392 9 is_stmt 0 discriminator 1 view .LVU167
 851 001c 536A     		ldr	r3, [r2, #36]
 392:Src/main.c    **** 		;  // wait for 10 us
 852              		.loc 1 392 40 discriminator 1 view .LVU168
 853 001e 092B     		cmp	r3, #9
 854 0020 FCD9     		bls	.L40
 395:Src/main.c    **** 
 855              		.loc 1 395 2 is_stmt 1 view .LVU169
 856 0022 A18B     		ldrh	r1, [r4, #28]
 857 0024 A069     		ldr	r0, [r4, #24]
 858 0026 0022     		movs	r2, #0
 859 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 860              	.LVL48:
 397:Src/main.c    **** 	while (!(HAL_GPIO_ReadPin (ultrasonic->echo.gpio, ultrasonic->echo.pin.Pin)) && pMillis + 10 >  HA
 861              		.loc 1 397 2 view .LVU170
 397:Src/main.c    **** 	while (!(HAL_GPIO_ReadPin (ultrasonic->echo.gpio, ultrasonic->echo.pin.Pin)) && pMillis + 10 >  HA
 862              		.loc 1 397 12 is_stmt 0 view .LVU171
 863 002c FFF7FEFF 		bl	HAL_GetTick
 864              	.LVL49:
 397:Src/main.c    **** 	while (!(HAL_GPIO_ReadPin (ultrasonic->echo.gpio, ultrasonic->echo.pin.Pin)) && pMillis + 10 >  HA
 865              		.loc 1 397 10 view .LVU172
 866 0030 1C4B     		ldr	r3, .L45+4
 867 0032 1860     		str	r0, [r3]
 398:Src/main.c    **** 	}
 868              		.loc 1 398 2 is_stmt 1 view .LVU173
 869              	.L42:
 399:Src/main.c    **** 	uint16_t val1 = __HAL_TIM_GET_COUNTER (&htim1);
 870              		.loc 1 399 2 discriminator 2 view .LVU174
 398:Src/main.c    **** 	}
 871              		.loc 1 398 79 discriminator 2 view .LVU175
 398:Src/main.c    **** 	}
 872              		.loc 1 398 11 is_stmt 0 discriminator 2 view .LVU176
 873 0034 A188     		ldrh	r1, [r4, #4]
 874 0036 2068     		ldr	r0, [r4]
 875 0038 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 876              	.LVL50:
 398:Src/main.c    **** 	}
 877              		.loc 1 398 79 discriminator 2 view .LVU177
 878 003c 0028     		cmp	r0, #0
 879 003e 06D1     		bne	.L41
 398:Src/main.c    **** 	}
 880              		.loc 1 398 90 discriminator 1 view .LVU178
 881 0040 184B     		ldr	r3, .L45+4
 882 0042 1D68     		ldr	r5, [r3]
 883 0044 0A35     		adds	r5, r5, #10
 398:Src/main.c    **** 	}
 884              		.loc 1 398 98 discriminator 1 view .LVU179
ARM GAS  /tmp/cctQ84fP.s 			page 30


 885 0046 FFF7FEFF 		bl	HAL_GetTick
 886              	.LVL51:
 398:Src/main.c    **** 	}
 887              		.loc 1 398 79 discriminator 1 view .LVU180
 888 004a 8542     		cmp	r5, r0
 889 004c F2D8     		bhi	.L42
 890              	.L41:
 400:Src/main.c    **** 
 891              		.loc 1 400 2 is_stmt 1 view .LVU181
 400:Src/main.c    **** 
 892              		.loc 1 400 18 is_stmt 0 view .LVU182
 893 004e 144B     		ldr	r3, .L45
 894 0050 1B68     		ldr	r3, [r3]
 895 0052 5E6A     		ldr	r6, [r3, #36]
 896              	.LVL52:
 402:Src/main.c    **** 	while ((HAL_GPIO_ReadPin (ultrasonic->echo.gpio, ultrasonic->echo.pin.Pin)) && pMillis + 50 > HAL_
 897              		.loc 1 402 2 is_stmt 1 view .LVU183
 402:Src/main.c    **** 	while ((HAL_GPIO_ReadPin (ultrasonic->echo.gpio, ultrasonic->echo.pin.Pin)) && pMillis + 50 > HAL_
 898              		.loc 1 402 12 is_stmt 0 view .LVU184
 899 0054 FFF7FEFF 		bl	HAL_GetTick
 900              	.LVL53:
 402:Src/main.c    **** 	while ((HAL_GPIO_ReadPin (ultrasonic->echo.gpio, ultrasonic->echo.pin.Pin)) && pMillis + 50 > HAL_
 901              		.loc 1 402 10 view .LVU185
 902 0058 124B     		ldr	r3, .L45+4
 903 005a 1860     		str	r0, [r3]
 403:Src/main.c    **** 	}
 904              		.loc 1 403 2 is_stmt 1 view .LVU186
 905              	.L44:
 404:Src/main.c    **** 
 906              		.loc 1 404 2 discriminator 2 view .LVU187
 403:Src/main.c    **** 	}
 907              		.loc 1 403 78 discriminator 2 view .LVU188
 403:Src/main.c    **** 	}
 908              		.loc 1 403 10 is_stmt 0 discriminator 2 view .LVU189
 909 005c A188     		ldrh	r1, [r4, #4]
 910 005e 2068     		ldr	r0, [r4]
 911 0060 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 912              	.LVL54:
 403:Src/main.c    **** 	}
 913              		.loc 1 403 78 discriminator 2 view .LVU190
 914 0064 0028     		cmp	r0, #0
 915 0066 06D0     		beq	.L43
 403:Src/main.c    **** 	}
 916              		.loc 1 403 89 discriminator 1 view .LVU191
 917 0068 0E4B     		ldr	r3, .L45+4
 918 006a 1D68     		ldr	r5, [r3]
 919 006c 3235     		adds	r5, r5, #50
 403:Src/main.c    **** 	}
 920              		.loc 1 403 96 discriminator 1 view .LVU192
 921 006e FFF7FEFF 		bl	HAL_GetTick
 922              	.LVL55:
 403:Src/main.c    **** 	}
 923              		.loc 1 403 78 discriminator 1 view .LVU193
 924 0072 8542     		cmp	r5, r0
 925 0074 F2D8     		bhi	.L44
 926              	.L43:
 406:Src/main.c    **** 
ARM GAS  /tmp/cctQ84fP.s 			page 31


 927              		.loc 1 406 2 is_stmt 1 view .LVU194
 406:Src/main.c    **** 
 928              		.loc 1 406 18 is_stmt 0 view .LVU195
 929 0076 0A4B     		ldr	r3, .L45
 930 0078 1B68     		ldr	r3, [r3]
 931 007a 586A     		ldr	r0, [r3, #36]
 932              	.LVL56:
 408:Src/main.c    **** }
 933              		.loc 1 408 2 is_stmt 1 view .LVU196
 408:Src/main.c    **** }
 934              		.loc 1 408 14 is_stmt 0 view .LVU197
 935 007c 0004     		lsls	r0, r0, #16
 936              	.LVL57:
 408:Src/main.c    **** }
 937              		.loc 1 408 14 view .LVU198
 938 007e 000C     		lsrs	r0, r0, #16
 939 0080 3604     		lsls	r6, r6, #16
 940              	.LVL58:
 408:Src/main.c    **** }
 941              		.loc 1 408 14 view .LVU199
 942 0082 360C     		lsrs	r6, r6, #16
 943 0084 801B     		subs	r0, r0, r6
 408:Src/main.c    **** }
 944              		.loc 1 408 20 view .LVU200
 945 0086 FFF7FEFF 		bl	__aeabi_i2d
 946              	.LVL59:
 947 008a 074A     		ldr	r2, .L45+8
 948 008c 074B     		ldr	r3, .L45+12
 949 008e FFF7FEFF 		bl	__aeabi_dmul
 950              	.LVL60:
 408:Src/main.c    **** }
 951              		.loc 1 408 27 view .LVU201
 952 0092 0022     		movs	r2, #0
 953 0094 064B     		ldr	r3, .L45+16
 954 0096 FFF7FEFF 		bl	__aeabi_dmul
 955              	.LVL61:
 956 009a FFF7FEFF 		bl	__aeabi_d2uiz
 957              	.LVL62:
 409:Src/main.c    **** /* USER CODE END 0 */
 958              		.loc 1 409 1 view .LVU202
 959              		@ sp needed
 960              	.LVL63:
 409:Src/main.c    **** /* USER CODE END 0 */
 961              		.loc 1 409 1 view .LVU203
 962 009e 70BD     		pop	{r4, r5, r6, pc}
 963              	.L46:
 964              		.align	2
 965              	.L45:
 966 00a0 00000000 		.word	htim1
 967 00a4 00000000 		.word	pMillis
 968 00a8 9CC420B0 		.word	-1340029796
 969 00ac 7268A13F 		.word	1067542642
 970 00b0 0000E03F 		.word	1071644672
 971              		.cfi_endproc
 972              	.LFE54:
 974              		.section	.rodata.Log.str1.4,"aMS",%progbits,1
 975              		.align	2
ARM GAS  /tmp/cctQ84fP.s 			page 32


 976              	.LC36:
 977 0000 556C7472 		.ascii	"Ultrasonic right: %d\012\000"
 977      61736F6E 
 977      69632072 
 977      69676874 
 977      3A202564 
 978 0016 0000     		.align	2
 979              	.LC39:
 980 0018 556C7472 		.ascii	"Ultrasonic left: %d\012\000"
 980      61736F6E 
 980      6963206C 
 980      6566743A 
 980      2025640A 
 981              		.section	.text.Log,"ax",%progbits
 982              		.align	1
 983              		.global	Log
 984              		.syntax unified
 985              		.code	16
 986              		.thumb_func
 988              	Log:
 989              	.LFB50:
 209:Src/main.c    **** 	uint8_t str_buff[32];
 990              		.loc 1 209 11 is_stmt 1 view -0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 32
 993              		@ frame_needed = 0, uses_anonymous_args = 0
 994 0000 00B5     		push	{lr}
 995              	.LCFI17:
 996              		.cfi_def_cfa_offset 4
 997              		.cfi_offset 14, -4
 998 0002 89B0     		sub	sp, sp, #36
 999              	.LCFI18:
 1000              		.cfi_def_cfa_offset 40
 210:Src/main.c    **** 
 1001              		.loc 1 210 2 view .LVU205
 212:Src/main.c    **** 	USART_SendString(str_buff);
 1002              		.loc 1 212 2 view .LVU206
 1003 0004 0B48     		ldr	r0, .L48
 1004 0006 FFF7FEFF 		bl	GetUltrasonic
 1005              	.LVL64:
 1006 000a 0200     		movs	r2, r0
 1007 000c 0A49     		ldr	r1, .L48+4
 1008 000e 6846     		mov	r0, sp
 1009 0010 FFF7FEFF 		bl	sprintf
 1010              	.LVL65:
 213:Src/main.c    **** 
 1011              		.loc 1 213 2 view .LVU207
 1012 0014 6846     		mov	r0, sp
 1013 0016 FFF7FEFF 		bl	USART_SendString
 1014              	.LVL66:
 215:Src/main.c    **** 	USART_SendString(str_buff);
 1015              		.loc 1 215 2 view .LVU208
 1016 001a 0848     		ldr	r0, .L48+8
 1017 001c FFF7FEFF 		bl	GetUltrasonic
 1018              	.LVL67:
 1019 0020 0200     		movs	r2, r0
 1020 0022 0749     		ldr	r1, .L48+12
ARM GAS  /tmp/cctQ84fP.s 			page 33


 1021 0024 6846     		mov	r0, sp
 1022 0026 FFF7FEFF 		bl	sprintf
 1023              	.LVL68:
 216:Src/main.c    **** }
 1024              		.loc 1 216 2 view .LVU209
 1025 002a 6846     		mov	r0, sp
 1026 002c FFF7FEFF 		bl	USART_SendString
 1027              	.LVL69:
 217:Src/main.c    **** 
 1028              		.loc 1 217 1 is_stmt 0 view .LVU210
 1029 0030 09B0     		add	sp, sp, #36
 1030              		@ sp needed
 1031 0032 00BD     		pop	{pc}
 1032              	.L49:
 1033              		.align	2
 1034              	.L48:
 1035 0034 00000000 		.word	ultrasonic_right_pins
 1036 0038 00000000 		.word	.LC36
 1037 003c 00000000 		.word	ultrasonic_left_pins
 1038 0040 18000000 		.word	.LC39
 1039              		.cfi_endproc
 1040              	.LFE50:
 1042              		.section	.rodata.ProcessCommand.str1.4,"aMS",%progbits,1
 1043              		.align	2
 1044              	.LC56:
 1045 0000 696E6465 		.ascii	"indefinitely\012\000"
 1045      66696E69 
 1045      74656C79 
 1045      0A00
 1046 000e 0000     		.align	2
 1047              	.LC58:
 1048 0010 25640A00 		.ascii	"%d\012\000"
 1049              		.align	2
 1050              	.LC41:
 1051 0014 4552524F 		.ascii	"ERROR: Invalid command!\012\000"
 1051      523A2049 
 1051      6E76616C 
 1051      69642063 
 1051      6F6D6D61 
 1052 002d 000000   		.align	2
 1053              	.LC43:
 1054 0030 4D6F7669 		.ascii	"Moving forward \000"
 1054      6E672066 
 1054      6F727761 
 1054      72642000 
 1055              		.align	2
 1056              	.LC45:
 1057 0040 5475726E 		.ascii	"Turning left \000"
 1057      696E6720 
 1057      6C656674 
 1057      2000
 1058 004e 0000     		.align	2
 1059              	.LC47:
 1060 0050 5475726E 		.ascii	"Turning right \000"
 1060      696E6720 
 1060      72696768 
 1060      742000
ARM GAS  /tmp/cctQ84fP.s 			page 34


 1061 005f 00       		.align	2
 1062              	.LC49:
 1063 0060 4C6F6767 		.ascii	"Logging sensor data\012\000"
 1063      696E6720 
 1063      73656E73 
 1063      6F722064 
 1063      6174610A 
 1064 0075 000000   		.align	2
 1065              	.LC51:
 1066 0078 456E7465 		.ascii	"Entering autonomous mode...\012\000"
 1066      72696E67 
 1066      20617574 
 1066      6F6E6F6D 
 1066      6F757320 
 1067 0095 000000   		.align	2
 1068              	.LC53:
 1069 0098 53746F70 		.ascii	"Stopping all motors!\012\000"
 1069      70696E67 
 1069      20616C6C 
 1069      206D6F74 
 1069      6F727321 
 1070              		.section	.text.ProcessCommand,"ax",%progbits
 1071              		.align	1
 1072              		.global	ProcessCommand
 1073              		.syntax unified
 1074              		.code	16
 1075              		.thumb_func
 1077              	ProcessCommand:
 1078              	.LVL70:
 1079              	.LFB52:
 224:Src/main.c    **** 	uint32_t left_motor_pin;
 1080              		.loc 1 224 57 is_stmt 1 view -0
 1081              		.cfi_startproc
 1082              		@ args = 0, pretend = 0, frame = 184
 1083              		@ frame_needed = 0, uses_anonymous_args = 0
 224:Src/main.c    **** 	uint32_t left_motor_pin;
 1084              		.loc 1 224 57 is_stmt 0 view .LVU212
 1085 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1086              	.LCFI19:
 1087              		.cfi_def_cfa_offset 20
 1088              		.cfi_offset 4, -20
 1089              		.cfi_offset 5, -16
 1090              		.cfi_offset 6, -12
 1091              		.cfi_offset 7, -8
 1092              		.cfi_offset 14, -4
 1093 0002 AFB0     		sub	sp, sp, #188
 1094              	.LCFI20:
 1095              		.cfi_def_cfa_offset 208
 1096 0004 0400     		movs	r4, r0
 1097 0006 0D00     		movs	r5, r1
 225:Src/main.c    **** 	uint32_t right_motor_pin;
 1098              		.loc 1 225 2 is_stmt 1 view .LVU213
 226:Src/main.c    **** 	int32_t CH1_DC = 65535;
 1099              		.loc 1 226 2 view .LVU214
 227:Src/main.c    **** 
 1100              		.loc 1 227 2 view .LVU215
 1101              	.LVL71:
ARM GAS  /tmp/cctQ84fP.s 			page 35


 229:Src/main.c    **** 
 1102              		.loc 1 229 2 view .LVU216
 229:Src/main.c    **** 
 1103              		.loc 1 229 10 is_stmt 0 view .LVU217
 1104 0008 27A9     		add	r1, sp, #156
 1105              	.LVL72:
 229:Src/main.c    **** 
 1106              		.loc 1 229 10 view .LVU218
 1107 000a 5C4B     		ldr	r3, .L67
 1108 000c 0A00     		movs	r2, r1
 1109 000e C1CB     		ldmia	r3!, {r0, r6, r7}
 1110 0010 C1C2     		stmia	r2!, {r0, r6, r7}
 1111              	.LVL73:
 229:Src/main.c    **** 
 1112              		.loc 1 229 10 view .LVU219
 1113 0012 43CB     		ldmia	r3!, {r0, r1, r6}
 1114 0014 43C2     		stmia	r2!, {r0, r1, r6}
 1115 0016 1B78     		ldrb	r3, [r3]
 1116 0018 1370     		strb	r3, [r2]
 231:Src/main.c    **** 	uint8_t left[] = "Turning left ";
 1117              		.loc 1 231 2 is_stmt 1 view .LVU220
 231:Src/main.c    **** 	uint8_t left[] = "Turning left ";
 1118              		.loc 1 231 10 is_stmt 0 view .LVU221
 1119 001a 23AA     		add	r2, sp, #140
 1120 001c 584B     		ldr	r3, .L67+4
 1121 001e C1CB     		ldmia	r3!, {r0, r6, r7}
 1122 0020 C1C2     		stmia	r2!, {r0, r6, r7}
 1123 0022 1B68     		ldr	r3, [r3]
 1124 0024 1360     		str	r3, [r2]
 232:Src/main.c    **** 	uint8_t right[] = "Turning right ";
 1125              		.loc 1 232 2 is_stmt 1 view .LVU222
 232:Src/main.c    **** 	uint8_t right[] = "Turning right ";
 1126              		.loc 1 232 10 is_stmt 0 view .LVU223
 1127 0026 1FAA     		add	r2, sp, #124
 1128 0028 564B     		ldr	r3, .L67+8
 1129 002a C1CB     		ldmia	r3!, {r0, r6, r7}
 1130 002c C1C2     		stmia	r2!, {r0, r6, r7}
 1131 002e 1B88     		ldrh	r3, [r3]
 1132 0030 1380     		strh	r3, [r2]
 233:Src/main.c    **** 	uint8_t log[] = "Logging sensor data\n";
 1133              		.loc 1 233 2 is_stmt 1 view .LVU224
 233:Src/main.c    **** 	uint8_t log[] = "Logging sensor data\n";
 1134              		.loc 1 233 10 is_stmt 0 view .LVU225
 1135 0032 1BAA     		add	r2, sp, #108
 1136 0034 544B     		ldr	r3, .L67+12
 1137 0036 C1CB     		ldmia	r3!, {r0, r6, r7}
 1138 0038 C1C2     		stmia	r2!, {r0, r6, r7}
 1139 003a 1100     		movs	r1, r2
 1140 003c 1A88     		ldrh	r2, [r3]
 1141 003e 0A80     		strh	r2, [r1]
 1142 0040 9B78     		ldrb	r3, [r3, #2]
 1143 0042 8B70     		strb	r3, [r1, #2]
 234:Src/main.c    **** 	uint8_t proceed[] = "Entering autonomous mode...\n";
 1144              		.loc 1 234 2 is_stmt 1 view .LVU226
 234:Src/main.c    **** 	uint8_t proceed[] = "Entering autonomous mode...\n";
 1145              		.loc 1 234 10 is_stmt 0 view .LVU227
 1146 0044 15A9     		add	r1, sp, #84
ARM GAS  /tmp/cctQ84fP.s 			page 36


 1147 0046 514B     		ldr	r3, .L67+16
 1148 0048 0A00     		movs	r2, r1
 1149 004a C1CB     		ldmia	r3!, {r0, r6, r7}
 1150 004c C1C2     		stmia	r2!, {r0, r6, r7}
 1151 004e 03CB     		ldmia	r3!, {r0, r1}
 1152 0050 03C2     		stmia	r2!, {r0, r1}
 1153 0052 1B78     		ldrb	r3, [r3]
 1154 0054 1370     		strb	r3, [r2]
 235:Src/main.c    **** 	uint8_t stop[] = "Stopping all motors!\n";
 1155              		.loc 1 235 2 is_stmt 1 view .LVU228
 235:Src/main.c    **** 	uint8_t stop[] = "Stopping all motors!\n";
 1156              		.loc 1 235 10 is_stmt 0 view .LVU229
 1157 0056 0DA9     		add	r1, sp, #52
 1158 0058 4D4B     		ldr	r3, .L67+20
 1159 005a 0A00     		movs	r2, r1
 1160 005c C1CB     		ldmia	r3!, {r0, r6, r7}
 1161 005e C1C2     		stmia	r2!, {r0, r6, r7}
 1162 0060 43CB     		ldmia	r3!, {r0, r1, r6}
 1163 0062 43C2     		stmia	r2!, {r0, r1, r6}
 1164 0064 1968     		ldr	r1, [r3]
 1165 0066 1160     		str	r1, [r2]
 1166 0068 1B79     		ldrb	r3, [r3, #4]
 1167 006a 1371     		strb	r3, [r2, #4]
 236:Src/main.c    **** 
 1168              		.loc 1 236 2 is_stmt 1 view .LVU230
 236:Src/main.c    **** 
 1169              		.loc 1 236 10 is_stmt 0 view .LVU231
 1170 006c 07A9     		add	r1, sp, #28
 1171 006e 494B     		ldr	r3, .L67+24
 1172 0070 0A00     		movs	r2, r1
 1173 0072 C1CB     		ldmia	r3!, {r0, r6, r7}
 1174 0074 C1C2     		stmia	r2!, {r0, r6, r7}
 1175 0076 03CB     		ldmia	r3!, {r0, r1}
 1176 0078 03C2     		stmia	r2!, {r0, r1}
 1177 007a 1B88     		ldrh	r3, [r3]
 1178 007c 1380     		strh	r3, [r2]
 238:Src/main.c    **** 
 1179              		.loc 1 238 2 is_stmt 1 view .LVU232
 238:Src/main.c    **** 
 1180              		.loc 1 238 15 is_stmt 0 view .LVU233
 1181 007e 06AB     		add	r3, sp, #24
 1182 0080 0022     		movs	r2, #0
 1183 0082 1A80     		strh	r2, [r3]
 240:Src/main.c    **** 	uint8_t part2[15];
 1184              		.loc 1 240 2 is_stmt 1 view .LVU234
 241:Src/main.c    **** 	uint8_t zero = 0;
 1185              		.loc 1 241 2 view .LVU235
 242:Src/main.c    **** 	memcpy(part2, &zero, 15);
 1186              		.loc 1 242 2 view .LVU236
 242:Src/main.c    **** 	memcpy(part2, &zero, 15);
 1187              		.loc 1 242 10 is_stmt 0 view .LVU237
 1188 0084 6B46     		mov	r3, sp
 1189 0086 D91D     		adds	r1, r3, #7
 1190 0088 0023     		movs	r3, #0
 1191 008a 0B70     		strb	r3, [r1]
 243:Src/main.c    **** 
 1192              		.loc 1 243 2 is_stmt 1 view .LVU238
ARM GAS  /tmp/cctQ84fP.s 			page 37


 1193 008c 0F32     		adds	r2, r2, #15
 1194 008e 02A8     		add	r0, sp, #8
 1195 0090 FFF7FEFF 		bl	memcpy
 1196              	.LVL74:
 245:Src/main.c    **** 		case 'w':
 1197              		.loc 1 245 2 view .LVU239
 1198 0094 2300     		movs	r3, r4
 1199 0096 613B     		subs	r3, r3, #97
 1200 0098 DAB2     		uxtb	r2, r3
 1201 009a 172A     		cmp	r2, #23
 1202 009c 53D8     		bhi	.L51
 1203 009e 9300     		lsls	r3, r2, #2
 1204 00a0 3D4A     		ldr	r2, .L67+28
 1205 00a2 D358     		ldr	r3, [r2, r3]
 1206 00a4 9F46     		mov	pc, r3
 1207              		.section	.rodata.ProcessCommand,"a",%progbits
 1208              		.align	2
 1209              	.L53:
 1210 0000 A6000000 		.word	.L58
 1211 0004 46010000 		.word	.L51
 1212 0008 46010000 		.word	.L51
 1213 000c 04010000 		.word	.L57
 1214 0010 46010000 		.word	.L51
 1215 0014 46010000 		.word	.L51
 1216 0018 46010000 		.word	.L51
 1217 001c 46010000 		.word	.L51
 1218 0020 46010000 		.word	.L51
 1219 0024 46010000 		.word	.L51
 1220 0028 46010000 		.word	.L51
 1221 002c 0E010000 		.word	.L56
 1222 0030 46010000 		.word	.L51
 1223 0034 46010000 		.word	.L51
 1224 0038 46010000 		.word	.L51
 1225 003c 1E010000 		.word	.L55
 1226 0040 46010000 		.word	.L51
 1227 0044 46010000 		.word	.L51
 1228 0048 46010000 		.word	.L51
 1229 004c 46010000 		.word	.L51
 1230 0050 46010000 		.word	.L51
 1231 0054 46010000 		.word	.L51
 1232 0058 52010000 		.word	.L64
 1233 005c 2E010000 		.word	.L52
 1234              		.section	.text.ProcessCommand
 1235              	.L58:
 251:Src/main.c    **** 			motorcmd.dir = LEFT;
 1236              		.loc 1 251 4 view .LVU240
 1237              	.LVL75:
 252:Src/main.c    **** 			break;
 1238              		.loc 1 252 4 view .LVU241
 252:Src/main.c    **** 			break;
 1239              		.loc 1 252 17 is_stmt 0 view .LVU242
 1240 00a6 06AB     		add	r3, sp, #24
 1241 00a8 0122     		movs	r2, #1
 1242 00aa 1A70     		strb	r2, [r3]
 253:Src/main.c    **** 		case 'd':
 1243              		.loc 1 253 4 is_stmt 1 view .LVU243
 251:Src/main.c    **** 			motorcmd.dir = LEFT;
ARM GAS  /tmp/cctQ84fP.s 			page 38


 1244              		.loc 1 251 10 is_stmt 0 view .LVU244
 1245 00ac 1FAE     		add	r6, sp, #124
 1246              	.LVL76:
 1247              	.L54:
 285:Src/main.c    **** 		sprintf(part2, "indefinitely\n");
 1248              		.loc 1 285 2 is_stmt 1 view .LVU245
 285:Src/main.c    **** 		sprintf(part2, "indefinitely\n");
 1249              		.loc 1 285 4 is_stmt 0 view .LVU246
 1250 00ae 302D     		cmp	r5, #48
 1251 00b0 51D0     		beq	.L65
 1252              	.L60:
 289:Src/main.c    **** 		USART_SendString(err);
 1253              		.loc 1 289 7 is_stmt 1 view .LVU247
 289:Src/main.c    **** 		USART_SendString(err);
 1254              		.loc 1 289 25 is_stmt 0 view .LVU248
 1255 00b2 2B00     		movs	r3, r5
 1256 00b4 313B     		subs	r3, r3, #49
 1257 00b6 DBB2     		uxtb	r3, r3
 289:Src/main.c    **** 		USART_SendString(err);
 1258              		.loc 1 289 9 view .LVU249
 1259 00b8 082B     		cmp	r3, #8
 1260 00ba 58D8     		bhi	.L66
 1261              	.LBB13:
 295:Src/main.c    **** 		sprintf(part2, "%d\n", dist);
 1262              		.loc 1 295 3 is_stmt 1 view .LVU250
 295:Src/main.c    **** 		sprintf(part2, "%d\n", dist);
 1263              		.loc 1 295 11 is_stmt 0 view .LVU251
 1264 00bc 1424     		movs	r4, #20
 1265 00be 6C43     		muls	r4, r5
 1266 00c0 4034     		adds	r4, r4, #64
 1267 00c2 E4B2     		uxtb	r4, r4
 1268              	.LVL77:
 296:Src/main.c    **** 		motorcmd.amount = dist;
 1269              		.loc 1 296 3 is_stmt 1 view .LVU252
 1270 00c4 3549     		ldr	r1, .L67+32
 1271 00c6 2200     		movs	r2, r4
 1272 00c8 02A8     		add	r0, sp, #8
 1273 00ca FFF7FEFF 		bl	sprintf
 1274              	.LVL78:
 297:Src/main.c    **** 	}
 1275              		.loc 1 297 3 view .LVU253
 297:Src/main.c    **** 	}
 1276              		.loc 1 297 19 is_stmt 0 view .LVU254
 1277 00ce 06AB     		add	r3, sp, #24
 1278 00d0 5C70     		strb	r4, [r3, #1]
 1279              	.LVL79:
 1280              	.L61:
 297:Src/main.c    **** 	}
 1281              		.loc 1 297 19 view .LVU255
 1282              	.LBE13:
 301:Src/main.c    **** 	USART_SendString(part2);
 1283              		.loc 1 301 2 is_stmt 1 view .LVU256
 1284 00d2 3000     		movs	r0, r6
 1285 00d4 FFF7FEFF 		bl	USART_SendString
 1286              	.LVL80:
 302:Src/main.c    **** 
 1287              		.loc 1 302 2 view .LVU257
ARM GAS  /tmp/cctQ84fP.s 			page 39


 1288 00d8 02A8     		add	r0, sp, #8
 1289 00da FFF7FEFF 		bl	USART_SendString
 1290              	.LVL81:
 304:Src/main.c    **** 	HAL_Delay(1000);
 1291              		.loc 1 304 2 view .LVU258
 304:Src/main.c    **** 	HAL_Delay(1000);
 1292              		.loc 1 304 13 is_stmt 0 view .LVU259
 1293 00de 8024     		movs	r4, #128
 1294 00e0 E405     		lsls	r4, r4, #23
 1295 00e2 2F4B     		ldr	r3, .L67+36
 1296 00e4 6363     		str	r3, [r4, #52]
 305:Src/main.c    **** 	TIM2->CCR1 = 0;
 1297              		.loc 1 305 2 is_stmt 1 view .LVU260
 1298 00e6 FA20     		movs	r0, #250
 1299 00e8 8000     		lsls	r0, r0, #2
 1300 00ea FFF7FEFF 		bl	HAL_Delay
 1301              	.LVL82:
 306:Src/main.c    **** 
 1302              		.loc 1 306 2 view .LVU261
 306:Src/main.c    **** 
 1303              		.loc 1 306 13 is_stmt 0 view .LVU262
 1304 00ee 0023     		movs	r3, #0
 1305 00f0 6363     		str	r3, [r4, #52]
 308:Src/main.c    **** 	USART_SendString(result);
 1306              		.loc 1 308 2 is_stmt 1 view .LVU263
 308:Src/main.c    **** 	USART_SendString(result);
 1307              		.loc 1 308 20 is_stmt 0 view .LVU264
 1308 00f2 06A8     		add	r0, sp, #24
 1309 00f4 FFF7FEFF 		bl	MoveMotors
 1310              	.LVL83:
 309:Src/main.c    **** 
 1311              		.loc 1 309 2 is_stmt 1 view .LVU265
 1312 00f8 FFF7FEFF 		bl	USART_SendString
 1313              	.LVL84:
 311:Src/main.c    **** 
 1314              		.loc 1 311 2 view .LVU266
 1315 00fc FFF7FEFF 		bl	ClearCommand
 1316              	.LVL85:
 1317              	.L50:
 330:Src/main.c    **** 
 1318              		.loc 1 330 1 is_stmt 0 view .LVU267
 1319 0100 2FB0     		add	sp, sp, #188
 1320              		@ sp needed
 1321 0102 F0BD     		pop	{r4, r5, r6, r7, pc}
 1322              	.L57:
 255:Src/main.c    **** 			motorcmd.dir = RIGHT;
 1323              		.loc 1 255 4 is_stmt 1 view .LVU268
 1324              	.LVL86:
 256:Src/main.c    **** 			break;
 1325              		.loc 1 256 4 view .LVU269
 256:Src/main.c    **** 			break;
 1326              		.loc 1 256 17 is_stmt 0 view .LVU270
 1327 0104 06AB     		add	r3, sp, #24
 1328 0106 0222     		movs	r2, #2
 1329 0108 1A70     		strb	r2, [r3]
 257:Src/main.c    **** 		case 'l':
 1330              		.loc 1 257 4 is_stmt 1 view .LVU271
ARM GAS  /tmp/cctQ84fP.s 			page 40


 255:Src/main.c    **** 			motorcmd.dir = RIGHT;
 1331              		.loc 1 255 10 is_stmt 0 view .LVU272
 1332 010a 1BAE     		add	r6, sp, #108
 1333              	.LVL87:
 257:Src/main.c    **** 		case 'l':
 1334              		.loc 1 257 4 view .LVU273
 1335 010c CFE7     		b	.L54
 1336              	.LVL88:
 1337              	.L56:
 259:Src/main.c    **** 			USART_SendString(part1);
 1338              		.loc 1 259 4 is_stmt 1 view .LVU274
 260:Src/main.c    **** 			Log();
 1339              		.loc 1 260 4 view .LVU275
 1340 010e 15A8     		add	r0, sp, #84
 1341              	.LVL89:
 260:Src/main.c    **** 			Log();
 1342              		.loc 1 260 4 is_stmt 0 view .LVU276
 1343 0110 FFF7FEFF 		bl	USART_SendString
 1344              	.LVL90:
 261:Src/main.c    **** 			ClearCommand();
 1345              		.loc 1 261 4 is_stmt 1 view .LVU277
 1346 0114 FFF7FEFF 		bl	Log
 1347              	.LVL91:
 262:Src/main.c    **** 			return;
 1348              		.loc 1 262 4 view .LVU278
 1349 0118 FFF7FEFF 		bl	ClearCommand
 1350              	.LVL92:
 263:Src/main.c    **** 		case 'p':
 1351              		.loc 1 263 4 view .LVU279
 1352 011c F0E7     		b	.L50
 1353              	.LVL93:
 1354              	.L55:
 265:Src/main.c    **** 			USART_SendString(part1);
 1355              		.loc 1 265 4 view .LVU280
 266:Src/main.c    **** 			Proceed();
 1356              		.loc 1 266 4 view .LVU281
 1357 011e 0DA8     		add	r0, sp, #52
 1358              	.LVL94:
 266:Src/main.c    **** 			Proceed();
 1359              		.loc 1 266 4 is_stmt 0 view .LVU282
 1360 0120 FFF7FEFF 		bl	USART_SendString
 1361              	.LVL95:
 267:Src/main.c    **** 			ClearCommand();
 1362              		.loc 1 267 4 is_stmt 1 view .LVU283
 1363 0124 FFF7FEFF 		bl	Proceed
 1364              	.LVL96:
 268:Src/main.c    **** 			return;
 1365              		.loc 1 268 4 view .LVU284
 1366 0128 FFF7FEFF 		bl	ClearCommand
 1367              	.LVL97:
 269:Src/main.c    **** 		case 'x':
 1368              		.loc 1 269 4 view .LVU285
 1369 012c E8E7     		b	.L50
 1370              	.LVL98:
 1371              	.L52:
 271:Src/main.c    **** 			USART_SendString(part1);
 1372              		.loc 1 271 4 view .LVU286
ARM GAS  /tmp/cctQ84fP.s 			page 41


 272:Src/main.c    **** 			motorcmd.dir = OFF;
 1373              		.loc 1 272 4 view .LVU287
 1374 012e 07A8     		add	r0, sp, #28
 1375              	.LVL99:
 272:Src/main.c    **** 			motorcmd.dir = OFF;
 1376              		.loc 1 272 4 is_stmt 0 view .LVU288
 1377 0130 FFF7FEFF 		bl	USART_SendString
 1378              	.LVL100:
 273:Src/main.c    **** 			ClearCommand();
 1379              		.loc 1 273 4 is_stmt 1 view .LVU289
 273:Src/main.c    **** 			ClearCommand();
 1380              		.loc 1 273 17 is_stmt 0 view .LVU290
 1381 0134 06AC     		add	r4, sp, #24
 1382 0136 0423     		movs	r3, #4
 1383 0138 2370     		strb	r3, [r4]
 274:Src/main.c    **** 			MoveMotors(&motorcmd);
 1384              		.loc 1 274 4 is_stmt 1 view .LVU291
 1385 013a FFF7FEFF 		bl	ClearCommand
 1386              	.LVL101:
 275:Src/main.c    **** 			return;
 1387              		.loc 1 275 4 view .LVU292
 1388 013e 2000     		movs	r0, r4
 1389 0140 FFF7FEFF 		bl	MoveMotors
 1390              	.LVL102:
 276:Src/main.c    **** 		default:
 1391              		.loc 1 276 4 view .LVU293
 1392 0144 DCE7     		b	.L50
 1393              	.LVL103:
 1394              	.L51:
 278:Src/main.c    **** 			ClearCommand();
 1395              		.loc 1 278 4 view .LVU294
 1396 0146 27A8     		add	r0, sp, #156
 1397 0148 FFF7FEFF 		bl	USART_SendString
 1398              	.LVL104:
 279:Src/main.c    **** 			return;
 1399              		.loc 1 279 4 view .LVU295
 1400 014c FFF7FEFF 		bl	ClearCommand
 1401              	.LVL105:
 280:Src/main.c    **** 	}
 1402              		.loc 1 280 4 view .LVU296
 1403 0150 D6E7     		b	.L50
 1404              	.L64:
 245:Src/main.c    **** 		case 'w':
 1405              		.loc 1 245 2 is_stmt 0 view .LVU297
 1406 0152 23AE     		add	r6, sp, #140
 1407 0154 ABE7     		b	.L54
 1408              	.LVL106:
 1409              	.L65:
 285:Src/main.c    **** 		sprintf(part2, "indefinitely\n");
 1410              		.loc 1 285 21 discriminator 1 view .LVU298
 1411 0156 772C     		cmp	r4, #119
 1412 0158 ABD1     		bne	.L60
 286:Src/main.c    **** 		motorcmd.amount = 0;
 1413              		.loc 1 286 3 is_stmt 1 view .LVU299
 1414 015a 02AA     		add	r2, sp, #8
 1415 015c 114B     		ldr	r3, .L67+40
 1416 015e 31CB     		ldmia	r3!, {r0, r4, r5}
ARM GAS  /tmp/cctQ84fP.s 			page 42


 1417 0160 31C2     		stmia	r2!, {r0, r4, r5}
 1418 0162 1B88     		ldrh	r3, [r3]
 1419 0164 1380     		strh	r3, [r2]
 287:Src/main.c    **** 	}
 1420              		.loc 1 287 3 view .LVU300
 287:Src/main.c    **** 	}
 1421              		.loc 1 287 19 is_stmt 0 view .LVU301
 1422 0166 06AB     		add	r3, sp, #24
 1423 0168 0022     		movs	r2, #0
 1424 016a 5A70     		strb	r2, [r3, #1]
 1425 016c B1E7     		b	.L61
 1426              	.L66:
 290:Src/main.c    **** 		ClearCommand();
 1427              		.loc 1 290 3 is_stmt 1 view .LVU302
 1428 016e 27A8     		add	r0, sp, #156
 1429 0170 FFF7FEFF 		bl	USART_SendString
 1430              	.LVL107:
 291:Src/main.c    **** 		return;
 1431              		.loc 1 291 3 view .LVU303
 1432 0174 FFF7FEFF 		bl	ClearCommand
 1433              	.LVL108:
 292:Src/main.c    **** 	}
 1434              		.loc 1 292 3 view .LVU304
 1435 0178 C2E7     		b	.L50
 1436              	.L68:
 1437 017a C046     		.align	2
 1438              	.L67:
 1439 017c 14000000 		.word	.LC41
 1440 0180 30000000 		.word	.LC43
 1441 0184 40000000 		.word	.LC45
 1442 0188 50000000 		.word	.LC47
 1443 018c 60000000 		.word	.LC49
 1444 0190 78000000 		.word	.LC51
 1445 0194 98000000 		.word	.LC53
 1446 0198 00000000 		.word	.L53
 1447 019c 10000000 		.word	.LC58
 1448 01a0 FFFF0000 		.word	65535
 1449 01a4 00000000 		.word	.LC56
 1450              		.cfi_endproc
 1451              	.LFE52:
 1453              		.section	.text.Error_Handler,"ax",%progbits
 1454              		.align	1
 1455              		.global	Error_Handler
 1456              		.syntax unified
 1457              		.code	16
 1458              		.thumb_func
 1460              	Error_Handler:
 1461              	.LFB59:
 622:Src/main.c    **** 
 623:Src/main.c    **** /* USER CODE BEGIN 4 */
 624:Src/main.c    **** 
 625:Src/main.c    **** /* USER CODE END 4 */
 626:Src/main.c    **** 
 627:Src/main.c    **** /**
 628:Src/main.c    ****  * @brief  This function is executed in case of error occurrence.
 629:Src/main.c    ****  * @retval None
 630:Src/main.c    ****  */
ARM GAS  /tmp/cctQ84fP.s 			page 43


 631:Src/main.c    **** void Error_Handler(void)
 632:Src/main.c    **** {
 1462              		.loc 1 632 1 view -0
 1463              		.cfi_startproc
 1464              		@ Volatile: function does not return.
 1465              		@ args = 0, pretend = 0, frame = 0
 1466              		@ frame_needed = 0, uses_anonymous_args = 0
 1467              		@ link register save eliminated.
 633:Src/main.c    **** 	/* USER CODE BEGIN Error_Handler_Debug */
 634:Src/main.c    **** 	/* User can add his own implementation to report the HAL error return state */
 635:Src/main.c    **** 	__disable_irq();
 1468              		.loc 1 635 2 view .LVU306
 1469              	.LBB14:
 1470              	.LBI14:
 1471              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cctQ84fP.s 			page 44


  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/cctQ84fP.s 			page 45


 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1472              		.loc 2 140 27 view .LVU307
 1473              	.LBB15:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1474              		.loc 2 142 3 view .LVU308
 1475              		.syntax divided
 1476              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1477 0000 72B6     		cpsid i
 1478              	@ 0 "" 2
 1479              		.thumb
 1480              		.syntax unified
 1481              	.L70:
 1482              	.LBE15:
 1483              	.LBE14:
 636:Src/main.c    **** 	while (1)
 1484              		.loc 1 636 2 discriminator 1 view .LVU309
ARM GAS  /tmp/cctQ84fP.s 			page 46


 637:Src/main.c    **** 	{
 638:Src/main.c    **** 	}
 1485              		.loc 1 638 2 discriminator 1 view .LVU310
 636:Src/main.c    **** 	while (1)
 1486              		.loc 1 636 8 discriminator 1 view .LVU311
 1487 0002 FEE7     		b	.L70
 1488              		.cfi_endproc
 1489              	.LFE59:
 1491              		.section	.text.MX_TIM15_Init,"ax",%progbits
 1492              		.align	1
 1493              		.syntax unified
 1494              		.code	16
 1495              		.thumb_func
 1497              	MX_TIM15_Init:
 1498              	.LFB57:
 551:Src/main.c    **** 
 1499              		.loc 1 551 1 view -0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 32
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 1503 0000 00B5     		push	{lr}
 1504              	.LCFI21:
 1505              		.cfi_def_cfa_offset 4
 1506              		.cfi_offset 14, -4
 1507 0002 89B0     		sub	sp, sp, #36
 1508              	.LCFI22:
 1509              		.cfi_def_cfa_offset 40
 557:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1510              		.loc 1 557 3 view .LVU313
 557:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1511              		.loc 1 557 26 is_stmt 0 view .LVU314
 1512 0004 1022     		movs	r2, #16
 1513 0006 0021     		movs	r1, #0
 1514 0008 04A8     		add	r0, sp, #16
 1515 000a FFF7FEFF 		bl	memset
 1516              	.LVL109:
 558:Src/main.c    **** 
 1517              		.loc 1 558 3 is_stmt 1 view .LVU315
 558:Src/main.c    **** 
 1518              		.loc 1 558 27 is_stmt 0 view .LVU316
 1519 000e 0822     		movs	r2, #8
 1520 0010 0021     		movs	r1, #0
 1521 0012 02A8     		add	r0, sp, #8
 1522 0014 FFF7FEFF 		bl	memset
 1523              	.LVL110:
 563:Src/main.c    ****   htim1.Init.Prescaler = 71;
 1524              		.loc 1 563 3 is_stmt 1 view .LVU317
 563:Src/main.c    ****   htim1.Init.Prescaler = 71;
 1525              		.loc 1 563 18 is_stmt 0 view .LVU318
 1526 0018 1948     		ldr	r0, .L78
 1527 001a 1A4B     		ldr	r3, .L78+4
 1528 001c 0360     		str	r3, [r0]
 564:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1529              		.loc 1 564 3 is_stmt 1 view .LVU319
 564:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1530              		.loc 1 564 24 is_stmt 0 view .LVU320
 1531 001e 4723     		movs	r3, #71
ARM GAS  /tmp/cctQ84fP.s 			page 47


 1532 0020 4360     		str	r3, [r0, #4]
 565:Src/main.c    ****   htim1.Init.Period = 65535;
 1533              		.loc 1 565 3 is_stmt 1 view .LVU321
 565:Src/main.c    ****   htim1.Init.Period = 65535;
 1534              		.loc 1 565 26 is_stmt 0 view .LVU322
 1535 0022 0023     		movs	r3, #0
 1536 0024 8360     		str	r3, [r0, #8]
 566:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1537              		.loc 1 566 3 is_stmt 1 view .LVU323
 566:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1538              		.loc 1 566 21 is_stmt 0 view .LVU324
 1539 0026 184A     		ldr	r2, .L78+8
 1540 0028 C260     		str	r2, [r0, #12]
 567:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 1541              		.loc 1 567 3 is_stmt 1 view .LVU325
 567:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 1542              		.loc 1 567 28 is_stmt 0 view .LVU326
 1543 002a 0361     		str	r3, [r0, #16]
 568:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1544              		.loc 1 568 3 is_stmt 1 view .LVU327
 568:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1545              		.loc 1 568 32 is_stmt 0 view .LVU328
 1546 002c 4361     		str	r3, [r0, #20]
 569:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1547              		.loc 1 569 3 is_stmt 1 view .LVU329
 569:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1548              		.loc 1 569 32 is_stmt 0 view .LVU330
 1549 002e 8361     		str	r3, [r0, #24]
 570:Src/main.c    ****   {
 1550              		.loc 1 570 3 is_stmt 1 view .LVU331
 570:Src/main.c    ****   {
 1551              		.loc 1 570 7 is_stmt 0 view .LVU332
 1552 0030 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1553              	.LVL111:
 570:Src/main.c    ****   {
 1554              		.loc 1 570 6 view .LVU333
 1555 0034 0028     		cmp	r0, #0
 1556 0036 1DD1     		bne	.L75
 574:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1557              		.loc 1 574 3 is_stmt 1 view .LVU334
 574:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1558              		.loc 1 574 34 is_stmt 0 view .LVU335
 1559 0038 8023     		movs	r3, #128
 1560 003a 5B01     		lsls	r3, r3, #5
 1561 003c 0493     		str	r3, [sp, #16]
 575:Src/main.c    ****   {
 1562              		.loc 1 575 3 is_stmt 1 view .LVU336
 575:Src/main.c    ****   {
 1563              		.loc 1 575 7 is_stmt 0 view .LVU337
 1564 003e 1048     		ldr	r0, .L78
 1565 0040 04A9     		add	r1, sp, #16
 1566 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1567              	.LVL112:
 575:Src/main.c    ****   {
 1568              		.loc 1 575 6 view .LVU338
 1569 0046 0028     		cmp	r0, #0
 1570 0048 16D1     		bne	.L76
ARM GAS  /tmp/cctQ84fP.s 			page 48


 579:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1571              		.loc 1 579 3 is_stmt 1 view .LVU339
 579:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1572              		.loc 1 579 37 is_stmt 0 view .LVU340
 1573 004a 0023     		movs	r3, #0
 1574 004c 0293     		str	r3, [sp, #8]
 580:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1575              		.loc 1 580 3 is_stmt 1 view .LVU341
 580:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1576              		.loc 1 580 33 is_stmt 0 view .LVU342
 1577 004e 0393     		str	r3, [sp, #12]
 581:Src/main.c    ****   {
 1578              		.loc 1 581 3 is_stmt 1 view .LVU343
 581:Src/main.c    ****   {
 1579              		.loc 1 581 7 is_stmt 0 view .LVU344
 1580 0050 0B48     		ldr	r0, .L78
 1581 0052 02A9     		add	r1, sp, #8
 1582 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1583              	.LVL113:
 581:Src/main.c    ****   {
 1584              		.loc 1 581 6 view .LVU345
 1585 0058 0028     		cmp	r0, #0
 1586 005a 0FD1     		bne	.L77
 586:Src/main.c    **** 
 1587              		.loc 1 586 3 is_stmt 1 view .LVU346
 1588              	.LBB16:
 586:Src/main.c    **** 
 1589              		.loc 1 586 3 view .LVU347
 586:Src/main.c    **** 
 1590              		.loc 1 586 3 view .LVU348
 1591 005c 0B4B     		ldr	r3, .L78+12
 1592 005e 9A69     		ldr	r2, [r3, #24]
 1593 0060 8021     		movs	r1, #128
 1594 0062 4902     		lsls	r1, r1, #9
 1595 0064 0A43     		orrs	r2, r1
 1596 0066 9A61     		str	r2, [r3, #24]
 586:Src/main.c    **** 
 1597              		.loc 1 586 3 view .LVU349
 1598 0068 9B69     		ldr	r3, [r3, #24]
 1599 006a 0B40     		ands	r3, r1
 1600 006c 0193     		str	r3, [sp, #4]
 586:Src/main.c    **** 
 1601              		.loc 1 586 3 view .LVU350
 1602 006e 019B     		ldr	r3, [sp, #4]
 1603              	.LBE16:
 586:Src/main.c    **** 
 1604              		.loc 1 586 3 view .LVU351
 592:Src/main.c    **** 
 1605              		.loc 1 592 1 is_stmt 0 view .LVU352
 1606 0070 09B0     		add	sp, sp, #36
 1607              		@ sp needed
 1608 0072 00BD     		pop	{pc}
 1609              	.L75:
 572:Src/main.c    ****   }
 1610              		.loc 1 572 5 is_stmt 1 view .LVU353
 1611 0074 FFF7FEFF 		bl	Error_Handler
 1612              	.LVL114:
ARM GAS  /tmp/cctQ84fP.s 			page 49


 1613              	.L76:
 577:Src/main.c    ****   }
 1614              		.loc 1 577 5 view .LVU354
 1615 0078 FFF7FEFF 		bl	Error_Handler
 1616              	.LVL115:
 1617              	.L77:
 583:Src/main.c    ****   }
 1618              		.loc 1 583 5 view .LVU355
 1619 007c FFF7FEFF 		bl	Error_Handler
 1620              	.LVL116:
 1621              	.L79:
 1622              		.align	2
 1623              	.L78:
 1624 0080 00000000 		.word	htim1
 1625 0084 00400140 		.word	1073823744
 1626 0088 FFFF0000 		.word	65535
 1627 008c 00100240 		.word	1073876992
 1628              		.cfi_endproc
 1629              	.LFE57:
 1631              		.section	.text.SystemClock_Config,"ax",%progbits
 1632              		.align	1
 1633              		.global	SystemClock_Config
 1634              		.syntax unified
 1635              		.code	16
 1636              		.thumb_func
 1638              	SystemClock_Config:
 1639              	.LFB56:
 515:Src/main.c    **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1640              		.loc 1 515 1 view -0
 1641              		.cfi_startproc
 1642              		@ args = 0, pretend = 0, frame = 72
 1643              		@ frame_needed = 0, uses_anonymous_args = 0
 1644 0000 00B5     		push	{lr}
 1645              	.LCFI23:
 1646              		.cfi_def_cfa_offset 4
 1647              		.cfi_offset 14, -4
 1648 0002 93B0     		sub	sp, sp, #76
 1649              	.LCFI24:
 1650              		.cfi_def_cfa_offset 80
 516:Src/main.c    **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1651              		.loc 1 516 2 view .LVU357
 516:Src/main.c    **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1652              		.loc 1 516 21 is_stmt 0 view .LVU358
 1653 0004 3422     		movs	r2, #52
 1654 0006 0021     		movs	r1, #0
 1655 0008 05A8     		add	r0, sp, #20
 1656 000a FFF7FEFF 		bl	memset
 1657              	.LVL117:
 517:Src/main.c    **** 
 1658              		.loc 1 517 2 is_stmt 1 view .LVU359
 517:Src/main.c    **** 
 1659              		.loc 1 517 21 is_stmt 0 view .LVU360
 1660 000e 1022     		movs	r2, #16
 1661 0010 0021     		movs	r1, #0
 1662 0012 01A8     		add	r0, sp, #4
 1663 0014 FFF7FEFF 		bl	memset
 1664              	.LVL118:
ARM GAS  /tmp/cctQ84fP.s 			page 50


 522:Src/main.c    **** 	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1665              		.loc 1 522 2 is_stmt 1 view .LVU361
 522:Src/main.c    **** 	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1666              		.loc 1 522 35 is_stmt 0 view .LVU362
 1667 0018 0223     		movs	r3, #2
 1668 001a 0593     		str	r3, [sp, #20]
 523:Src/main.c    **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1669              		.loc 1 523 2 is_stmt 1 view .LVU363
 523:Src/main.c    **** 	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1670              		.loc 1 523 29 is_stmt 0 view .LVU364
 1671 001c 013B     		subs	r3, r3, #1
 1672 001e 0893     		str	r3, [sp, #32]
 524:Src/main.c    **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1673              		.loc 1 524 2 is_stmt 1 view .LVU365
 524:Src/main.c    **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1674              		.loc 1 524 40 is_stmt 0 view .LVU366
 1675 0020 0F33     		adds	r3, r3, #15
 1676 0022 0993     		str	r3, [sp, #36]
 525:Src/main.c    **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1677              		.loc 1 525 2 is_stmt 1 view .LVU367
 526:Src/main.c    **** 	{
 1678              		.loc 1 526 2 view .LVU368
 526:Src/main.c    **** 	{
 1679              		.loc 1 526 6 is_stmt 0 view .LVU369
 1680 0024 05A8     		add	r0, sp, #20
 1681 0026 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1682              	.LVL119:
 526:Src/main.c    **** 	{
 1683              		.loc 1 526 5 view .LVU370
 1684 002a 0028     		cmp	r0, #0
 1685 002c 0DD1     		bne	.L83
 533:Src/main.c    **** 		|RCC_CLOCKTYPE_PCLK1;
 1686              		.loc 1 533 2 is_stmt 1 view .LVU371
 533:Src/main.c    **** 		|RCC_CLOCKTYPE_PCLK1;
 1687              		.loc 1 533 30 is_stmt 0 view .LVU372
 1688 002e 0723     		movs	r3, #7
 1689 0030 0193     		str	r3, [sp, #4]
 535:Src/main.c    **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1690              		.loc 1 535 2 is_stmt 1 view .LVU373
 535:Src/main.c    **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1691              		.loc 1 535 33 is_stmt 0 view .LVU374
 1692 0032 0023     		movs	r3, #0
 1693 0034 0293     		str	r3, [sp, #8]
 536:Src/main.c    **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1694              		.loc 1 536 2 is_stmt 1 view .LVU375
 536:Src/main.c    **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1695              		.loc 1 536 34 is_stmt 0 view .LVU376
 1696 0036 0393     		str	r3, [sp, #12]
 537:Src/main.c    **** 
 1697              		.loc 1 537 2 is_stmt 1 view .LVU377
 537:Src/main.c    **** 
 1698              		.loc 1 537 35 is_stmt 0 view .LVU378
 1699 0038 0493     		str	r3, [sp, #16]
 539:Src/main.c    **** 	{
 1700              		.loc 1 539 2 is_stmt 1 view .LVU379
 539:Src/main.c    **** 	{
 1701              		.loc 1 539 6 is_stmt 0 view .LVU380
ARM GAS  /tmp/cctQ84fP.s 			page 51


 1702 003a 0021     		movs	r1, #0
 1703 003c 01A8     		add	r0, sp, #4
 1704 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1705              	.LVL120:
 539:Src/main.c    **** 	{
 1706              		.loc 1 539 5 view .LVU381
 1707 0042 0028     		cmp	r0, #0
 1708 0044 03D1     		bne	.L84
 543:Src/main.c    **** 
 1709              		.loc 1 543 1 view .LVU382
 1710 0046 13B0     		add	sp, sp, #76
 1711              		@ sp needed
 1712 0048 00BD     		pop	{pc}
 1713              	.L83:
 528:Src/main.c    **** 	}
 1714              		.loc 1 528 3 is_stmt 1 view .LVU383
 1715 004a FFF7FEFF 		bl	Error_Handler
 1716              	.LVL121:
 1717              	.L84:
 541:Src/main.c    **** 	}
 1718              		.loc 1 541 3 view .LVU384
 1719 004e FFF7FEFF 		bl	Error_Handler
 1720              	.LVL122:
 1721              		.cfi_endproc
 1722              	.LFE56:
 1724              		.section	.text.main,"ax",%progbits
 1725              		.align	1
 1726              		.global	main
 1727              		.syntax unified
 1728              		.code	16
 1729              		.thumb_func
 1731              	main:
 1732              	.LFB55:
 460:Src/main.c    **** 	HAL_Init();								// Initialize HAL
 1733              		.loc 1 460 1 view -0
 1734              		.cfi_startproc
 1735              		@ Volatile: function does not return.
 1736              		@ args = 0, pretend = 0, frame = 8
 1737              		@ frame_needed = 0, uses_anonymous_args = 0
 1738 0000 10B5     		push	{r4, lr}
 1739              	.LCFI25:
 1740              		.cfi_def_cfa_offset 8
 1741              		.cfi_offset 4, -8
 1742              		.cfi_offset 14, -4
 1743 0002 82B0     		sub	sp, sp, #8
 1744              	.LCFI26:
 1745              		.cfi_def_cfa_offset 16
 461:Src/main.c    **** 	SystemClock_Config();
 1746              		.loc 1 461 2 view .LVU386
 1747 0004 FFF7FEFF 		bl	HAL_Init
 1748              	.LVL123:
 462:Src/main.c    **** 
 1749              		.loc 1 462 2 view .LVU387
 1750 0008 FFF7FEFF 		bl	SystemClock_Config
 1751              	.LVL124:
 465:Src/main.c    **** 	USART_Init();
 1752              		.loc 1 465 2 view .LVU388
ARM GAS  /tmp/cctQ84fP.s 			page 52


 1753 000c FFF7FEFF 		bl	GPIO_AF_Init
 1754              	.LVL125:
 466:Src/main.c    **** 
 1755              		.loc 1 466 2 view .LVU389
 1756 0010 FFF7FEFF 		bl	USART_Init
 1757              	.LVL126:
 468:Src/main.c    **** 
 1758              		.loc 1 468 2 view .LVU390
 1759 0014 FFF7FEFF 		bl	motor_init
 1760              	.LVL127:
 470:Src/main.c    **** 	NVIC_SetPriority(USART3_4_IRQn,1);
 1761              		.loc 1 470 2 view .LVU391
 1762              	.LBB17:
 1763              	.LBI17:
 1764              		.file 3 "Drivers/CMSIS/Include/core_cm0.h"
   1:Drivers/CMSIS/Include/core_cm0.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0.h ****  * @file     core_cm0.h
   3:Drivers/CMSIS/Include/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0.h ****  * @version  V5.0.5
   5:Drivers/CMSIS/Include/core_cm0.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0.h **** /*
   8:Drivers/CMSIS/Include/core_cm0.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0.h ****  *
  10:Drivers/CMSIS/Include/core_cm0.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0.h ****  *
  12:Drivers/CMSIS/Include/core_cm0.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0.h ****  *
  16:Drivers/CMSIS/Include/core_cm0.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0.h ****  *
  18:Drivers/CMSIS/Include/core_cm0.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0.h ****  */
  24:Drivers/CMSIS/Include/core_cm0.h **** 
  25:Drivers/CMSIS/Include/core_cm0.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0.h **** 
  31:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0.h **** 
  34:Drivers/CMSIS/Include/core_cm0.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0.h **** 
  36:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0.h **** 
  40:Drivers/CMSIS/Include/core_cm0.h **** /**
  41:Drivers/CMSIS/Include/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
ARM GAS  /tmp/cctQ84fP.s 			page 53


  43:Drivers/CMSIS/Include/core_cm0.h **** 
  44:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0.h **** 
  47:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0.h **** 
  50:Drivers/CMSIS/Include/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0.h ****  */
  53:Drivers/CMSIS/Include/core_cm0.h **** 
  54:Drivers/CMSIS/Include/core_cm0.h **** 
  55:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0.h **** /**
  59:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup Cortex_M0
  60:Drivers/CMSIS/Include/core_cm0.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0.h ****  */
  62:Drivers/CMSIS/Include/core_cm0.h **** 
  63:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0.h ****  
  65:Drivers/CMSIS/Include/core_cm0.h **** /*  CMSIS CM0 definitions */
  66:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm0.h **** 
  71:Drivers/CMSIS/Include/core_cm0.h **** #define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm0.h **** 
  73:Drivers/CMSIS/Include/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0.h **** */
  76:Drivers/CMSIS/Include/core_cm0.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0.h **** 
  78:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0.h **** 
  83:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0.h **** 
  88:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0.h **** 
  93:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0.h **** 
  98:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
ARM GAS  /tmp/cctQ84fP.s 			page 54


 100:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0.h **** 
 103:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0.h **** 
 108:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0.h **** 
 113:Drivers/CMSIS/Include/core_cm0.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0.h **** 
 115:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0.h **** 
 117:Drivers/CMSIS/Include/core_cm0.h **** 
 118:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0.h **** }
 120:Drivers/CMSIS/Include/core_cm0.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0.h **** 
 122:Drivers/CMSIS/Include/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0.h **** 
 124:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0.h **** 
 126:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0.h **** 
 129:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0.h **** 
 133:Drivers/CMSIS/Include/core_cm0.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __CM0_REV
 136:Drivers/CMSIS/Include/core_cm0.h ****     #define __CM0_REV               0x0000U
 137:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0.h **** 
 140:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 141:Drivers/CMSIS/Include/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 142:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0.h **** 
 145:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 146:Drivers/CMSIS/Include/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 147:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0.h **** #endif
 150:Drivers/CMSIS/Include/core_cm0.h **** 
 151:Drivers/CMSIS/Include/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 152:Drivers/CMSIS/Include/core_cm0.h **** /**
 153:Drivers/CMSIS/Include/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 154:Drivers/CMSIS/Include/core_cm0.h **** 
 155:Drivers/CMSIS/Include/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 156:Drivers/CMSIS/Include/core_cm0.h ****     \li to specify the access to peripheral variables.
ARM GAS  /tmp/cctQ84fP.s 			page 55


 157:Drivers/CMSIS/Include/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 158:Drivers/CMSIS/Include/core_cm0.h **** */
 159:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 160:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 161:Drivers/CMSIS/Include/core_cm0.h **** #else
 162:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 163:Drivers/CMSIS/Include/core_cm0.h **** #endif
 164:Drivers/CMSIS/Include/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 165:Drivers/CMSIS/Include/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 166:Drivers/CMSIS/Include/core_cm0.h **** 
 167:Drivers/CMSIS/Include/core_cm0.h **** /* following defines should be used for structure members */
 168:Drivers/CMSIS/Include/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 169:Drivers/CMSIS/Include/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 170:Drivers/CMSIS/Include/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 171:Drivers/CMSIS/Include/core_cm0.h **** 
 172:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group Cortex_M0 */
 173:Drivers/CMSIS/Include/core_cm0.h **** 
 174:Drivers/CMSIS/Include/core_cm0.h **** 
 175:Drivers/CMSIS/Include/core_cm0.h **** 
 176:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 177:Drivers/CMSIS/Include/core_cm0.h ****  *                 Register Abstraction
 178:Drivers/CMSIS/Include/core_cm0.h ****   Core Register contain:
 179:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register
 180:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Register
 181:Drivers/CMSIS/Include/core_cm0.h ****   - Core SCB Register
 182:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Register
 183:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 184:Drivers/CMSIS/Include/core_cm0.h **** /**
 185:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 186:Drivers/CMSIS/Include/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 187:Drivers/CMSIS/Include/core_cm0.h **** */
 188:Drivers/CMSIS/Include/core_cm0.h **** 
 189:Drivers/CMSIS/Include/core_cm0.h **** /**
 190:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 191:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 192:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Core Register type definitions.
 193:Drivers/CMSIS/Include/core_cm0.h ****   @{
 194:Drivers/CMSIS/Include/core_cm0.h ****  */
 195:Drivers/CMSIS/Include/core_cm0.h **** 
 196:Drivers/CMSIS/Include/core_cm0.h **** /**
 197:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 198:Drivers/CMSIS/Include/core_cm0.h ****  */
 199:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 200:Drivers/CMSIS/Include/core_cm0.h **** {
 201:Drivers/CMSIS/Include/core_cm0.h ****   struct
 202:Drivers/CMSIS/Include/core_cm0.h ****   {
 203:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 204:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 205:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 206:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 207:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 208:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 209:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 210:Drivers/CMSIS/Include/core_cm0.h **** } APSR_Type;
 211:Drivers/CMSIS/Include/core_cm0.h **** 
 212:Drivers/CMSIS/Include/core_cm0.h **** /* APSR Register Definitions */
 213:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
ARM GAS  /tmp/cctQ84fP.s 			page 56


 214:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 215:Drivers/CMSIS/Include/core_cm0.h **** 
 216:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 217:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 218:Drivers/CMSIS/Include/core_cm0.h **** 
 219:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 220:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 221:Drivers/CMSIS/Include/core_cm0.h **** 
 222:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 224:Drivers/CMSIS/Include/core_cm0.h **** 
 225:Drivers/CMSIS/Include/core_cm0.h **** 
 226:Drivers/CMSIS/Include/core_cm0.h **** /**
 227:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 228:Drivers/CMSIS/Include/core_cm0.h ****  */
 229:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 230:Drivers/CMSIS/Include/core_cm0.h **** {
 231:Drivers/CMSIS/Include/core_cm0.h ****   struct
 232:Drivers/CMSIS/Include/core_cm0.h ****   {
 233:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 234:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 235:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 236:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 237:Drivers/CMSIS/Include/core_cm0.h **** } IPSR_Type;
 238:Drivers/CMSIS/Include/core_cm0.h **** 
 239:Drivers/CMSIS/Include/core_cm0.h **** /* IPSR Register Definitions */
 240:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 241:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 242:Drivers/CMSIS/Include/core_cm0.h **** 
 243:Drivers/CMSIS/Include/core_cm0.h **** 
 244:Drivers/CMSIS/Include/core_cm0.h **** /**
 245:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 246:Drivers/CMSIS/Include/core_cm0.h ****  */
 247:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 248:Drivers/CMSIS/Include/core_cm0.h **** {
 249:Drivers/CMSIS/Include/core_cm0.h ****   struct
 250:Drivers/CMSIS/Include/core_cm0.h ****   {
 251:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 252:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 253:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 254:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 255:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 256:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 257:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 258:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 259:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 260:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 261:Drivers/CMSIS/Include/core_cm0.h **** } xPSR_Type;
 262:Drivers/CMSIS/Include/core_cm0.h **** 
 263:Drivers/CMSIS/Include/core_cm0.h **** /* xPSR Register Definitions */
 264:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 265:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 266:Drivers/CMSIS/Include/core_cm0.h **** 
 267:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 268:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 269:Drivers/CMSIS/Include/core_cm0.h **** 
 270:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
ARM GAS  /tmp/cctQ84fP.s 			page 57


 271:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 272:Drivers/CMSIS/Include/core_cm0.h **** 
 273:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 274:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 275:Drivers/CMSIS/Include/core_cm0.h **** 
 276:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 278:Drivers/CMSIS/Include/core_cm0.h **** 
 279:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 281:Drivers/CMSIS/Include/core_cm0.h **** 
 282:Drivers/CMSIS/Include/core_cm0.h **** 
 283:Drivers/CMSIS/Include/core_cm0.h **** /**
 284:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 285:Drivers/CMSIS/Include/core_cm0.h ****  */
 286:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 287:Drivers/CMSIS/Include/core_cm0.h **** {
 288:Drivers/CMSIS/Include/core_cm0.h ****   struct
 289:Drivers/CMSIS/Include/core_cm0.h ****   {
 290:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 291:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 292:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 293:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Include/core_cm0.h **** } CONTROL_Type;
 296:Drivers/CMSIS/Include/core_cm0.h **** 
 297:Drivers/CMSIS/Include/core_cm0.h **** /* CONTROL Register Definitions */
 298:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 299:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 300:Drivers/CMSIS/Include/core_cm0.h **** 
 301:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CORE */
 302:Drivers/CMSIS/Include/core_cm0.h **** 
 303:Drivers/CMSIS/Include/core_cm0.h **** 
 304:Drivers/CMSIS/Include/core_cm0.h **** /**
 305:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 306:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 308:Drivers/CMSIS/Include/core_cm0.h ****   @{
 309:Drivers/CMSIS/Include/core_cm0.h ****  */
 310:Drivers/CMSIS/Include/core_cm0.h **** 
 311:Drivers/CMSIS/Include/core_cm0.h **** /**
 312:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 313:Drivers/CMSIS/Include/core_cm0.h ****  */
 314:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 315:Drivers/CMSIS/Include/core_cm0.h **** {
 316:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 317:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0[31U];
 318:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 319:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RSERVED1[31U];
 320:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 321:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED2[31U];
 322:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 323:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED3[31U];
 324:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED4[64U];
 325:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 326:Drivers/CMSIS/Include/core_cm0.h **** }  NVIC_Type;
 327:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /tmp/cctQ84fP.s 			page 58


 328:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_NVIC */
 329:Drivers/CMSIS/Include/core_cm0.h **** 
 330:Drivers/CMSIS/Include/core_cm0.h **** 
 331:Drivers/CMSIS/Include/core_cm0.h **** /**
 332:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 333:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 334:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 335:Drivers/CMSIS/Include/core_cm0.h ****   @{
 336:Drivers/CMSIS/Include/core_cm0.h ****  */
 337:Drivers/CMSIS/Include/core_cm0.h **** 
 338:Drivers/CMSIS/Include/core_cm0.h **** /**
 339:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 340:Drivers/CMSIS/Include/core_cm0.h ****  */
 341:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 342:Drivers/CMSIS/Include/core_cm0.h **** {
 343:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 344:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 345:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0;
 346:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 347:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 348:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 349:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED1;
 350:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 351:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 352:Drivers/CMSIS/Include/core_cm0.h **** } SCB_Type;
 353:Drivers/CMSIS/Include/core_cm0.h **** 
 354:Drivers/CMSIS/Include/core_cm0.h **** /* SCB CPUID Register Definitions */
 355:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 356:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 357:Drivers/CMSIS/Include/core_cm0.h **** 
 358:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 359:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 360:Drivers/CMSIS/Include/core_cm0.h **** 
 361:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 362:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 363:Drivers/CMSIS/Include/core_cm0.h **** 
 364:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 365:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 366:Drivers/CMSIS/Include/core_cm0.h **** 
 367:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 368:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 369:Drivers/CMSIS/Include/core_cm0.h **** 
 370:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 371:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 372:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 373:Drivers/CMSIS/Include/core_cm0.h **** 
 374:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 376:Drivers/CMSIS/Include/core_cm0.h **** 
 377:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 379:Drivers/CMSIS/Include/core_cm0.h **** 
 380:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 382:Drivers/CMSIS/Include/core_cm0.h **** 
 383:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
ARM GAS  /tmp/cctQ84fP.s 			page 59


 385:Drivers/CMSIS/Include/core_cm0.h **** 
 386:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 388:Drivers/CMSIS/Include/core_cm0.h **** 
 389:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0.h **** 
 392:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0.h **** 
 395:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0.h **** 
 398:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 399:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm0.h **** 
 402:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm0.h **** 
 405:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm0.h **** 
 408:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm0.h **** 
 411:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm0.h **** 
 414:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Control Register Definitions */
 415:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 416:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm0.h **** 
 418:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0.h **** 
 421:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 422:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm0.h **** 
 424:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 425:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0.h **** 
 428:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0.h **** 
 431:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 432:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0.h **** 
 435:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SCB */
 436:Drivers/CMSIS/Include/core_cm0.h **** 
 437:Drivers/CMSIS/Include/core_cm0.h **** 
 438:Drivers/CMSIS/Include/core_cm0.h **** /**
 439:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 440:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 441:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
ARM GAS  /tmp/cctQ84fP.s 			page 60


 442:Drivers/CMSIS/Include/core_cm0.h ****   @{
 443:Drivers/CMSIS/Include/core_cm0.h ****  */
 444:Drivers/CMSIS/Include/core_cm0.h **** 
 445:Drivers/CMSIS/Include/core_cm0.h **** /**
 446:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 447:Drivers/CMSIS/Include/core_cm0.h ****  */
 448:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm0.h **** {
 450:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 451:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 452:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 453:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 454:Drivers/CMSIS/Include/core_cm0.h **** } SysTick_Type;
 455:Drivers/CMSIS/Include/core_cm0.h **** 
 456:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 457:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 458:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 459:Drivers/CMSIS/Include/core_cm0.h **** 
 460:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 461:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 462:Drivers/CMSIS/Include/core_cm0.h **** 
 463:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 464:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 465:Drivers/CMSIS/Include/core_cm0.h **** 
 466:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 467:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 468:Drivers/CMSIS/Include/core_cm0.h **** 
 469:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Reload Register Definitions */
 470:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 471:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 472:Drivers/CMSIS/Include/core_cm0.h **** 
 473:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Current Register Definitions */
 474:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 475:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 476:Drivers/CMSIS/Include/core_cm0.h **** 
 477:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Calibration Register Definitions */
 478:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 479:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 480:Drivers/CMSIS/Include/core_cm0.h **** 
 481:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0.h **** 
 484:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0.h **** 
 487:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 488:Drivers/CMSIS/Include/core_cm0.h **** 
 489:Drivers/CMSIS/Include/core_cm0.h **** 
 490:Drivers/CMSIS/Include/core_cm0.h **** /**
 491:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 492:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 493:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 494:Drivers/CMSIS/Include/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 495:Drivers/CMSIS/Include/core_cm0.h ****   @{
 496:Drivers/CMSIS/Include/core_cm0.h ****  */
 497:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 498:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /tmp/cctQ84fP.s 			page 61


 499:Drivers/CMSIS/Include/core_cm0.h **** 
 500:Drivers/CMSIS/Include/core_cm0.h **** /**
 501:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 502:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 503:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 504:Drivers/CMSIS/Include/core_cm0.h ****   @{
 505:Drivers/CMSIS/Include/core_cm0.h ****  */
 506:Drivers/CMSIS/Include/core_cm0.h **** 
 507:Drivers/CMSIS/Include/core_cm0.h **** /**
 508:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 509:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 510:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 511:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted value.
 512:Drivers/CMSIS/Include/core_cm0.h **** */
 513:Drivers/CMSIS/Include/core_cm0.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 514:Drivers/CMSIS/Include/core_cm0.h **** 
 515:Drivers/CMSIS/Include/core_cm0.h **** /**
 516:Drivers/CMSIS/Include/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 517:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 518:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 519:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted bit field value.
 520:Drivers/CMSIS/Include/core_cm0.h **** */
 521:Drivers/CMSIS/Include/core_cm0.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 522:Drivers/CMSIS/Include/core_cm0.h **** 
 523:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 524:Drivers/CMSIS/Include/core_cm0.h **** 
 525:Drivers/CMSIS/Include/core_cm0.h **** 
 526:Drivers/CMSIS/Include/core_cm0.h **** /**
 527:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 528:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 529:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 530:Drivers/CMSIS/Include/core_cm0.h ****   @{
 531:Drivers/CMSIS/Include/core_cm0.h ****  */
 532:Drivers/CMSIS/Include/core_cm0.h **** 
 533:Drivers/CMSIS/Include/core_cm0.h **** /* Memory mapping of Core Hardware */
 534:Drivers/CMSIS/Include/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 535:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 536:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 537:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 538:Drivers/CMSIS/Include/core_cm0.h **** 
 539:Drivers/CMSIS/Include/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 540:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 541:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 542:Drivers/CMSIS/Include/core_cm0.h **** 
 543:Drivers/CMSIS/Include/core_cm0.h **** 
 544:Drivers/CMSIS/Include/core_cm0.h **** /*@} */
 545:Drivers/CMSIS/Include/core_cm0.h **** 
 546:Drivers/CMSIS/Include/core_cm0.h **** 
 547:Drivers/CMSIS/Include/core_cm0.h **** 
 548:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 549:Drivers/CMSIS/Include/core_cm0.h ****  *                Hardware Abstraction Layer
 550:Drivers/CMSIS/Include/core_cm0.h ****   Core Function Interface contains:
 551:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Functions
 552:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Functions
 553:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register Access Functions
 554:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 555:Drivers/CMSIS/Include/core_cm0.h **** /**
ARM GAS  /tmp/cctQ84fP.s 			page 62


 556:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 557:Drivers/CMSIS/Include/core_cm0.h **** */
 558:Drivers/CMSIS/Include/core_cm0.h **** 
 559:Drivers/CMSIS/Include/core_cm0.h **** 
 560:Drivers/CMSIS/Include/core_cm0.h **** 
 561:Drivers/CMSIS/Include/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 562:Drivers/CMSIS/Include/core_cm0.h **** /**
 563:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 564:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 565:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 566:Drivers/CMSIS/Include/core_cm0.h ****   @{
 567:Drivers/CMSIS/Include/core_cm0.h ****  */
 568:Drivers/CMSIS/Include/core_cm0.h **** 
 569:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL
 570:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 571:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 572:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 573:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 574:Drivers/CMSIS/Include/core_cm0.h **** #else
 575:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 576:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 577:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 578:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 579:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 580:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 581:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 582:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 583:Drivers/CMSIS/Include/core_cm0.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
 584:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 585:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 586:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 587:Drivers/CMSIS/Include/core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 588:Drivers/CMSIS/Include/core_cm0.h **** 
 589:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 590:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 591:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 592:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 593:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 594:Drivers/CMSIS/Include/core_cm0.h **** #else
 595:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetVector              __NVIC_SetVector
 596:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetVector              __NVIC_GetVector
 597:Drivers/CMSIS/Include/core_cm0.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 598:Drivers/CMSIS/Include/core_cm0.h **** 
 599:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_USER_IRQ_OFFSET          16
 600:Drivers/CMSIS/Include/core_cm0.h **** 
 601:Drivers/CMSIS/Include/core_cm0.h **** 
 602:Drivers/CMSIS/Include/core_cm0.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 603:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 604:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 605:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 606:Drivers/CMSIS/Include/core_cm0.h **** 
 607:Drivers/CMSIS/Include/core_cm0.h **** 
 608:Drivers/CMSIS/Include/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 609:Drivers/CMSIS/Include/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 610:Drivers/CMSIS/Include/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 611:Drivers/CMSIS/Include/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 612:Drivers/CMSIS/Include/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
ARM GAS  /tmp/cctQ84fP.s 			page 63


 613:Drivers/CMSIS/Include/core_cm0.h **** 
 614:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 615:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 616:Drivers/CMSIS/Include/core_cm0.h **** 
 617:Drivers/CMSIS/Include/core_cm0.h **** /**
 618:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Enable Interrupt
 619:Drivers/CMSIS/Include/core_cm0.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 620:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 621:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 622:Drivers/CMSIS/Include/core_cm0.h ****  */
 623:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 1765              		.loc 3 623 22 view .LVU392
 1766              	.LBB18:
 624:Drivers/CMSIS/Include/core_cm0.h **** {
 625:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 1767              		.loc 3 625 3 view .LVU393
 626:Drivers/CMSIS/Include/core_cm0.h ****   {
 627:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1768              		.loc 3 627 5 view .LVU394
 1769              		.loc 3 627 20 is_stmt 0 view .LVU395
 1770 0018 254B     		ldr	r3, .L89
 1771 001a 8022     		movs	r2, #128
 1772 001c 9205     		lsls	r2, r2, #22
 1773 001e 1A60     		str	r2, [r3]
 1774              	.LVL128:
 1775              		.loc 3 627 20 view .LVU396
 1776              	.LBE18:
 1777              	.LBE17:
 471:Src/main.c    **** 
 1778              		.loc 1 471 2 is_stmt 1 view .LVU397
 1779              	.LBB19:
 1780              	.LBI19:
 628:Drivers/CMSIS/Include/core_cm0.h ****   }
 629:Drivers/CMSIS/Include/core_cm0.h **** }
 630:Drivers/CMSIS/Include/core_cm0.h **** 
 631:Drivers/CMSIS/Include/core_cm0.h **** 
 632:Drivers/CMSIS/Include/core_cm0.h **** /**
 633:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Interrupt Enable status
 634:Drivers/CMSIS/Include/core_cm0.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 635:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 636:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt is not enabled.
 637:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt is enabled.
 638:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 639:Drivers/CMSIS/Include/core_cm0.h ****  */
 640:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 641:Drivers/CMSIS/Include/core_cm0.h **** {
 642:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 643:Drivers/CMSIS/Include/core_cm0.h ****   {
 644:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 645:Drivers/CMSIS/Include/core_cm0.h ****   }
 646:Drivers/CMSIS/Include/core_cm0.h ****   else
 647:Drivers/CMSIS/Include/core_cm0.h ****   {
 648:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 649:Drivers/CMSIS/Include/core_cm0.h ****   }
 650:Drivers/CMSIS/Include/core_cm0.h **** }
 651:Drivers/CMSIS/Include/core_cm0.h **** 
 652:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /tmp/cctQ84fP.s 			page 64


 653:Drivers/CMSIS/Include/core_cm0.h **** /**
 654:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Disable Interrupt
 655:Drivers/CMSIS/Include/core_cm0.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 656:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 657:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 658:Drivers/CMSIS/Include/core_cm0.h ****  */
 659:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 660:Drivers/CMSIS/Include/core_cm0.h **** {
 661:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 662:Drivers/CMSIS/Include/core_cm0.h ****   {
 663:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 664:Drivers/CMSIS/Include/core_cm0.h ****     __DSB();
 665:Drivers/CMSIS/Include/core_cm0.h ****     __ISB();
 666:Drivers/CMSIS/Include/core_cm0.h ****   }
 667:Drivers/CMSIS/Include/core_cm0.h **** }
 668:Drivers/CMSIS/Include/core_cm0.h **** 
 669:Drivers/CMSIS/Include/core_cm0.h **** 
 670:Drivers/CMSIS/Include/core_cm0.h **** /**
 671:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Pending Interrupt
 672:Drivers/CMSIS/Include/core_cm0.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 673:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 674:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt status is not pending.
 675:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt status is pending.
 676:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 677:Drivers/CMSIS/Include/core_cm0.h ****  */
 678:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 679:Drivers/CMSIS/Include/core_cm0.h **** {
 680:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 681:Drivers/CMSIS/Include/core_cm0.h ****   {
 682:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 683:Drivers/CMSIS/Include/core_cm0.h ****   }
 684:Drivers/CMSIS/Include/core_cm0.h ****   else
 685:Drivers/CMSIS/Include/core_cm0.h ****   {
 686:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 687:Drivers/CMSIS/Include/core_cm0.h ****   }
 688:Drivers/CMSIS/Include/core_cm0.h **** }
 689:Drivers/CMSIS/Include/core_cm0.h **** 
 690:Drivers/CMSIS/Include/core_cm0.h **** 
 691:Drivers/CMSIS/Include/core_cm0.h **** /**
 692:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Pending Interrupt
 693:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 694:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 695:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 696:Drivers/CMSIS/Include/core_cm0.h ****  */
 697:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 698:Drivers/CMSIS/Include/core_cm0.h **** {
 699:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 700:Drivers/CMSIS/Include/core_cm0.h ****   {
 701:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 702:Drivers/CMSIS/Include/core_cm0.h ****   }
 703:Drivers/CMSIS/Include/core_cm0.h **** }
 704:Drivers/CMSIS/Include/core_cm0.h **** 
 705:Drivers/CMSIS/Include/core_cm0.h **** 
 706:Drivers/CMSIS/Include/core_cm0.h **** /**
 707:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Clear Pending Interrupt
 708:Drivers/CMSIS/Include/core_cm0.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 709:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  /tmp/cctQ84fP.s 			page 65


 710:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 711:Drivers/CMSIS/Include/core_cm0.h ****  */
 712:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 713:Drivers/CMSIS/Include/core_cm0.h **** {
 714:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 715:Drivers/CMSIS/Include/core_cm0.h ****   {
 716:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 717:Drivers/CMSIS/Include/core_cm0.h ****   }
 718:Drivers/CMSIS/Include/core_cm0.h **** }
 719:Drivers/CMSIS/Include/core_cm0.h **** 
 720:Drivers/CMSIS/Include/core_cm0.h **** 
 721:Drivers/CMSIS/Include/core_cm0.h **** /**
 722:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Interrupt Priority
 723:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 724:Drivers/CMSIS/Include/core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 725:Drivers/CMSIS/Include/core_cm0.h ****            or negative to specify a processor exception.
 726:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 727:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]  priority  Priority to set.
 728:Drivers/CMSIS/Include/core_cm0.h ****   \note    The priority cannot be set for every processor exception.
 729:Drivers/CMSIS/Include/core_cm0.h ****  */
 730:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 1781              		.loc 3 730 22 view .LVU398
 1782              	.LBB20:
 731:Drivers/CMSIS/Include/core_cm0.h **** {
 732:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 1783              		.loc 3 732 3 view .LVU399
 733:Drivers/CMSIS/Include/core_cm0.h ****   {
 734:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 1784              		.loc 3 734 5 view .LVU400
 1785              		.loc 3 734 52 is_stmt 0 view .LVU401
 1786 0020 C720     		movs	r0, #199
 1787 0022 8000     		lsls	r0, r0, #2
 1788 0024 1958     		ldr	r1, [r3, r0]
 1789              		.loc 3 734 33 view .LVU402
 1790 0026 234A     		ldr	r2, .L89+4
 1791 0028 1140     		ands	r1, r2
 1792              		.loc 3 734 102 view .LVU403
 1793 002a 8022     		movs	r2, #128
 1794 002c D201     		lsls	r2, r2, #7
 1795 002e 0A43     		orrs	r2, r1
 1796              		.loc 3 734 30 view .LVU404
 1797 0030 1A50     		str	r2, [r3, r0]
 1798              	.LVL129:
 1799              		.loc 3 734 30 view .LVU405
 1800              	.LBE20:
 1801              	.LBE19:
 473:Src/main.c    **** 
 1802              		.loc 1 473 2 is_stmt 1 view .LVU406
 473:Src/main.c    **** 
 1803              		.loc 1 473 10 is_stmt 0 view .LVU407
 1804 0032 214B     		ldr	r3, .L89+8
 1805 0034 1A68     		ldr	r2, [r3]
 1806 0036 0092     		str	r2, [sp]
 1807 0038 9B88     		ldrh	r3, [r3, #4]
 1808 003a 6A46     		mov	r2, sp
 1809 003c 9380     		strh	r3, [r2, #4]
 476:Src/main.c    **** 	/* TIM15_Init(); */
ARM GAS  /tmp/cctQ84fP.s 			page 66


 1810              		.loc 1 476 2 is_stmt 1 view .LVU408
 1811 003e FFF7FEFF 		bl	MX_GPIO_Init
 1812              	.LVL130:
 478:Src/main.c    **** 
 1813              		.loc 1 478 2 view .LVU409
 1814 0042 FFF7FEFF 		bl	MX_TIM15_Init
 1815              	.LVL131:
 481:Src/main.c    **** 	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN_RIGHT, GPIO_PIN_RESET);
 1816              		.loc 1 481 2 view .LVU410
 1817 0046 8021     		movs	r1, #128
 1818 0048 1C4C     		ldr	r4, .L89+12
 1819 004a 0022     		movs	r2, #0
 1820 004c 0901     		lsls	r1, r1, #4
 1821 004e 2000     		movs	r0, r4
 1822 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1823              	.LVL132:
 482:Src/main.c    **** 
 1824              		.loc 1 482 2 view .LVU411
 1825 0054 8021     		movs	r1, #128
 1826 0056 0022     		movs	r2, #0
 1827 0058 8901     		lsls	r1, r1, #6
 1828 005a 2000     		movs	r0, r4
 1829 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1830              	.LVL133:
 1831 0060 0EE0     		b	.L88
 1832              	.L87:
 492:Src/main.c    **** 			{
 1833              		.loc 1 492 4 view .LVU412
 492:Src/main.c    **** 			{
 1834              		.loc 1 492 14 is_stmt 0 view .LVU413
 1835 0062 174B     		ldr	r3, .L89+16
 1836 0064 5B78     		ldrb	r3, [r3, #1]
 492:Src/main.c    **** 			{
 1837              		.loc 1 492 6 view .LVU414
 1838 0066 002B     		cmp	r3, #0
 1839 0068 06D0     		beq	.L86
 494:Src/main.c    **** 			}
 1840              		.loc 1 494 5 is_stmt 1 view .LVU415
 494:Src/main.c    **** 			}
 1841              		.loc 1 494 27 is_stmt 0 view .LVU416
 1842 006a 154B     		ldr	r3, .L89+16
 1843 006c 1878     		ldrb	r0, [r3]
 1844 006e C0B2     		uxtb	r0, r0
 494:Src/main.c    **** 			}
 1845              		.loc 1 494 39 view .LVU417
 1846 0070 5978     		ldrb	r1, [r3, #1]
 1847 0072 C9B2     		uxtb	r1, r1
 494:Src/main.c    **** 			}
 1848              		.loc 1 494 5 view .LVU418
 1849 0074 FFF7FEFF 		bl	ProcessCommand
 1850              	.LVL134:
 1851              	.L86:
 506:Src/main.c    **** 	}
 1852              		.loc 1 506 3 is_stmt 1 view .LVU419
 1853 0078 FA20     		movs	r0, #250
 1854 007a 4000     		lsls	r0, r0, #1
 1855 007c FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/cctQ84fP.s 			page 67


 1856              	.LVL135:
 484:Src/main.c    **** 		if(incomingCommand)
 1857              		.loc 1 484 8 view .LVU420
 1858              	.L88:
 484:Src/main.c    **** 		if(incomingCommand)
 1859              		.loc 1 484 2 view .LVU421
 485:Src/main.c    **** 		{
 1860              		.loc 1 485 3 view .LVU422
 485:Src/main.c    **** 		{
 1861              		.loc 1 485 6 is_stmt 0 view .LVU423
 1862 0080 104B     		ldr	r3, .L89+20
 1863 0082 1B78     		ldrb	r3, [r3]
 485:Src/main.c    **** 		{
 1864              		.loc 1 485 5 view .LVU424
 1865 0084 002B     		cmp	r3, #0
 1866 0086 F7D0     		beq	.L86
 487:Src/main.c    **** 					command[0] != 'a' &&
 1867              		.loc 1 487 4 is_stmt 1 view .LVU425
 487:Src/main.c    **** 					command[0] != 'a' &&
 1868              		.loc 1 487 14 is_stmt 0 view .LVU426
 1869 0088 0D4B     		ldr	r3, .L89+16
 1870 008a 1B78     		ldrb	r3, [r3]
 487:Src/main.c    **** 					command[0] != 'a' &&
 1871              		.loc 1 487 6 view .LVU427
 1872 008c 772B     		cmp	r3, #119
 1873 008e E8D0     		beq	.L87
 488:Src/main.c    **** 					command[0] != 'd'){
 1874              		.loc 1 488 13 discriminator 1 view .LVU428
 1875 0090 0B4B     		ldr	r3, .L89+16
 1876 0092 1B78     		ldrb	r3, [r3]
 487:Src/main.c    **** 					command[0] != 'a' &&
 1877              		.loc 1 487 25 discriminator 1 view .LVU429
 1878 0094 612B     		cmp	r3, #97
 1879 0096 E4D0     		beq	.L87
 489:Src/main.c    **** 				ProcessCommand(command[0], NULL);
 1880              		.loc 1 489 13 view .LVU430
 1881 0098 094B     		ldr	r3, .L89+16
 1882 009a 1B78     		ldrb	r3, [r3]
 488:Src/main.c    **** 					command[0] != 'd'){
 1883              		.loc 1 488 24 view .LVU431
 1884 009c 642B     		cmp	r3, #100
 1885 009e E0D0     		beq	.L87
 490:Src/main.c    **** 			}
 1886              		.loc 1 490 5 is_stmt 1 view .LVU432
 490:Src/main.c    **** 			}
 1887              		.loc 1 490 27 is_stmt 0 view .LVU433
 1888 00a0 074B     		ldr	r3, .L89+16
 1889 00a2 1878     		ldrb	r0, [r3]
 1890 00a4 C0B2     		uxtb	r0, r0
 490:Src/main.c    **** 			}
 1891              		.loc 1 490 5 view .LVU434
 1892 00a6 0021     		movs	r1, #0
 1893 00a8 FFF7FEFF 		bl	ProcessCommand
 1894              	.LVL136:
 1895 00ac D9E7     		b	.L87
 1896              	.L90:
 1897 00ae C046     		.align	2
ARM GAS  /tmp/cctQ84fP.s 			page 68


 1898              	.L89:
 1899 00b0 00E100E0 		.word	-536813312
 1900 00b4 FF00FFFF 		.word	-65281
 1901 00b8 00000000 		.word	.LC21
 1902 00bc 00040048 		.word	1207960576
 1903 00c0 00000000 		.word	command
 1904 00c4 00000000 		.word	incomingCommand
 1905              		.cfi_endproc
 1906              	.LFE55:
 1908              		.global	pulse_end_time
 1909              		.section	.bss.pulse_end_time,"aw",%nobits
 1910              		.align	2
 1913              	pulse_end_time:
 1914 0000 00000000 		.space	4
 1915              		.global	pulse_start_time
 1916              		.section	.bss.pulse_start_time,"aw",%nobits
 1917              		.align	2
 1920              	pulse_start_time:
 1921 0000 00000000 		.space	4
 1922              		.global	htim15
 1923              		.section	.bss.htim15,"aw",%nobits
 1924              		.align	2
 1927              	htim15:
 1928 0000 00000000 		.space	64
 1928      00000000 
 1928      00000000 
 1928      00000000 
 1928      00000000 
 1929              		.global	pulseWidth
 1930              		.section	.bss.pulseWidth,"aw",%nobits
 1931              		.align	2
 1934              	pulseWidth:
 1935 0000 00000000 		.space	4
 1936              		.global	fallingEdgeTime
 1937              		.section	.bss.fallingEdgeTime,"aw",%nobits
 1938              		.align	2
 1941              	fallingEdgeTime:
 1942 0000 00000000 		.space	4
 1943              		.global	risingEdgeTime
 1944              		.section	.bss.risingEdgeTime,"aw",%nobits
 1945              		.align	2
 1948              	risingEdgeTime:
 1949 0000 00000000 		.space	4
 1950              		.global	incomingCommand
 1951              		.section	.bss.incomingCommand,"aw",%nobits
 1954              	incomingCommand:
 1955 0000 00       		.space	1
 1956              		.global	command
 1957              		.section	.bss.command,"aw",%nobits
 1958              		.align	2
 1961              	command:
 1962 0000 000000   		.space	3
 1963              		.global	rightDistance
 1964              		.section	.bss.rightDistance,"aw",%nobits
 1965              		.align	1
 1968              	rightDistance:
 1969 0000 0000     		.space	2
ARM GAS  /tmp/cctQ84fP.s 			page 69


 1970              		.global	leftDistance
 1971              		.section	.bss.leftDistance,"aw",%nobits
 1972              		.align	1
 1975              	leftDistance:
 1976 0000 0000     		.space	2
 1977              		.global	Value2
 1978              		.section	.bss.Value2,"aw",%nobits
 1979              		.align	1
 1982              	Value2:
 1983 0000 0000     		.space	2
 1984              		.global	Value1
 1985              		.section	.bss.Value1,"aw",%nobits
 1986              		.align	1
 1989              	Value1:
 1990 0000 0000     		.space	2
 1991              		.global	startTime
 1992              		.section	.bss.startTime,"aw",%nobits
 1993              		.align	1
 1996              	startTime:
 1997 0000 0000     		.space	2
 1998              		.global	pMillis
 1999              		.section	.bss.pMillis,"aw",%nobits
 2000              		.align	2
 2003              	pMillis:
 2004 0000 00000000 		.space	4
 2005              		.global	htim1
 2006              		.section	.bss.htim1,"aw",%nobits
 2007              		.align	2
 2010              	htim1:
 2011 0000 00000000 		.space	64
 2011      00000000 
 2011      00000000 
 2011      00000000 
 2011      00000000 
 2012              		.text
 2013              	.Letext0:
 2014              		.file 4 "/usr/lib/gcc/arm-none-eabi/12.2.0/include/stddef.h"
 2015              		.file 5 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2016              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 2017              		.file 7 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2018              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 2019              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 2020              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 2021              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 2022              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 2023              		.file 13 "Inc/pins.h"
 2024              		.file 14 "Inc/motor.h"
 2025              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 2026              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 2027              		.file 17 "/usr/arm-none-eabi/include/string.h"
 2028              		.file 18 "/usr/arm-none-eabi/include/stdio.h"
 2029              		.file 19 "<built-in>"
ARM GAS  /tmp/cctQ84fP.s 			page 70


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cctQ84fP.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cctQ84fP.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cctQ84fP.s:97     .text.MX_GPIO_Init:00000048 $d
     /tmp/cctQ84fP.s:102    .text.LED_Init:00000000 $t
     /tmp/cctQ84fP.s:108    .text.LED_Init:00000000 LED_Init
     /tmp/cctQ84fP.s:151    .text.LED_Init:00000024 $d
     /tmp/cctQ84fP.s:156    .text.GPIO_AF_Init:00000000 $t
     /tmp/cctQ84fP.s:162    .text.GPIO_AF_Init:00000000 GPIO_AF_Init
     /tmp/cctQ84fP.s:331    .text.GPIO_AF_Init:000000e0 $d
     /tmp/cctQ84fP.s:342    .text.USART_Init:00000000 $t
     /tmp/cctQ84fP.s:348    .text.USART_Init:00000000 USART_Init
     /tmp/cctQ84fP.s:440    .text.USART_Init:0000005c $d
     /tmp/cctQ84fP.s:447    .text.USART_SendChar:00000000 $t
     /tmp/cctQ84fP.s:453    .text.USART_SendChar:00000000 USART_SendChar
     /tmp/cctQ84fP.s:479    .text.USART_SendChar:00000010 $d
     /tmp/cctQ84fP.s:484    .text.USART_SendString:00000000 $t
     /tmp/cctQ84fP.s:490    .text.USART_SendString:00000000 USART_SendString
     /tmp/cctQ84fP.s:535    .rodata.ClearCommand.str1.4:00000000 $d
     /tmp/cctQ84fP.s:539    .text.ClearCommand:00000000 $t
     /tmp/cctQ84fP.s:545    .text.ClearCommand:00000000 ClearCommand
     /tmp/cctQ84fP.s:588    .text.ClearCommand:0000002c $d
     /tmp/cctQ84fP.s:1961   .bss.command:00000000 command
     /tmp/cctQ84fP.s:1954   .bss.incomingCommand:00000000 incomingCommand
     /tmp/cctQ84fP.s:595    .rodata.USART3_4_IRQHandler.str1.4:00000000 $d
     /tmp/cctQ84fP.s:599    .text.USART3_4_IRQHandler:00000000 $t
     /tmp/cctQ84fP.s:605    .text.USART3_4_IRQHandler:00000000 USART3_4_IRQHandler
     /tmp/cctQ84fP.s:696    .text.USART3_4_IRQHandler:00000060 $d
     /tmp/cctQ84fP.s:704    .rodata.Proceed.str1.4:00000000 $d
     /tmp/cctQ84fP.s:708    .text.Proceed:00000000 $t
     /tmp/cctQ84fP.s:714    .text.Proceed:00000000 Proceed
     /tmp/cctQ84fP.s:737    .text.Proceed:0000000c $d
     /tmp/cctQ84fP.s:743    .rodata.PrintDistance.str1.4:00000000 $d
     /tmp/cctQ84fP.s:747    .text.PrintDistance:00000000 $t
     /tmp/cctQ84fP.s:753    .text.PrintDistance:00000000 PrintDistance
     /tmp/cctQ84fP.s:799    .text.PrintDistance:00000030 $d
     /tmp/cctQ84fP.s:807    .text.GetUltrasonic:00000000 $t
     /tmp/cctQ84fP.s:813    .text.GetUltrasonic:00000000 GetUltrasonic
     /tmp/cctQ84fP.s:966    .text.GetUltrasonic:000000a0 $d
     /tmp/cctQ84fP.s:2010   .bss.htim1:00000000 htim1
     /tmp/cctQ84fP.s:2003   .bss.pMillis:00000000 pMillis
     /tmp/cctQ84fP.s:975    .rodata.Log.str1.4:00000000 $d
     /tmp/cctQ84fP.s:982    .text.Log:00000000 $t
     /tmp/cctQ84fP.s:988    .text.Log:00000000 Log
     /tmp/cctQ84fP.s:1035   .text.Log:00000034 $d
     /tmp/cctQ84fP.s:1043   .rodata.ProcessCommand.str1.4:00000000 $d
     /tmp/cctQ84fP.s:1071   .text.ProcessCommand:00000000 $t
     /tmp/cctQ84fP.s:1077   .text.ProcessCommand:00000000 ProcessCommand
     /tmp/cctQ84fP.s:1208   .rodata.ProcessCommand:00000000 $d
     /tmp/cctQ84fP.s:1439   .text.ProcessCommand:0000017c $d
     /tmp/cctQ84fP.s:1454   .text.Error_Handler:00000000 $t
     /tmp/cctQ84fP.s:1460   .text.Error_Handler:00000000 Error_Handler
     /tmp/cctQ84fP.s:1492   .text.MX_TIM15_Init:00000000 $t
     /tmp/cctQ84fP.s:1497   .text.MX_TIM15_Init:00000000 MX_TIM15_Init
     /tmp/cctQ84fP.s:1624   .text.MX_TIM15_Init:00000080 $d
     /tmp/cctQ84fP.s:1632   .text.SystemClock_Config:00000000 $t
ARM GAS  /tmp/cctQ84fP.s 			page 71


     /tmp/cctQ84fP.s:1638   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cctQ84fP.s:1725   .text.main:00000000 $t
     /tmp/cctQ84fP.s:1731   .text.main:00000000 main
     /tmp/cctQ84fP.s:1899   .text.main:000000b0 $d
     /tmp/cctQ84fP.s:1913   .bss.pulse_end_time:00000000 pulse_end_time
     /tmp/cctQ84fP.s:1910   .bss.pulse_end_time:00000000 $d
     /tmp/cctQ84fP.s:1920   .bss.pulse_start_time:00000000 pulse_start_time
     /tmp/cctQ84fP.s:1917   .bss.pulse_start_time:00000000 $d
     /tmp/cctQ84fP.s:1927   .bss.htim15:00000000 htim15
     /tmp/cctQ84fP.s:1924   .bss.htim15:00000000 $d
     /tmp/cctQ84fP.s:1934   .bss.pulseWidth:00000000 pulseWidth
     /tmp/cctQ84fP.s:1931   .bss.pulseWidth:00000000 $d
     /tmp/cctQ84fP.s:1941   .bss.fallingEdgeTime:00000000 fallingEdgeTime
     /tmp/cctQ84fP.s:1938   .bss.fallingEdgeTime:00000000 $d
     /tmp/cctQ84fP.s:1948   .bss.risingEdgeTime:00000000 risingEdgeTime
     /tmp/cctQ84fP.s:1945   .bss.risingEdgeTime:00000000 $d
     /tmp/cctQ84fP.s:1955   .bss.incomingCommand:00000000 $d
     /tmp/cctQ84fP.s:1958   .bss.command:00000000 $d
     /tmp/cctQ84fP.s:1968   .bss.rightDistance:00000000 rightDistance
     /tmp/cctQ84fP.s:1965   .bss.rightDistance:00000000 $d
     /tmp/cctQ84fP.s:1975   .bss.leftDistance:00000000 leftDistance
     /tmp/cctQ84fP.s:1972   .bss.leftDistance:00000000 $d
     /tmp/cctQ84fP.s:1982   .bss.Value2:00000000 Value2
     /tmp/cctQ84fP.s:1979   .bss.Value2:00000000 $d
     /tmp/cctQ84fP.s:1989   .bss.Value1:00000000 Value1
     /tmp/cctQ84fP.s:1986   .bss.Value1:00000000 $d
     /tmp/cctQ84fP.s:1996   .bss.startTime:00000000 startTime
     /tmp/cctQ84fP.s:1993   .bss.startTime:00000000 $d
     /tmp/cctQ84fP.s:2000   .bss.pMillis:00000000 $d
     /tmp/cctQ84fP.s:2007   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
uart_pins
motor_left_pins
motor_right_pins
ultrasonic_left_pins
ultrasonic_right_pins
__aeabi_uidiv
HAL_RCC_GetHCLKFreq
__aeabi_f2d
get_distance
sprintf
__aeabi_i2d
__aeabi_dmul
__aeabi_d2uiz
HAL_TIM_Base_Start
HAL_GetTick
HAL_GPIO_ReadPin
memcpy
HAL_Delay
MoveMotors
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /tmp/cctQ84fP.s 			page 72


HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
motor_init
