Data_For_RDAFlowver5.0
	top level¦]
	processor
LinkDesign_Blackboxes‡3
synthFileNamesr
62lD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/zero_extender.vR
57LD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/ps2_rx.vY
63SD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/std_1164.vhdr
58lD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_1bit.vY
64SD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/standard.vhds
59mD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit.vY
70SD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/prmtvs_b.vhd\
65VD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/numeric_std.vhdY
71SD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/syn_arit.vhdW
66QD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/textio.vhdY
72SD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/syn_unsi.vhdY
67SD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/timing_p.vhdY
68SD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/timing_b.vhdY
69SD:/semester/7th sem/davinci/testing/IO/Processor.runs/synth_1/1993/src/prmtvs_p.vhdJ
10DD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdG
11AD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdK
12ED:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdI
13CD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdI
14CD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdF
20@D:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/ADDSUB_MACRO.vM
15GD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdH
21BD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/BRAM_SDP_MACRO.vH
16BD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdK
22ED:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vC
17=D:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/MACC_MACRO.vhdC
18=D:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/MULT_MACRO.vhdH
23BD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
19AD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/ADDMACC_MACRO.vL
24FD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vJ
25DD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/COUNTER_TC_MACRO.vD
30>D:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames73J
26DD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vJ
31DD:/Xilinx/Vivado/2023.1/data/vhdl/src/unisims/retarget/MULT18X18.vhd=
18D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_VCOMP.vhdN
27HD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vK
32ED:/Xilinx/Vivado/2023.1/data/vhdl/src/unisims/retarget/MULT18X18S.vhd<
27D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_VPKG.vhdI
28CD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/FIFO_SYNC_MACRO.vp
33jD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v:
35D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.vD
29>D:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/MACC_MACRO.vr
34lD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v=
48D:/Xilinx/Vivado/2023.1/scripts/rt/data/internal_cells.vq
35kD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_32bit.vq
40kD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v3
5.D:/Xilinx/Vivado/2023.1/scripts/rt/data/BUFT.vq
36kD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX4x1_32bit.vm
41gD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/reg_file.vF
6AD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/unimacro_VCOMP.vhdk
37eD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX8x1.vn
42hD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/processor.vE
7@D:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/ADDMACC_MACRO.vhdq
38kD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.vn
43hD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_RISCv.vD
8?D:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdl
39fD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/add_sub.vn
44hD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/DFlipFlop.vn
50hD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/NOT_32bit.vF
9AD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdY
45SD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/DisplayDriver.vh
51bD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/RAM.vm
46gD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Extender.vh
52bD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/ROM.vj
47dD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Gates.vr
53lD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Screen_Memory.vp
48jD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/MUX2x1_1bit.vX
54RD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/TMDS_encoder.vk
49eD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/Memory.vw
60qD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/register_32bit_neg.vo
55iD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/bitwiseAND.vW
61QD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/new/scanToAscii.vn
56hD:/semester/7th sem/davinci/testing/IO/Processor.srcs/sources_1/imports/Processor_MultiCycle/fulladder.vÓ


synthStats?
caseNotFullNoDefault
L39
Mnullname
F57
ObN
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_0 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_1 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_2 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_3 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_4 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_5 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_6 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_7 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_8 N
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_9 O
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_10 O
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_11 O
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_12 O
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_13 O
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_14 O
BRAMNoOutReg
L28
Mnullname
F51
O\mem/ram/RAM_reg_bram_15 ƒ
ElaboratedNamesForRQSé
DSP_RAM#
495617 {dispDriver/CounterY_i} 
143368 {mem/ram/RAM_i} 
106502 {mem/romAddress_i} ,
368656" {control_unit/mainDecoder/bne_i} 
114696 {mem/ram/RAM_reg} 
45056 {count0_i} $
499713 {dispDriver/CounterX1_i} 4
385040* {control_unit/mainDecoder/nextstate28_i} 
217091 {ps2_rx_unit/b0_i} 0
49170' {control_unit/instrDecoder/ImmSrc5_i} "
598017 {dispDriver/pointer_i} "
581633 {dispDriver/yoffset_i} N
135172D {scanToAscii_unit/ascii_code_i} {scanToAscii_unit/ascii_code_i__0} "
94215 {mem/disMem/memory_reg} &
708609 {dispDriver/TMDS_mod101_i} ,
372752" {control_unit/mainDecoder/blt_i} 
610305 {dispDriver/red2_i} 1
344080' {control_unit/mainDecoder/MemWrite_i} §
122882œ {dispDriver/encode_B/genblk1.Nb1s0_i} {dispDriver/encode_B/genblk1.Nb1s1_i} {dispDriver/encode_B/genblk1.Nb1s2_i} {dispDriver/encode_B/genblk1.Nb1s3_i} {dispDriver/encode_B/genblk1.Nb1s4_i} {dispDriver/encode_B/genblk1.Nb1s5_i} {dispDriver/encode_B/genblk1.Nb1s_i} {dispDriver/encode_G/genblk1.Nb1s0_i} {dispDriver/encode_G/genblk1.Nb1s1_i} {dispDriver/encode_G/genblk1.Nb1s2_i} {dispDriver/encode_G/genblk1.Nb1s3_i} {dispDriver/encode_G/genblk1.Nb1s4_i} {dispDriver/encode_G/genblk1.Nb1s5_i} {dispDriver/encode_G/genblk1.Nb1s_i} {dispDriver/encode_R/genblk1.Nb1s0_i} {dispDriver/encode_R/genblk1.Nb1s1_i} {dispDriver/encode_R/genblk1.Nb1s2_i} {dispDriver/encode_R/genblk1.Nb1s3_i} {dispDriver/encode_R/genblk1.Nb1s4_i} {dispDriver/encode_R/genblk1.Nb1s5_i} {dispDriver/encode_R/genblk1.Nb1s_i} 2
294918( {mem/keyVal_i__0} {mem/readKeyboard_i} ,
376848" {control_unit/mainDecoder/bge_i} œ
155650‘ {dispDriver/encode_B/genblk1.balance_acc_inc_i} {dispDriver/encode_G/genblk1.balance_acc_inc_i} {dispDriver/encode_R/genblk1.balance_acc_inc_i}  
221187 {ps2_rx_unit/b_i__0} ,
364560" {control_unit/mainDecoder/beq_i} »
159746° {dispDriver/encode_B/genblk1.balance_acc_new0_i} {dispDriver/encode_B/genblk1.balance_acc_new0_i__0} {dispDriver/encode_G/genblk1.balance_acc_new0_i} {dispDriver/encode_G/genblk1.balance_acc_new0_i__0} {dispDriver/encode_R/genblk1.balance_acc_new0_i} {dispDriver/encode_R/genblk1.balance_acc_new0_i__0} 
102406 {mem/ramAddress_i} c
159747Y {ps2_rx_unit/rx_data_i__0} {ps2_rx_unit/rx_done_tick_i} {ps2_rx_unit/rx_done_tick_i__0} 
286720 {scan_code_ready_i} $
507905 {dispDriver/CounterY1_i} á
143362Ö {dispDriver/encode_B/genblk1.balance0_i} {dispDriver/encode_B/genblk1.balance1_i} {dispDriver/encode_B/genblk1.balance2_i} {dispDriver/encode_B/genblk1.balance3_i} {dispDriver/encode_B/genblk1.balance4_i} {dispDriver/encode_B/genblk1.balance5_i} {dispDriver/encode_B/genblk1.balance6_i} {dispDriver/encode_B/genblk1.balance_i} {dispDriver/encode_G/genblk1.balance0_i} {dispDriver/encode_G/genblk1.balance1_i} {dispDriver/encode_G/genblk1.balance2_i} {dispDriver/encode_G/genblk1.balance3_i} {dispDriver/encode_G/genblk1.balance4_i} {dispDriver/encode_G/genblk1.balance5_i} {dispDriver/encode_G/genblk1.balance6_i} {dispDriver/encode_G/genblk1.balance_i} {dispDriver/encode_R/genblk1.balance0_i} {dispDriver/encode_R/genblk1.balance1_i} {dispDriver/encode_R/genblk1.balance2_i} {dispDriver/encode_R/genblk1.balance3_i} {dispDriver/encode_R/genblk1.balance4_i} {dispDriver/encode_R/genblk1.balance5_i} {dispDriver/encode_R/genblk1.balance6_i} {dispDriver/encode_R/genblk1.balance_i} 
40969 {mem/rom/Inst_i} 
blackBoxInfo‰
synth_design
isIncremental0
Runtime3
Threads used2X
argsP-verilog_define default::[not_specified] -top  processor -part  xc7z010clg400-1 
resynthPerc0.00
Cputime1
blackBoxPerc	-nan(ind)
	directive œ
synth_design_metrics$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault1
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0
RQS_Results