{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731946936423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731946936423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 11:22:16 2024 " "Processing started: Mon Nov 18 11:22:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731946936423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731946936423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor8bits -c divisor8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor8bits -c divisor8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731946936423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731946937100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731946937100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor8Bits-Behavioral " "Found design unit 1: divisor8Bits-Behavioral" {  } { { "divisor8bits.vhd" "" { Text "C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/divisor8bits/divisor8bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731946950549 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor8Bits " "Found entity 1: divisor8Bits" {  } { { "divisor8bits.vhd" "" { Text "C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/divisor8bits/divisor8bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731946950549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731946950549 ""}
{ "Error" "EVRFX_VHDL_USE_CLAUSES_IMPORTING_MULTIPLE_DECLS" "unsigned divisor8bits.vhd(17) " "VHDL Use Clause error at divisor8bits.vhd(17): more than one Use Clause imports a declaration of simple name \"unsigned\" -- none of the declarations are directly visible" {  } { { "divisor8bits.vhd" "" { Text "C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/divisor8bits/divisor8bits.vhd" 17 0 0 } }  } 0 10621 "VHDL Use Clause error at %2!s!: more than one Use Clause imports a declaration of simple name \"%1!s!\" -- none of the declarations are directly visible" 0 0 "Analysis & Synthesis" 0 -1 1731946950549 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "unsigned numeric_std_vhdl1993.vhd(65) " "HDL error at numeric_std_vhdl1993.vhd(65): see declaration for object \"unsigned\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 65 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731946950549 ""}
{ "Error" "EVRFX_VHDL_ANOTHER_MATCH" "unsigned syn_arit.vhd(26) " "VHDL error at syn_arit.vhd(26): another match for \"unsigned\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 26 0 0 } }  } 0 10609 "VHDL error at %2!s!: another match for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731946950552 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731946950764 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 18 11:22:30 2024 " "Processing ended: Mon Nov 18 11:22:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731946950764 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731946950764 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731946950764 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731946950764 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731946951425 ""}
