#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 27 23:23:25 2023
# Process ID: 19784
# Current directory: D:/Github/embedded-DT/test_bench_new/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log DT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DT.tcl
# Log file: D:/Github/embedded-DT/test_bench_new/project_1/project_1.runs/synth_1/DT.vds
# Journal file: D:/Github/embedded-DT/test_bench_new/project_1/project_1.runs/synth_1\vivado.jou
# Running On: Milanesi-Dell, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16879 MB
#-----------------------------------------------------------
source DT.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 559.375 ; gain = 126.102
Command: synth_design -top DT -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2152
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 993.266 ; gain = 409.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DT' [D:/Github/embedded-DT/test_bench_new/project_1/project_1.srcs/sources_1/imports/motor_dtf_antiwindup/DT.v:50]
INFO: [Synth 8-6155] done synthesizing module 'DT' (0#1) [D:/Github/embedded-DT/test_bench_new/project_1/project_1.srcs/sources_1/imports/motor_dtf_antiwindup/DT.v:50]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.441 ; gain = 499.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1083.441 ; gain = 499.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1083.441 ; gain = 499.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1083.441 ; gain = 499.203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 3     
	   2 Input   64 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
+---Multipliers : 
	              52x64  Multipliers := 2     
	              33x64  Multipliers := 1     
	              26x64  Multipliers := 2     
	              10x64  Multipliers := 1     
	              20x64  Multipliers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: A*B.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: A*B.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP denom_gain1_mul_temp, operation Mode is: A2*B.
DSP Report: register denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: Generating DSP denom_gain1_mul_temp, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: Generating DSP denom_gain1_mul_temp, operation Mode is: (A:0x15c29)*B2.
DSP Report: register denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: Generating DSP denom_gain1_mul_temp, operation Mode is: PCIN+A2*B.
DSP Report: register denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: Generating DSP denom_gain1_mul_temp, operation Mode is: (PCIN>>17)+(A:0x15c29)*B2.
DSP Report: register denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: Generating DSP denom_gain1_mul_temp, operation Mode is: (A:0x15c29)*B2.
DSP Report: register denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: Generating DSP denom_gain1_mul_temp, operation Mode is: (PCIN>>17)+(A:0x15c29)*B2.
DSP Report: register denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: Generating DSP denom_gain1_mul_temp, operation Mode is: PCIN+A2*B.
DSP Report: register denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: operator denom_gain1_mul_temp is absorbed into DSP denom_gain1_mul_temp.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: A*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: (A:0x6a7f)*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: A*(B:0x6a7f).
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: A*(B:0x6a7f).
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: (PCIN>>17)+A*(B:0x6a7f).
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP gain_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: operator gain_mul_temp_1 is absorbed into DSP gain_mul_temp_1.
DSP Report: Generating DSP nume_gain1_mul_temp, operation Mode is: A2*B.
DSP Report: register nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: Generating DSP nume_gain1_mul_temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: Generating DSP nume_gain1_mul_temp, operation Mode is: (A:0x1ae14)*B2.
DSP Report: register nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: Generating DSP nume_gain1_mul_temp, operation Mode is: PCIN+A2*B.
DSP Report: register nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: Generating DSP nume_gain1_mul_temp, operation Mode is: (PCIN>>17)+(A:0x1ae14)*B2.
DSP Report: register nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: Generating DSP nume_gain1_mul_temp, operation Mode is: (A:0x1ae14)*B2.
DSP Report: register nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: Generating DSP nume_gain1_mul_temp, operation Mode is: (PCIN>>17)+(A:0x1ae14)*B2.
DSP Report: register nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: Generating DSP nume_gain1_mul_temp, operation Mode is: PCIN+A2*B.
DSP Report: register nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: operator nume_gain1_mul_temp is absorbed into DSP nume_gain1_mul_temp.
DSP Report: Generating DSP nume_gain_b0_mul_temp, operation Mode is: A*B.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: Generating DSP nume_gain_b0_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: Generating DSP nume_gain_b0_mul_temp, operation Mode is: (A:0x1ae14)*B.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: Generating DSP nume_gain_b0_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: Generating DSP nume_gain_b0_mul_temp, operation Mode is: (PCIN>>17)+(A:0x1ae14)*B.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: Generating DSP nume_gain_b0_mul_temp, operation Mode is: (A:0x1ae14)*B.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: Generating DSP nume_gain_b0_mul_temp, operation Mode is: (PCIN>>17)+(A:0x1ae14)*B.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: Generating DSP nume_gain_b0_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: operator nume_gain_b0_mul_temp is absorbed into DSP nume_gain_b0_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: A*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: (A:0x6a7f)*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: (PCIN>>17)+A*(B:0x6a7f).
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP gain_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: operator gain_mul_temp is absorbed into DSP gain_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A*B.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A*B.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1267.891 ; gain = 683.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DT          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 13     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A2*B                      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B2           | 16     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | (A:0x15c29)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A2*B                 | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+(A:0x15c29)*B2 | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | (A:0x15c29)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+(A:0x15c29)*B2 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A2*B                 | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B                       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (A:0x6a7f)*B              | 13     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*(B:0x6a7f)              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*(B:0x6a7f)              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*(B:0x6a7f)   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A2*B                      | 18     | 9      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A2*B           | 13     | 9      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (A:0x1ae14)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A2*B                 | 18     | 9      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+(A:0x1ae14)*B2 | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | (A:0x1ae14)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+(A:0x1ae14)*B2 | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A2*B                 | 18     | 9      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B                       | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 13     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (A:0x1ae14)*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+(A:0x1ae14)*B  | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (A:0x1ae14)*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+(A:0x1ae14)*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B                       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 20     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B                       | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B                       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (A:0x6a7f)*B              | 13     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*(B:0x6a7f)              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*(B:0x6a7f)              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*(B:0x6a7f)   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 13     | 10     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B                       | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | (PCIN>>17)+A*B            | 18     | 10     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1278.352 ; gain = 694.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1278.574 ; gain = 694.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DT          | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B' | 30     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A'*B     | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B' | 0      | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A'*B     | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 30     | 15     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A'*B          | 17     | 8      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A'*B | 30     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B'          | 17     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A'*B     | 17     | 8      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B' | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B' | 0      | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A'*B     | 17     | 8      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 0      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 30     | 15     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN+A*B      | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 30     | 18     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DT          | PCIN>>17+A*B  | 17     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   269|
|3     |DSP48E1 |    60|
|4     |LUT1    |    34|
|5     |LUT2    |   743|
|6     |LUT3    |   283|
|7     |LUT4    |   194|
|8     |LUT5    |    48|
|9     |LUT6    |   198|
|10    |FDRE    |   187|
|11    |IBUF    |    33|
|12    |OBUF    |    51|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2101|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1278.574 ; gain = 694.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1290.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DT' is not ideal for floorplanning, since the cellview 'DT' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a218f29f
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1381.801 ; gain = 822.426
INFO: [Common 17-1381] The checkpoint 'D:/Github/embedded-DT/test_bench_new/project_1/project_1.runs/synth_1/DT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DT_utilization_synth.rpt -pb DT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 23:24:09 2023...
