Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Apr 24 23:05:00 2017
| Host         : LAPTOP running 64-bit major release  (build 9200)
| Command      : report_methodology -file master_methodology_drc_routed.rpt -rpx master_methodology_drc_routed.rpx
| Design       : master
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 63
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks         | 8          |
| TIMING-16 | Warning  | Large setup violation                                  | 24         |
| TIMING-18 | Warning  | Missing input or output delay                          | 29         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks CLK1024x768_vga_bd_clk_wiz_0_0 and CLK1024x768_vga_bd_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK1024x768_vga_bd_clk_wiz_0_0] -to [get_clocks CLK1024x768_vga_bd_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks CLK1024x768_vga_bd_clk_wiz_0_0_1 and CLK1024x768_vga_bd_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK1024x768_vga_bd_clk_wiz_0_0_1] -to [get_clocks CLK1024x768_vga_bd_clk_wiz_0_0]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks CLK1280x1024_vga_bd_clk_wiz_0_0 and CLK1280x1024_vga_bd_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK1280x1024_vga_bd_clk_wiz_0_0] -to [get_clocks CLK1280x1024_vga_bd_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks CLK1280x1024_vga_bd_clk_wiz_0_0_1 and CLK1280x1024_vga_bd_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK1280x1024_vga_bd_clk_wiz_0_0_1] -to [get_clocks CLK1280x1024_vga_bd_clk_wiz_0_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks CLK640x480_vga_bd_clk_wiz_0_0 and CLK640x480_vga_bd_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK640x480_vga_bd_clk_wiz_0_0] -to [get_clocks CLK640x480_vga_bd_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks CLK640x480_vga_bd_clk_wiz_0_0_1 and CLK640x480_vga_bd_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK640x480_vga_bd_clk_wiz_0_0_1] -to [get_clocks CLK640x480_vga_bd_clk_wiz_0_0]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks CLK800x600_vga_bd_clk_wiz_0_0 and CLK800x600_vga_bd_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK800x600_vga_bd_clk_wiz_0_0] -to [get_clocks CLK800x600_vga_bd_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks CLK800x600_vga_bd_clk_wiz_0_0_1 and CLK800x600_vga_bd_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK800x600_vga_bd_clk_wiz_0_0_1] -to [get_clocks CLK800x600_vga_bd_clk_wiz_0_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaG_reg[0]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaB_reg[3]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaB_reg[1]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaB_reg[0]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaG_reg[0]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaG_reg[2]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaR_reg[1]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaB_reg[0]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaB_reg[1]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaB_reg[2]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaG_reg[2]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaG_reg[3]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaG_reg[1]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaB_reg[3]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaR_reg[2]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaB_reg[2]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaG_reg[1]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaG_reg[3]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.543 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaR_reg[3]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.544 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaR_reg[0]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.556 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaR_reg[3]/D (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaR_reg[0]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaR_reg[1]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between VGA_Display/VGA1280x1024/pixelXCNT_reg[1]/C (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0_1) and VGA_Display/VGA1280x1024/intvgaR_reg[2]/CE (clocked by CLK1280x1024_vga_bd_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[0] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[10] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[11] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[1] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[2] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[3] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[4] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[5] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[6] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[7] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[8] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on pixelDATA[9] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on vgaMODE[0] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on vgaMODE[1] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on vgaTEST relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on h_SYNC relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on v_SYNC relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on vgaB[0] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on vgaB[1] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on vgaB[2] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on vgaB[3] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on vgaG[0] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on vgaG[1] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on vgaG[2] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on vgaG[3] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on vgaR[0] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on vgaR[1] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on vgaR[2] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on vgaR[3] relative to clock(s) VIRTUAL_CLK1024x768_vga_bd_clk_wiz_0_0 VIRTUAL_CLK1280x1024_vga_bd_clk_wiz_0_0 VIRTUAL_CLK640x480_vga_bd_clk_wiz_0_0 VIRTUAL_CLK800x600_vga_bd_clk_wiz_0_0 
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 [get_ports CLK] (Source: c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0.xdc (Line: 56))
Previous: create_clock -period 10.000 [get_ports CLK] (Source: c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 [get_ports CLK] (Source: c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0.xdc (Line: 56))
Previous: create_clock -period 10.000 [get_ports CLK] (Source: c:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


