

================================================================
== Vivado HLS Report for 'rinvToInvPt'
================================================================
* Date:           Thu Aug 23 18:04:03 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.53|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     138|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |       21|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|     106|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       21|      1|     106|     138|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |prop_hw_mac_muladeOg_U4  |prop_hw_mac_muladeOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |rinvToInvPt_table9_U  |rinvToInvPt_rinvTdEe  |       21|  0|   0|  16384|   21|     1|       344064|
    +----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                 |                      |       21|  0|   0|  16384|   21|     1|       344064|
    +----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ret_V_fu_107_p2         |     +    |      0|  0|  25|           1|          25|
    |sel_tmp2_fu_169_p2      |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_154_p2          |   icmp   |      0|  0|   7|          18|           1|
    |tmp_5_fu_101_p2         |   icmp   |      0|  0|   8|          22|           1|
    |tmp_1_fu_182_p2         |    or    |      0|  0|   1|           1|           1|
    |ap_return               |  select  |      0|  0|  21|           1|          21|
    |index_fu_128_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp_cast_fu_174_p3  |  select  |      0|  0|   9|           1|           1|
    |tmp_3_fu_120_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_164_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 138|          48|         117|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter4_icmp_reg_237    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter4_tmp_18_reg_231  |   1|   0|    1|          0|
    |icmp_reg_237                              |   1|   0|    1|          0|
    |index_reg_226                             |  32|   0|   32|          0|
    |r_V_reg_210                               |  32|   0|   32|          0|
    |tmp_17_reg_221                            |   8|   0|    8|          0|
    |tmp_18_reg_231                            |   1|   0|    1|          0|
    |tmp_9_reg_215                             |  24|   0|   24|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 106|   0|  106|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_done      | out |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  rinvToInvPt | return value |
|ap_return    | out |   21| ap_ctrl_hs |  rinvToInvPt | return value |
|data_V_read  |  in |   24|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

