

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_79_2'
================================================================
* Date:           Mon May 13 18:48:16 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.124 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  0.792 us|  0.792 us|   99|   99|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_2  |       97|       97|         3|          1|          1|    96|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      62|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      62|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_98_p2   |         +|   0|  0|  14|           7|           2|
    |icmp_ln79_fu_92_p2  |      icmp|   0|  0|  14|           7|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  30|          15|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_1_fu_30                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |delay_line_I_load_reg_146         |  18|   0|   18|          0|
    |delay_line_Q_load_reg_151         |  18|   0|   18|          0|
    |i_1_fu_30                         |   7|   0|    7|          0|
    |i_reg_127                         |   7|   0|    7|          0|
    |i_reg_127_pp0_iter1_reg           |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  62|   0|   62|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_79_2|  return value|
|delay_line_I_address0  |  out|    7|   ap_memory|                       delay_line_I|         array|
|delay_line_I_ce0       |  out|    1|   ap_memory|                       delay_line_I|         array|
|delay_line_I_we0       |  out|    1|   ap_memory|                       delay_line_I|         array|
|delay_line_I_d0        |  out|   18|   ap_memory|                       delay_line_I|         array|
|delay_line_I_address1  |  out|    7|   ap_memory|                       delay_line_I|         array|
|delay_line_I_ce1       |  out|    1|   ap_memory|                       delay_line_I|         array|
|delay_line_I_q1        |   in|   18|   ap_memory|                       delay_line_I|         array|
|delay_line_Q_address0  |  out|    7|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_ce0       |  out|    1|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_we0       |  out|    1|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_d0        |  out|   18|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_address1  |  out|    7|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_ce1       |  out|    1|   ap_memory|                       delay_line_Q|         array|
|delay_line_Q_q1        |   in|   18|   ap_memory|                       delay_line_Q|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 96, i7 %i_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [receiver.cpp:79]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.87ns)   --->   "%icmp_ln79 = icmp_eq  i7 %i, i7 0" [receiver.cpp:79]   --->   Operation 11 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc42.split, void %for.end43.exitStub" [receiver.cpp:79]   --->   Operation 12 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%add_ln79 = add i7 %i, i7 127" [receiver.cpp:79]   --->   Operation 13 'add' 'add_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %add_ln79" [receiver.cpp:81]   --->   Operation 14 'zext' 'zext_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%delay_line_I_addr = getelementptr i18 %delay_line_I, i64 0, i64 %zext_ln81" [receiver.cpp:81]   --->   Operation 15 'getelementptr' 'delay_line_I_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%delay_line_I_load = load i7 %delay_line_I_addr" [receiver.cpp:81]   --->   Operation 16 'load' 'delay_line_I_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%delay_line_Q_addr = getelementptr i18 %delay_line_Q, i64 0, i64 %zext_ln81" [receiver.cpp:82]   --->   Operation 17 'getelementptr' 'delay_line_Q_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%delay_line_Q_load = load i7 %delay_line_Q_addr" [receiver.cpp:82]   --->   Operation 18 'load' 'delay_line_Q_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln79 = store i7 %add_ln79, i7 %i_1" [receiver.cpp:79]   --->   Operation 19 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%delay_line_I_load = load i7 %delay_line_I_addr" [receiver.cpp:81]   --->   Operation 20 'load' 'delay_line_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%delay_line_Q_load = load i7 %delay_line_Q_addr" [receiver.cpp:82]   --->   Operation 21 'load' 'delay_line_Q_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_1_cast64 = zext i7 %i" [receiver.cpp:79]   --->   Operation 22 'zext' 'i_1_cast64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96" [receiver.cpp:79]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [receiver.cpp:79]   --->   Operation 24 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%delay_line_I_addr_1 = getelementptr i18 %delay_line_I, i64 0, i64 %i_1_cast64" [receiver.cpp:81]   --->   Operation 25 'getelementptr' 'delay_line_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln81 = store i18 %delay_line_I_load, i7 %delay_line_I_addr_1" [receiver.cpp:81]   --->   Operation 26 'store' 'store_ln81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%delay_line_Q_addr_1 = getelementptr i18 %delay_line_Q, i64 0, i64 %i_1_cast64" [receiver.cpp:82]   --->   Operation 27 'getelementptr' 'delay_line_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln82 = store i18 %delay_line_Q_load, i7 %delay_line_Q_addr_1" [receiver.cpp:82]   --->   Operation 28 'store' 'store_ln82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 97> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc42" [receiver.cpp:79]   --->   Operation 29 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delay_line_I]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ delay_line_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 0100]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i                      (load             ) [ 0111]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln79              (icmp             ) [ 0110]
br_ln79                (br               ) [ 0000]
add_ln79               (add              ) [ 0000]
zext_ln81              (zext             ) [ 0000]
delay_line_I_addr      (getelementptr    ) [ 0110]
delay_line_Q_addr      (getelementptr    ) [ 0110]
store_ln79             (store            ) [ 0000]
delay_line_I_load      (load             ) [ 0101]
delay_line_Q_load      (load             ) [ 0101]
i_1_cast64             (zext             ) [ 0000]
speclooptripcount_ln79 (speclooptripcount) [ 0000]
specloopname_ln79      (specloopname     ) [ 0000]
delay_line_I_addr_1    (getelementptr    ) [ 0000]
store_ln81             (store            ) [ 0000]
delay_line_Q_addr_1    (getelementptr    ) [ 0000]
store_ln82             (store            ) [ 0000]
br_ln79                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delay_line_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_I"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delay_line_Q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_Q"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="delay_line_I_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="18" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="7" slack="0"/>
<pin id="38" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="7" slack="0"/>
<pin id="43" dir="0" index="1" bw="18" slack="1"/>
<pin id="44" dir="0" index="2" bw="0" slack="0"/>
<pin id="46" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="47" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="48" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="49" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="delay_line_I_load/1 store_ln81/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="delay_line_Q_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="18" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="7" slack="0"/>
<pin id="55" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="7" slack="0"/>
<pin id="60" dir="0" index="1" bw="18" slack="1"/>
<pin id="61" dir="0" index="2" bw="0" slack="0"/>
<pin id="63" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="64" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="66" dir="1" index="7" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="delay_line_Q_load/1 store_ln82/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="delay_line_I_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="18" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_I_addr_1/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="delay_line_Q_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_line_Q_addr_1/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln79_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="7" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln79_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln81_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln79_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_1_cast64_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="2"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast64/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="2"/>
<pin id="129" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="132" class="1005" name="icmp_ln79_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="136" class="1005" name="delay_line_I_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="delay_line_Q_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_addr "/>
</bind>
</comp>

<comp id="146" class="1005" name="delay_line_I_load_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="18" slack="1"/>
<pin id="148" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_I_load "/>
</bind>
</comp>

<comp id="151" class="1005" name="delay_line_Q_load_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="18" slack="1"/>
<pin id="153" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="delay_line_Q_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="20" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="50"><net_src comp="34" pin="3"/><net_sink comp="41" pin=2"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="67"><net_src comp="51" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="68" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="76" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="114"><net_src comp="98" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="115" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="123"><net_src comp="30" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="130"><net_src comp="89" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="135"><net_src comp="92" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="144"><net_src comp="51" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="149"><net_src comp="41" pin="7"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="154"><net_src comp="58" pin="7"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delay_line_I | {3 }
	Port: delay_line_Q | {3 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_79_2 : delay_line_I | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_79_2 : delay_line_Q | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln79 : 2
		br_ln79 : 3
		add_ln79 : 2
		zext_ln81 : 3
		delay_line_I_addr : 4
		delay_line_I_load : 5
		delay_line_Q_addr : 4
		delay_line_Q_load : 5
		store_ln79 : 3
	State 2
	State 3
		delay_line_I_addr_1 : 1
		store_ln81 : 2
		delay_line_Q_addr_1 : 1
		store_ln82 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln79_fu_92  |    0    |    14   |
|----------|-------------------|---------|---------|
|    add   |   add_ln79_fu_98  |    0    |    14   |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln81_fu_104 |    0    |    0    |
|          | i_1_cast64_fu_115 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    28   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|delay_line_I_addr_reg_136|    7   |
|delay_line_I_load_reg_146|   18   |
|delay_line_Q_addr_reg_141|    7   |
|delay_line_Q_load_reg_151|   18   |
|       i_1_reg_120       |    7   |
|        i_reg_127        |    7   |
|    icmp_ln79_reg_132    |    1   |
+-------------------------+--------+
|          Total          |   65   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_58 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   65   |   46   |
+-----------+--------+--------+--------+
