# Description
    - Design circuits by Cadence Virtuoso.
    - Include normal folders (schematic design, package, layout, ...) and test folders (functional test).

# Source
    - Logic gates: AND (2, 3, 4 input pins), NAND (2, 3, 4 input pins), NOR (2, 3, 4 input pins), NOT (bonus layout), OR (2, 3, input pins), XNOR, XOR.
    - D latch
    - Full Adder (1, 4 bit)
    - Flip flop (D, T)
    - Johnson's counter (3, 4 bit)
    - MUX 2-to-1
    - NMOS & PMOS I-V characteristics
    - Shift register 4 bit (SIPO, SISO, ...)
    - Counter 4 bit