# Matrix_Multiplier_Architecture
## Description
RTL Code for a matrix multiplier build in SystemVerilog built for a DE10 Max10
