{"vcs1":{"timestamp_begin":1680797825.868997033, "rt":1.55, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1680797827.449982591, "rt":1.25, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1680797828.716422472, "rt":1.33, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680797825.594020081}
{"VCS_COMP_START_TIME": 1680797825.594020081}
{"VCS_COMP_END_TIME": 1680797830.909553875}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 222604}}
