---
layout: default
title: 3. GAA / AMS / MRAMãƒ–ãƒ­ãƒƒã‚¯ã®ä»•æ§˜ã¨æ§‹æˆå®šç¾©  
---

---

# ðŸ§± 3. GAA / AMS / MRAMãƒ–ãƒ­ãƒƒã‚¯ã®ä»•æ§˜ã¨æ§‹æˆå®šç¾©  
**3. Specification and Composition of GAA, AMS, and MRAM Blocks**

---

## ðŸŽ¯ ç›®çš„ï½œObjective

ã“ã®ç« ã§ã¯ã€SystemDKãƒ™ãƒ¼ã‚¹PoCã§çµ±åˆã•ã‚Œã‚‹ä¸»è¦ãƒ–ãƒ­ãƒƒã‚¯ç¾¤ï¼š

- **GAA Logic**ï¼ˆGate-All-Aroundãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã«ã‚ˆã‚‹å…ˆç«¯SoCãƒ­ã‚¸ãƒƒã‚¯ï¼‰
- **AMS**ï¼ˆAnalog-Mixed Signalï¼šã‚¢ãƒŠãƒ­ã‚°IFã‚„ã‚»ãƒ³ã‚µãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼‰
- **MRAM**ï¼ˆä¸æ®ç™ºæ€§ãƒ¡ãƒ¢ãƒªãƒ–ãƒ­ãƒƒã‚¯ï¼‰

ã®åŸºæœ¬æ§‹æˆã€I/Oã€å‹•ä½œæ¡ä»¶ã€å‘¨è¾ºã¨ã®ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹ã«ã¤ã„ã¦å®šç¾©ã™ã‚‹ã€‚

> This section defines the key specification points of each block  
> to support layout integration and constraint derivation for the PoC.

---

## âš™ï¸ å„ãƒ–ãƒ­ãƒƒã‚¯ã®åŸºæœ¬ä»•æ§˜ï½œCore Specifications

### ðŸ“Œ GAA Logic Block

| é …ç›® | å†…å®¹ |
|------|------|
| ãƒŽãƒ¼ãƒ‰ | 3nm / 5nmç›¸å½“ï¼ˆFinFETã‚ˆã‚Šå¾Œã®ãƒ—ãƒ­ã‚»ã‚¹ï¼‰ |
| ä¸»æ©Ÿèƒ½ | ãƒ‡ãƒ¼ã‚¿åˆ¶å¾¡ã€FSMã€ã‚¯ãƒ­ãƒƒã‚¯åˆ¶å¾¡ |
| é›»æº | 0.7â€“0.9V |
| å‘¨æ³¢æ•° | æœ€å¤§2GHzæƒ³å®š |
| ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹ | AXI, SPIï¼ˆPoCå†…ã§ã¯ã‚·ãƒ³ãƒ—ãƒ«æ§‹æˆï¼‰ |

---

### ðŸ“Œ AMS Block

| é …ç›® | å†…å®¹ |
|------|------|
| æ©Ÿèƒ½ | ADC, DAC, ã‚»ãƒ³ã‚µIF, PLL |
| é›»æº | ã‚¢ãƒŠãƒ­ã‚°1.2V, ãƒ‡ã‚¸ã‚¿ãƒ«1.0V |
| æ„Ÿåº¦ | å¤–æ¥ãƒŽã‚¤ã‚º/EMIã«å¼±ã„ï¼š**ç‰©ç†éš”é›¢è¨­è¨ˆãŒå¿…é ˆ** |
| è¦ä»¶ | ãƒã‚¤ã‚¢ã‚¹å®‰å®šæ€§ã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã‚·ãƒ³ãƒ¡ãƒˆãƒªã€å¯„ç”Ÿæˆåˆ†å¯¾ç­– |

---

### ðŸ“Œ MRAM Block

| é …ç›® | å†…å®¹ |
|------|------|
| ã‚¿ã‚¤ãƒ— | STT-MRAMï¼ˆSpin-Transfer Torqueï¼‰ |
| å®¹é‡ | æ•°Mbitç¨‹åº¦ |
| é›»æº | 1.2Væ›¸è¾¼ / 0.9Vèª­è¾¼ï¼ˆ2é›»åœ§å¿…è¦ï¼‰ |
| ç‰¹å¾´ | æ›¸è¾¼ä¸­ã«é«˜é›»æµãƒ»ç†±ãŒç™ºç”Ÿï¼ˆç†±å¿œåŠ›åˆ¶ç´„ã‚ã‚Šï¼‰ |
| ä¿¡é ¼æ€§ | æ›¸è¾¼ãƒ‘ãƒ«ã‚¹å¹…ã€ãƒ‡ãƒ¼ã‚¿ä¿æŒç‰¹æ€§ã‚’è¦è€ƒæ…® |

---

## ðŸ”Œ ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹æ§‹æˆï½œInterface Overview

| æŽ¥ç¶š | ä¿¡å·ç¨®åˆ¥ | å‚™è€ƒ |
|------|----------|------|
| GAA â‡„ AMS | SPI / GPIO | åˆ¶å¾¡ç”¨ |
| GAA â‡„ MRAM | ãƒã‚¹æŽ¥ç¶š / SRAM-Like | èª­æ›¸ç”¨ã‚¢ã‚¯ã‚»ã‚¹ |
| å¤–éƒ¨â‡„AMS | ã‚¢ãƒŠãƒ­ã‚°ãƒ©ã‚¤ãƒ³ / ã‚¯ãƒ­ãƒƒã‚¯ | EMIå¯¾ç­–ãƒ»ã‚¢ã‚¤ã‚½ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³é ˜åŸŸå¿…è¦ |
| å…¨ä½“åˆ¶å¾¡ | FPGAçµŒç”± / JTAG | å®Ÿè©•ä¾¡ç’°å¢ƒç”¨ |

---

## ðŸ“ ãƒ–ãƒ­ãƒƒã‚¯é…ç½®ã¨PDNè¦ä»¶ï½œPlacement and Power Profile

- GAAã¯ä¸­å¿ƒéƒ¨ã€AMSã¯**ã‚¨ãƒƒã‚¸ or ã‚·ãƒ¼ãƒ«ãƒ‰é ˜åŸŸ**ã«é…ç½®  
- MRAMã¯**ç†±æ‹¡æ•£ãƒ‘ã‚¹**ã‚’ç¢ºä¿ã§ãã‚‹é…ç½®ãŒæœ›ã¾ã—ã„  
- AMSç”¨PDNã¯**ç‹¬ç«‹çš„ãªLDO or é›»æºã‚¢ã‚¤ã‚½ãƒ¬ãƒ¼ã‚¿**ãŒæŽ¨å¥¨ã•ã‚Œã‚‹

---

## ðŸ“˜ æœ¬ç« ã®ã¾ã¨ã‚ï½œSummary

GAA / AMS / MRAM ã®ä»•æ§˜å®šç¾©ã‚’æ˜Žç¤ºã™ã‚‹ã“ã¨ã§ï¼š

- çµ±åˆè¨­è¨ˆæ™‚ã®**åˆ¶ç´„è©•ä¾¡ï¼ˆç†±ã€EMIã€å¿œåŠ›ï¼‰**ãŒå¯èƒ½ã¨ãªã‚‹  
- **PDNãƒ»ãƒ•ãƒ­ã‚¢ãƒ—ãƒ©ãƒ³ãƒ»ãƒ”ãƒ³é…ç½®**ã®æ•´åˆæ€§ã‚’äº‹å‰æ¤œè¨Žã§ãã‚‹  
- SystemDKã«ãŠã‘ã‚‹**è¨­è¨ˆãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆåŒ–**ã¸ã®åŸºç›¤ãŒæ•´ã†

> Proper specification helps unify constraint-driven integration  
> and accelerates SystemDK-based reusability in future projects.
