$date
	Mon Apr  4 23:02:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 16 ! op [15:0] $end
$var reg 16 " ip [15:0] $end
$scope module my $end
$var wire 16 # IN [15:0] $end
$var wire 16 $ OUT [15:0] $end
$scope begin xorgb[0] $end
$upscope $end
$scope begin xorgb[1] $end
$upscope $end
$scope begin xorgb[2] $end
$upscope $end
$scope begin xorgb[3] $end
$upscope $end
$scope begin xorgb[4] $end
$upscope $end
$scope begin xorgb[5] $end
$upscope $end
$scope begin xorgb[6] $end
$upscope $end
$scope begin xorgb[7] $end
$upscope $end
$scope begin xorgb[8] $end
$upscope $end
$scope begin xorgb[9] $end
$upscope $end
$scope begin xorgb[10] $end
$upscope $end
$scope begin xorgb[11] $end
$upscope $end
$scope begin xorgb[12] $end
$upscope $end
$scope begin xorgb[13] $end
$upscope $end
$scope begin xorgb[14] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#5
b1111111111111111 !
b1111111111111111 $
b1010101010101010 "
b1010101010101010 #
#10
b100010001000 !
b100010001000 $
b111100001111 "
b111100001111 #
#25
