
---------- Begin Simulation Statistics ----------
final_tick                                 7608824000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41685                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811456                       # Number of bytes of host memory used
host_op_rate                                    79090                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.89                       # Real time elapsed on the host
host_tick_rate                               31717568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007609                       # Number of seconds simulated
sim_ticks                                  7608824000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11215869                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6740927                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.521765                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.521765                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    460129                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   245173                       # number of floating regfile writes
system.cpu.idleCycles                         1466702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               145801                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2323703                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.439239                       # Inst execution rate
system.cpu.iew.exec_refs                      4462049                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1663884                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  742624                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2957079                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1286                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             10631                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1815547                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23191887                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2798165                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            204128                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              21901841                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6571                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                428461                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 127203                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                438356                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3629                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       112606                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          33195                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24638125                       # num instructions consuming a value
system.cpu.iew.wb_count                      21740929                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.632005                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15571424                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.428665                       # insts written-back per cycle
system.cpu.iew.wb_sent                       21826879                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31617850                       # number of integer regfile reads
system.cpu.int_regfile_writes                17294005                       # number of integer regfile writes
system.cpu.ipc                               0.657132                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.657132                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            347352      1.57%      1.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17070914     77.22%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                13903      0.06%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6371      0.03%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               15950      0.07%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3478      0.02%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                34587      0.16%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22143      0.10%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               59890      0.27%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2746      0.01%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              72      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              8      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2734775     12.37%     91.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1501767      6.79%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          107118      0.48%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         184747      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22105969                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  474004                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              924249                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       436181                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             714532                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      287576                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013009                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  232126     80.72%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    745      0.26%     80.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    299      0.10%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   159      0.06%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   68      0.02%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15700      5.46%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15211      5.29%     91.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             16531      5.75%     97.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6734      2.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21572189                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           57345466                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21304748                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26699565                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23183823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22105969                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                8064                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4218773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19254                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           6070                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4609597                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13750947                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.607596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.208554                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7496101     54.51%     54.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1184490      8.61%     63.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1110386      8.07%     71.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1074204      7.81%     79.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              911398      6.63%     85.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              746888      5.43%     91.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              665046      4.84%     95.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              391685      2.85%     98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              170749      1.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13750947                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.452653                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            152154                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           226177                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2957079                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1815547                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9630125                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15217649                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          125970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         52814                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          647                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       366899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       735090                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            144                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2786894                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2108884                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153759                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1153691                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1061615                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.019007                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  161008                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                310                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          155016                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              56776                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            98240                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        26941                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      1332657                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       314253                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       615662                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         7175                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         3231                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       962110                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        34486                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         4372                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1667                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        14168                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        15996                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         4083                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       134512                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        99979                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       133947                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4        98092                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5        81409                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        44497                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7        24959                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        27516                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9         9959                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10         3955                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         1370                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         1500                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       313646                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        74952                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        63457                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3        88316                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4        42328                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5        32307                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        23565                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7        12037                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8         7307                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         1696                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         1283                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11          801                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         4106168                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            119986                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13141432                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.443763                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.417305                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7987422     60.78%     60.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1391991     10.59%     71.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          721772      5.49%     76.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1069196      8.14%     85.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          410907      3.13%     88.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          241685      1.84%     89.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          164503      1.25%     91.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          140728      1.07%     92.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1013228      7.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13141432                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1013228                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3814848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3814848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3830798                       # number of overall hits
system.cpu.dcache.overall_hits::total         3830798                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       141988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       142794                       # number of overall misses
system.cpu.dcache.overall_misses::total        142794                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3751432494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3751432494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3751432494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3751432494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3956836                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3956836                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3973592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3973592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035884                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035884                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035936                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26420.771431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26420.771431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26271.639523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26271.639523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48510                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.458716                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   130.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63547                       # number of writebacks
system.cpu.dcache.writebacks::total             63547                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54805                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        87183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        87183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87783                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2146977994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2146977994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2172646994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2172646994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24626.108232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24626.108232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24750.202135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24750.202135                       # average overall mshr miss latency
system.cpu.dcache.replacements                  87123                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2428024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2428024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       119641                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119641                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2793674500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2793674500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2547665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2547665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23350.477679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23350.477679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        65650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        65650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1222522500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1222522500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18621.820259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18621.820259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22347                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22347                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    957757994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    957757994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42858.459480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42858.459480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21533                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21533                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    924455494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    924455494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42932.034273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42932.034273                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        15950                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         15950                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          806                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          806                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16756                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16756                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048102                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.048102                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          600                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          600                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25669000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035808                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035808                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42781.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42781.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.874245                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3918698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87635                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.716129                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.874245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8034819                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8034819                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7265088                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2529979                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3644963                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                183714                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 127203                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1060804                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 35461                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               24183900                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                157859                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2796785                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1664234                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         11773                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1944                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7578592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13186217                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2786894                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1279399                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       5996915                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  324592                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1649                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         11265                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          221                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2065885                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 88562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13750947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.824818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.088411                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9685779     70.44%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   208035      1.51%     71.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   249949      1.82%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   262251      1.91%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   357514      2.60%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   323829      2.35%     80.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   245578      1.79%     82.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   268474      1.95%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2149538     15.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13750947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.183136                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.866508                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1770635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1770635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1770635                       # number of overall hits
system.cpu.icache.overall_hits::total         1770635                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       295246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         295246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       295246                       # number of overall misses
system.cpu.icache.overall_misses::total        295246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4672486993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4672486993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4672486993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4672486993                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2065881                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2065881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2065881                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2065881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.142915                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.142915                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15825.741900                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15825.741900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15825.741900                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15825.741900                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4179                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               139                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.064748                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       279765                       # number of writebacks
system.cpu.icache.writebacks::total            279765                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        14827                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14827                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        14827                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14827                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       280419                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       280419                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       280419                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       280419                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4162599996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4162599996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4162599996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4162599996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135738                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135738                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135738                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135738                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14844.215249                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14844.215249                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14844.215249                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14844.215249                       # average overall mshr miss latency
system.cpu.icache.replacements                 279765                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1770635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1770635                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       295246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        295246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4672486993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4672486993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2065881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2065881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.142915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15825.741900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15825.741900                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14827                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14827                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       280419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       280419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4162599996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4162599996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14844.215249                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14844.215249                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.265922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2051053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            280418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.314270                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.265922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994660                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4412180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4412180                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2068112                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         31211                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      220498                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  604510                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  977                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3629                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 406481                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6143                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    889                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7608824000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 127203                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7388287                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1385651                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4532                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3691542                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1153732                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               23826080                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15035                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 180291                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  20801                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 923771                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            26501770                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    58837243                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 35033449                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    539281                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5042288                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     102                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  83                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    738211                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35153822                       # The number of ROB reads
system.cpu.rob.writes                        46770539                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               267979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                69413                       # number of demand (read+write) hits
system.l2.demand_hits::total                   337392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              267979                       # number of overall hits
system.l2.overall_hits::.cpu.data               69413                       # number of overall hits
system.l2.overall_hits::total                  337392                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18222                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30503                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12281                       # number of overall misses
system.l2.overall_misses::.cpu.data             18222                       # number of overall misses
system.l2.overall_misses::total                 30503                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    900737500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1298394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2199131500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    900737500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1298394000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2199131500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           280260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87635                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               367895                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          280260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87635                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              367895                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.207931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.207931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082912                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73343.986646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71254.198222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72095.580763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73343.986646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71254.198222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72095.580763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9854                       # number of writebacks
system.l2.writebacks::total                      9854                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30503                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    775452750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1112362500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1887815250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    775452750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1112362500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1887815250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.207931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.207931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082912                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63142.476183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61045.027988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61889.494476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63142.476183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61045.027988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61889.494476                       # average overall mshr miss latency
system.l2.replacements                          22408                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63547                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63547                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       279701                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           279701                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       279701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       279701                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            23                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              148                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  148                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              148                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10162                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11250                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    782611500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     782611500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.525406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.525406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69565.466667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69565.466667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    667614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    667614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.525406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.525406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59343.466667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59343.466667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         267979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             267979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    900737500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    900737500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       280260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         280260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73343.986646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73343.986646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    775452750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    775452750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63142.476183                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63142.476183                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         59251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    515782500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    515782500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        66223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         66223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.105281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.105281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73979.130809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73979.130809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6972                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    444748500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    444748500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.105281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63790.662651                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63790.662651                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7918.731344                       # Cycle average of tags in use
system.l2.tags.total_refs                      734828                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30600                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.013987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.685479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3598.785810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4298.260054                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.439305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.524690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966642                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5317                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5909408                       # Number of tag accesses
system.l2.tags.data_accesses                  5909408                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000723407500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          594                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          594                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               71837                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9243                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9854                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30503                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9854                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9854                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.247475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.110817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.595554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           591     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.34%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           594                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.545455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.521252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              435     73.23%     73.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.34%     73.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              150     25.25%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           594                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1952192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               630656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    256.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7608259500                       # Total gap between requests
system.mem_ctrls.avgGap                     188523.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       785984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1163200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       628992                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 103299011.778955593705                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 152875135.500571429729                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82666125.540556594729                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12281                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18222                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9854                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    370175250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    511492000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 175140890000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30142.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28070.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17773583.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       785984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1166208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1952192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       785984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       785984                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       630656                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       630656                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12281                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18222                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30503                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9854                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9854                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    103299012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153270466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        256569478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    103299012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    103299012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82884819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82884819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82884819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    103299012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153270466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       339454297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30456                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9828                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          734                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               310617250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             152280000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          881667250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10198.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28948.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22825                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5998                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11458                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   224.971897                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   142.551209                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.696644                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5009     43.72%     43.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3240     28.28%     71.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1155     10.08%     82.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          571      4.98%     87.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          386      3.37%     90.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          212      1.85%     92.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          151      1.32%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          108      0.94%     94.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          626      5.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11458                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1949184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             628992                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              256.174147                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.666126                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41297760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21946485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      113304660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24523560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 600503280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2083082100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1167614400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4052272245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.575368                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3013999500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    254020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4340804500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        40533780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21536625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      104151180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      26778600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 600503280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2198484300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1070433600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4062421365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.909230                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2760866000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    254020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4593938000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9854                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12457                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11250                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2582848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2582848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2582848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30503                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23057500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38128750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            346641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       279765                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           36130                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21412                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        280419                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        66223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       840443                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       262689                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1103132                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     35841536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9675648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               45517184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           22567                       # Total snoops (count)
system.tol2bus.snoopTraffic                    640832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           390610                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045040                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 389816     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    794      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             390610                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7608824000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          710857000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         420731790                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         131579893                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
