

#ifdef _PRE_CONFIG_GPIO_TO_SSI_DEBUG

#ifndef __SSI_HI1103_H__
#define __SSI_HI1103_H__

/* 以下寄存器同1103 device定义 */
#define HI1103_W_CTL_BASE                   0x40000000
#define HI1103_W_CTL_WTOPCRG_SOFT_RESET_REG (HI1103_W_CTL_BASE + 0x30)

#define HI1103_WCPU_PATCH_BASE                  0x40004000
#define HI1103_WCPU_PATCH_WCPU_CFG_TRACE_EN_REG (HI1103_WCPU_PATCH_BASE + 0xC00)

#define HI1103_BCPU_PATCH_BASE                  0x48007000
#define HI1103_BCPU_PATCH_BCPU_CFG_TRACE_EN_REG (HI1103_BCPU_PATCH_BASE + 0xC00)

#define HI1103_GLB_CTL_BASE                    0x50000000
#define HI1103_GLB_CTL_SOFT_RST_BCPU_REG       (HI1103_GLB_CTL_BASE + 0x94)
#define HI1103_GLB_CTL_SYS_TICK_CFG_W_REG      (HI1103_GLB_CTL_BASE + 0xC0) /* 写1清零systick，写0无效 */
#define HI1103_GLB_CTL_SYS_TICK_VALUE_W_0_REG  (HI1103_GLB_CTL_BASE + 0xD0)
#define HI1103_GLB_CTL_PWR_ON_LABLE_REG        (HI1103_GLB_CTL_BASE + 0x200) /* 芯片上电标记寄存器 */
#define HI1103_GLB_CTL_WCPU_LOAD_REG           (HI1103_GLB_CTL_BASE + 0x400) /* WCPU_LOAD */
#define HI1103_GLB_CTL_WCPU_PC_L_REG           (HI1103_GLB_CTL_BASE + 0x404) /* WCPU_PC低16bit */
#define HI1103_GLB_CTL_WCPU_PC_H_REG           (HI1103_GLB_CTL_BASE + 0x408) /* WCPU_PC高16bit */
#define HI1103_GLB_CTL_WCPU_LR_L_REG           (HI1103_GLB_CTL_BASE + 0x40C) /* WCPU_LR低16bit */
#define HI1103_GLB_CTL_WCPU_LR_H_REG           (HI1103_GLB_CTL_BASE + 0x410) /* WCPU_LR高16bit */
#define HI1103_GLB_CTL_WCPU_SP_L_REG           (HI1103_GLB_CTL_BASE + 0x414) /* WCPU_SP低16bit */
#define HI1103_GLB_CTL_WCPU_SP_H_REG           (HI1103_GLB_CTL_BASE + 0x418) /* WCPU_SP高16bit */
#define HI1103_GLB_CTL_BCPU_LOAD_REG           (HI1103_GLB_CTL_BASE + 0x420) /* BCPU_LOAD */
#define HI1103_GLB_CTL_BCPU_PC_L_REG           (HI1103_GLB_CTL_BASE + 0x424) /* BCPU_PC低16bit */
#define HI1103_GLB_CTL_BCPU_PC_H_REG           (HI1103_GLB_CTL_BASE + 0x428) /* BCPU_PC高16bit */
#define HI1103_GLB_CTL_BCPU_LR_L_REG           (HI1103_GLB_CTL_BASE + 0x42C) /* BCPU_LR低16bit */
#define HI1103_GLB_CTL_BCPU_LR_H_REG           (HI1103_GLB_CTL_BASE + 0x430) /* BCPU_LR高16bit */
#define HI1103_GLB_CTL_BCPU_SP_L_REG           (HI1103_GLB_CTL_BASE + 0x434) /* BCPU_SP低16bit */
#define HI1103_GLB_CTL_BCPU_SP_H_REG           (HI1103_GLB_CTL_BASE + 0x438) /* BCPU_SP高16bit */
#define HI1103_GLB_CTL_TCXO_DET_CTL_REG        (HI1103_GLB_CTL_BASE + 0x700) /* TCXO时钟检测控制寄存器 */
#define HI1103_GLB_CTL_TCXO_32K_DET_CNT_REG    (HI1103_GLB_CTL_BASE + 0x704) /* TCXO时钟检测控制寄存器 */
#define HI1103_GLB_CTL_TCXO_32K_DET_RESULT_REG (HI1103_GLB_CTL_BASE + 0x708) /* TCXO时钟检测控制寄存器 */
#define HI1103_GLB_CTL_WCPU_WAIT_CTL_REG       (HI1103_GLB_CTL_BASE + 0xE00)
#define HI1103_GLB_CTL_BCPU_WAIT_CTL_REG       (HI1103_GLB_CTL_BASE + 0xE04)

#define HI1103_PMU_CMU_CTL_BASE                   0x50002000
#define HI1103_PMU_CMU_CTL_SYS_STATUS_0_REG       (HI1103_PMU_CMU_CTL_BASE + 0x200) /* 系统状态 */
#define HI1103_PMU_CMU_CTL_PMU_PROTECT_STATUS_REG (HI1103_PMU_CMU_CTL_BASE + 0x380) /* PMU状态查询 */

#define HI1103_PMU2_CMU_IR_BASE                   0x50003000
#define HI1103_PMU2_CMU_IR_PMU2_CMU_ABB_STS_2_REG (HI1103_PMU2_CMU_IR_BASE + 0x15C) /* PMU2_CMU_ABB 实际状态 */
#define HI1103_PMU2_CMU_IR_PMU2_CMU_ABB_STS_3_REG (HI1103_PMU2_CMU_IR_BASE + 0x17C) /* PMU2_CMU_ABB 实际状态 */
#define HI1103_PMU2_CMU_IR_CMU_RESERVE1_REG       (HI1103_PMU2_CMU_IR_BASE + 0x338) /* RESERVE 控制 */

/* WL_C0_ABB_RF电源控制 */
#define HI1103_PMU2_CMU_IR_SYSLDO_WL_C0_ABB_RF_PWR_EN_STS_REG (HI1103_PMU2_CMU_IR_BASE + 0xA88)

extern int ssi_read_device_arm_register(int trace_en);
extern int ssi_device_regs_dump(unsigned long long module_set);
#endif /* #ifndef __SSI_HI1103_H__ */
#endif /* #ifdef _PRE_CONFIG_GPIO_TO_SSI_DEBUG */
