/*
**  ä½œè?…ï¼šæ—åŠ›éŸ?
**  åŠŸèƒ½ï¼šæ•°æ®cache\uncacheï¼Œä¸AXIæ¥å£å¯¹æ¥å®ç°AXIåè®®
*/

/*
dcache_with_uncacheå®ç°çš„æ˜¯ä¸?ä¸ªå¸¦æœ‰uncacheè®¿é—®åŠŸèƒ½çš„cache,å¯ç”¨äºæ•°æ®cacheï¼?
å†…éƒ¨æœ‰dcache\uncacheæ¨¡å—å®ä¾‹åŒ–å„ä¸?ä¸ªï¼Œå¯ä»¥æ ¹æ®åœ°å€åŒºé—´é€‰æ‹©è®¿é—®è¯·æ±‚ç»è¿‡çš„æ¨¡å?
*/

//`define UNCACHE_OFFSET 16'h1faf //æ ¹æ®éœ?è¦ç‰¹å®šè¯¥åœ°å€æ®µuncacheè®¿é—®
`define UNCACHE_OFFSET 8'h10 	//æ ¹æ®éœ?è¦ç‰¹å®šè¯¥åœ°å€æ®µuncacheè®¿é—®


module DCache_with_UnCache #(parameter
	CACHE_LINE_WIDTH 	= 6,	//CacheLineçš„å¤§å°ï¼Œå­—èŠ‚åœ°å€ï¼Œå‡å?2ç­‰äºoffseté•¿åº¦ï¼Œè¯¥å€¼ä¸èƒ½å¤§äº?9
	TAG_WIDTH 			= 20,	//Tagçš„é•¿åº?
	NUM_ROADS 			= 2		//ç»„ç›¸è”è·¯æ•?
	`define NUM_CACHE_GOUPS (2 ** `INDEX_WIDTH)
) (
	// Clock and reset
	input  wire rst,
	input  wire clk,

	// AXI Bus 
	//input
    input wire AXI_rd_dready,//è¯»è®¿é—®ï¼Œæ€»çº¿ä¸Šæ•°æ®å°±ç»ªå¯å†™Cacheçš„æ§åˆ¶ä¿¡å?
    input wire AXI_rd_last,//è¯»è®¿é—?,æ ‡è¯†æ€»çº¿ä¸Šå½“å‰æ•°æ®æ˜¯æœ?åä¸€ä¸ªæ•°æ®å­—çš„æ§åˆ¶ä¿¡å?
    input wire[31:0] AXI_rd_data,//è¯»è®¿é—®æ?»çº¿ç»™å‡ºçš„æ•°æ?
    input wire AXI_rd_addr_clear,//è¯»è¯·æ±‚åœ°å?å·²ç»è¢«å“åº”ï¼Œå¯ä»¥æ¸…é™¤è¯·æ±‚ä¿¡å·

    input wire AXI_wr_next,//å†™è®¿é—®ï¼Œæ€»çº¿å…è®¸é€ä¸‹ä¸?ä¸ªæ•°æ®çš„æ§åˆ¶ä¿¡å·
    input wire AXI_wr_ok,//å†™è®¿é—®ï¼Œæ€»çº¿æ ‡è¯†æ”¶åˆ°ä»è®¾å¤‡æœ€åä¸€ä¸ªACKçš„æ§åˆ¶ä¿¡å?
    input wire AXI_wr_addr_clear,//å†™è¯·æ±‚åœ°å?å·²ç»è¢«å“åº”ï¼Œå¯ä»¥æ¸…é™¤è¯·æ±‚ä¿¡å·

    //output
    output wire [31:0]AXI_addr,//é€æ?»çº¿åœ°å€ï¼?
    output wire  AXI_addr_valid,//é€æ?»çº¿åœ°å€æœ‰æ•ˆçš„æ§åˆ¶ä¿¡å·ï¼Œæ„å‘³ç?æ€»çº¿è®¿é—®è¯·æ±‚
    output wire  AXI_we,//é€æ?»çº¿æ ‡è®°è®¿é—®æ˜¯è¯»è¿˜æ˜¯å†™çš„æ§åˆ¶ä¿¡å·
    output wire [2:0]AXI_size,
    output wire [7:0]AXI_lens,//è¯»è®¿é—®ï¼Œé€æ?»çº¿size/length
    output wire  AXI_rd_rready,//é€æ?»çº¿ï¼Œä¸»è®¾å¤‡å°±ç»ªè¯»æ•°æ®çš„æ§åˆ¶ä¿¡å·

    output wire [31:0]AXI_wr_data,//å†™è®¿é—®ï¼Œé€æ?»çº¿çš„æ•°æ?
    output wire AXI_wr_dready,//å†™è®¿é—®ï¼Œé€æ?»çº¿ä¸?ä¸ªå­—æ•°æ®å°±ç»ªçš„æ§åˆ¶ä¿¡å?
    output wire [3:0]AXI_byte_enable,//å†™è®¿é—®ï¼Œé€æ?»çº¿å†™æ“ä½œå„ä¸ªå­—èŠ‚ä½¿èƒ½çš„æ§åˆ¶ä¿¡å·
    output wire AXI_wr_last,//å†™è®¿é—®ï¼Œé€æ?»çº¿è¡¨ç¤ºå½“å‰æ•°æ®æ˜¯æœ€åä¸€ä¸ªæ•°æ®å­—çš„æ§åˆ¶ä¿¡å?
    output wire AXI_response_rready,//å†™è®¿é—®ï¼Œé€æ?»çº¿è¡¨ç¤ºå°±ç»ªæ¥æ”¶ä»è®¾å¤‡ACKçš„ä¿¡å?

	// CPU i/f
	input  wire [31:0] cpu_addr,//CPUè®¿é—®åœ°å€
	input  wire [3:0]  cpu_byteenable,//CPUè®¿é—®æ¨¡å¼
	input  wire        cpu_read,//CPUè¯»å‘½ä»?
	input  wire        cpu_write,//CPUå†™å‘½ä»?
	input  wire        cpu_hitwriteback,//CPUå¼ºåˆ¶å†™ç©¿å‘½ä»¤
	input  wire        cpu_hitinvalidate,//CPUå¼ºåˆ¶å¤±æ•ˆå‘½ä»¤
	input  wire		   cpu_kseg0_uncache,//æ˜¯å¦æ˜¯uncacheè®¿é—®
	input  wire [31:0] cpu_wrdata,//CPUå†™æ•°æ?
	output wire [31:0] cpu_rddata,//å‘å¾€CPUè¯»åˆ°çš„æ•°æ?
	output wire        cpu_stall,//å‘å¾€CPUåœæœºç­‰å¾…ä¿¡å·


	input  wire        cpu_addr_illegal,//CPUåœ°å€é”™ä¿¡å?
	input  wire        new_lw_ins_tocache//CPUä¸Šä¸€å‘¨æœŸæ­£å¸¸è¿è½¬ï¼Œåˆ°è¾¾Cacheçš„æ˜¯æ–°çš„è®¿å­˜è¯·æ±‚ä¿¡å·
);

	//å¦‚æœillegal ç»ˆæ­¢è®¿å­˜ï¼Œå–æ¶ˆCPUè®¿å­˜æŒ‡ä»¤
	wire addr_illegal;
	wire [3:0] legal_cpu_byteenable;
	wire legal_cpu_read;
	wire legal_cpu_write;
	wire legal_cpu_hitwriteback;
	wire legal_cpu_hitinvalidate;
	assign addr_illegal = cpu_addr_illegal;
	assign legal_cpu_byteenable = addr_illegal? 4'b0000 : cpu_byteenable;
	assign legal_cpu_read = addr_illegal? 0 : cpu_read;
	assign legal_cpu_write = addr_illegal? 0 : cpu_write;
	assign legal_cpu_hitwriteback = addr_illegal? 0 : cpu_hitwriteback;
	assign legal_cpu_hitinvalidate = addr_illegal? 0 : cpu_hitinvalidate;

	//åˆ¤æ–­åœ°å€æ˜¯å¦cacheableï¼Œè¿™é‡Œåšäº†ç®€åŒ–å¤„ç†ï¼Œåœ¨MIPSä½“ç³»ç»“æ„ä¸‹è¯¥åŠŸèƒ½äº¤ç»™MMUå¤„ç†ï¼Œç”±MMUç»™å‡ºæ§åˆ¶ä¿¡å·
	// wire cpu_kseg0_uncache;
	//assign cpu_kseg0_uncache  = (cpu_addr[31:16]==`UNCACHE_OFFSET) && (cpu_read || cpu_write);
	// assign cpu_kseg0_uncache  = (cpu_addr[31:24]==`UNCACHE_OFFSET) && (cpu_read || cpu_write);

	//ä¿¡å·å£°æ˜
    wire DCache_AXI_rd_dready;
    wire DCache_AXI_rd_last;
    wire [31:0] DCache_AXI_rd_data;
    wire DCache_AXI_rd_addr_clear;
    wire DCache_AXI_wr_next;
    wire DCache_AXI_wr_ok;
    wire DCache_AXI_wr_addr_clear;
    wire [31:0]DCache_AXI_addr;
    wire DCache_AXI_addr_valid;
    wire DCache_AXI_we;
    wire [2:0]DCache_AXI_size;
    wire [7:0]DCache_AXI_lens;
    wire DCache_AXI_rd_rready;
    wire [31:0]DCache_AXI_wr_data;
    wire DCache_AXI_wr_dready;
    wire[3:0]DCache_AXI_byte_enable;
    wire DCache_AXI_wr_last;
    wire DCache_AXI_response_rready;
	wire [31:0] DCache_cpu_addr;
	wire [3:0]  DCache_cpu_byteenable;
	wire DCache_cpu_read;
	wire DCache_cpu_write;
	wire DCache_cpu_hitwriteback;
	wire DCache_cpu_hitinvalidate;
	wire [31:0] DCache_cpu_wrdata;
	wire [31:0] DCache_cpu_rddata;
	wire        DCache_cpu_stall;

	wire UnCache_AXI_rd_dready;
    wire UnCache_AXI_rd_last;
    wire [31:0] UnCache_AXI_rd_data;
    wire UnCache_AXI_rd_addr_clear;
    wire UnCache_AXI_wr_next;
    wire UnCache_AXI_wr_ok;
    wire UnCache_AXI_wr_addr_clear;
    wire [31:0]UnCache_AXI_addr;
    wire UnCache_AXI_addr_valid;
    wire UnCache_AXI_we;
    wire [2:0]UnCache_AXI_size;
    wire [7:0]UnCache_AXI_lens;
    wire UnCache_AXI_rd_rready;
    wire [31:0]UnCache_AXI_wr_data;
    wire UnCache_AXI_wr_dready;
    wire[3:0]UnCache_AXI_byte_enable;
    wire UnCache_AXI_wr_last;
    wire UnCache_AXI_response_rready;
	wire [31:0] UnCache_cpu_addr;
	wire [3:0]  UnCache_cpu_byteenable;
	wire UnCache_cpu_read;
	wire UnCache_cpu_write;
	wire UnCache_cpu_hitwriteback;
	wire UnCache_cpu_hitinvalidate;
	wire [31:0] UnCache_cpu_wrdata;
	wire [31:0] UnCache_cpu_rddata;
	wire        UnCache_cpu_stall;

	//å¦‚æœuncacheé«˜ç”µå¹³ä½¿ç”¨UnCacheè¾“å…¥è¾“å‡ºï¼Œå¦åˆ™ä½¿ç”¨DCacheè¾“å…¥è¾“å‡º
	//input
	assign UnCache_AXI_rd_dready = AXI_rd_dready;
	assign DCache_AXI_rd_dready = AXI_rd_dready;
	assign UnCache_AXI_rd_last = AXI_rd_last;
	assign DCache_AXI_rd_last = AXI_rd_last;
	assign UnCache_AXI_rd_data = AXI_rd_data;
	assign DCache_AXI_rd_data = AXI_rd_data;
	assign UnCache_AXI_rd_addr_clear = AXI_rd_addr_clear;
	assign DCache_AXI_rd_addr_clear = AXI_rd_addr_clear;

	assign UnCache_AXI_wr_next = AXI_wr_next;
	assign DCache_AXI_wr_next = AXI_wr_next;
	assign UnCache_AXI_wr_ok = AXI_wr_ok;
	assign DCache_AXI_wr_ok = AXI_wr_ok;
	assign UnCache_AXI_wr_addr_clear = AXI_wr_addr_clear;
	assign DCache_AXI_wr_addr_clear = AXI_wr_addr_clear;

    //output
    assign AXI_addr = cpu_kseg0_uncache? UnCache_AXI_addr : DCache_AXI_addr ;//é€æ?»çº¿åœ°å€ï¼?
    assign AXI_addr_valid = cpu_kseg0_uncache? UnCache_AXI_addr_valid : DCache_AXI_addr_valid ;//é€æ?»çº¿åœ°å€æœ‰æ•ˆçš„æ§åˆ¶ä¿¡å?
    assign AXI_we = cpu_kseg0_uncache? UnCache_AXI_we : DCache_AXI_we ;//é€æ?»çº¿æ ‡è®°è®¿é—®æ˜¯è¯»è¿˜æ˜¯å†™çš„æ§åˆ¶ä¿¡å·
    assign AXI_size = cpu_kseg0_uncache? UnCache_AXI_size : DCache_AXI_size ;
    assign AXI_lens = cpu_kseg0_uncache? UnCache_AXI_lens : DCache_AXI_lens ;//è¯»è®¿é—®ï¼Œé€æ?»çº¿size/length
    assign AXI_rd_rready = cpu_kseg0_uncache? UnCache_AXI_rd_rready : DCache_AXI_rd_rready ;//é€æ?»çº¿ï¼Œä¸»è®¾å¤‡å°±ç»ªè¯»æ•°æ®çš„æ§åˆ¶ä¿¡å·

    assign AXI_wr_data = cpu_kseg0_uncache? UnCache_AXI_wr_data : DCache_AXI_wr_data ;//å†™è®¿é—®ï¼Œé€æ?»çº¿çš„æ•°æ?
    assign AXI_wr_dready = cpu_kseg0_uncache? UnCache_AXI_wr_dready : DCache_AXI_wr_dready ;//å†™è®¿é—®ï¼Œé€æ?»çº¿ä¸?ä¸ªå­—æ•°æ®å°±ç»ªçš„æ§åˆ¶ä¿¡å?
    assign AXI_byte_enable = cpu_kseg0_uncache? UnCache_AXI_byte_enable : DCache_AXI_byte_enable ;//å†™è®¿é—®ï¼Œé€æ?»çº¿å†™å­—èŠ‚ä½¿èƒ½çš„æ§åˆ¶ä¿¡å·
    assign AXI_wr_last = cpu_kseg0_uncache? UnCache_AXI_wr_last : DCache_AXI_wr_last ;//å†™è®¿é—®ï¼Œé€æ?»çº¿è¡¨ç¤ºå½“å‰æ•°æ®æ˜¯æœ€åä¸€ä¸ªæ•°æ®å­—çš„æ§åˆ¶ä¿¡å?
    assign AXI_response_rready = cpu_kseg0_uncache?  UnCache_AXI_response_rready : DCache_AXI_response_rready ;

	// CPU i/f

	assign UnCache_cpu_byteenable = cpu_kseg0_uncache? legal_cpu_byteenable : 0 ;//CPUè®¿é—®æ¨¡å¼
	assign UnCache_cpu_read = cpu_kseg0_uncache? legal_cpu_read : 0 ;//CPUè¯»å‘½ä»?
	assign UnCache_cpu_write = cpu_kseg0_uncache? legal_cpu_write : 0 ;//CPUå†™å‘½ä»?
	assign UnCache_cpu_hitwriteback = cpu_kseg0_uncache? legal_cpu_hitwriteback : 0 ;//CPUå¼ºåˆ¶å†™ç©¿å‘½ä»¤
	assign UnCache_cpu_hitinvalidate = cpu_kseg0_uncache? legal_cpu_hitinvalidate : 0 ;//CPUå¼ºåˆ¶å¤±æ•ˆå‘½ä»¤


	assign DCache_cpu_byteenable = cpu_kseg0_uncache? 0 : legal_cpu_byteenable ;//CPUè®¿é—®æ¨¡å¼
	assign DCache_cpu_read = cpu_kseg0_uncache? 0 : legal_cpu_read ;//CPUè¯»å‘½ä»?
	assign DCache_cpu_write = cpu_kseg0_uncache? 0 : legal_cpu_write ;//CPUå†™å‘½ä»?
	assign DCache_cpu_hitwriteback = cpu_kseg0_uncache? 0 : legal_cpu_hitwriteback ;//CPUå¼ºåˆ¶å†™ç©¿å‘½ä»¤
	assign DCache_cpu_hitinvalidate = cpu_kseg0_uncache? 0 : legal_cpu_hitinvalidate ;//CPUå¼ºåˆ¶å¤±æ•ˆå‘½ä»¤

	wire [31:0]cpu_addr_real;
	assign cpu_addr_real = {cpu_addr[31:2],2'b00};
	assign UnCache_cpu_addr = cpu_addr;
	assign DCache_cpu_addr = cpu_addr_real;

	assign UnCache_cpu_wrdata = cpu_wrdata;
	assign DCache_cpu_wrdata = cpu_wrdata;

	//CPU output
	assign cpu_rddata = addr_illegal? 0:(cpu_kseg0_uncache?  UnCache_cpu_rddata : DCache_cpu_rddata) ;//å‘å¾€CPUè¯»åˆ°çš„æ•°æ?
	assign cpu_stall = cpu_kseg0_uncache? UnCache_cpu_stall : DCache_cpu_stall ;//å‘å¾€CPUåœæœºç­‰å¾…ä¿¡å·

	DCache #(
		.CACHE_LINE_WIDTH(CACHE_LINE_WIDTH),	//CacheLineçš„å¤§å°ï¼Œå­—èŠ‚åœ°å€ï¼Œå‡å?2ç­‰äºoffseté•¿åº¦ï¼Œè¯¥å€¼ä¸èƒ½å¤§äº?9
		.TAG_WIDTH (TAG_WIDTH),	//Tagçš„é•¿åº?
		.NUM_ROADS(NUM_ROADS)	//ç»„ç›¸è”è·¯æ•?
	) u_inter_DCache(
		// Clock and reset
		.rst(rst),
		.clk(clk),
		// AXI Bus 
		//input
	    .AXI_rd_dready(DCache_AXI_rd_dready),//è¯»è®¿é—®ï¼Œæ€»çº¿ä¸Šæ•°æ®å°±ç»ªå¯å†™Cacheçš„æ§åˆ¶ä¿¡å?
	    .AXI_rd_last(DCache_AXI_rd_last),//è¯»è®¿é—?,æ ‡è¯†æ€»çº¿ä¸Šå½“å‰æ•°æ®æ˜¯æœ?åä¸€ä¸ªæ•°æ®å­—çš„æ§åˆ¶ä¿¡å?
	    .AXI_rd_data(DCache_AXI_rd_data),//è¯»è®¿é—®æ?»çº¿ç»™å‡ºçš„æ•°æ?
	    .AXI_rd_addr_clear(DCache_AXI_rd_addr_clear),//è¯»è¯·æ±‚åœ°å?å·²ç»è¢«å“åº”ä¿¡å?

	    .AXI_wr_next(DCache_AXI_wr_next),//å†™è®¿é—®ï¼Œæ€»çº¿å…è®¸é€ä¸‹ä¸?ä¸ªæ•°æ®çš„æ§åˆ¶ä¿¡å·
	    .AXI_wr_ok(DCache_AXI_wr_ok),//å†™è®¿é—®ï¼Œæ€»çº¿æ ‡è¯†æ”¶åˆ°ä»è®¾å¤‡æœ€åä¸€ä¸ªACKçš„æ§åˆ¶ä¿¡å?
	    .AXI_wr_addr_clear(DCache_AXI_wr_addr_clear),//å†™è¯·æ±‚åœ°å?å·²ç»è¢«å“åº”ä¿¡å?

	    //output
	    .AXI_addr(DCache_AXI_addr),//é€æ?»çº¿åœ°å€ï¼?
	    .AXI_addr_valid(DCache_AXI_addr_valid),//é€æ?»çº¿åœ°å€æœ‰æ•ˆçš„æ§åˆ¶ä¿¡å?
	    .AXI_we(DCache_AXI_we),//é€æ?»çº¿æ ‡è®°è®¿é—®æ˜¯è¯»è¿˜æ˜¯å†™çš„æ§åˆ¶ä¿¡å·
	    .AXI_size(DCache_AXI_size),
	    .AXI_lens(DCache_AXI_lens),//è¯»è®¿é—®ï¼Œé€æ?»çº¿size/length
	    .AXI_rd_rready(DCache_AXI_rd_rready),//é€æ?»çº¿ï¼Œä¸»è®¾å¤‡å°±ç»ªè¯»æ•°æ®çš„æ§åˆ¶ä¿¡å·

	    .AXI_wr_data(DCache_AXI_wr_data),//å†™è®¿é—®ï¼Œé€æ?»çº¿çš„æ•°æ?
	    .AXI_wr_dready(DCache_AXI_wr_dready),//å†™è®¿é—®ï¼Œé€æ?»çº¿ä¸?ä¸ªå­—æ•°æ®å°±ç»ªçš„æ§åˆ¶ä¿¡å?
	    .AXI_byte_enable(DCache_AXI_byte_enable),//å†™è®¿é—®ï¼Œé€æ?»çº¿å†™å­—èŠ‚ä½¿èƒ½çš„æ§åˆ¶ä¿¡å·
	    .AXI_wr_last(DCache_AXI_wr_last),//å†™è®¿é—®ï¼Œé€æ?»çº¿è¡¨ç¤ºå½“å‰æ•°æ®æ˜¯æœ€åä¸€ä¸ªæ•°æ®å­—çš„æ§åˆ¶ä¿¡å?
	    .AXI_response_rready(DCache_AXI_response_rready),

		// CPU i/f
		.cpu_addr(DCache_cpu_addr),//CPUè®¿é—®åœ°å€
		.cpu_byteenable(DCache_cpu_byteenable),//CPUè®¿é—®æ¨¡å¼
		.cpu_read(DCache_cpu_read),//CPUè¯»å‘½ä»?
		.cpu_write(DCache_cpu_write),//CPUå†™å‘½ä»?
		.cpu_hitwriteback(DCache_cpu_hitwriteback),//CPUå¼ºåˆ¶å†™ç©¿å‘½ä»¤
		.cpu_hitinvalidate(DCache_cpu_hitinvalidate),//CPUå¼ºåˆ¶å¤±æ•ˆå‘½ä»¤
		.cpu_wrdata(DCache_cpu_wrdata),//CPUå†™æ•°æ?
		.cpu_rddata(DCache_cpu_rddata),//å‘å¾€CPUè¯»åˆ°çš„æ•°æ?
		.cpu_stall(DCache_cpu_stall)//å‘å¾€CPUåœæœºç­‰å¾…ä¿¡å·
	);


	UnCache u_inter_UnCache(
		// Clock and reset
		.rst(rst),.clk(clk),
		// AXI Bus 
		//input
	    .AXI_rd_dready(UnCache_AXI_rd_dready),//è¯»è®¿é—®ï¼Œæ€»çº¿ä¸Šæ•°æ®å°±ç»ªå¯å†™Cacheçš„æ§åˆ¶ä¿¡å?
	    .AXI_rd_last(UnCache_AXI_rd_last),//è¯»è®¿é—?,æ ‡è¯†æ€»çº¿ä¸Šå½“å‰æ•°æ®æ˜¯æœ?åä¸€ä¸ªæ•°æ®å­—çš„æ§åˆ¶ä¿¡å?
	    .AXI_rd_data(UnCache_AXI_rd_data),//è¯»è®¿é—®æ?»çº¿ç»™å‡ºçš„æ•°æ?
	    .AXI_rd_addr_clear(UnCache_AXI_rd_addr_clear),//è¯»è¯·æ±‚åœ°å?å·²ç»è¢«å“åº”ä¿¡å?

	    .AXI_wr_next(UnCache_AXI_wr_next),//å†™è®¿é—®ï¼Œæ€»çº¿å…è®¸é€ä¸‹ä¸?ä¸ªæ•°æ®çš„æ§åˆ¶ä¿¡å·
	    .AXI_wr_ok(UnCache_AXI_wr_ok),//å†™è®¿é—®ï¼Œæ€»çº¿æ ‡è¯†æ”¶åˆ°ä»è®¾å¤‡æœ€åä¸€ä¸ªACKçš„æ§åˆ¶ä¿¡å?
	    .AXI_wr_addr_clear(UnCache_AXI_wr_addr_clear),//å†™è¯·æ±‚åœ°å?å·²ç»è¢«å“åº”ä¿¡å?

	    //output
	    .AXI_addr(UnCache_AXI_addr),//é€æ?»çº¿åœ°å€ï¼?
	    .AXI_addr_valid(UnCache_AXI_addr_valid),//é€æ?»çº¿åœ°å€æœ‰æ•ˆçš„æ§åˆ¶ä¿¡å?
	    .AXI_we(UnCache_AXI_we),//é€æ?»çº¿æ ‡è®°è®¿é—®æ˜¯è¯»è¿˜æ˜¯å†™çš„æ§åˆ¶ä¿¡å·
	    .AXI_size(UnCache_AXI_size),
	    .AXI_lens(UnCache_AXI_lens),//è¯»è®¿é—®ï¼Œé€æ?»çº¿size/length
	    .AXI_rd_rready(UnCache_AXI_rd_rready),//é€æ?»çº¿ï¼Œä¸»è®¾å¤‡å°±ç»ªè¯»æ•°æ®çš„æ§åˆ¶ä¿¡å·

	    .AXI_wr_data(UnCache_AXI_wr_data),//å†™è®¿é—®ï¼Œé€æ?»çº¿çš„æ•°æ?
	    .AXI_wr_dready(UnCache_AXI_wr_dready),//å†™è®¿é—®ï¼Œé€æ?»çº¿ä¸?ä¸ªå­—æ•°æ®å°±ç»ªçš„æ§åˆ¶ä¿¡å?
	    .AXI_byte_enable(UnCache_AXI_byte_enable),//å†™è®¿é—®ï¼Œé€æ?»çº¿å†™å­—èŠ‚ä½¿èƒ½çš„æ§åˆ¶ä¿¡å·
	    .AXI_wr_last(UnCache_AXI_wr_last),//å†™è®¿é—®ï¼Œé€æ?»çº¿è¡¨ç¤ºå½“å‰æ•°æ®æ˜¯æœ€åä¸€ä¸ªæ•°æ®å­—çš„æ§åˆ¶ä¿¡å?
	    .AXI_response_rready(UnCache_AXI_response_rready),

		// CPU i/f
		.cpu_addr(UnCache_cpu_addr),//CPUè®¿é—®åœ°å€
		.cpu_byteenable(UnCache_cpu_byteenable),//CPUè®¿é—®æ¨¡å¼
		.cpu_read(UnCache_cpu_read),//CPUè¯»å‘½ä»?
		.cpu_write(UnCache_cpu_write),//CPUå†™å‘½ä»?
		.cpu_hitwriteback(UnCache_cpu_hitwriteback),//CPUå¼ºåˆ¶å†™ç©¿å‘½ä»¤
		.cpu_hitinvalidate(UnCache_cpu_hitinvalidate),//CPUå¼ºåˆ¶å¤±æ•ˆå‘½ä»¤
		.cpu_wrdata(UnCache_cpu_wrdata),//CPUå†™æ•°æ?
		.cpu_rddata(UnCache_cpu_rddata),//å‘å¾€CPUè¯»åˆ°çš„æ•°æ?
		.cpu_stall(UnCache_cpu_stall),//å‘å¾€CPUåœæœºç­‰å¾…ä¿¡å·
		.cpu_new_ins(new_lw_ins_tocache)//CPUä¸Šä¸€å‘¨æœŸæ­£å¸¸è¿è½¬ï¼Œåˆ°è¾¾Cacheçš„æ˜¯æ–°çš„è®¿å­˜è¯·æ±‚ä¿¡å·
	);

endmodule
