<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7Lee.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="I2C_Controller_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7I2Cphase1fall2018MK_LP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab7i2cphase1fall2018mk_lp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab7i2cphase1fall2018mk_lp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab7i2cphase1fall2018mk_lp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab7phase1overall_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab7phase1overall_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab7phase1overall_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1540318543" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1540318543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540319580" xil_pn:in_ck="-2935381574346723473" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1540319580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Source Files/BaudRateGenerator.v"/>
      <outfile xil_pn:name="../Source Files/BaudRateGeneratorI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/ClockedNegativeOneShot.v"/>
      <outfile xil_pn:name="../Source Files/ClockedPositiveOneShot.v"/>
      <outfile xil_pn:name="../Source Files/I2C_Controller.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ControllerI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_SDAmodule.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C__SDAmodule_tb.v"/>
      <outfile xil_pn:name="../Source Files/Lab7I2Cphase1fall2018JJS_JJS.v"/>
      <outfile xil_pn:name="../Source Files/SquareWaveGenerator_tb.v"/>
      <outfile xil_pn:name="../Source Files/lab7phase1overall2018fall_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1540319726" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7473570354499153932" xil_pn:start_ts="1540319726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540319726" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5198719653451632562" xil_pn:start_ts="1540319726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318544" xil_pn:in_ck="4714685839576364552" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4596838804573580743" xil_pn:start_ts="1540318543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Clock60Mhz.v"/>
    </transform>
    <transform xil_pn:end_ts="1540319580" xil_pn:in_ck="-96053758975601181" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1540319580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../Source Files/BaudRateGenerator.v"/>
      <outfile xil_pn:name="../Source Files/BaudRateGeneratorI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/ClockedNegativeOneShot.v"/>
      <outfile xil_pn:name="../Source Files/ClockedPositiveOneShot.v"/>
      <outfile xil_pn:name="../Source Files/I2C_Controller.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ControllerI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_SDAmodule.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C__SDAmodule_tb.v"/>
      <outfile xil_pn:name="../Source Files/Lab7I2Cphase1fall2018JJS_JJS.v"/>
      <outfile xil_pn:name="../Source Files/SquareWaveGenerator_tb.v"/>
      <outfile xil_pn:name="../Source Files/lab7phase1overall2018fall_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/Clock60Mhz.v"/>
    </transform>
    <transform xil_pn:end_ts="1540319729" xil_pn:in_ck="-96053758975601181" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5987302551689007527" xil_pn:start_ts="1540319726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab7phase1overall_beh.prj"/>
      <outfile xil_pn:name="lab7phase1overall_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1540319729" xil_pn:in_ck="4155270948892807857" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4955768791668738730" xil_pn:start_ts="1540319729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab7phase1overall_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1540318925" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9126803528830445784" xil_pn:start_ts="1540318925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318925" xil_pn:in_ck="4714685839576364552" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4596838804573580743" xil_pn:start_ts="1540318925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Clock60Mhz.v"/>
    </transform>
    <transform xil_pn:end_ts="1540317581" xil_pn:in_ck="8010680116343624055" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1540317581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318925" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1958580882211772250" xil_pn:start_ts="1540318925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318925" xil_pn:in_ck="8010680116343624055" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1540318925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540318925" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9043391090241681071" xil_pn:start_ts="1540318925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540321518" xil_pn:in_ck="-6208124698782458285" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3674951779533298614" xil_pn:start_ts="1540321508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.lso"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ngc"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ngr"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.prj"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.stx"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.syr"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.xst"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1540320237" xil_pn:in_ck="-8418254226452256533" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8262257005267866363" xil_pn:start_ts="1540320237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540321523" xil_pn:in_ck="2465202383628902936" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="459233422025688168" xil_pn:start_ts="1540321518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.bld"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ngd"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540321538" xil_pn:in_ck="1568854098347454937" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1540321523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.pcf"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.map"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.mrp"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.ncd"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.ngm"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_map.xrpt"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_summary.xml"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540321555" xil_pn:in_ck="3822720994732975154" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1540321538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ncd"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.pad"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.par"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ptwx"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.unroutes"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.xpi"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_pad.csv"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_pad.txt"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540321574" xil_pn:in_ck="-6977854683578463482" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1540321555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab7i2cphase1fall2018mk_lp.bgn"/>
      <outfile xil_pn:name="lab7i2cphase1fall2018mk_lp.bit"/>
      <outfile xil_pn:name="lab7i2cphase1fall2018mk_lp.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1540321555" xil_pn:in_ck="9206363313241281109" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1540321550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.twr"/>
      <outfile xil_pn:name="Lab7I2Cphase1fall2018MK_LP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
