git clone --depth 1 --no-tags https://github.com/Mishrasuyash14/SQRT.git f:/verilog_sva_gh_scraper/data/full_repos/543952993
git clone --depth 1 --no-tags https://github.com/pviscone/MEG_TRG.git f:/verilog_sva_gh_scraper/data/full_repos/542464736
git clone --depth 1 --no-tags https://github.com/ahmed-khaled-saber/MIPS-Proccessor-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/538917193
git clone --depth 1 --no-tags https://github.com/p-m-a-w/super-4.git f:/verilog_sva_gh_scraper/data/full_repos/539532611
git clone --depth 1 --no-tags https://github.com/mahmoudk07/AES-Encryption-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/538293433
git clone --depth 1 --no-tags https://github.com/Nessmakandil/digital_design.git f:/verilog_sva_gh_scraper/data/full_repos/538491945
git clone --depth 1 --no-tags https://github.com/Virdhatchani/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/541091976
git clone --depth 1 --no-tags https://github.com/KD-6712/Analysis-of-register-file-.git f:/verilog_sva_gh_scraper/data/full_repos/540757582
git clone --depth 1 --no-tags https://github.com/b-gong/chess-nexys4.git f:/verilog_sva_gh_scraper/data/full_repos/541498161
git clone --depth 1 --no-tags https://github.com/maha123m/ENCS2110-Digital-Electronics-and-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/542210129
git clone --depth 1 --no-tags https://github.com/openpowerwtf/OpenROAD-Tests.git f:/verilog_sva_gh_scraper/data/full_repos/539982543
git clone --depth 1 --no-tags https://github.com/Pl4y3rOn3/Projeto-MIPS_Arquitetura.git f:/verilog_sva_gh_scraper/data/full_repos/540091977
git clone --depth 1 --no-tags https://github.com/Balaji-200/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/539554221
git clone --depth 1 --no-tags https://github.com/VanshitaGarg01/COA-Laboratory-CS39001.git f:/verilog_sva_gh_scraper/data/full_repos/545048531
git clone --depth 1 --no-tags https://github.com/Apostle-lemon/scpu.git f:/verilog_sva_gh_scraper/data/full_repos/538065224
git clone --depth 1 --no-tags https://github.com/brinnerdt/HeLLO-CTF.git f:/verilog_sva_gh_scraper/data/full_repos/538728871
git clone --depth 1 --no-tags https://github.com/jineeth-2002/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/539009691
git clone --depth 1 --no-tags https://github.com/skyline9981/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/539001488
git clone --depth 1 --no-tags https://github.com/nevikw39/LogicDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/539911791
git clone --depth 1 --no-tags https://github.com/Barsha29/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/539918393
git clone --depth 1 --no-tags https://github.com/AyushJam/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/538167603
git clone --depth 1 --no-tags https://github.com/Nityanand310/Mixed_Signal.git f:/verilog_sva_gh_scraper/data/full_repos/543747887
git clone --depth 1 --no-tags https://github.com/llirrikk/APS_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/544413589
git clone --depth 1 --no-tags https://github.com/ArmandoABD/lab0.git f:/verilog_sva_gh_scraper/data/full_repos/543726090
git clone --depth 1 --no-tags https://github.com/mdaamirQ/Sine-Wave-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/544033209
git clone --depth 1 --no-tags https://github.com/r4lv/test-sign-expert-octo-carnival.git f:/verilog_sva_gh_scraper/data/full_repos/544897701
git clone --depth 1 --no-tags https://github.com/kenkey101/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/543195846
git clone --depth 1 --no-tags https://github.com/m4ury4p/sta_opentimer.git f:/verilog_sva_gh_scraper/data/full_repos/538839008
git clone --depth 1 --no-tags https://github.com/dnghia0305/verilogHDL-.git f:/verilog_sva_gh_scraper/data/full_repos/538553794
git clone --depth 1 --no-tags https://github.com/LucasLombardiCastro/Pratica-Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/539157632
git clone --depth 1 --no-tags https://github.com/EnesErcin/Single_Cycle_RISCV_Core.git f:/verilog_sva_gh_scraper/data/full_repos/541970394
git clone --depth 1 --no-tags https://github.com/wanderingnail/ic_learning.git f:/verilog_sva_gh_scraper/data/full_repos/541972504
git clone --depth 1 --no-tags https://github.com/ChipDesign/FAST_INTR_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/542500402
git clone --depth 1 --no-tags https://github.com/grgy078033/2020-Experience-on-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/542570631
git clone --depth 1 --no-tags https://github.com/vardhan100/Floating_point_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/542576849
git clone --depth 1 --no-tags https://github.com/kapil924/Floating-Point-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/542490101
git clone --depth 1 --no-tags https://github.com/ScottyB55/NCSUwork.git f:/verilog_sva_gh_scraper/data/full_repos/540940289
git clone --depth 1 --no-tags https://github.com/wang59695487/super_mario.git f:/verilog_sva_gh_scraper/data/full_repos/541048553
git clone --depth 1 --no-tags https://github.com/JenFuChen/NKUST_Digital_System_Design_110.git f:/verilog_sva_gh_scraper/data/full_repos/539874484
git clone --depth 1 --no-tags https://github.com/adityaraj543210/8_BIT_MUL_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/543329758
git clone --depth 1 --no-tags https://github.com/chrispvasquez/HDL-Motion-Traffic-Light.git f:/verilog_sva_gh_scraper/data/full_repos/543902790
git clone --depth 1 --no-tags https://github.com/pavanmathur/FFT-with-Random-Forest-for-Diagnosis-of-Rotating-Machinery-Faults.git f:/verilog_sva_gh_scraper/data/full_repos/544513336
git clone --depth 1 --no-tags https://github.com/amepila/debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/545267222
git clone --depth 1 --no-tags https://github.com/Simrankumari97/booth_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/543640762
git clone --depth 1 --no-tags https://github.com/azimpour102/Hardware-Implementation-of-Artificial-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/543543123
git clone --depth 1 --no-tags https://github.com/ft2063/MIPS-CPU-Components-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/542780335
git clone --depth 1 --no-tags https://github.com/mauer4/FPGA-Selection-Sort.git f:/verilog_sva_gh_scraper/data/full_repos/542362833
git clone --depth 1 --no-tags https://github.com/azimpour102/ARM-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/542602227
git clone --depth 1 --no-tags https://github.com/Mohamed-Sharaf/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/545567186
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2-Module-Library.git f:/verilog_sva_gh_scraper/data/full_repos/544128002
git clone --depth 1 --no-tags https://github.com/akashverma1011/spi.git f:/verilog_sva_gh_scraper/data/full_repos/543972219
git clone --depth 1 --no-tags https://github.com/hrt014pocky/zarv.git f:/verilog_sva_gh_scraper/data/full_repos/544311512
git clone --depth 1 --no-tags https://github.com/akashskyash007/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/540315539
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_running_led.git f:/verilog_sva_gh_scraper/data/full_repos/540095141
git clone --depth 1 --no-tags https://github.com/mudakirfazili/Mixed-Signal-Design-Hackathon.git f:/verilog_sva_gh_scraper/data/full_repos/544496774
git clone --depth 1 --no-tags https://github.com/ting9266/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/543013253
git clone --depth 1 --no-tags https://github.com/mailmesalah/ADC.git f:/verilog_sva_gh_scraper/data/full_repos/541851657
git clone --depth 1 --no-tags https://github.com/Adhi-cyber/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/541406019
git clone --depth 1 --no-tags https://github.com/avermag/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/541565780
git clone --depth 1 --no-tags https://github.com/q86865511/Pipelined-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/541178048
git clone --depth 1 --no-tags https://github.com/Pranavi-2001/Pulse-width-modulation.git f:/verilog_sva_gh_scraper/data/full_repos/538294621
git clone --depth 1 --no-tags https://github.com/Sharjeelimtiaz27/Single-Cycle-RISC-V-RV32I-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/539487533
git clone --depth 1 --no-tags https://github.com/TylerTTX/Test_Repo_Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/538650605
git clone --depth 1 --no-tags https://github.com/kaursim722/TurkeyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/539155243
git clone --depth 1 --no-tags https://github.com/OIhroDIL/key_matrix_disp.git f:/verilog_sva_gh_scraper/data/full_repos/539794965
git clone --depth 1 --no-tags https://github.com/MarioLeandro/mips32-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/539735813
git clone --depth 1 --no-tags https://github.com/xuy50/ECE550_checkpoint1.git f:/verilog_sva_gh_scraper/data/full_repos/539284167
git clone --depth 1 --no-tags https://github.com/dblimbrick/vexRISCV_ADEPT.git f:/verilog_sva_gh_scraper/data/full_repos/540886971
git clone --depth 1 --no-tags https://github.com/omikami747/sprocV1.git f:/verilog_sva_gh_scraper/data/full_repos/545661314
git clone --depth 1 --no-tags https://github.com/aldec/Emulations.git f:/verilog_sva_gh_scraper/data/full_repos/542508888
git clone --depth 1 --no-tags https://github.com/CameronSettles/Single-Cycle-MIPS-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/541415176
git clone --depth 1 --no-tags https://github.com/GeorgeWu1204/MIPS-CPU101.git f:/verilog_sva_gh_scraper/data/full_repos/543839190
git clone --depth 1 --no-tags https://github.com/olso4539/SMPS-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/544153187
git clone --depth 1 --no-tags https://github.com/HayLahav/EE-LAB-3--PROJECT1---Tel-Aviv-University.git f:/verilog_sva_gh_scraper/data/full_repos/538143115
git clone --depth 1 --no-tags https://github.com/yarakhalaf/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/538311250
git clone --depth 1 --no-tags https://github.com/TheSonders/XERA4Lite.git f:/verilog_sva_gh_scraper/data/full_repos/538163078
git clone --depth 1 --no-tags https://github.com/carsonmiiller/microprocessor_design.git f:/verilog_sva_gh_scraper/data/full_repos/538285801
git clone --depth 1 --no-tags https://github.com/heenishareddy/MCU.git f:/verilog_sva_gh_scraper/data/full_repos/537970581
git clone --depth 1 --no-tags https://github.com/seungjoyea/FIFO_FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/539521758
git clone --depth 1 --no-tags https://github.com/kumar564/Verilog-Programs.git f:/verilog_sva_gh_scraper/data/full_repos/540135651
git clone --depth 1 --no-tags https://github.com/GHFATEMEH/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/540882861
git clone --depth 1 --no-tags https://github.com/PowellJacob/EE389.git f:/verilog_sva_gh_scraper/data/full_repos/541714846
git clone --depth 1 --no-tags https://github.com/peterhchen/018_VerilogVerilator.git f:/verilog_sva_gh_scraper/data/full_repos/541849940
git clone --depth 1 --no-tags https://github.com/Iris0222/5-Stage-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/541687570
git clone --depth 1 --no-tags https://github.com/bwjin310/HDLBits_Solution.git f:/verilog_sva_gh_scraper/data/full_repos/542887935
git clone --depth 1 --no-tags https://github.com/qasimnaeem364/Bresenham_Circle_Drawing_VGA.git f:/verilog_sva_gh_scraper/data/full_repos/544804075
git clone --depth 1 --no-tags https://github.com/HellRain57/AXI_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/544732734
git clone --depth 1 --no-tags https://github.com/bhargav2502/Elevator_Sysytem.git f:/verilog_sva_gh_scraper/data/full_repos/544320663
git clone --depth 1 --no-tags https://github.com/sivaram-07/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/544965410
git clone --depth 1 --no-tags https://github.com/Herring-UGACSEE-4290-F22/Memory-Module.git f:/verilog_sva_gh_scraper/data/full_repos/541886922
git clone --depth 1 --no-tags https://github.com/EnesErcin/Boron_Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/541965014
git clone --depth 1 --no-tags https://github.com/mailmesalah/EC-2-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/541912186
git clone --depth 1 --no-tags https://github.com/mailmesalah/EigenDecomposition.git f:/verilog_sva_gh_scraper/data/full_repos/541913409
git clone --depth 1 --no-tags https://github.com/mailmesalah/FPGA-Face-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/541917319
git clone --depth 1 --no-tags https://github.com/maha123m/ENCS2340-Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/542207918
git clone --depth 1 --no-tags https://github.com/jessieeeeej/5-stage-Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/545258734
git clone --depth 1 --no-tags https://github.com/yalcinalp/Lab-Entrance-System.git f:/verilog_sva_gh_scraper/data/full_repos/542331128
git clone --depth 1 --no-tags https://github.com/saeid-ebrahimi/MIPS32-Processor-Implementation-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/539172738
git clone --depth 1 --no-tags https://github.com/rah1236/CPE233.git f:/verilog_sva_gh_scraper/data/full_repos/538705466
git clone --depth 1 --no-tags https://github.com/basavaraju496/Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/544434052
