

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Fri Feb 13 10:44:58 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ADSD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.599|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+-----+-----+----------+
    |   Latency   |  Interval | Pipeline |
    |  min |  max | min | max |   Type   |
    +------+------+-----+-----+----------+
    |  1038|  1038|  938|  938| dataflow |
    +------+------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_norm_in_V_c = alloca i24, align 4"   --->   Operation 6 'alloca' 'x_norm_in_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_local_0_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 7 'alloca' 'x_local_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_local_1_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 8 'alloca' 'x_local_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_local_2_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 9 'alloca' 'x_local_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_local_3_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 10 'alloca' 'x_local_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_local_4_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 11 'alloca' 'x_local_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_local_5_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 12 'alloca' 'x_local_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_local_6_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 13 'alloca' 'x_local_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_local_7_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 14 'alloca' 'x_local_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_local_8_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 15 'alloca' 'x_local_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_local_9_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 16 'alloca' 'x_local_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_local_10_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 17 'alloca' 'x_local_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_local_11_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 18 'alloca' 'x_local_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_local_12_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 19 'alloca' 'x_local_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_local_13_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 20 'alloca' 'x_local_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_local_14_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 21 'alloca' 'x_local_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_local_15_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:114]   --->   Operation 22 'alloca' 'x_local_15_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.63>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%x_norm_in_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %x_norm_in_V)"   --->   Operation 23 'read' 'x_norm_in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [2/2] (3.63ns)   --->   "call fastcc void @load_data55(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [49 x i8]* nocapture %x_local_0_V, [49 x i8]* nocapture %x_local_1_V, [49 x i8]* nocapture %x_local_2_V, [49 x i8]* nocapture %x_local_3_V, [49 x i8]* nocapture %x_local_4_V, [49 x i8]* nocapture %x_local_5_V, [49 x i8]* nocapture %x_local_6_V, [49 x i8]* nocapture %x_local_7_V, [49 x i8]* nocapture %x_local_8_V, [49 x i8]* nocapture %x_local_9_V, [49 x i8]* nocapture %x_local_10_V, [49 x i8]* nocapture %x_local_11_V, [49 x i8]* nocapture %x_local_12_V, [49 x i8]* nocapture %x_local_13_V, [49 x i8]* nocapture %x_local_14_V, [49 x i8]* nocapture %x_local_15_V, i24 %x_norm_in_V_read, i24* %x_norm_in_V_c) noinline"   --->   Operation 24 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @load_data55(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [49 x i8]* nocapture %x_local_0_V, [49 x i8]* nocapture %x_local_1_V, [49 x i8]* nocapture %x_local_2_V, [49 x i8]* nocapture %x_local_3_V, [49 x i8]* nocapture %x_local_4_V, [49 x i8]* nocapture %x_local_5_V, [49 x i8]* nocapture %x_local_6_V, [49 x i8]* nocapture %x_local_7_V, [49 x i8]* nocapture %x_local_8_V, [49 x i8]* nocapture %x_local_9_V, [49 x i8]* nocapture %x_local_10_V, [49 x i8]* nocapture %x_local_11_V, [49 x i8]* nocapture %x_local_12_V, [49 x i8]* nocapture %x_local_13_V, [49 x i8]* nocapture %x_local_14_V, [49 x i8]* nocapture %x_local_15_V, i24 %x_norm_in_V_read, i24* %x_norm_in_V_c) noinline"   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.00ns)   --->   "%res_internal_V = call fastcc i32 @compute_class([49 x i8]* %x_local_0_V, [49 x i8]* %x_local_1_V, [49 x i8]* %x_local_2_V, [49 x i8]* %x_local_3_V, [49 x i8]* %x_local_4_V, [49 x i8]* %x_local_5_V, [49 x i8]* %x_local_6_V, [49 x i8]* %x_local_7_V, [49 x i8]* %x_local_8_V, [49 x i8]* %x_local_9_V, [49 x i8]* %x_local_10_V, [49 x i8]* %x_local_11_V, [49 x i8]* %x_local_12_V, [49 x i8]* %x_local_13_V, [49 x i8]* %x_local_14_V, [49 x i8]* %x_local_15_V, i24* %x_norm_in_V_c)" [ADSD/Classifier.cpp:124]   --->   Operation 26 'call' 'res_internal_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 8.74>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:118]   --->   Operation 27 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_stream_V_data_V), !map !171"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_keep_V), !map !177"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_strb_V), !map !181"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_user_V), !map !185"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !189"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_id_V), !map !193"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_dest_V), !map !197"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24 %x_norm_in_V), !map !201"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %result_out_V), !map !207"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @classify_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_user_V, i1* %in_stream_V_last_V, i1* %in_stream_V_id_V, i1* %in_stream_V_dest_V, [5 x i8]* @p_str15, i32 1, i32 1, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:98]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_out_V, [10 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str18, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:102]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24 %x_norm_in_V, [10 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str18, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:104]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str17, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str18, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ADSD/Classifier.cpp:105]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @x_norm_in_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i24* %x_norm_in_V_c, i24* %x_norm_in_V_c)"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %x_norm_in_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (8.74ns)   --->   "%res_internal_V = call fastcc i32 @compute_class([49 x i8]* %x_local_0_V, [49 x i8]* %x_local_1_V, [49 x i8]* %x_local_2_V, [49 x i8]* %x_local_3_V, [49 x i8]* %x_local_4_V, [49 x i8]* %x_local_5_V, [49 x i8]* %x_local_6_V, [49 x i8]* %x_local_7_V, [49 x i8]* %x_local_8_V, [49 x i8]* %x_local_9_V, [49 x i8]* %x_local_10_V, [49 x i8]* %x_local_11_V, [49 x i8]* %x_local_12_V, [49 x i8]* %x_local_13_V, [49 x i8]* %x_local_14_V, [49 x i8]* %x_local_15_V, i24* %x_norm_in_V_c)" [ADSD/Classifier.cpp:124]   --->   Operation 44 'call' 'res_internal_V' <Predicate = true> <Delay = 8.74> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i32 %res_internal_V, i32* %result_out_V)" [ADSD/Classifier.cpp:124]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [ADSD/Classifier.cpp:128]   --->   Operation 46 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 4.63ns
The critical path consists of the following:
	s_axi read on port 'x_norm_in_V' [58]  (1 ns)
	'call' operation to 'load_data55' [93]  (3.63 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 8.74ns
The critical path consists of the following:
	'call' operation ('res_internal.V', ADSD/Classifier.cpp:124) to 'compute_class' [94]  (8.74 ns)
	'call' operation (ADSD/Classifier.cpp:124) to 'Block__proc' [95]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
