[INF:CM0023] Creating log file ../../build/tests/BitsLogic/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<169> s<168> l<1:1> el<1:0>
n<SchedulerTypes> u<1> t<StringConst> p<19> s<17> l<1:9> el<1:23>
n<> u<2> t<Struct_keyword> p<3> l<3:9> el<3:15>
n<> u<3> t<Struct_union> p<12> c<2> s<4> l<3:9> el<3:15>
n<> u<4> t<Packed_keyword> p<12> s<11> l<3:16> el<3:22>
n<> u<5> t<IntVec_TypeLogic> p<6> l<5:5> el<5:10>
n<> u<6> t<Data_type> p<7> c<5> l<5:5> el<5:10>
n<> u<7> t<Data_type_or_void> p<11> c<6> s<10> l<5:5> el<5:10>
n<a> u<8> t<StringConst> p<9> l<5:11> el<5:12>
n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<5:11> el<5:12>
n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<5:11> el<5:12>
n<> u<11> t<Struct_union_member> p<12> c<7> l<5:5> el<5:13>
n<> u<12> t<Data_type> p<14> c<3> s<13> l<3:9> el<6:2>
n<IntIssueQueueEntry> u<13> t<StringConst> p<14> l<6:3> el<6:21>
n<> u<14> t<Type_declaration> p<15> c<12> l<3:1> el<6:22>
n<> u<15> t<Data_declaration> p<16> c<14> l<3:1> el<6:22>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<3:1> el<6:22>
n<> u<17> t<Package_item> p<19> c<16> s<18> l<3:1> el<6:22>
n<> u<18> t<Endpackage> p<19> l<8:1> el<8:11>
n<> u<19> t<Package_declaration> p<20> c<1> l<1:1> el<8:11>
n<> u<20> t<Description> p<168> c<19> s<27> l<1:1> el<8:11>
n<SchedulerTypes> u<21> t<StringConst> p<22> l<10:8> el<10:22>
n<> u<22> t<Package_import_item> p<23> c<21> l<10:8> el<10:25>
n<> u<23> t<Package_import_declaration> p<24> c<22> l<10:1> el<10:26>
n<> u<24> t<Data_declaration> p<25> c<23> l<10:1> el<10:26>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<10:1> el<10:26>
n<> u<26> t<Package_item> p<27> c<25> l<10:1> el<10:26>
n<> u<27> t<Description> p<168> c<26> s<167> l<10:1> el<10:26>
n<> u<28> t<Module_keyword> p<32> s<29> l<12:1> el<12:7>
n<top> u<29> t<StringConst> p<32> s<31> l<12:8> el<12:11>
n<> u<30> t<Port> p<31> l<12:12> el<12:12>
n<> u<31> t<List_of_ports> p<32> c<30> l<12:11> el<12:13>
n<> u<32> t<Module_nonansi_header> p<166> c<28> s<113> l<12:1> el<12:14>
n<> u<33> t<Struct_keyword> p<34> l<14:10> el<14:16>
n<> u<34> t<Struct_union> p<104> c<33> s<35> l<14:10> el<14:16>
n<> u<35> t<Packed_keyword> p<104> s<52> l<14:17> el<14:23>
n<> u<36> t<IntVec_TypeLogic> p<47> s<46> l<16:9> el<16:14>
n<2> u<37> t<IntConst> p<38> l<16:16> el<16:17>
n<> u<38> t<Primary_literal> p<39> c<37> l<16:16> el<16:17>
n<> u<39> t<Constant_primary> p<40> c<38> l<16:16> el<16:17>
n<> u<40> t<Constant_expression> p<45> c<39> s<44> l<16:16> el<16:17>
n<0> u<41> t<IntConst> p<42> l<16:20> el<16:21>
n<> u<42> t<Primary_literal> p<43> c<41> l<16:20> el<16:21>
n<> u<43> t<Constant_primary> p<44> c<42> l<16:20> el<16:21>
n<> u<44> t<Constant_expression> p<45> c<43> l<16:20> el<16:21>
n<> u<45> t<Constant_range> p<46> c<40> l<16:16> el<16:21>
n<> u<46> t<Packed_dimension> p<47> c<45> l<16:15> el<16:22>
n<> u<47> t<Data_type> p<48> c<36> l<16:9> el<16:22>
n<> u<48> t<Data_type_or_void> p<52> c<47> s<51> l<16:9> el<16:22>
n<intValid> u<49> t<StringConst> p<50> l<16:23> el<16:31>
n<> u<50> t<Variable_decl_assignment> p<51> c<49> l<16:23> el<16:31>
n<> u<51> t<List_of_variable_decl_assignments> p<52> c<50> l<16:23> el<16:31>
n<> u<52> t<Struct_union_member> p<104> c<48> s<69> l<16:9> el<16:32>
n<IntIssueQueueEntry> u<53> t<StringConst> p<64> s<63> l<17:9> el<17:27>
n<2> u<54> t<IntConst> p<55> l<17:29> el<17:30>
n<> u<55> t<Primary_literal> p<56> c<54> l<17:29> el<17:30>
n<> u<56> t<Constant_primary> p<57> c<55> l<17:29> el<17:30>
n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<17:29> el<17:30>
n<0> u<58> t<IntConst> p<59> l<17:33> el<17:34>
n<> u<59> t<Primary_literal> p<60> c<58> l<17:33> el<17:34>
n<> u<60> t<Constant_primary> p<61> c<59> l<17:33> el<17:34>
n<> u<61> t<Constant_expression> p<62> c<60> l<17:33> el<17:34>
n<> u<62> t<Constant_range> p<63> c<57> l<17:29> el<17:34>
n<> u<63> t<Packed_dimension> p<64> c<62> l<17:28> el<17:35>
n<> u<64> t<Data_type> p<65> c<53> l<17:9> el<17:35>
n<> u<65> t<Data_type_or_void> p<69> c<64> s<68> l<17:9> el<17:35>
n<intData> u<66> t<StringConst> p<67> l<17:36> el<17:43>
n<> u<67> t<Variable_decl_assignment> p<68> c<66> l<17:36> el<17:43>
n<> u<68> t<List_of_variable_decl_assignments> p<69> c<67> l<17:36> el<17:43>
n<> u<69> t<Struct_union_member> p<104> c<65> s<86> l<17:9> el<17:44>
n<> u<70> t<IntVec_TypeLogic> p<81> s<80> l<20:9> el<20:14>
n<2> u<71> t<IntConst> p<72> l<20:16> el<20:17>
n<> u<72> t<Primary_literal> p<73> c<71> l<20:16> el<20:17>
n<> u<73> t<Constant_primary> p<74> c<72> l<20:16> el<20:17>
n<> u<74> t<Constant_expression> p<79> c<73> s<78> l<20:16> el<20:17>
n<0> u<75> t<IntConst> p<76> l<20:20> el<20:21>
n<> u<76> t<Primary_literal> p<77> c<75> l<20:20> el<20:21>
n<> u<77> t<Constant_primary> p<78> c<76> l<20:20> el<20:21>
n<> u<78> t<Constant_expression> p<79> c<77> l<20:20> el<20:21>
n<> u<79> t<Constant_range> p<80> c<74> l<20:16> el<20:21>
n<> u<80> t<Packed_dimension> p<81> c<79> l<20:15> el<20:22>
n<> u<81> t<Data_type> p<82> c<70> l<20:9> el<20:22>
n<> u<82> t<Data_type_or_void> p<86> c<81> s<85> l<20:9> el<20:22>
n<memValid> u<83> t<StringConst> p<84> l<20:23> el<20:31>
n<> u<84> t<Variable_decl_assignment> p<85> c<83> l<20:23> el<20:31>
n<> u<85> t<List_of_variable_decl_assignments> p<86> c<84> l<20:23> el<20:31>
n<> u<86> t<Struct_union_member> p<104> c<82> s<103> l<20:9> el<20:32>
n<> u<87> t<IntVec_TypeLogic> p<98> s<97> l<21:9> el<21:14>
n<2> u<88> t<IntConst> p<89> l<21:16> el<21:17>
n<> u<89> t<Primary_literal> p<90> c<88> l<21:16> el<21:17>
n<> u<90> t<Constant_primary> p<91> c<89> l<21:16> el<21:17>
n<> u<91> t<Constant_expression> p<96> c<90> s<95> l<21:16> el<21:17>
n<0> u<92> t<IntConst> p<93> l<21:19> el<21:20>
n<> u<93> t<Primary_literal> p<94> c<92> l<21:19> el<21:20>
n<> u<94> t<Constant_primary> p<95> c<93> l<21:19> el<21:20>
n<> u<95> t<Constant_expression> p<96> c<94> l<21:19> el<21:20>
n<> u<96> t<Constant_range> p<97> c<91> l<21:16> el<21:20>
n<> u<97> t<Packed_dimension> p<98> c<96> l<21:15> el<21:21>
n<> u<98> t<Data_type> p<99> c<87> l<21:9> el<21:21>
n<> u<99> t<Data_type_or_void> p<103> c<98> s<102> l<21:9> el<21:21>
n<memAddrHit> u<100> t<StringConst> p<101> l<21:22> el<21:32>
n<> u<101> t<Variable_decl_assignment> p<102> c<100> l<21:22> el<21:32>
n<> u<102> t<List_of_variable_decl_assignments> p<103> c<101> l<21:22> el<21:32>
n<> u<103> t<Struct_union_member> p<104> c<99> l<21:9> el<21:33>
n<> u<104> t<Data_type> p<106> c<34> s<105> l<14:10> el<22:6>
n<ReplayQueueEntry> u<105> t<StringConst> p<106> l<22:7> el<22:23>
n<> u<106> t<Type_declaration> p<107> c<104> l<14:2> el<22:24>
n<> u<107> t<Data_declaration> p<108> c<106> l<14:2> el<22:24>
n<> u<108> t<Package_or_generate_item_declaration> p<109> c<107> l<14:2> el<22:24>
n<> u<109> t<Module_or_generate_item_declaration> p<110> c<108> l<14:2> el<22:24>
n<> u<110> t<Module_common_item> p<111> c<109> l<14:2> el<22:24>
n<> u<111> t<Module_or_generate_item> p<112> c<110> l<14:2> el<22:24>
n<> u<112> t<Non_port_module_item> p<113> c<111> l<14:2> el<22:24>
n<> u<113> t<Module_item> p<166> c<112> s<136> l<14:2> el<22:24>
n<> u<114> t<Data_type_or_implicit> p<130> s<129> l<24:11> el<24:11>
n<p> u<115> t<StringConst> p<128> s<127> l<24:11> el<24:12>
n<> u<116> t<Dollar_keyword> p<123> s<117> l<24:15> el<24:16>
n<bits> u<117> t<StringConst> p<123> s<122> l<24:16> el<24:20>
n<ReplayQueueEntry> u<118> t<StringConst> p<119> l<24:21> el<24:37>
n<> u<119> t<Primary_literal> p<120> c<118> l<24:21> el<24:37>
n<> u<120> t<Primary> p<121> c<119> l<24:21> el<24:37>
n<> u<121> t<Expression> p<122> c<120> l<24:21> el<24:37>
n<> u<122> t<List_of_arguments> p<123> c<121> l<24:21> el<24:37>
n<> u<123> t<Subroutine_call> p<124> c<116> l<24:15> el<24:38>
n<> u<124> t<Constant_primary> p<125> c<123> l<24:15> el<24:38>
n<> u<125> t<Constant_expression> p<126> c<124> l<24:15> el<24:38>
n<> u<126> t<Constant_mintypmax_expression> p<127> c<125> l<24:15> el<24:38>
n<> u<127> t<Constant_param_expression> p<128> c<126> l<24:15> el<24:38>
n<> u<128> t<Param_assignment> p<129> c<115> l<24:11> el<24:38>
n<> u<129> t<List_of_param_assignments> p<130> c<128> l<24:11> el<24:38>
n<> u<130> t<Parameter_declaration> p<131> c<114> l<24:1> el<24:38>
n<> u<131> t<Package_or_generate_item_declaration> p<132> c<130> l<24:1> el<24:39>
n<> u<132> t<Module_or_generate_item_declaration> p<133> c<131> l<24:1> el<24:39>
n<> u<133> t<Module_common_item> p<134> c<132> l<24:1> el<24:39>
n<> u<134> t<Module_or_generate_item> p<135> c<133> l<24:1> el<24:39>
n<> u<135> t<Non_port_module_item> p<136> c<134> l<24:1> el<24:39>
n<> u<136> t<Module_item> p<166> c<135> s<165> l<24:1> el<24:39>
n<> u<137> t<IntVec_TypeLogic> p<154> s<153> l<26:1> el<26:6>
n<p> u<138> t<StringConst> p<139> l<26:8> el<26:9>
n<> u<139> t<Primary_literal> p<140> c<138> l<26:8> el<26:9>
n<> u<140> t<Constant_primary> p<141> c<139> l<26:8> el<26:9>
n<> u<141> t<Constant_expression> p<147> c<140> s<146> l<26:8> el<26:9>
n<1> u<142> t<IntConst> p<143> l<26:10> el<26:11>
n<> u<143> t<Primary_literal> p<144> c<142> l<26:10> el<26:11>
n<> u<144> t<Constant_primary> p<145> c<143> l<26:10> el<26:11>
n<> u<145> t<Constant_expression> p<147> c<144> l<26:10> el<26:11>
n<> u<146> t<BinOp_Minus> p<147> s<145> l<26:9> el<26:10>
n<> u<147> t<Constant_expression> p<152> c<141> s<151> l<26:8> el<26:11>
n<0> u<148> t<IntConst> p<149> l<26:12> el<26:13>
n<> u<149> t<Primary_literal> p<150> c<148> l<26:12> el<26:13>
n<> u<150> t<Constant_primary> p<151> c<149> l<26:12> el<26:13>
n<> u<151> t<Constant_expression> p<152> c<150> l<26:12> el<26:13>
n<> u<152> t<Constant_range> p<153> c<147> l<26:8> el<26:13>
n<> u<153> t<Packed_dimension> p<154> c<152> l<26:7> el<26:14>
n<> u<154> t<Data_type> p<158> c<137> s<157> l<26:1> el<26:14>
n<b> u<155> t<StringConst> p<156> l<26:15> el<26:16>
n<> u<156> t<Variable_decl_assignment> p<157> c<155> l<26:15> el<26:16>
n<> u<157> t<List_of_variable_decl_assignments> p<158> c<156> l<26:15> el<26:16>
n<> u<158> t<Variable_declaration> p<159> c<154> l<26:1> el<26:17>
n<> u<159> t<Data_declaration> p<160> c<158> l<26:1> el<26:17>
n<> u<160> t<Package_or_generate_item_declaration> p<161> c<159> l<26:1> el<26:17>
n<> u<161> t<Module_or_generate_item_declaration> p<162> c<160> l<26:1> el<26:17>
n<> u<162> t<Module_common_item> p<163> c<161> l<26:1> el<26:17>
n<> u<163> t<Module_or_generate_item> p<164> c<162> l<26:1> el<26:17>
n<> u<164> t<Non_port_module_item> p<165> c<163> l<26:1> el<26:17>
n<> u<165> t<Module_item> p<166> c<164> l<26:1> el<26:17>
n<> u<166> t<Module_declaration> p<167> c<32> l<12:1> el<28:10>
n<> u<167> t<Description> p<168> c<166> l<12:1> el<28:10>
n<> u<168> t<Source_text> p<169> c<20> l<1:1> el<28:10>
n<> u<169> t<Top_level_rule> l<1:1> el<29:1>
[WRN:PA0205] dut.sv:1: No timescale set for "SchedulerTypes".

[WRN:PA0205] dut.sv:12: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "SchedulerTypes".

[INF:CP0303] dut.sv:12: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:12: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/BitsLogic/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/BitsLogic/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/BitsLogic/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallPackages:
\_package: SchedulerTypes (SchedulerTypes::) dut.sv:1:1: , endln:8:11, parent:work@top
  |vpiDefName:SchedulerTypes
  |vpiName:SchedulerTypes
  |vpiFullName:SchedulerTypes::
  |vpiTypedef:
  \_struct_typespec: (SchedulerTypes::IntIssueQueueEntry), line:3:9, endln:3:15
    |vpiPacked:1
    |vpiName:SchedulerTypes::IntIssueQueueEntry
    |vpiTypespecMember:
    \_typespec_member: (a), line:5:11, endln:5:12
      |vpiName:a
      |vpiTypespec:
      \_logic_typespec: , line:5:5, endln:5:10
        |vpiInstance:
        \_package: SchedulerTypes (SchedulerTypes::) dut.sv:1:1: , endln:8:11, parent:work@top
    |vpiInstance:
    \_package: SchedulerTypes (SchedulerTypes::) dut.sv:1:1: , endln:8:11, parent:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:12:1: , endln:28:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:26:15, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiParameter:
  \_parameter: (work@top.p), line:24:11, endln:24:38, parent:work@top
    |vpiName:p
    |vpiFullName:work@top.p
    |UINT:12
  |vpiParamAssign:
  \_param_assign: , line:24:11, endln:24:38, parent:work@top
    |vpiRhs:
    \_constant: , line:24:15, endln:24:38
      |vpiConstType:9
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
    |vpiLhs:
    \_parameter: (work@top.p), line:24:11, endln:24:38, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (SchedulerTypes::IntIssueQueueEntry), line:3:9, endln:3:15
    |vpiPacked:1
    |vpiName:SchedulerTypes::IntIssueQueueEntry
    |vpiTypespecMember:
    \_typespec_member: (a), line:5:11, endln:5:12
      |vpiName:a
      |vpiTypespec:
      \_logic_typespec: , line:5:5, endln:5:10
        |vpiInstance:
        \_package: SchedulerTypes (SchedulerTypes::) dut.sv:1:1: , endln:8:11, parent:work@top
          |vpiDefName:SchedulerTypes
          |vpiName:SchedulerTypes
          |vpiFullName:SchedulerTypes::
          |vpiTypedef:
          \_struct_typespec: (SchedulerTypes::IntIssueQueueEntry), line:3:9, endln:3:15
    |vpiInstance:
    \_package: SchedulerTypes (SchedulerTypes::) dut.sv:1:1: , endln:8:11, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (ReplayQueueEntry), line:14:10, endln:14:16
    |vpiPacked:1
    |vpiName:ReplayQueueEntry
    |vpiTypespecMember:
    \_typespec_member: (intValid), line:16:23, endln:16:31
      |vpiName:intValid
      |vpiTypespec:
      \_logic_typespec: , line:16:9, endln:16:14
        |vpiRange:
        \_range: , line:16:16, endln:16:21, parent:ReplayQueueEntry
          |vpiLeftRange:
          \_constant: , line:16:16, endln:16:17
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:16:20, endln:16:21
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiTypespecMember:
    \_typespec_member: (intData), line:17:36, endln:17:43
      |vpiName:intData
      |vpiTypespec:
      \_packed_array_typespec: 
        |vpiRange:
        \_range: , line:17:29, endln:17:34, parent:ReplayQueueEntry
          |vpiLeftRange:
          \_constant: , line:17:29, endln:17:30
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:17:33, endln:17:34
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiElemTypespec:
        \_struct_typespec: (SchedulerTypes::IntIssueQueueEntry), line:3:9, endln:3:15
    |vpiTypespecMember:
    \_typespec_member: (memValid), line:20:23, endln:20:31
      |vpiName:memValid
      |vpiTypespec:
      \_logic_typespec: , line:20:9, endln:20:14
        |vpiRange:
        \_range: , line:20:16, endln:20:21, parent:ReplayQueueEntry
          |vpiLeftRange:
          \_constant: , line:20:16, endln:20:17
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:20:20, endln:20:21
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiTypespecMember:
    \_typespec_member: (memAddrHit), line:21:22, endln:21:32
      |vpiName:memAddrHit
      |vpiTypespec:
      \_logic_typespec: , line:21:9, endln:21:14
        |vpiRange:
        \_range: , line:21:16, endln:21:20, parent:ReplayQueueEntry
          |vpiLeftRange:
          \_constant: , line:21:16, endln:21:17
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:21:19, endln:21:20
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:12:1: , endln:28:10
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.b), line:26:15, endln:26:16, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiAutomatic:1
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:26:8, endln:26:13
      |vpiLeftRange:
      \_constant: , line:26:8, endln:26:9
        |vpiConstType:7
        |vpiDecompile:11
        |vpiSize:64
        |INT:11
      |vpiRightRange:
      \_constant: , line:26:12, endln:26:13
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiParameter:
  \_parameter: (work@top.p), line:24:11, endln:24:38, parent:work@top
    |vpiName:p
    |vpiFullName:work@top.p
    |UINT:12
  |vpiParamAssign:
  \_param_assign: , line:24:11, endln:24:38, parent:work@top
    |vpiRhs:
    \_constant: , line:24:15, endln:24:38
      |vpiConstType:9
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
    |vpiLhs:
    \_parameter: (work@top.p), line:24:11, endln:24:38, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (SchedulerTypes::IntIssueQueueEntry), line:3:9, endln:3:15
    |vpiPacked:1
    |vpiName:SchedulerTypes::IntIssueQueueEntry
    |vpiTypespecMember:
    \_typespec_member: (a), line:5:11, endln:5:12
      |vpiName:a
      |vpiTypespec:
      \_logic_typespec: , line:5:5, endln:5:10
        |vpiInstance:
        \_package: SchedulerTypes (SchedulerTypes::) dut.sv:1:1: , endln:8:11, parent:work@top
          |vpiDefName:SchedulerTypes
          |vpiName:SchedulerTypes
          |vpiFullName:SchedulerTypes::
          |vpiTypedef:
          \_struct_typespec: (SchedulerTypes::IntIssueQueueEntry), line:3:9, endln:3:15
    |vpiInstance:
    \_package: SchedulerTypes (SchedulerTypes::) dut.sv:1:1: , endln:8:11, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (ReplayQueueEntry), line:14:10, endln:14:16
    |vpiPacked:1
    |vpiName:ReplayQueueEntry
    |vpiTypespecMember:
    \_typespec_member: (intValid), line:16:23, endln:16:31
      |vpiName:intValid
      |vpiTypespec:
      \_logic_typespec: , line:16:9, endln:16:14
        |vpiRange:
        \_range: , line:16:16, endln:16:21, parent:ReplayQueueEntry
          |vpiLeftRange:
          \_constant: , line:16:16, endln:16:17
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:16:20, endln:16:21
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiTypespecMember:
    \_typespec_member: (intData), line:17:36, endln:17:43
      |vpiName:intData
      |vpiTypespec:
      \_packed_array_typespec: 
        |vpiRange:
        \_range: , line:17:29, endln:17:34, parent:ReplayQueueEntry
          |vpiLeftRange:
          \_constant: , line:17:29, endln:17:30
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:17:33, endln:17:34
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
        |vpiElemTypespec:
        \_struct_typespec: (SchedulerTypes::IntIssueQueueEntry), line:3:9, endln:3:15
    |vpiTypespecMember:
    \_typespec_member: (memValid), line:20:23, endln:20:31
      |vpiName:memValid
      |vpiTypespec:
      \_logic_typespec: , line:20:9, endln:20:14
        |vpiRange:
        \_range: , line:20:16, endln:20:21, parent:ReplayQueueEntry
          |vpiLeftRange:
          \_constant: , line:20:16, endln:20:17
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:20:20, endln:20:21
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
    |vpiTypespecMember:
    \_typespec_member: (memAddrHit), line:21:22, endln:21:32
      |vpiName:memAddrHit
      |vpiTypespec:
      \_logic_typespec: , line:21:9, endln:21:14
        |vpiRange:
        \_range: , line:21:16, endln:21:20, parent:ReplayQueueEntry
          |vpiLeftRange:
          \_constant: , line:21:16, endln:21:17
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
          |vpiRightRange:
          \_constant: , line:21:19, endln:21:20
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

