#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 30 11:40:23 2020
# Process ID: 23708
# Current directory: C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13248 C:\Users\53456\OneDrive\Documents\VivadoProject\SEA-master\SEA\project_5.xpr
# Log file: C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/vivado.log
# Journal file: C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/project_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/project_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_pic16c56_0_0

open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 799.855 ; gain = 194.434
update_compile_order -fileset sources_1
open_bd_design {C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:user:pic16c56:1.3 - pic16c56_0
Successfully read diagram <design_1> from BD file <C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 867.742 ; gain = 27.973
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/project_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2018} -strategy {Vivado Implementation Defaults} -report_strategy {Vivado Implementation Default Reports}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg400-2
current_run [get_runs impl_2]
set_property part xc7s15ftgb196-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'design_1_pic16c56_0_0' is locked:
* IP definition 'pic16c56 (1.3)' for IP 'design_1_pic16c56_0_0' (customized with software release 2018.2) was not found in the IP Catalog.
* Current project part 'xc7s15ftgb196-1' and the part 'xc7z020clg400-2' used to customize the IP 'design_1_pic16c56_0_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivadohls/1/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/project_1.ip_user_files', nor could it be found using path 'D:/vivadohls/1/project_1/project_1.ip_user_files'.
INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 976.945 ; gain = 29.113
update_compile_order -fileset sources_1
ipx::open_ipxact_file {c:\users\53456\onedrive\documents\vivadoproject\sea-master\core\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/IO_reg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/alu.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/decoder.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/distribute.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/timer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/pic16c56.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/IO_reg.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/alu.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/decoder.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/distribute.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/timer.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/pic16c56.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/IO_reg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/alu.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/decoder.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/distribute.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/timer.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/users/53456/onedrive/documents/vivadoproject/sea-master/core/pic16c56.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/IO_reg.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/alu.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/decoder.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/distribute.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/timer.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core/pic16c56.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::open_ipxact_file: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 987.277 ; gain = 0.000
set_property supported_families {kintex7 Production kintex7l Production artix7 Production artix7l Production aartix7 Production zynq Production azynq Production spartan7 Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production spartan7 Beta} [ipx::current_core]
set_property supported_families {kintex7 Production kintex7l Production artix7 Production artix7l Production aartix7 Production zynq Production azynq Production spartan7 Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production spartan7 Beta} [ipx::current_core]
set_property supported_families {kintex7 Production kintex7l Production artix7 Production artix7l Production aartix7 Production zynq Production spartan7 Production azynq Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production} [ipx::current_core]
set_property supported_families {kintex7 Production kintex7l Production artix7 Production artix7l Production aartix7 Production spartan7 Production zynq Production azynq Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production} [ipx::current_core]
set_property supported_families {kintex7 Production kintex7l Production artix7 Production artix7l Production spartan7 Production aartix7 Production zynq Production azynq Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production} [ipx::current_core]
set_property supported_families {kintex7 Production kintex7l Production artix7 Production spartan7 Production artix7l Production aartix7 Production zynq Production azynq Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production} [ipx::current_core]
set_property supported_families {kintex7 Production kintex7l Production spartan7 Production artix7 Production artix7l Production aartix7 Production zynq Production azynq Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production} [ipx::current_core]
set_property supported_families {kintex7 Production spartan7 Production kintex7l Production artix7 Production artix7l Production aartix7 Production zynq Production azynq Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production} [ipx::current_core]
set_property supported_families {spartan7 Production kintex7 Production kintex7l Production artix7 Production artix7l Production aartix7 Production zynq Production azynq Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production} [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2018} -strategy {Vivado Implementation Defaults} -report_strategy {Vivado Implementation Default Reports}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7z020clg400-2
current_run [get_runs impl_2]
set_property part xc7s15ftgb196-1 [current_project]
current_project project_5
current_project project_1
current_project project_5
current_project project_1
ipx::merge_project_changes compatibility [ipx::current_core]
set_property supported_families {spartan7 Production kintex7 Production kintex7l Production artix7 Production artix7l Production aartix7 Production azynq Production aspartan7 Production kintexuplus Production zynquplus Production kintexu Production spartan7 Beta} [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project project_5
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/project_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/project_1 C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/project_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pic16c56:1.3 pic16c56_1
endgroup
delete_bd_objs [get_bd_nets mclr_1] [get_bd_nets osc1_1] [get_bd_nets dist_mem_gen_0_spo] [get_bd_nets pic16c56_0_romaddr] [get_bd_nets Net] [get_bd_cells pic16c56_0]
set_property location {2 363 84} [get_bd_cells pic16c56_1]
undo
INFO: [Common 17-17] undo 'set_property location {2 363 84} [get_bd_cells pic16c56_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets mclr_1] [get_bd_nets osc1_1] [get_bd_nets dist_mem_gen_0_spo] [get_bd_nets pic16c56_0_romaddr] [get_bd_nets Net] [get_bd_cells pic16c56_0]'
open_project C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/Demos/4.System-Structure/mcu_code_pro/mcu_vivado_pro/SEA/project_5.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/Demos/4.System-Structure/mcu_code_pro/mcu_vivado_pro/SEA'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/Demos/4.System-Structure/mcu_code_pro/mcu_vivado_pro/project_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/Demos/4.System-Structure/mcu_code_pro/mcu_vivado_pro/project_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_pic16c56_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1201.328 ; gain = 20.148
update_compile_order -fileset sources_1
close_project
current_project project_5
delete_bd_objs [get_bd_nets mclr_1] [get_bd_nets osc1_1] [get_bd_nets dist_mem_gen_0_spo] [get_bd_nets pic16c56_0_romaddr] [get_bd_nets Net] [get_bd_cells pic16c56_0]
set_property location {2 340 118} [get_bd_cells pic16c56_1]
set_property location {2 361 112} [get_bd_cells pic16c56_1]
connect_bd_net [get_bd_ports mclr] [get_bd_pins pic16c56_1/mclr]
connect_bd_net [get_bd_ports osc1] [get_bd_pins pic16c56_1/osc1]
connect_bd_net [get_bd_pins pic16c56_1/romdata] [get_bd_pins dist_mem_gen_0/spo]
connect_bd_net [get_bd_ports RA] [get_bd_pins pic16c56_1/RA]
connect_bd_net [get_bd_pins pic16c56_1/romaddr] [get_bd_pins dist_mem_gen_0/a]
save_bd_design
Wrote  : <C:\Users\53456\OneDrive\Documents\VivadoProject\SEA-master\SEA\project_5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
CRITICAL WARNING: [IP_Flow 19-4309] IP 'design_1_dist_mem_gen_0_0' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
current_project project_1
close_project
open_project C:/Users/53456/OneDrive/Documents/VivadoProject/sea_azpr-master/hw/project/vivado201802/vivado201802.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/53456/OneDrive/Documents/VivadoProject/sea_azpr-master/hw/project/vivado201802'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1215.688 ; gain = 0.000
update_compile_order -fileset sources_1
current_project project_5
launch_simulation
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Simulation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/design_1.bd

INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/11.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ipshared/d46a/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/time1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1316.922 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cputb_behav xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/pic16c56.v" Line 1. Module pic16c56 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/decoder.v" Line 11. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/distribute.v" Line 12. Module distribute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/IO_reg.v" Line 1. Module IO_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/bd/design_1/ipshared/f788/timer.v" Line 1. Module timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.distribute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.IO_reg
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.time1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim/xsim.dir/cputb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 30 12:32:58 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1316.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_behav -key {Behavioral:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1341.043 ; gain = 24.121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1341.043 ; gain = 24.121
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2382.230 ; gain = 11.246
set_property  ip_repo_paths  c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/core'.
open_bd_design {C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/design_1.bd}
CRITICAL WARNING: [IP_Flow 19-4309] IP 'design_1_dist_mem_gen_0_0' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_1
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {12} CONFIG.memory_type {rom} CONFIG.default_data_radix {2}] [get_bd_cells dist_mem_gen_1]
CRITICAL WARNING: [IP_Flow 19-4309] IP 'design_1_dist_mem_gen_0_0' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
set_property location {2 326 218} [get_bd_cells dist_mem_gen_1]
set_property -dict [list CONFIG.coefficient_file {C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/output.coe}] [get_bd_cells dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/output.coe' provided. It will be converted relative to IP Instance files '../design_1_dist_mem_gen_0_0/output.coe'
delete_bd_objs [get_bd_nets dist_mem_gen_0_spo] [get_bd_nets pic16c56_1_romaddr] [get_bd_cells dist_mem_gen_0]
set_property location {1.5 193 164} [get_bd_cells dist_mem_gen_1]
connect_bd_net [get_bd_pins pic16c56_1/romaddr] [get_bd_pins dist_mem_gen_1/a]
connect_bd_net [get_bd_pins dist_mem_gen_1/spo] [get_bd_pins pic16c56_1/romdata]
save_bd_design
Wrote  : <C:\Users\53456\OneDrive\Documents\VivadoProject\SEA-master\SEA\project_5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\53456\OneDrive\Documents\VivadoProject\SEA-master\SEA\project_5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_1 .
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2018.3/data/ip/xilinx/dist_mem_gen_v8_0/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dist_mem_gen_1'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'dist_mem_gen_1'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block dist_mem_gen_1 
Exporting to file C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
startgroup
set_property -dict [list CONFIG.coefficient_file {c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/output.coe}] [get_bd_cells dist_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/output.coe' provided. It will be converted relative to IP Instance files 'output.coe'
endgroup
save_bd_design
Wrote  : <C:\Users\53456\OneDrive\Documents\VivadoProject\SEA-master\SEA\project_5.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\53456\OneDrive\Documents\VivadoProject\SEA-master\SEA\project_5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_1 .
Exporting to file C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jul 30 12:43:05 2020] Launched design_1_dist_mem_gen_1_0_synth_1, design_1_pic16c56_1_0_synth_1...
Run output will be captured here:
design_1_dist_mem_gen_1_0_synth_1: C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.runs/design_1_dist_mem_gen_1_0_synth_1/runme.log
design_1_pic16c56_1_0_synth_1: C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.runs/design_1_pic16c56_1_0_synth_1/runme.log
[Thu Jul 30 12:43:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.180 ; gain = 45.227
export_ip_user_files -of_objects  [get_files c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/output.coe] -no_script -reset -force -quiet
remove_files  c:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/output.coe
export_ip_user_files -of_objects  [get_files C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/9.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/8.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/7.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/6.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/11.coe] -no_script -reset -force -quiet
remove_files  {C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/9.coe C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/8.coe C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/7.coe C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/6.coe C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/5.coe C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/11.coe}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jul 30 12:46:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.runs/synth_1/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Thu Jul 30 12:49:33 2020] Launched impl_2...
Run output will be captured here: C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.runs/impl_2/runme.log
set_property location {1.5 322 174} [get_bd_cells dist_mem_gen_1]
set_property location {1 305 164} [get_bd_cells dist_mem_gen_1]
set_property location {1 328 194} [get_bd_cells dist_mem_gen_1]
save_bd_design
Wrote  : <C:/Users/53456/OneDrive/Documents/VivadoProject/SEA-master/SEA/project_5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 30 12:51:37 2020...
