<!DOCTYPE html>
<html>
    <head>
        <title>Xianwei</title>
        <link href="../css/main.css" rel="stylesheet" />
    </head>
    <body class='container'>
        <!-- <header>
            <h1>This is page heading</h1>
        </header> -->
         <h2 id='section_title'> <span class='highlight'> > Publications</span></h2>
         [ <a class="link-other" href="https://scholar.google.com/citations?user=k9_kXbQAAAAJ&hl=en">Google Scholar</a>, <a class="link-other" href="http://dblp.uni-trier.de/pers/hd/z/Zhang:XianWei">DBLP</a><!--,  <a class="link-other" href="https://www.semanticscholar.org/author/XianWei-Zhang/2573628">SemanticScholar</a>-->]
         <p>
         <b><center>Thesis/Tutorial/Patent</center></b>
        &sect; [PhD]. <a class="link-body" href="http://d-scholarship.pitt.edu/32882/1/xianwei_thesis_dram.pdf">Addressing Prolonged Restore Challenges in Further Scaling DRAMs</a> [<a class="link-other" href="../doc/thesis/xianwei-phd_slides-dram.pdf">slides (pdf)</a>, <a class="link-other" href="../doc/thesis/xianwei-phd_slides-dram.pptx">pptx</a>], Pittsburgh, July 2017.
         <br>
         &sect; [Tutorial]. A. Gutierrez, <span class='me'>X. Zhang</span>, T. Ta and Brad Beckmann, <!--<a class="link-body" href="http://gem5.org/GPU_Models">-->AMD gem5 APU Simulator: Modeling GPUs Using the Machine ISA</a>, The 45th International Symposium on Computer Architecture (ISCA), Los Angeles, California, USA, June 2018.
         <br>
         &sect; [Patent]. <span class='me'>X. Zhang</span>, J. Kalamatianos and B. Beckmann, GPU Cache Management based on Lightweight Locality Type Detection. 16/446119, 2019.
         <br>
         &sect; [Patent]. S. Puthoor, K. Punniyamurthy, O. Kayiran, <span class='me'>X. Zhang</span>, Y. Eckert, J. Alsop and B. Beckmann, Memory Request Priority Assignment Techniques for Parallel Processors. 16/706421, 2019.
         <br>
         &sect; [Patent]. M. Seyedzadeh, <span class='me'>X. Zhang</span>, B. Beckmann and S. Das, Data Compression System Using Base Values and Methods Thereof. 16/724609, 2019.
         <br>
         &sect; [Patent]. A. Gutierrez, S. Blagodurov, S. Moe, <span class='me'>X. Zhang</span>, J. Yin and M. Sinclair, <a class="link-body" href="https://patents.google.com/patent/US20190310864A1/en">Selecting a Precision Level for Executing a Workload in an Electronic Device</a>. 15/948795, 2018.
         <br>
         <b><center>2019</center></b>
         &sect; [C12]. Tuan Ta, <span class='me'>Xianwei Zhang</span>, Anthony Gutierrez and Brad Beckmann, <a class="link-body" href="../doc/papers/tester_iiswc19.pdf">Autonomous Data-Race-Free GPU Testing</a>, IEEE International Symposium on Workload Characterization (IISWC), Orlando, Florida, USA, November 2019.
         <br>
         &sect; [C11]. <span class='me'>Xianwei Zhang</span>, Rujia Wang, Youtao Zhang and Jun Yang, <a class="link-body" href="../doc/papers/chipkill_aspdac19.pdf">Boosting Chipkill Capability under Retention-error Induced Reliability Emergency</a>, The 24th Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Janurary 2019.
         <br>
         &sect; [C10]. John Alsop, Matt Sinclair, Srikant Bharadwaj, Anthony Gutierrez, <span class='me'>Xianwei Zhang</span>, Brad Beckmann, Alex Dutu, Onur Kayiran, Michael LeBeane, Brandon Potter, Sooraj Puthoor and Tsung Tai Yeh, <a class="link-body" href="../doc/papers/mi_iiswc19.pdf">Optimizing GPU Cache Policies for ML Workloads</a> (short), IEEE International Symposium on Workload Characterization (IISWC), Orlando, Florida, USA, November 2019.
         <br>
         &sect; [A1]. John Alsop, Matt Sinclair, Srikant Bharadwaj, Alexandru Dutu, Anthony Gutierrez, Onur Kayiran, Michael LeBeane, Sooraj Puthoor, <span class='me'>Xianwei Zhang</span>, Tsung Tai Yeh, Bradford M. Beckmann, <a class="link-body" href="https://arxiv.org/abs/1910.00134">Optimizing GPU Cache Policies for MI Workloads</a>, ArXiV, October 2019.
         <br>
         <b><center>2018</center></b>
         &sect; [C9]. Anthony Gutierrez, Brad Beckmann, Alexandru Dutu, Joseph Gross, Michael LeBeane, John Kalamatianos, Onur Kayiran, Matthew Poremba, Brandon Potter, Sooraj Puthoor, Matt Sinclair, Mark Wyse, Jieming Yin, <span class='me'>Xianwei Zhang</span>, Akshay Jain and Tim Rogers, <a class="link-body" href="../doc/papers/gem5_hpca18.pdf">Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level</a>, The 24th IEEE International Symposium on High-Performance Computer Architecture (HPCA), Vienna, Austria, February 2018.
         <br>
         <b><center>2017</center></b>
         &sect; [C8]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce R. Childers and Jun Yang, <a class="link-body" href="../doc/papers/drmp_pact17.pdf">DrMP: Mixed Precision-aware DRAM for High Performance Approximate and Precise Computing</a>, The 26th International Conference on Parallel Architectures and Compilation Techniques (PACT), Portland, Oregon, USA, September 2017.
        <br>
         &sect; [J1]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce R. Childers and Jun Yang, <a class="link-body" href="../doc/papers/dram_todaes17.pdf">On the Restore Time Variations of Future DRAM Memory</a>, ACM Trans. on Design Automation of Electronic Systems (TODAES), 22(2), February 2017.
        <br>
        <b><center>2016</center></b>
        &sect; [C7]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce R. Childers and Jun Yang, <a class="link-body" href="../doc/papers/approx_memsys16.pdf">AWARD: Approximation-aWAre Restore in Further Scaling DRAM</a> (extended abstract), The International Symposium on Memory Systems (MemSys), Washington D.C., USA, October 2016.
        <br>
         &sect; [C6]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce R. Childers and Jun Yang, <a class="link-body" href="../doc/papers/restore_hpca16.pdf">Restore Truncation for Performance Improvement in Future DRAM Systems</a>, The 22nd IEEE Symposium on High Performance Computer Architecture (HPCA), Barcelona, Spain, March 2016.
         <br>
        <b><center>2015</center></b>
         &sect; [C5]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang, Bruce R. Childers and Jun Yang, <a class="link-body" href="../doc/papers/twr_date15.pdf"> Exploiting DRAM Restore Time Variations in Deep Sub-micron Scaling</a>, The IEEE conference on Design, Automation and Test in Europe (DATE), Grenoble, France, March 2015.
         <br>
         &sect; [C4]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang and Jun Yang, <a class="link-body" href="../doc/papers/hmc_iccd15.pdf">DLB: Dynamic Lane Borrowing for Improving Bandwidth and Performance in Hybrid Memory Cube</a>, The 33rd IEEE International Conference on Computer Design (ICCD), New York City, USA, October 2015.
         <br>
         &sect; [C3]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang and Jun Yang, <a class="link-body" href="../doc/papers/pcm_iccd15.pdf">TriState-SET: Proactive SET for Improved Performance in MLC Phase Change Memories</a>, The 33rd IEEE International Conference on Computer Design (ICCD), New York City, USA, October 2015.
         <br>
         &sect; [C2]. <span class='me'>Xianwei Zhang</span>, Lei Zhao, Youtao Zhang and Jun Yang, <a class="link-body" href="../doc/papers/dwm_iccd15.pdf">Exploit Common Source-Line to Construct Energy Efficient Domain Wall Memory based Caches</a>, The 33rd IEEE International Conference on Computer Design (ICCD), New York City, USA, October 2015.
         <br>
         &sect; [W1]. <span class='me'>Xianwei Zhang</span>, Youtao Zhang and Jun Yang, <a class="link-body" href="../doc/papers/hmc_dac15.pdf">Adaptive Lane Borrowing of Hybrid Memory Cube</a>, (WIP), The 52nd ACM/IEEE Design Automation Conference (DAC), San Francisco, California, USA, June 2015.
         <br>
        <b><center>2013</center></b>
         &sect; [C1]. <span class='me'>Xianwei Zhang</span>, Lei Jiang, Youtao Zhang, Chuanjun Zhang and Jun Yang, <a class="link-body" href="../doc/papers/wom_islped13.pdf"> WoM-SET: Lowering Write Power of Proactive-SET based PCM Write Strategy Using WoM Code</a>, The International Symposium on Low Power Electronics and Design (ISLPED), Beijing, China, September 2013. (<span class='hl'>Best Paper Award</span>)
         </p>
         
    </body>
</html>
