#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jan 26 23:18:03 2025
# Process ID: 88169
# Current directory: /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/Final_Project/Codes/HW/CNN_Optimal/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/cnn/xsim_script.tcl}
# Log file: /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/Final_Project/Codes/HW/CNN_Optimal/solution1/sim/verilog/xsim.log
# Journal file: /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/Final_Project/Codes/HW/CNN_Optimal/solution1/sim/verilog/xsim.jou
# Running On: r3z4, OS: Linux, CPU Frequency: 1899.494 MHz, CPU Physical cores: 6, Host memory: 12383 MB
#-----------------------------------------------------------
source xsim.dir/cnn/xsim_script.tcl
open_wave_config cnn_dataflow_ana.wcfg
source cnn.tcl
