
Test_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077f4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ed8  08007998  08007998  00008998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009870  08009870  0000b1e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009870  08009870  0000a870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009878  08009878  0000b1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009878  08009878  0000a878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800987c  0800987c  0000a87c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08009880  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000740  200001e4  08009a64  0000b1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000924  08009a64  0000b924  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f0b  00000000  00000000  0000b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f7c  00000000  00000000  0001e11f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b0  00000000  00000000  000210a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dbc  00000000  00000000  00022250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018dc4  00000000  00000000  0002300c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015fec  00000000  00000000  0003bdd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093974  00000000  00000000  00051dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e5730  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005aac  00000000  00000000  000e5774  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000eb220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800797c 	.word	0x0800797c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800797c 	.word	0x0800797c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <delay_us>:
#include "ds18b20.h"

#include <stdint.h>

void delay_us(uint32_t us,DS18b20_Typedef* DS18b20_Cofnig)
    {
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
        __HAL_TIM_SET_COUNTER(&htim3,0);
 8000eb2:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <delay_us+0x30>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	625a      	str	r2, [r3, #36]	@ 0x24
        while(__HAL_TIM_GET_COUNTER(&htim3)<us);
 8000eba:	bf00      	nop
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <delay_us+0x30>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d8f9      	bhi.n	8000ebc <delay_us+0x14>
    }
 8000ec8:	bf00      	nop
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	2000033c 	.word	0x2000033c

08000edc <Reset>:



static HAL_StatusTypeDef Reset(DS18b20_Typedef* DS18b20_Cofnig)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin, GPIO_PIN_RESET);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68d8      	ldr	r0, [r3, #12]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	8a1b      	ldrh	r3, [r3, #16]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	f001 fce4 	bl	80028c0 <HAL_GPIO_WritePin>
    delay_us(480,DS18b20_Cofnig);
 8000ef8:	6879      	ldr	r1, [r7, #4]
 8000efa:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8000efe:	f7ff ffd3 	bl	8000ea8 <delay_us>
    HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin, GPIO_PIN_SET);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	68d8      	ldr	r0, [r3, #12]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	8a1b      	ldrh	r3, [r3, #16]
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	f001 fcd7 	bl	80028c0 <HAL_GPIO_WritePin>
    delay_us(70,DS18b20_Cofnig);
 8000f12:	6879      	ldr	r1, [r7, #4]
 8000f14:	2046      	movs	r0, #70	@ 0x46
 8000f16:	f7ff ffc7 	bl	8000ea8 <delay_us>
    ret = HAL_GPIO_ReadPin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	68da      	ldr	r2, [r3, #12]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	8a1b      	ldrh	r3, [r3, #16]
 8000f22:	4619      	mov	r1, r3
 8000f24:	4610      	mov	r0, r2
 8000f26:	f001 fcb3 	bl	8002890 <HAL_GPIO_ReadPin>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	73fb      	strb	r3, [r7, #15]
    delay_us(410,DS18b20_Cofnig);
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8000f34:	f7ff ffb8 	bl	8000ea8 <delay_us>
    if(ret==0)
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d101      	bne.n	8000f42 <Reset+0x66>
        return HAL_OK;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	e000      	b.n	8000f44 <Reset+0x68>
    else
        return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1

}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <Read_Bit>:

    /* Reading bit */
static	uint8_t Read_Bit(DS18b20_Typedef* DS18b20_Cofnig)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	73fb      	strb	r3, [r7, #15]

        HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin, GPIO_PIN_RESET);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	68d8      	ldr	r0, [r3, #12]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	8a1b      	ldrh	r3, [r3, #16]
 8000f60:	2200      	movs	r2, #0
 8000f62:	4619      	mov	r1, r3
 8000f64:	f001 fcac 	bl	80028c0 <HAL_GPIO_WritePin>
        delay_us(6,DS18b20_Cofnig);
 8000f68:	6879      	ldr	r1, [r7, #4]
 8000f6a:	2006      	movs	r0, #6
 8000f6c:	f7ff ff9c 	bl	8000ea8 <delay_us>
        HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin, GPIO_PIN_SET);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	68d8      	ldr	r0, [r3, #12]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	8a1b      	ldrh	r3, [r3, #16]
 8000f78:	2201      	movs	r2, #1
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	f001 fca0 	bl	80028c0 <HAL_GPIO_WritePin>
        delay_us(9,DS18b20_Cofnig);
 8000f80:	6879      	ldr	r1, [r7, #4]
 8000f82:	2009      	movs	r0, #9
 8000f84:	f7ff ff90 	bl	8000ea8 <delay_us>
        ret = HAL_GPIO_ReadPin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	68da      	ldr	r2, [r3, #12]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	8a1b      	ldrh	r3, [r3, #16]
 8000f90:	4619      	mov	r1, r3
 8000f92:	4610      	mov	r0, r2
 8000f94:	f001 fc7c 	bl	8002890 <HAL_GPIO_ReadPin>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	73fb      	strb	r3, [r7, #15]
        delay_us(55,DS18b20_Cofnig);
 8000f9c:	6879      	ldr	r1, [r7, #4]
 8000f9e:	2037      	movs	r0, #55	@ 0x37
 8000fa0:	f7ff ff82 	bl	8000ea8 <delay_us>
        return ret;
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]

}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <Write_Bit>:

/* Wirting bit to DS18b20*/
static	void Write_Bit(uint8_t bit,DS18b20_Typedef* DS18b20_Cofnig)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	6039      	str	r1, [r7, #0]
 8000fb8:	71fb      	strb	r3, [r7, #7]


    if(bit)
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d018      	beq.n	8000ff2 <Write_Bit+0x44>
    {
        HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin,GPIO_PIN_RESET);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	68d8      	ldr	r0, [r3, #12]
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	8a1b      	ldrh	r3, [r3, #16]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f001 fc78 	bl	80028c0 <HAL_GPIO_WritePin>
        delay_us(6,DS18b20_Cofnig);
 8000fd0:	6839      	ldr	r1, [r7, #0]
 8000fd2:	2006      	movs	r0, #6
 8000fd4:	f7ff ff68 	bl	8000ea8 <delay_us>
        HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin, GPIO_PIN_SET);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	68d8      	ldr	r0, [r3, #12]
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	8a1b      	ldrh	r3, [r3, #16]
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	f001 fc6c 	bl	80028c0 <HAL_GPIO_WritePin>
        delay_us(64,DS18b20_Cofnig);
 8000fe8:	6839      	ldr	r1, [r7, #0]
 8000fea:	2040      	movs	r0, #64	@ 0x40
 8000fec:	f7ff ff5c 	bl	8000ea8 <delay_us>
        HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin, GPIO_PIN_SET);
        delay_us(10,DS18b20_Cofnig);
    }


}
 8000ff0:	e017      	b.n	8001022 <Write_Bit+0x74>
        HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin, GPIO_PIN_RESET);
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	68d8      	ldr	r0, [r3, #12]
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	8a1b      	ldrh	r3, [r3, #16]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	f001 fc5f 	bl	80028c0 <HAL_GPIO_WritePin>
        delay_us(60,DS18b20_Cofnig);
 8001002:	6839      	ldr	r1, [r7, #0]
 8001004:	203c      	movs	r0, #60	@ 0x3c
 8001006:	f7ff ff4f 	bl	8000ea8 <delay_us>
        HAL_GPIO_WritePin(DS18b20_Cofnig->DS18b20_Port, DS18b20_Cofnig->DS18b20_Pin, GPIO_PIN_SET);
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	68d8      	ldr	r0, [r3, #12]
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	8a1b      	ldrh	r3, [r3, #16]
 8001012:	2201      	movs	r2, #1
 8001014:	4619      	mov	r1, r3
 8001016:	f001 fc53 	bl	80028c0 <HAL_GPIO_WritePin>
        delay_us(10,DS18b20_Cofnig);
 800101a:	6839      	ldr	r1, [r7, #0]
 800101c:	200a      	movs	r0, #10
 800101e:	f7ff ff43 	bl	8000ea8 <delay_us>
}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <Read_Byte>:

    /* Writing byte to DS18b20 */

static	uint8_t Read_Byte(DS18b20_Typedef* DS18b20_Cofnig)
    {
 800102a:	b580      	push	{r7, lr}
 800102c:	b084      	sub	sp, #16
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
        uint8_t ret=0;
 8001032:	2300      	movs	r3, #0
 8001034:	73fb      	strb	r3, [r7, #15]
        for(int i=0;i<8;i++)
 8001036:	2300      	movs	r3, #0
 8001038:	60bb      	str	r3, [r7, #8]
 800103a:	e00f      	b.n	800105c <Read_Byte+0x32>
        {
            ret >>=1; // Cuz we read from MSB not LSB
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	085b      	lsrs	r3, r3, #1
 8001040:	73fb      	strb	r3, [r7, #15]
            if(Read_Bit(DS18b20_Cofnig))
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ff82 	bl	8000f4c <Read_Bit>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <Read_Byte+0x2c>
                ret |=0x80;
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001054:	73fb      	strb	r3, [r7, #15]
        for(int i=0;i<8;i++)
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	3301      	adds	r3, #1
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	2b07      	cmp	r3, #7
 8001060:	ddec      	ble.n	800103c <Read_Byte+0x12>
        }
        return ret;
 8001062:	7bfb      	ldrb	r3, [r7, #15]
    }
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <Write_Byte>:
static void Write_Byte(uint8_t byte,DS18b20_Typedef* DS18b20_Cofnig)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	6039      	str	r1, [r7, #0]
 8001076:	71fb      	strb	r3, [r7, #7]
    for(int i=0;i<8;i++)
 8001078:	2300      	movs	r3, #0
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	e00d      	b.n	800109a <Write_Byte+0x2e>
    {
        Write_Bit((byte&0x01),DS18b20_Cofnig);
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	b2db      	uxtb	r3, r3
 8001086:	6839      	ldr	r1, [r7, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff ff90 	bl	8000fae <Write_Bit>
        byte >>=1;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	085b      	lsrs	r3, r3, #1
 8001092:	71fb      	strb	r3, [r7, #7]
    for(int i=0;i<8;i++)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	3301      	adds	r3, #1
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	2b07      	cmp	r3, #7
 800109e:	ddee      	ble.n	800107e <Write_Byte+0x12>
    }
}
 80010a0:	bf00      	nop
 80010a2:	bf00      	nop
 80010a4:	3710      	adds	r7, #16
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <Get_Temp>:


static	uint16_t Get_Temp(DS18b20_Typedef* DS18b20_Cofnig)
    {
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b084      	sub	sp, #16
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
        Reset(DS18b20_Cofnig);
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff ff12 	bl	8000edc <Reset>
        Write_Byte(DS18B20_SKIP_ROM,DS18b20_Cofnig);
 80010b8:	6879      	ldr	r1, [r7, #4]
 80010ba:	20cc      	movs	r0, #204	@ 0xcc
 80010bc:	f7ff ffd6 	bl	800106c <Write_Byte>
        Write_Byte(DS18B20_CONVERT_T,DS18b20_Cofnig);
 80010c0:	6879      	ldr	r1, [r7, #4]
 80010c2:	2044      	movs	r0, #68	@ 0x44
 80010c4:	f7ff ffd2 	bl	800106c <Write_Byte>
        HAL_Delay(750);
 80010c8:	f240 20ee 	movw	r0, #750	@ 0x2ee
 80010cc:	f001 f926 	bl	800231c <HAL_Delay>
        Reset(DS18b20_Cofnig);
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff03 	bl	8000edc <Reset>

        DS18b20_ReadScratchpad(DS18b20_Cofnig);
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f000 f822 	bl	8001120 <DS18b20_ReadScratchpad>

        uint16_t result = (DS18b20_Cofnig->scratchpad[1]<<8)|DS18b20_Cofnig->scratchpad[0];
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	785b      	ldrb	r3, [r3, #1]
 80010e0:	021b      	lsls	r3, r3, #8
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	4313      	orrs	r3, r2
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	81fb      	strh	r3, [r7, #14]
        return result;
 80010f0:	89fb      	ldrh	r3, [r7, #14]
    }
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <DS18b20_Start>:
{
    return (DS18b20_Typedef){.DS18b20_Port = Port,.DS18b20_Pin = Pin,.htim = tim};
}

HAL_StatusTypeDef DS18b20_Start(DS18b20_Typedef* DS18b20_Cofnig)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b084      	sub	sp, #16
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]

	uint8_t ret = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	73fb      	strb	r3, [r7, #15]


	//HAL_TIM_Base_Start(&DS18b20_Cofnig->htim);

	if(Reset(DS18b20_Cofnig)!=HAL_OK)
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff fee8 	bl	8000edc <Reset>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <DS18b20_Start+0x1c>
	{
		Error_Handler();
 8001112:	f000 fa49 	bl	80015a8 <Error_Handler>
	}
}
 8001116:	bf00      	nop
 8001118:	4618      	mov	r0, r3
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <DS18b20_ReadScratchpad>:

void DS18b20_ReadScratchpad(DS18b20_Typedef* DS18b20_Cofnig)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	Write_Byte(DS18B20_SKIP_ROM,DS18b20_Cofnig);
 8001128:	6879      	ldr	r1, [r7, #4]
 800112a:	20cc      	movs	r0, #204	@ 0xcc
 800112c:	f7ff ff9e 	bl	800106c <Write_Byte>
	Write_Byte(DS18B20_READ_SCRATCHPAD,DS18b20_Cofnig);
 8001130:	6879      	ldr	r1, [r7, #4]
 8001132:	20be      	movs	r0, #190	@ 0xbe
 8001134:	f7ff ff9a 	bl	800106c <Write_Byte>
	for(int i=0;i<9;i++)
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	e00c      	b.n	8001158 <DS18b20_ReadScratchpad+0x38>
	{
		DS18b20_Cofnig->scratchpad[i]=Read_Byte(DS18b20_Cofnig);
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f7ff ff73 	bl	800102a <Read_Byte>
 8001144:	4603      	mov	r3, r0
 8001146:	4619      	mov	r1, r3
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4413      	add	r3, r2
 800114e:	460a      	mov	r2, r1
 8001150:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<9;i++)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	3301      	adds	r3, #1
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2b08      	cmp	r3, #8
 800115c:	ddef      	ble.n	800113e <DS18b20_ReadScratchpad+0x1e>
	}
}
 800115e:	bf00      	nop
 8001160:	bf00      	nop
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <DS18b20_ReadTemp>:

float DS18b20_ReadTemp(DS18b20_Typedef* DS18b20_Cofnig)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	 float result;
	 do
	 {
		 result = (Get_Temp( DS18b20_Cofnig)/16.0f);
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ff9a 	bl	80010aa <Get_Temp>
 8001176:	4603      	mov	r3, r0
 8001178:	ee07 3a90 	vmov	s15, r3
 800117c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001180:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001184:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001188:	edc7 7a03 	vstr	s15, [r7, #12]
	 }while(result>85);
 800118c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001190:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80011b0 <DS18b20_ReadTemp+0x48>
 8001194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119c:	dce8      	bgt.n	8001170 <DS18b20_ReadTemp+0x8>

	 return result;
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	ee07 3a90 	vmov	s15, r3
}
 80011a4:	eeb0 0a67 	vmov.f32	s0, s15
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	42aa0000 	.word	0x42aa0000

080011b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	@ 0x28
 80011b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	4b44      	ldr	r3, [pc, #272]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	4a43      	ldr	r2, [pc, #268]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 80011d4:	f043 0304 	orr.w	r3, r3, #4
 80011d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011da:	4b41      	ldr	r3, [pc, #260]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	4b3d      	ldr	r3, [pc, #244]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	4a3c      	ldr	r2, [pc, #240]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 80011f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f6:	4b3a      	ldr	r3, [pc, #232]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	4b36      	ldr	r3, [pc, #216]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	4a35      	ldr	r2, [pc, #212]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6313      	str	r3, [r2, #48]	@ 0x30
 8001212:	4b33      	ldr	r3, [pc, #204]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	4b2f      	ldr	r3, [pc, #188]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001226:	4a2e      	ldr	r2, [pc, #184]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 8001228:	f043 0302 	orr.w	r3, r3, #2
 800122c:	6313      	str	r3, [r2, #48]	@ 0x30
 800122e:	4b2c      	ldr	r3, [pc, #176]	@ (80012e0 <MX_GPIO_Init+0x12c>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|termomet_Pin, GPIO_PIN_RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8001240:	4828      	ldr	r0, [pc, #160]	@ (80012e4 <MX_GPIO_Init+0x130>)
 8001242:	f001 fb3d 	bl	80028c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001246:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800124c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	4619      	mov	r1, r3
 800125c:	4822      	ldr	r0, [pc, #136]	@ (80012e8 <MX_GPIO_Init+0x134>)
 800125e:	f001 f993 	bl	8002588 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001262:	2301      	movs	r3, #1
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001266:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800126a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800126c:	2301      	movs	r3, #1
 800126e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	481c      	ldr	r0, [pc, #112]	@ (80012e8 <MX_GPIO_Init+0x134>)
 8001278:	f001 f986 	bl	8002588 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800127c:	2320      	movs	r3, #32
 800127e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001280:	2301      	movs	r3, #1
 8001282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4619      	mov	r1, r3
 8001292:	4814      	ldr	r0, [pc, #80]	@ (80012e4 <MX_GPIO_Init+0x130>)
 8001294:	f001 f978 	bl	8002588 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = termomet_Pin;
 8001298:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800129c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800129e:	2311      	movs	r3, #17
 80012a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a6:	2300      	movs	r3, #0
 80012a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(termomet_GPIO_Port, &GPIO_InitStruct);
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	4619      	mov	r1, r3
 80012b0:	480c      	ldr	r0, [pc, #48]	@ (80012e4 <MX_GPIO_Init+0x130>)
 80012b2:	f001 f969 	bl	8002588 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2100      	movs	r1, #0
 80012ba:	2006      	movs	r0, #6
 80012bc:	f001 f92d 	bl	800251a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80012c0:	2006      	movs	r0, #6
 80012c2:	f001 f946 	bl	8002552 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	2028      	movs	r0, #40	@ 0x28
 80012cc:	f001 f925 	bl	800251a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012d0:	2028      	movs	r0, #40	@ 0x28
 80012d2:	f001 f93e 	bl	8002552 <HAL_NVIC_EnableIRQ>

}
 80012d6:	bf00      	nop
 80012d8:	3728      	adds	r7, #40	@ 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40023800 	.word	0x40023800
 80012e4:	40020000 	.word	0x40020000
 80012e8:	40020800 	.word	0x40020800

080012ec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <MX_I2C1_Init+0x50>)
 80012f2:	4a13      	ldr	r2, [pc, #76]	@ (8001340 <MX_I2C1_Init+0x54>)
 80012f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012f6:	4b11      	ldr	r3, [pc, #68]	@ (800133c <MX_I2C1_Init+0x50>)
 80012f8:	4a12      	ldr	r2, [pc, #72]	@ (8001344 <MX_I2C1_Init+0x58>)
 80012fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012fc:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <MX_I2C1_Init+0x50>)
 80012fe:	2200      	movs	r2, #0
 8001300:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <MX_I2C1_Init+0x50>)
 8001304:	2200      	movs	r2, #0
 8001306:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001308:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <MX_I2C1_Init+0x50>)
 800130a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800130e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <MX_I2C1_Init+0x50>)
 8001312:	2200      	movs	r2, #0
 8001314:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <MX_I2C1_Init+0x50>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800131c:	4b07      	ldr	r3, [pc, #28]	@ (800133c <MX_I2C1_Init+0x50>)
 800131e:	2200      	movs	r2, #0
 8001320:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <MX_I2C1_Init+0x50>)
 8001324:	2200      	movs	r2, #0
 8001326:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001328:	4804      	ldr	r0, [pc, #16]	@ (800133c <MX_I2C1_Init+0x50>)
 800132a:	f001 fafb 	bl	8002924 <HAL_I2C_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001334:	f000 f938 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000200 	.word	0x20000200
 8001340:	40005400 	.word	0x40005400
 8001344:	000186a0 	.word	0x000186a0

08001348 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a19      	ldr	r2, [pc, #100]	@ (80013cc <HAL_I2C_MspInit+0x84>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d12b      	bne.n	80013c2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
 800136e:	4b18      	ldr	r3, [pc, #96]	@ (80013d0 <HAL_I2C_MspInit+0x88>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	4a17      	ldr	r2, [pc, #92]	@ (80013d0 <HAL_I2C_MspInit+0x88>)
 8001374:	f043 0302 	orr.w	r3, r3, #2
 8001378:	6313      	str	r3, [r2, #48]	@ 0x30
 800137a:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <HAL_I2C_MspInit+0x88>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	613b      	str	r3, [r7, #16]
 8001384:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001386:	23c0      	movs	r3, #192	@ 0xc0
 8001388:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800138a:	2312      	movs	r3, #18
 800138c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800138e:	2301      	movs	r3, #1
 8001390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001392:	2303      	movs	r3, #3
 8001394:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001396:	2304      	movs	r3, #4
 8001398:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	4619      	mov	r1, r3
 80013a0:	480c      	ldr	r0, [pc, #48]	@ (80013d4 <HAL_I2C_MspInit+0x8c>)
 80013a2:	f001 f8f1 	bl	8002588 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <HAL_I2C_MspInit+0x88>)
 80013ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ae:	4a08      	ldr	r2, [pc, #32]	@ (80013d0 <HAL_I2C_MspInit+0x88>)
 80013b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b6:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <HAL_I2C_MspInit+0x88>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013c2:	bf00      	nop
 80013c4:	3728      	adds	r7, #40	@ 0x28
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40005400 	.word	0x40005400
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40020400 	.word	0x40020400

080013d8 <main>:
  * @brief  The application entry point.
  * @retval int
  */
uint32_t tick;
int main(void)
{
 80013d8:	b5b0      	push	{r4, r5, r7, lr}
 80013da:	b08c      	sub	sp, #48	@ 0x30
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013de:	f000 ff2b 	bl	8002238 <HAL_Init>

  /* USER CODE BEGIN Init */
  htermostat.temp.tempMin = 19;
 80013e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001490 <main+0xb8>)
 80013e4:	2213      	movs	r2, #19
 80013e6:	705a      	strb	r2, [r3, #1]
  htermostat.temp.tempMax = 23;
 80013e8:	4b29      	ldr	r3, [pc, #164]	@ (8001490 <main+0xb8>)
 80013ea:	2217      	movs	r2, #23
 80013ec:	701a      	strb	r2, [r3, #0]
  htermostat.temp.userTemp = htermostat.temp.tempMin;
 80013ee:	4b28      	ldr	r3, [pc, #160]	@ (8001490 <main+0xb8>)
 80013f0:	785b      	ldrb	r3, [r3, #1]
 80013f2:	ee07 3a90 	vmov	s15, r3
 80013f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013fa:	4b25      	ldr	r3, [pc, #148]	@ (8001490 <main+0xb8>)
 80013fc:	edc3 7a01 	vstr	s15, [r3, #4]
  termo.DS18b20_Pin = termomet_Pin;
 8001400:	4b24      	ldr	r3, [pc, #144]	@ (8001494 <main+0xbc>)
 8001402:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001406:	821a      	strh	r2, [r3, #16]
  termo.DS18b20_Port = termomet_GPIO_Port;
 8001408:	4b22      	ldr	r3, [pc, #136]	@ (8001494 <main+0xbc>)
 800140a:	4a23      	ldr	r2, [pc, #140]	@ (8001498 <main+0xc0>)
 800140c:	60da      	str	r2, [r3, #12]
  termo.htim = htim3;
 800140e:	4b21      	ldr	r3, [pc, #132]	@ (8001494 <main+0xbc>)
 8001410:	4a22      	ldr	r2, [pc, #136]	@ (800149c <main+0xc4>)
 8001412:	3314      	adds	r3, #20
 8001414:	4611      	mov	r1, r2
 8001416:	2248      	movs	r2, #72	@ 0x48
 8001418:	4618      	mov	r0, r3
 800141a:	f004 fa64 	bl	80058e6 <memcpy>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800141e:	f000 f845 	bl	80014ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001422:	f7ff fec7 	bl	80011b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001426:	f000 fe6b 	bl	8002100 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800142a:	f7ff ff5f 	bl	80012ec <MX_I2C1_Init>
  MX_TIM1_Init();
 800142e:	f000 fd57 	bl	8001ee0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001432:	f000 fdad 	bl	8001f90 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8001436:	4819      	ldr	r0, [pc, #100]	@ (800149c <main+0xc4>)
 8001438:	f002 fc0a 	bl	8003c50 <HAL_TIM_Base_Start>
   oled = menu_Init(GPIO_PIN_0,&htim1);
 800143c:	4c18      	ldr	r4, [pc, #96]	@ (80014a0 <main+0xc8>)
 800143e:	463b      	mov	r3, r7
 8001440:	4a18      	ldr	r2, [pc, #96]	@ (80014a4 <main+0xcc>)
 8001442:	2101      	movs	r1, #1
 8001444:	4618      	mov	r0, r3
 8001446:	f000 f8b5 	bl	80015b4 <menu_Init>
 800144a:	4625      	mov	r5, r4
 800144c:	463c      	mov	r4, r7
 800144e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001450:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001452:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001454:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001456:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800145a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
   DS18b20_Start(&termo);
 800145e:	480d      	ldr	r0, [pc, #52]	@ (8001494 <main+0xbc>)
 8001460:	f7ff fe4b 	bl	80010fa <DS18b20_Start>
   //htermostat = termostat_Init();
  HAL_Delay(1);
 8001464:	2001      	movs	r0, #1
 8001466:	f000 ff59 	bl	800231c <HAL_Delay>
  HAL_TIM_Base_Start(&htim1);
 800146a:	480e      	ldr	r0, [pc, #56]	@ (80014a4 <main+0xcc>)
 800146c:	f002 fbf0 	bl	8003c50 <HAL_TIM_Base_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(HAL_GetTick()>1000)
 8001470:	f000 ff48 	bl	8002304 <HAL_GetTick>
 8001474:	4603      	mov	r3, r0
 8001476:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800147a:	d9f9      	bls.n	8001470 <main+0x98>
	  {

		  menu_displayCurrentMenu(&oled);
 800147c:	4808      	ldr	r0, [pc, #32]	@ (80014a0 <main+0xc8>)
 800147e:	f000 fb07 	bl	8001a90 <menu_displayCurrentMenu>
		  tick=HAL_GetTick();
 8001482:	f000 ff3f 	bl	8002304 <HAL_GetTick>
 8001486:	4603      	mov	r3, r0
 8001488:	4a07      	ldr	r2, [pc, #28]	@ (80014a8 <main+0xd0>)
 800148a:	6013      	str	r3, [r2, #0]
	  if(HAL_GetTick()>1000)
 800148c:	e7f0      	b.n	8001470 <main+0x98>
 800148e:	bf00      	nop
 8001490:	200002b0 	.word	0x200002b0
 8001494:	20000254 	.word	0x20000254
 8001498:	40020000 	.word	0x40020000
 800149c:	2000033c 	.word	0x2000033c
 80014a0:	200002c0 	.word	0x200002c0
 80014a4:	200002f4 	.word	0x200002f4
 80014a8:	200002ec 	.word	0x200002ec

080014ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b094      	sub	sp, #80	@ 0x50
 80014b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014b2:	f107 0320 	add.w	r3, r7, #32
 80014b6:	2230      	movs	r2, #48	@ 0x30
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f004 f993 	bl	80057e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c0:	f107 030c 	add.w	r3, r7, #12
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d0:	2300      	movs	r3, #0
 80014d2:	60bb      	str	r3, [r7, #8]
 80014d4:	4b28      	ldr	r3, [pc, #160]	@ (8001578 <SystemClock_Config+0xcc>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d8:	4a27      	ldr	r2, [pc, #156]	@ (8001578 <SystemClock_Config+0xcc>)
 80014da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014de:	6413      	str	r3, [r2, #64]	@ 0x40
 80014e0:	4b25      	ldr	r3, [pc, #148]	@ (8001578 <SystemClock_Config+0xcc>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014ec:	2300      	movs	r3, #0
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	4b22      	ldr	r3, [pc, #136]	@ (800157c <SystemClock_Config+0xd0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a21      	ldr	r2, [pc, #132]	@ (800157c <SystemClock_Config+0xd0>)
 80014f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014fa:	6013      	str	r3, [r2, #0]
 80014fc:	4b1f      	ldr	r3, [pc, #124]	@ (800157c <SystemClock_Config+0xd0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001508:	2302      	movs	r3, #2
 800150a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800150c:	2301      	movs	r3, #1
 800150e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001510:	2310      	movs	r3, #16
 8001512:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001514:	2302      	movs	r3, #2
 8001516:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001518:	2300      	movs	r3, #0
 800151a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800151c:	2310      	movs	r3, #16
 800151e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001520:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001524:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001526:	2304      	movs	r3, #4
 8001528:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800152a:	2304      	movs	r3, #4
 800152c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800152e:	f107 0320 	add.w	r3, r7, #32
 8001532:	4618      	mov	r0, r3
 8001534:	f001 fea4 	bl	8003280 <HAL_RCC_OscConfig>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800153e:	f000 f833 	bl	80015a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001542:	230f      	movs	r3, #15
 8001544:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001546:	2302      	movs	r3, #2
 8001548:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800154e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001552:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001554:	2300      	movs	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001558:	f107 030c 	add.w	r3, r7, #12
 800155c:	2102      	movs	r1, #2
 800155e:	4618      	mov	r0, r3
 8001560:	f002 f906 	bl	8003770 <HAL_RCC_ClockConfig>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800156a:	f000 f81d 	bl	80015a8 <Error_Handler>
  }
}
 800156e:	bf00      	nop
 8001570:	3750      	adds	r7, #80	@ 0x50
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800
 800157c:	40007000 	.word	0x40007000

08001580 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	80fb      	strh	r3, [r7, #6]
  if(oled.hardwareConfig.button_pin == GPIO_Pin)
 800158a:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <HAL_GPIO_EXTI_Callback+0x24>)
 800158c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800158e:	88fa      	ldrh	r2, [r7, #6]
 8001590:	429a      	cmp	r2, r3
 8001592:	d102      	bne.n	800159a <HAL_GPIO_EXTI_Callback+0x1a>
  {

    menu_process_IRQ(&oled);
 8001594:	4803      	ldr	r0, [pc, #12]	@ (80015a4 <HAL_GPIO_EXTI_Callback+0x24>)
 8001596:	f000 fa4d 	bl	8001a34 <menu_process_IRQ>
  }
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200002c0 	.word	0x200002c0

080015a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ac:	b672      	cpsid	i
}
 80015ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <Error_Handler+0x8>

080015b4 <menu_Init>:

extern termostat_Typedef htermostat;


menu_Typedef menu_Init(uint16_t GPIO_Pin,TIM_HandleTypeDef* htim)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b090      	sub	sp, #64	@ 0x40
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	460b      	mov	r3, r1
 80015be:	607a      	str	r2, [r7, #4]
 80015c0:	817b      	strh	r3, [r7, #10]

	 ssd1306_Init();
 80015c2:	f003 f99d 	bl	8004900 <ssd1306_Init>
	 return (menu_Typedef){
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2200      	movs	r2, #0
 80015d0:	705a      	strb	r2, [r3, #1]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	4a10      	ldr	r2, [pc, #64]	@ (8001618 <menu_Init+0x64>)
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	4a10      	ldr	r2, [pc, #64]	@ (800161c <menu_Init+0x68>)
 80015dc:	609a      	str	r2, [r3, #8]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	4a0f      	ldr	r2, [pc, #60]	@ (8001620 <menu_Init+0x6c>)
 80015e2:	60da      	str	r2, [r3, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001624 <menu_Init+0x70>)
 80015e8:	611a      	str	r2, [r3, #16]
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001628 <menu_Init+0x74>)
 80015ee:	615a      	str	r2, [r3, #20]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4a0e      	ldr	r2, [pc, #56]	@ (800162c <menu_Init+0x78>)
 80015f4:	619a      	str	r2, [r3, #24]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001630 <menu_Init+0x7c>)
 80015fa:	61da      	str	r2, [r3, #28]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001634 <menu_Init+0x80>)
 8001600:	621a      	str	r2, [r3, #32]
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	897a      	ldrh	r2, [r7, #10]
 8001606:	849a      	strh	r2, [r3, #36]	@ 0x24
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	629a      	str	r2, [r3, #40]	@ 0x28
	 	.hardwareConfig = {.button_pin = GPIO_Pin,htim = htim},
	 };



}
 800160e:	68f8      	ldr	r0, [r7, #12]
 8001610:	3740      	adds	r7, #64	@ 0x40
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	08001855 	.word	0x08001855
 800161c:	080018cd 	.word	0x080018cd
 8001620:	08001945 	.word	0x08001945
 8001624:	080019bd 	.word	0x080019bd
 8001628:	08001689 	.word	0x08001689
 800162c:	0800175d 	.word	0x0800175d
 8001630:	080017cd 	.word	0x080017cd
 8001634:	08001639 	.word	0x08001639

08001638 <menu_displaySleep>:


void menu_displaySleep(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
	   *   NAURA!*
	   *   		 *
	   * ****************
	   *
	   */	
		ssd1306_Fill(Black);
 800163c:	2000      	movs	r0, #0
 800163e:	f003 f9c9 	bl	80049d4 <ssd1306_Fill>
		ssd1306_SetCursor(0, 30);
 8001642:	211e      	movs	r1, #30
 8001644:	2000      	movs	r0, #0
 8001646:	f003 fb07 	bl	8004c58 <ssd1306_SetCursor>
		ssd1306_WriteString("Ide SPAC", Font_7x10, White);
 800164a:	4a0c      	ldr	r2, [pc, #48]	@ (800167c <menu_displaySleep+0x44>)
 800164c:	2301      	movs	r3, #1
 800164e:	ca06      	ldmia	r2, {r1, r2}
 8001650:	480b      	ldr	r0, [pc, #44]	@ (8001680 <menu_displaySleep+0x48>)
 8001652:	f003 fadb 	bl	8004c0c <ssd1306_WriteString>
		ssd1306_SetCursor(0, 42);
 8001656:	212a      	movs	r1, #42	@ 0x2a
 8001658:	2000      	movs	r0, #0
 800165a:	f003 fafd 	bl	8004c58 <ssd1306_SetCursor>
		ssd1306_WriteString("NARUA!", Font_7x10, White);
 800165e:	4a07      	ldr	r2, [pc, #28]	@ (800167c <menu_displaySleep+0x44>)
 8001660:	2301      	movs	r3, #1
 8001662:	ca06      	ldmia	r2, {r1, r2}
 8001664:	4807      	ldr	r0, [pc, #28]	@ (8001684 <menu_displaySleep+0x4c>)
 8001666:	f003 fad1 	bl	8004c0c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 800166a:	f003 f9cb 	bl	8004a04 <ssd1306_UpdateScreen>

		HAL_Delay(2000);
 800166e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001672:	f000 fe53 	bl	800231c <HAL_Delay>
		//TERMOSTAT_PUT_TO_SLEEP();
	

}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	2000000c 	.word	0x2000000c
 8001680:	08007998 	.word	0x08007998
 8001684:	080079a4 	.word	0x080079a4

08001688 <menu_displaySetTemp>:
void menu_displaySetTemp(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
	   *   Wcisnij aby*
	   *   potwierdzic*
	   * ****************
	   *
	   */
	  ssd1306_Fill(Black);
 800168e:	2000      	movs	r0, #0
 8001690:	f003 f9a0 	bl	80049d4 <ssd1306_Fill>
	    //termostat_readTemp(&htermostat);
	  if(htermostat.temp.userTemp <= htermostat.temp.tempMax && htermostat.temp.userTemp >= htermostat.temp.tempMin)
 8001694:	4b2a      	ldr	r3, [pc, #168]	@ (8001740 <menu_displaySetTemp+0xb8>)
 8001696:	ed93 7a01 	vldr	s14, [r3, #4]
 800169a:	4b29      	ldr	r3, [pc, #164]	@ (8001740 <menu_displaySetTemp+0xb8>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	ee07 3a90 	vmov	s15, r3
 80016a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ae:	d823      	bhi.n	80016f8 <menu_displaySetTemp+0x70>
 80016b0:	4b23      	ldr	r3, [pc, #140]	@ (8001740 <menu_displaySetTemp+0xb8>)
 80016b2:	ed93 7a01 	vldr	s14, [r3, #4]
 80016b6:	4b22      	ldr	r3, [pc, #136]	@ (8001740 <menu_displaySetTemp+0xb8>)
 80016b8:	785b      	ldrb	r3, [r3, #1]
 80016ba:	ee07 3a90 	vmov	s15, r3
 80016be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ca:	db15      	blt.n	80016f8 <menu_displaySetTemp+0x70>
	  {
		sprintf(buff,"%.2f",htermostat.temp.userTemp);
 80016cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <menu_displaySetTemp+0xb8>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7fe ff41 	bl	8000558 <__aeabi_f2d>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4638      	mov	r0, r7
 80016dc:	4919      	ldr	r1, [pc, #100]	@ (8001744 <menu_displaySetTemp+0xbc>)
 80016de:	f004 f81f 	bl	8005720 <siprintf>
		ssd1306_SetCursor(48, 25);
 80016e2:	2119      	movs	r1, #25
 80016e4:	2030      	movs	r0, #48	@ 0x30
 80016e6:	f003 fab7 	bl	8004c58 <ssd1306_SetCursor>
		ssd1306_WriteString(&buff, Font_16x26, White);
 80016ea:	4a17      	ldr	r2, [pc, #92]	@ (8001748 <menu_displaySetTemp+0xc0>)
 80016ec:	4638      	mov	r0, r7
 80016ee:	2301      	movs	r3, #1
 80016f0:	ca06      	ldmia	r2, {r1, r2}
 80016f2:	f003 fa8b 	bl	8004c0c <ssd1306_WriteString>
	  {
 80016f6:	e009      	b.n	800170c <menu_displaySetTemp+0x84>
	  }
	else
	  {
			ssd1306_SetCursor(0, 25);
 80016f8:	2119      	movs	r1, #25
 80016fa:	2000      	movs	r0, #0
 80016fc:	f003 faac 	bl	8004c58 <ssd1306_SetCursor>
			ssd1306_WriteString("poza limitem", Font_7x10, White);
 8001700:	4a12      	ldr	r2, [pc, #72]	@ (800174c <menu_displaySetTemp+0xc4>)
 8001702:	2301      	movs	r3, #1
 8001704:	ca06      	ldmia	r2, {r1, r2}
 8001706:	4812      	ldr	r0, [pc, #72]	@ (8001750 <menu_displaySetTemp+0xc8>)
 8001708:	f003 fa80 	bl	8004c0c <ssd1306_WriteString>
	  }
	ssd1306_SetCursor(0,0);
 800170c:	2100      	movs	r1, #0
 800170e:	2000      	movs	r0, #0
 8001710:	f003 faa2 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Ustawiona", Font_7x10, White);
 8001714:	4a0d      	ldr	r2, [pc, #52]	@ (800174c <menu_displaySetTemp+0xc4>)
 8001716:	2301      	movs	r3, #1
 8001718:	ca06      	ldmia	r2, {r1, r2}
 800171a:	480e      	ldr	r0, [pc, #56]	@ (8001754 <menu_displaySetTemp+0xcc>)
 800171c:	f003 fa76 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0,13);
 8001720:	210d      	movs	r1, #13
 8001722:	2000      	movs	r0, #0
 8001724:	f003 fa98 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("temperatura", Font_7x10, White);
 8001728:	4a08      	ldr	r2, [pc, #32]	@ (800174c <menu_displaySetTemp+0xc4>)
 800172a:	2301      	movs	r3, #1
 800172c:	ca06      	ldmia	r2, {r1, r2}
 800172e:	480a      	ldr	r0, [pc, #40]	@ (8001758 <menu_displaySetTemp+0xd0>)
 8001730:	f003 fa6c 	bl	8004c0c <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001734:	f003 f966 	bl	8004a04 <ssd1306_UpdateScreen>

		

}
 8001738:	bf00      	nop
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200002b0 	.word	0x200002b0
 8001744:	080079ac 	.word	0x080079ac
 8001748:	20000014 	.word	0x20000014
 800174c:	2000000c 	.word	0x2000000c
 8001750:	080079b4 	.word	0x080079b4
 8001754:	080079c4 	.word	0x080079c4
 8001758:	080079d0 	.word	0x080079d0

0800175c <menu_displayOn_OffFan>:
void menu_displayOn_OffFan(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	   *   WL		*
	   *   			*
	   * ****************
	   *
	   */
		ssd1306_Fill(Black);
 8001760:	2000      	movs	r0, #0
 8001762:	f003 f937 	bl	80049d4 <ssd1306_Fill>
		 ssd1306_SetCursor(0, 0);
 8001766:	2100      	movs	r1, #0
 8001768:	2000      	movs	r0, #0
 800176a:	f003 fa75 	bl	8004c58 <ssd1306_SetCursor>
		 ssd1306_WriteString("Wiatrak ", Font_7x10, White);
 800176e:	4a11      	ldr	r2, [pc, #68]	@ (80017b4 <menu_displayOn_OffFan+0x58>)
 8001770:	2301      	movs	r3, #1
 8001772:	ca06      	ldmia	r2, {r1, r2}
 8001774:	4810      	ldr	r0, [pc, #64]	@ (80017b8 <menu_displayOn_OffFan+0x5c>)
 8001776:	f003 fa49 	bl	8004c0c <ssd1306_WriteString>
		 ssd1306_SetCursor(0, 30);
 800177a:	211e      	movs	r1, #30
 800177c:	2000      	movs	r0, #0
 800177e:	f003 fa6b 	bl	8004c58 <ssd1306_SetCursor>

		if(htermostat.on_offFan==FAN_ON)
 8001782:	4b0e      	ldr	r3, [pc, #56]	@ (80017bc <menu_displayOn_OffFan+0x60>)
 8001784:	7b1b      	ldrb	r3, [r3, #12]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d105      	bne.n	8001796 <menu_displayOn_OffFan+0x3a>
			 ssd1306_WriteString("Wl", Font_16x26, White);
 800178a:	4a0d      	ldr	r2, [pc, #52]	@ (80017c0 <menu_displayOn_OffFan+0x64>)
 800178c:	2301      	movs	r3, #1
 800178e:	ca06      	ldmia	r2, {r1, r2}
 8001790:	480c      	ldr	r0, [pc, #48]	@ (80017c4 <menu_displayOn_OffFan+0x68>)
 8001792:	f003 fa3b 	bl	8004c0c <ssd1306_WriteString>


		 if(htermostat.on_offFan==FAN_OFF)
 8001796:	4b09      	ldr	r3, [pc, #36]	@ (80017bc <menu_displayOn_OffFan+0x60>)
 8001798:	7b1b      	ldrb	r3, [r3, #12]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d105      	bne.n	80017aa <menu_displayOn_OffFan+0x4e>
			 ssd1306_WriteString("Wyl", Font_16x26, White);
 800179e:	4a08      	ldr	r2, [pc, #32]	@ (80017c0 <menu_displayOn_OffFan+0x64>)
 80017a0:	2301      	movs	r3, #1
 80017a2:	ca06      	ldmia	r2, {r1, r2}
 80017a4:	4808      	ldr	r0, [pc, #32]	@ (80017c8 <menu_displayOn_OffFan+0x6c>)
 80017a6:	f003 fa31 	bl	8004c0c <ssd1306_WriteString>

		 ssd1306_UpdateScreen();
 80017aa:	f003 f92b 	bl	8004a04 <ssd1306_UpdateScreen>

}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	2000000c 	.word	0x2000000c
 80017b8:	080079dc 	.word	0x080079dc
 80017bc:	200002b0 	.word	0x200002b0
 80017c0:	20000014 	.word	0x20000014
 80017c4:	080079e8 	.word	0x080079e8
 80017c8:	080079ec 	.word	0x080079ec

080017cc <menu_displayDisplayTemp>:
void menu_displayDisplayTemp(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
	   *   |	|*
	   * ****************
	   *
	   */

	  	ssd1306_Fill(Black);
 80017d2:	2000      	movs	r0, #0
 80017d4:	f003 f8fe 	bl	80049d4 <ssd1306_Fill>
	    termostat_readTemp(&htermostat);
 80017d8:	4818      	ldr	r0, [pc, #96]	@ (800183c <menu_displayDisplayTemp+0x70>)
 80017da:	f000 fb6f 	bl	8001ebc <termostat_readTemp>

		ssd1306_SetCursor(0,0);
 80017de:	2100      	movs	r1, #0
 80017e0:	2000      	movs	r0, #0
 80017e2:	f003 fa39 	bl	8004c58 <ssd1306_SetCursor>
		ssd1306_WriteString("Aktualna", Font_7x10, White);
 80017e6:	4a16      	ldr	r2, [pc, #88]	@ (8001840 <menu_displayDisplayTemp+0x74>)
 80017e8:	2301      	movs	r3, #1
 80017ea:	ca06      	ldmia	r2, {r1, r2}
 80017ec:	4815      	ldr	r0, [pc, #84]	@ (8001844 <menu_displayDisplayTemp+0x78>)
 80017ee:	f003 fa0d 	bl	8004c0c <ssd1306_WriteString>
		ssd1306_SetCursor(0,13);
 80017f2:	210d      	movs	r1, #13
 80017f4:	2000      	movs	r0, #0
 80017f6:	f003 fa2f 	bl	8004c58 <ssd1306_SetCursor>
		ssd1306_WriteString("temperatura", Font_7x10, White);
 80017fa:	4a11      	ldr	r2, [pc, #68]	@ (8001840 <menu_displayDisplayTemp+0x74>)
 80017fc:	2301      	movs	r3, #1
 80017fe:	ca06      	ldmia	r2, {r1, r2}
 8001800:	4811      	ldr	r0, [pc, #68]	@ (8001848 <menu_displayDisplayTemp+0x7c>)
 8001802:	f003 fa03 	bl	8004c0c <ssd1306_WriteString>
		ssd1306_SetCursor(48, 25);
 8001806:	2119      	movs	r1, #25
 8001808:	2030      	movs	r0, #48	@ 0x30
 800180a:	f003 fa25 	bl	8004c58 <ssd1306_SetCursor>
		sprintf(buff,"%.2f",htermostat.temp.realTemp);
 800180e:	4b0b      	ldr	r3, [pc, #44]	@ (800183c <menu_displayDisplayTemp+0x70>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	4618      	mov	r0, r3
 8001814:	f7fe fea0 	bl	8000558 <__aeabi_f2d>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4638      	mov	r0, r7
 800181e:	490b      	ldr	r1, [pc, #44]	@ (800184c <menu_displayDisplayTemp+0x80>)
 8001820:	f003 ff7e 	bl	8005720 <siprintf>
		ssd1306_WriteString(&buff, Font_16x26, White);
 8001824:	4a0a      	ldr	r2, [pc, #40]	@ (8001850 <menu_displayDisplayTemp+0x84>)
 8001826:	4638      	mov	r0, r7
 8001828:	2301      	movs	r3, #1
 800182a:	ca06      	ldmia	r2, {r1, r2}
 800182c:	f003 f9ee 	bl	8004c0c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8001830:	f003 f8e8 	bl	8004a04 <ssd1306_UpdateScreen>
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	200002b0 	.word	0x200002b0
 8001840:	2000000c 	.word	0x2000000c
 8001844:	080079f0 	.word	0x080079f0
 8001848:	080079d0 	.word	0x080079d0
 800184c:	080079ac 	.word	0x080079ac
 8001850:	20000014 	.word	0x20000014

08001854 <menu_chooseSetTemp>:


void menu_chooseSetTemp(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
   * 3.Show temp	*
   * 4. Sleep		*
   * ****************
   *
   */
	ssd1306_Fill(Black);
 8001858:	2000      	movs	r0, #0
 800185a:	f003 f8bb 	bl	80049d4 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 800185e:	2100      	movs	r1, #0
 8001860:	2000      	movs	r0, #0
 8001862:	f003 f9f9 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Ustaw temp.", Font_7x10, Black); // Wybrana opcja
 8001866:	4a14      	ldr	r2, [pc, #80]	@ (80018b8 <menu_chooseSetTemp+0x64>)
 8001868:	2300      	movs	r3, #0
 800186a:	ca06      	ldmia	r2, {r1, r2}
 800186c:	4813      	ldr	r0, [pc, #76]	@ (80018bc <menu_chooseSetTemp+0x68>)
 800186e:	f003 f9cd 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 16);
 8001872:	2110      	movs	r1, #16
 8001874:	2000      	movs	r0, #0
 8001876:	f003 f9ef 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Wiatrak wl/wyl", Font_7x10, White); // Nie wybrana opcja
 800187a:	4a0f      	ldr	r2, [pc, #60]	@ (80018b8 <menu_chooseSetTemp+0x64>)
 800187c:	2301      	movs	r3, #1
 800187e:	ca06      	ldmia	r2, {r1, r2}
 8001880:	480f      	ldr	r0, [pc, #60]	@ (80018c0 <menu_chooseSetTemp+0x6c>)
 8001882:	f003 f9c3 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 32);
 8001886:	2120      	movs	r1, #32
 8001888:	2000      	movs	r0, #0
 800188a:	f003 f9e5 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Wysw. temp", Font_7x10, White);
 800188e:	4a0a      	ldr	r2, [pc, #40]	@ (80018b8 <menu_chooseSetTemp+0x64>)
 8001890:	2301      	movs	r3, #1
 8001892:	ca06      	ldmia	r2, {r1, r2}
 8001894:	480b      	ldr	r0, [pc, #44]	@ (80018c4 <menu_chooseSetTemp+0x70>)
 8001896:	f003 f9b9 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 48);
 800189a:	2130      	movs	r1, #48	@ 0x30
 800189c:	2000      	movs	r0, #0
 800189e:	f003 f9db 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Uspij", Font_7x10, White);
 80018a2:	4a05      	ldr	r2, [pc, #20]	@ (80018b8 <menu_chooseSetTemp+0x64>)
 80018a4:	2301      	movs	r3, #1
 80018a6:	ca06      	ldmia	r2, {r1, r2}
 80018a8:	4807      	ldr	r0, [pc, #28]	@ (80018c8 <menu_chooseSetTemp+0x74>)
 80018aa:	f003 f9af 	bl	8004c0c <ssd1306_WriteString>

	 ssd1306_UpdateScreen();
 80018ae:	f003 f8a9 	bl	8004a04 <ssd1306_UpdateScreen>


}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	2000000c 	.word	0x2000000c
 80018bc:	080079fc 	.word	0x080079fc
 80018c0:	08007a08 	.word	0x08007a08
 80018c4:	08007a18 	.word	0x08007a18
 80018c8:	08007a24 	.word	0x08007a24

080018cc <menu_chooseOn_OffFan>:
void menu_chooseOn_OffFan(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
   * 3.Show temp	*
   * 4. Sleep		*
   * ****************
   *
   */
	ssd1306_Fill(Black);
 80018d0:	2000      	movs	r0, #0
 80018d2:	f003 f87f 	bl	80049d4 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 80018d6:	2100      	movs	r1, #0
 80018d8:	2000      	movs	r0, #0
 80018da:	f003 f9bd 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Ustaw temp.", Font_7x10, White); // Wybrana opcja
 80018de:	4a14      	ldr	r2, [pc, #80]	@ (8001930 <menu_chooseOn_OffFan+0x64>)
 80018e0:	2301      	movs	r3, #1
 80018e2:	ca06      	ldmia	r2, {r1, r2}
 80018e4:	4813      	ldr	r0, [pc, #76]	@ (8001934 <menu_chooseOn_OffFan+0x68>)
 80018e6:	f003 f991 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 16);
 80018ea:	2110      	movs	r1, #16
 80018ec:	2000      	movs	r0, #0
 80018ee:	f003 f9b3 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Wiatrak wl/wyl", Font_7x10, Black); // Nie wybrana opcja
 80018f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001930 <menu_chooseOn_OffFan+0x64>)
 80018f4:	2300      	movs	r3, #0
 80018f6:	ca06      	ldmia	r2, {r1, r2}
 80018f8:	480f      	ldr	r0, [pc, #60]	@ (8001938 <menu_chooseOn_OffFan+0x6c>)
 80018fa:	f003 f987 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 32);
 80018fe:	2120      	movs	r1, #32
 8001900:	2000      	movs	r0, #0
 8001902:	f003 f9a9 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Wysw. temp", Font_7x10, White);
 8001906:	4a0a      	ldr	r2, [pc, #40]	@ (8001930 <menu_chooseOn_OffFan+0x64>)
 8001908:	2301      	movs	r3, #1
 800190a:	ca06      	ldmia	r2, {r1, r2}
 800190c:	480b      	ldr	r0, [pc, #44]	@ (800193c <menu_chooseOn_OffFan+0x70>)
 800190e:	f003 f97d 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 48);
 8001912:	2130      	movs	r1, #48	@ 0x30
 8001914:	2000      	movs	r0, #0
 8001916:	f003 f99f 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Uspij", Font_7x10, White);
 800191a:	4a05      	ldr	r2, [pc, #20]	@ (8001930 <menu_chooseOn_OffFan+0x64>)
 800191c:	2301      	movs	r3, #1
 800191e:	ca06      	ldmia	r2, {r1, r2}
 8001920:	4807      	ldr	r0, [pc, #28]	@ (8001940 <menu_chooseOn_OffFan+0x74>)
 8001922:	f003 f973 	bl	8004c0c <ssd1306_WriteString>

	 ssd1306_UpdateScreen();
 8001926:	f003 f86d 	bl	8004a04 <ssd1306_UpdateScreen>


}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	2000000c 	.word	0x2000000c
 8001934:	080079fc 	.word	0x080079fc
 8001938:	08007a08 	.word	0x08007a08
 800193c:	08007a18 	.word	0x08007a18
 8001940:	08007a24 	.word	0x08007a24

08001944 <menu_chooseDisplayTemp>:
void menu_chooseDisplayTemp(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
   * 4. Sleep		*
   * ****************
   *
   */

	ssd1306_Fill(Black);
 8001948:	2000      	movs	r0, #0
 800194a:	f003 f843 	bl	80049d4 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 800194e:	2100      	movs	r1, #0
 8001950:	2000      	movs	r0, #0
 8001952:	f003 f981 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Ustaw temp.", Font_7x10, White); // Wybrana opcja
 8001956:	4a14      	ldr	r2, [pc, #80]	@ (80019a8 <menu_chooseDisplayTemp+0x64>)
 8001958:	2301      	movs	r3, #1
 800195a:	ca06      	ldmia	r2, {r1, r2}
 800195c:	4813      	ldr	r0, [pc, #76]	@ (80019ac <menu_chooseDisplayTemp+0x68>)
 800195e:	f003 f955 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 16);
 8001962:	2110      	movs	r1, #16
 8001964:	2000      	movs	r0, #0
 8001966:	f003 f977 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Wiatrak wl/wyl", Font_7x10, White); // Nie wybrana opcja
 800196a:	4a0f      	ldr	r2, [pc, #60]	@ (80019a8 <menu_chooseDisplayTemp+0x64>)
 800196c:	2301      	movs	r3, #1
 800196e:	ca06      	ldmia	r2, {r1, r2}
 8001970:	480f      	ldr	r0, [pc, #60]	@ (80019b0 <menu_chooseDisplayTemp+0x6c>)
 8001972:	f003 f94b 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 32);
 8001976:	2120      	movs	r1, #32
 8001978:	2000      	movs	r0, #0
 800197a:	f003 f96d 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Wysw. temp", Font_7x10, Black);
 800197e:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <menu_chooseDisplayTemp+0x64>)
 8001980:	2300      	movs	r3, #0
 8001982:	ca06      	ldmia	r2, {r1, r2}
 8001984:	480b      	ldr	r0, [pc, #44]	@ (80019b4 <menu_chooseDisplayTemp+0x70>)
 8001986:	f003 f941 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 48);
 800198a:	2130      	movs	r1, #48	@ 0x30
 800198c:	2000      	movs	r0, #0
 800198e:	f003 f963 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Uspij", Font_7x10, White);
 8001992:	4a05      	ldr	r2, [pc, #20]	@ (80019a8 <menu_chooseDisplayTemp+0x64>)
 8001994:	2301      	movs	r3, #1
 8001996:	ca06      	ldmia	r2, {r1, r2}
 8001998:	4807      	ldr	r0, [pc, #28]	@ (80019b8 <menu_chooseDisplayTemp+0x74>)
 800199a:	f003 f937 	bl	8004c0c <ssd1306_WriteString>

	 ssd1306_UpdateScreen();
 800199e:	f003 f831 	bl	8004a04 <ssd1306_UpdateScreen>


}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	2000000c 	.word	0x2000000c
 80019ac:	080079fc 	.word	0x080079fc
 80019b0:	08007a08 	.word	0x08007a08
 80019b4:	08007a18 	.word	0x08007a18
 80019b8:	08007a24 	.word	0x08007a24

080019bc <menu_chooseSleep>:
void menu_chooseSleep(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
   * 3.Show temp	*
   * 4. Sleep		*
   * ****************
   *
   */
	ssd1306_Fill(Black);
 80019c0:	2000      	movs	r0, #0
 80019c2:	f003 f807 	bl	80049d4 <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 80019c6:	2100      	movs	r1, #0
 80019c8:	2000      	movs	r0, #0
 80019ca:	f003 f945 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Ustaw temp.", Font_7x10, White); // Wybrana opcja
 80019ce:	4a14      	ldr	r2, [pc, #80]	@ (8001a20 <menu_chooseSleep+0x64>)
 80019d0:	2301      	movs	r3, #1
 80019d2:	ca06      	ldmia	r2, {r1, r2}
 80019d4:	4813      	ldr	r0, [pc, #76]	@ (8001a24 <menu_chooseSleep+0x68>)
 80019d6:	f003 f919 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 16);
 80019da:	2110      	movs	r1, #16
 80019dc:	2000      	movs	r0, #0
 80019de:	f003 f93b 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Wiatrak wl/wyl", Font_7x10, White); // Nie wybrana opcja
 80019e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001a20 <menu_chooseSleep+0x64>)
 80019e4:	2301      	movs	r3, #1
 80019e6:	ca06      	ldmia	r2, {r1, r2}
 80019e8:	480f      	ldr	r0, [pc, #60]	@ (8001a28 <menu_chooseSleep+0x6c>)
 80019ea:	f003 f90f 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 32);
 80019ee:	2120      	movs	r1, #32
 80019f0:	2000      	movs	r0, #0
 80019f2:	f003 f931 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Wysw. temp", Font_7x10, White);
 80019f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a20 <menu_chooseSleep+0x64>)
 80019f8:	2301      	movs	r3, #1
 80019fa:	ca06      	ldmia	r2, {r1, r2}
 80019fc:	480b      	ldr	r0, [pc, #44]	@ (8001a2c <menu_chooseSleep+0x70>)
 80019fe:	f003 f905 	bl	8004c0c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 48);
 8001a02:	2130      	movs	r1, #48	@ 0x30
 8001a04:	2000      	movs	r0, #0
 8001a06:	f003 f927 	bl	8004c58 <ssd1306_SetCursor>
	ssd1306_WriteString("Uspij", Font_7x10, Black);
 8001a0a:	4a05      	ldr	r2, [pc, #20]	@ (8001a20 <menu_chooseSleep+0x64>)
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	ca06      	ldmia	r2, {r1, r2}
 8001a10:	4807      	ldr	r0, [pc, #28]	@ (8001a30 <menu_chooseSleep+0x74>)
 8001a12:	f003 f8fb 	bl	8004c0c <ssd1306_WriteString>

	 ssd1306_UpdateScreen();
 8001a16:	f002 fff5 	bl	8004a04 <ssd1306_UpdateScreen>


}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	2000000c 	.word	0x2000000c
 8001a24:	080079fc 	.word	0x080079fc
 8001a28:	08007a08 	.word	0x08007a08
 8001a2c:	08007a18 	.word	0x08007a18
 8001a30:	08007a24 	.word	0x08007a24

08001a34 <menu_process_IRQ>:

void menu_process_IRQ(menu_Typedef* menu)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]

	
	
	switch(menu->whichMenu)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d002      	beq.n	8001a4a <menu_process_IRQ+0x16>
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d004      	beq.n	8001a52 <menu_process_IRQ+0x1e>
			menu->whichMenu =0;

			break;
		
	}
}
 8001a48:	e007      	b.n	8001a5a <menu_process_IRQ+0x26>
			menu->whichMenu =1;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	701a      	strb	r2, [r3, #0]
			break;
 8001a50:	e003      	b.n	8001a5a <menu_process_IRQ+0x26>
			menu->whichMenu =0;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
			break;
 8001a58:	bf00      	nop
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <menu_readEncoder>:

int8_t menu_readEncoder(menu_Typedef *menu)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b085      	sub	sp, #20
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
	
	uint16_t ret = (__HAL_TIM_GET_COUNTER(menu->hardwareConfig.htim))/2;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a76:	085b      	lsrs	r3, r3, #1
 8001a78:	81fb      	strh	r3, [r7, #14]
	int8_t final_ret = (uint8_t)ret;
 8001a7a:	89fb      	ldrh	r3, [r7, #14]
 8001a7c:	737b      	strb	r3, [r7, #13]
	
	return final_ret;
 8001a7e:	f997 300d 	ldrsb.w	r3, [r7, #13]

}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3714      	adds	r7, #20
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
	...

08001a90 <menu_displayCurrentMenu>:

void menu_displayCurrentMenu(menu_Typedef* menu)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	int8_t selected = menu_readEncoder(menu);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ffe4 	bl	8001a66 <menu_readEncoder>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	73fb      	strb	r3, [r7, #15]
	if(selected == -1)
 8001aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001aaa:	d107      	bne.n	8001abc <menu_displayCurrentMenu+0x2c>
	{
		menu->selectMenu = NUMBER_OF_OPTIONS;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2203      	movs	r2, #3
 8001ab0:	705a      	strb	r2, [r3, #1]
		MENU_SET_COUNTER(&htim1,NUMBER_OF_OPTIONS);
 8001ab2:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <menu_displayCurrentMenu+0x7c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2203      	movs	r2, #3
 8001ab8:	625a      	str	r2, [r3, #36]	@ 0x24
 8001aba:	e00e      	b.n	8001ada <menu_displayCurrentMenu+0x4a>
	}
	else if(selected > NUMBER_OF_OPTIONS)
 8001abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac0:	2b03      	cmp	r3, #3
 8001ac2:	dd07      	ble.n	8001ad4 <menu_displayCurrentMenu+0x44>
	{
		menu->selectMenu = 0;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	705a      	strb	r2, [r3, #1]
		MENU_SET_COUNTER(&htim1,0);
 8001aca:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <menu_displayCurrentMenu+0x7c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ad2:	e002      	b.n	8001ada <menu_displayCurrentMenu+0x4a>
	}
	else
	{
		menu->selectMenu = selected;
 8001ad4:	7bfa      	ldrb	r2, [r7, #15]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	705a      	strb	r2, [r3, #1]
	}
	if(menu->whichMenu==1)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d103      	bne.n	8001aea <menu_displayCurrentMenu+0x5a>
	{

		menu_processCurrentMenu(menu,&htermostat);
 8001ae2:	490b      	ldr	r1, [pc, #44]	@ (8001b10 <menu_displayCurrentMenu+0x80>)
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f000 f815 	bl	8001b14 <menu_processCurrentMenu>
	}

	menu->lookUpTable[menu->whichMenu][menu->selectMenu]();
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	785b      	ldrb	r3, [r3, #1]
 8001af4:	4619      	mov	r1, r3
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	0083      	lsls	r3, r0, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	4798      	blx	r3
	
}
 8001b04:	bf00      	nop
 8001b06:	3710      	adds	r7, #16
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	200002f4 	.word	0x200002f4
 8001b10:	200002b0 	.word	0x200002b0

08001b14 <menu_processCurrentMenu>:

	*/
}

void menu_processCurrentMenu(menu_Typedef* menu,termostat_Typedef* termo)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af02      	add	r7, sp, #8
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
	MENU_SET_COUNTER(&htim1,0);
 8001b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c0c <menu_processCurrentMenu+0xf8>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2200      	movs	r2, #0
 8001b24:	625a      	str	r2, [r3, #36]	@ 0x24
	while(menu->whichMenu ==1)
 8001b26:	e068      	b.n	8001bfa <menu_processCurrentMenu+0xe6>
	{

		switch(menu->selectMenu)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	785b      	ldrb	r3, [r3, #1]
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d857      	bhi.n	8001be0 <menu_processCurrentMenu+0xcc>
 8001b30:	a201      	add	r2, pc, #4	@ (adr r2, 8001b38 <menu_processCurrentMenu+0x24>)
 8001b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b36:	bf00      	nop
 8001b38:	08001b49 	.word	0x08001b49
 8001b3c:	08001b99 	.word	0x08001b99
 8001b40:	08001be1 	.word	0x08001be1
 8001b44:	08001be1 	.word	0x08001be1
		{
			case 0:
				 // Ta czesc funkcji jest do poprawy auto ikrementacja
				 int8_t selected = menu_readEncoder(menu);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f7ff ff8c 	bl	8001a66 <menu_readEncoder>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	73bb      	strb	r3, [r7, #14]
				int8_t prev_encoder;

				if (selected != prev_encoder)
 8001b52:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d017      	beq.n	8001b8e <menu_processCurrentMenu+0x7a>
				{

					termo->temp.userTemp = termo->temp.userTemp + (float)(selected/2);
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001b68:	0fda      	lsrs	r2, r3, #31
 8001b6a:	4413      	add	r3, r2
 8001b6c:	105b      	asrs	r3, r3, #1
 8001b6e:	b25b      	sxtb	r3, r3
 8001b70:	ee07 3a90 	vmov	s15, r3
 8001b74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	edc3 7a01 	vstr	s15, [r3, #4]
					MENU_SET_COUNTER(&htim1,0);
 8001b82:	4b22      	ldr	r3, [pc, #136]	@ (8001c0c <menu_processCurrentMenu+0xf8>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2200      	movs	r2, #0
 8001b88:	625a      	str	r2, [r3, #36]	@ 0x24
					prev_encoder  = selected;
 8001b8a:	7bbb      	ldrb	r3, [r7, #14]
 8001b8c:	73fb      	strb	r3, [r7, #15]
				}
				HAL_Delay(500);
 8001b8e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b92:	f000 fbc3 	bl	800231c <HAL_Delay>
			break;
 8001b96:	e023      	b.n	8001be0 <menu_processCurrentMenu+0xcc>

			case 1:
				selected = menu_readEncoder(menu);
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f7ff ff64 	bl	8001a66 <menu_readEncoder>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	73bb      	strb	r3, [r7, #14]
				if(selected ==1 || selected >1 )
 8001ba2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d003      	beq.n	8001bb2 <menu_processCurrentMenu+0x9e>
 8001baa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	dd07      	ble.n	8001bc2 <menu_processCurrentMenu+0xae>
				{
					termostat_changeFanState(htermostat, FAN_ON);//Ustawienie wlaczenie wiatraka po czym wysle komende
 8001bb2:	4b17      	ldr	r3, [pc, #92]	@ (8001c10 <menu_processCurrentMenu+0xfc>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	9200      	str	r2, [sp, #0]
 8001bb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bba:	f000 f969 	bl	8001e90 <termostat_changeFanState>
				{
 8001bbe:	bf00      	nop

					//Ustawienie wylaczenia  wiatraka po czym wysle komende

				}

			break;
 8001bc0:	e00d      	b.n	8001bde <menu_processCurrentMenu+0xca>
				else if(selected == 0 || selected <0)
 8001bc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <menu_processCurrentMenu+0xbe>
 8001bca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	da05      	bge.n	8001bde <menu_processCurrentMenu+0xca>
					termostat_changeFanState(htermostat, FAN_OFF);
 8001bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001c10 <menu_processCurrentMenu+0xfc>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	9200      	str	r2, [sp, #0]
 8001bd8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bda:	f000 f959 	bl	8001e90 <termostat_changeFanState>
			break;
 8001bde:	bf00      	nop
			break;
			case 3:
				// GO to sleep
			break;
		}
		menu->lookUpTable[menu->whichMenu][menu->selectMenu]();
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	785b      	ldrb	r3, [r3, #1]
 8001bea:	4619      	mov	r1, r3
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	0083      	lsls	r3, r0, #2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	4413      	add	r3, r2
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	4798      	blx	r3
	while(menu->whichMenu ==1)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d092      	beq.n	8001b28 <menu_processCurrentMenu+0x14>
	}


}
 8001c02:	bf00      	nop
 8001c04:	bf00      	nop
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	200002f4 	.word	0x200002f4
 8001c10:	200002b0 	.word	0x200002b0

08001c14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	607b      	str	r3, [r7, #4]
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c22:	4a0f      	ldr	r2, [pc, #60]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	603b      	str	r3, [r7, #0]
 8001c3a:	4b09      	ldr	r3, [pc, #36]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3e:	4a08      	ldr	r2, [pc, #32]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c46:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <HAL_MspInit+0x4c>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c4e:	603b      	str	r3, [r7, #0]
 8001c50:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c52:	2007      	movs	r0, #7
 8001c54:	f000 fc56 	bl	8002504 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40023800 	.word	0x40023800

08001c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <NMI_Handler+0x4>

08001c6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <HardFault_Handler+0x4>

08001c74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <MemManage_Handler+0x4>

08001c7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c80:	bf00      	nop
 8001c82:	e7fd      	b.n	8001c80 <BusFault_Handler+0x4>

08001c84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c88:	bf00      	nop
 8001c8a:	e7fd      	b.n	8001c88 <UsageFault_Handler+0x4>

08001c8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cba:	f000 fb0f 	bl	80022dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001cc6:	2001      	movs	r0, #1
 8001cc8:	f000 fe14 	bl	80028f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001cd4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001cd8:	f000 fe0c 	bl	80028f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return 1;
 8001ce4:	2301      	movs	r3, #1
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <_kill>:

int _kill(int pid, int sig)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cfa:	f003 fdc7 	bl	800588c <__errno>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2216      	movs	r2, #22
 8001d02:	601a      	str	r2, [r3, #0]
  return -1;
 8001d04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_exit>:

void _exit (int status)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff ffe7 	bl	8001cf0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d22:	bf00      	nop
 8001d24:	e7fd      	b.n	8001d22 <_exit+0x12>

08001d26 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b086      	sub	sp, #24
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	e00a      	b.n	8001d4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d38:	f3af 8000 	nop.w
 8001d3c:	4601      	mov	r1, r0
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	60ba      	str	r2, [r7, #8]
 8001d44:	b2ca      	uxtb	r2, r1
 8001d46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	dbf0      	blt.n	8001d38 <_read+0x12>
  }

  return len;
 8001d56:	687b      	ldr	r3, [r7, #4]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	e009      	b.n	8001d86 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	1c5a      	adds	r2, r3, #1
 8001d76:	60ba      	str	r2, [r7, #8]
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	3301      	adds	r3, #1
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	dbf1      	blt.n	8001d72 <_write+0x12>
  }
  return len;
 8001d8e:	687b      	ldr	r3, [r7, #4]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3718      	adds	r7, #24
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <_close>:

int _close(int file)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dc0:	605a      	str	r2, [r3, #4]
  return 0;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <_isatty>:

int _isatty(int file)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dd8:	2301      	movs	r3, #1
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b085      	sub	sp, #20
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e08:	4a14      	ldr	r2, [pc, #80]	@ (8001e5c <_sbrk+0x5c>)
 8001e0a:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <_sbrk+0x60>)
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e14:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <_sbrk+0x64>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d102      	bne.n	8001e22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	@ (8001e64 <_sbrk+0x64>)
 8001e1e:	4a12      	ldr	r2, [pc, #72]	@ (8001e68 <_sbrk+0x68>)
 8001e20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e22:	4b10      	ldr	r3, [pc, #64]	@ (8001e64 <_sbrk+0x64>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4413      	add	r3, r2
 8001e2a:	693a      	ldr	r2, [r7, #16]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d207      	bcs.n	8001e40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e30:	f003 fd2c 	bl	800588c <__errno>
 8001e34:	4603      	mov	r3, r0
 8001e36:	220c      	movs	r2, #12
 8001e38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e3e:	e009      	b.n	8001e54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <_sbrk+0x64>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e46:	4b07      	ldr	r3, [pc, #28]	@ (8001e64 <_sbrk+0x64>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	4a05      	ldr	r2, [pc, #20]	@ (8001e64 <_sbrk+0x64>)
 8001e50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e52:	68fb      	ldr	r3, [r7, #12]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20020000 	.word	0x20020000
 8001e60:	00000400 	.word	0x00000400
 8001e64:	200002f0 	.word	0x200002f0
 8001e68:	20000928 	.word	0x20000928

08001e6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e70:	4b06      	ldr	r3, [pc, #24]	@ (8001e8c <SystemInit+0x20>)
 8001e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e76:	4a05      	ldr	r2, [pc, #20]	@ (8001e8c <SystemInit+0x20>)
 8001e78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <termostat_changeFanState>:
}



void termostat_changeFanState(termostat_Typedef* termostat,fanState state)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	70fb      	strb	r3, [r7, #3]
	if(state==FAN_ON)
 8001e9c:	78fb      	ldrb	r3, [r7, #3]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d103      	bne.n	8001eaa <termostat_changeFanState+0x1a>
		termostat->on_offFan = FAN_ON;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	731a      	strb	r2, [r3, #12]
		// Add cmd to send
	else
		termostat->on_offFan = FAN_OFF;
		// Add cmd to send
}
 8001ea8:	e002      	b.n	8001eb0 <termostat_changeFanState+0x20>
		termostat->on_offFan = FAN_OFF;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	731a      	strb	r2, [r3, #12]
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <termostat_readTemp>:
{
	termostat->temp.userTemp = setTemp;
}

void termostat_readTemp(termostat_Typedef* termostat)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
	// Read temp add when D18b20 is ready
	float measurment = DS18b20_ReadTemp(&termo);
 8001ec4:	4805      	ldr	r0, [pc, #20]	@ (8001edc <termostat_readTemp+0x20>)
 8001ec6:	f7ff f94f 	bl	8001168 <DS18b20_ReadTemp>
 8001eca:	ed87 0a03 	vstr	s0, [r7, #12]

	termostat->temp.realTemp = measurment;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	68fa      	ldr	r2, [r7, #12]
 8001ed2:	609a      	str	r2, [r3, #8]
	 
}
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20000254 	.word	0x20000254

08001ee0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08c      	sub	sp, #48	@ 0x30
 8001ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ee6:	f107 030c 	add.w	r3, r7, #12
 8001eea:	2224      	movs	r2, #36	@ 0x24
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f003 fc79 	bl	80057e6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001efc:	4b22      	ldr	r3, [pc, #136]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001efe:	4a23      	ldr	r2, [pc, #140]	@ (8001f8c <MX_TIM1_Init+0xac>)
 8001f00:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001f02:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f08:	4b1f      	ldr	r3, [pc, #124]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001f10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f14:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f16:	4b1c      	ldr	r3, [pc, #112]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f22:	4b19      	ldr	r3, [pc, #100]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f30:	2301      	movs	r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f34:	2300      	movs	r3, #0
 8001f36:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001f38:	230f      	movs	r3, #15
 8001f3a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f40:	2301      	movs	r3, #1
 8001f42:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f44:	2300      	movs	r3, #0
 8001f46:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001f4c:	f107 030c 	add.w	r3, r7, #12
 8001f50:	4619      	mov	r1, r3
 8001f52:	480d      	ldr	r0, [pc, #52]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001f54:	f001 fed6 	bl	8003d04 <HAL_TIM_Encoder_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001f5e:	f7ff fb23 	bl	80015a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f62:	2320      	movs	r3, #32
 8001f64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4806      	ldr	r0, [pc, #24]	@ (8001f88 <MX_TIM1_Init+0xa8>)
 8001f70:	f002 f95c 	bl	800422c <HAL_TIMEx_MasterConfigSynchronization>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001f7a:	f7ff fb15 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f7e:	bf00      	nop
 8001f80:	3730      	adds	r7, #48	@ 0x30
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200002f4 	.word	0x200002f4
 8001f8c:	40010000 	.word	0x40010000

08001f90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f96:	f107 0308 	add.w	r3, r7, #8
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa4:	463b      	mov	r3, r7
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001fac:	4b1d      	ldr	r3, [pc, #116]	@ (8002024 <MX_TIM3_Init+0x94>)
 8001fae:	4a1e      	ldr	r2, [pc, #120]	@ (8002028 <MX_TIM3_Init+0x98>)
 8001fb0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 8001fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8002024 <MX_TIM3_Init+0x94>)
 8001fb4:	2229      	movs	r2, #41	@ 0x29
 8001fb6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002024 <MX_TIM3_Init+0x94>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001fbe:	4b19      	ldr	r3, [pc, #100]	@ (8002024 <MX_TIM3_Init+0x94>)
 8001fc0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fc4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fc6:	4b17      	ldr	r3, [pc, #92]	@ (8002024 <MX_TIM3_Init+0x94>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fcc:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <MX_TIM3_Init+0x94>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001fd2:	4814      	ldr	r0, [pc, #80]	@ (8002024 <MX_TIM3_Init+0x94>)
 8001fd4:	f001 fdec 	bl	8003bb0 <HAL_TIM_Base_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001fde:	f7ff fae3 	bl	80015a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fe2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fe6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001fe8:	f107 0308 	add.w	r3, r7, #8
 8001fec:	4619      	mov	r1, r3
 8001fee:	480d      	ldr	r0, [pc, #52]	@ (8002024 <MX_TIM3_Init+0x94>)
 8001ff0:	f001 ff2e 	bl	8003e50 <HAL_TIM_ConfigClockSource>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001ffa:	f7ff fad5 	bl	80015a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffe:	2300      	movs	r3, #0
 8002000:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002002:	2300      	movs	r3, #0
 8002004:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002006:	463b      	mov	r3, r7
 8002008:	4619      	mov	r1, r3
 800200a:	4806      	ldr	r0, [pc, #24]	@ (8002024 <MX_TIM3_Init+0x94>)
 800200c:	f002 f90e 	bl	800422c <HAL_TIMEx_MasterConfigSynchronization>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002016:	f7ff fac7 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800201a:	bf00      	nop
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	2000033c 	.word	0x2000033c
 8002028:	40000400 	.word	0x40000400

0800202c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b08a      	sub	sp, #40	@ 0x28
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
 8002042:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a19      	ldr	r2, [pc, #100]	@ (80020b0 <HAL_TIM_Encoder_MspInit+0x84>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d12c      	bne.n	80020a8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	613b      	str	r3, [r7, #16]
 8002052:	4b18      	ldr	r3, [pc, #96]	@ (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002056:	4a17      	ldr	r2, [pc, #92]	@ (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	6453      	str	r3, [r2, #68]	@ 0x44
 800205e:	4b15      	ldr	r3, [pc, #84]	@ (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	613b      	str	r3, [r7, #16]
 8002068:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	4b11      	ldr	r3, [pc, #68]	@ (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	4a10      	ldr	r2, [pc, #64]	@ (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	6313      	str	r3, [r2, #48]	@ 0x30
 800207a:	4b0e      	ldr	r3, [pc, #56]	@ (80020b4 <HAL_TIM_Encoder_MspInit+0x88>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002086:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800208a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208c:	2302      	movs	r3, #2
 800208e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002094:	2300      	movs	r3, #0
 8002096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002098:	2301      	movs	r3, #1
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800209c:	f107 0314 	add.w	r3, r7, #20
 80020a0:	4619      	mov	r1, r3
 80020a2:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <HAL_TIM_Encoder_MspInit+0x8c>)
 80020a4:	f000 fa70 	bl	8002588 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80020a8:	bf00      	nop
 80020aa:	3728      	adds	r7, #40	@ 0x28
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40010000 	.word	0x40010000
 80020b4:	40023800 	.word	0x40023800
 80020b8:	40020000 	.word	0x40020000

080020bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a0b      	ldr	r2, [pc, #44]	@ (80020f8 <HAL_TIM_Base_MspInit+0x3c>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d10d      	bne.n	80020ea <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	4b0a      	ldr	r3, [pc, #40]	@ (80020fc <HAL_TIM_Base_MspInit+0x40>)
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	4a09      	ldr	r2, [pc, #36]	@ (80020fc <HAL_TIM_Base_MspInit+0x40>)
 80020d8:	f043 0302 	orr.w	r3, r3, #2
 80020dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80020de:	4b07      	ldr	r3, [pc, #28]	@ (80020fc <HAL_TIM_Base_MspInit+0x40>)
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020ea:	bf00      	nop
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	40000400 	.word	0x40000400
 80020fc:	40023800 	.word	0x40023800

08002100 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 8002106:	4a12      	ldr	r2, [pc, #72]	@ (8002150 <MX_USART2_UART_Init+0x50>)
 8002108:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800210a:	4b10      	ldr	r3, [pc, #64]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 800210c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002110:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002112:	4b0e      	ldr	r3, [pc, #56]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 8002114:	2200      	movs	r2, #0
 8002116:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002118:	4b0c      	ldr	r3, [pc, #48]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 800211a:	2200      	movs	r2, #0
 800211c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800211e:	4b0b      	ldr	r3, [pc, #44]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 8002120:	2200      	movs	r2, #0
 8002122:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002124:	4b09      	ldr	r3, [pc, #36]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 8002126:	220c      	movs	r2, #12
 8002128:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800212a:	4b08      	ldr	r3, [pc, #32]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 800212c:	2200      	movs	r2, #0
 800212e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002130:	4b06      	ldr	r3, [pc, #24]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 8002132:	2200      	movs	r2, #0
 8002134:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002136:	4805      	ldr	r0, [pc, #20]	@ (800214c <MX_USART2_UART_Init+0x4c>)
 8002138:	f002 f8e6 	bl	8004308 <HAL_UART_Init>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002142:	f7ff fa31 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000384 	.word	0x20000384
 8002150:	40004400 	.word	0x40004400

08002154 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b08a      	sub	sp, #40	@ 0x28
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800215c:	f107 0314 	add.w	r3, r7, #20
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	609a      	str	r2, [r3, #8]
 8002168:	60da      	str	r2, [r3, #12]
 800216a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a19      	ldr	r2, [pc, #100]	@ (80021d8 <HAL_UART_MspInit+0x84>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d12b      	bne.n	80021ce <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	4b18      	ldr	r3, [pc, #96]	@ (80021dc <HAL_UART_MspInit+0x88>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	4a17      	ldr	r2, [pc, #92]	@ (80021dc <HAL_UART_MspInit+0x88>)
 8002180:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002184:	6413      	str	r3, [r2, #64]	@ 0x40
 8002186:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <HAL_UART_MspInit+0x88>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	4b11      	ldr	r3, [pc, #68]	@ (80021dc <HAL_UART_MspInit+0x88>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	4a10      	ldr	r2, [pc, #64]	@ (80021dc <HAL_UART_MspInit+0x88>)
 800219c:	f043 0301 	orr.w	r3, r3, #1
 80021a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a2:	4b0e      	ldr	r3, [pc, #56]	@ (80021dc <HAL_UART_MspInit+0x88>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80021ae:	230c      	movs	r3, #12
 80021b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ba:	2303      	movs	r3, #3
 80021bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021be:	2307      	movs	r3, #7
 80021c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c2:	f107 0314 	add.w	r3, r7, #20
 80021c6:	4619      	mov	r1, r3
 80021c8:	4805      	ldr	r0, [pc, #20]	@ (80021e0 <HAL_UART_MspInit+0x8c>)
 80021ca:	f000 f9dd 	bl	8002588 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80021ce:	bf00      	nop
 80021d0:	3728      	adds	r7, #40	@ 0x28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40004400 	.word	0x40004400
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40020000 	.word	0x40020000

080021e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80021e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800221c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021e8:	f7ff fe40 	bl	8001e6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021ec:	480c      	ldr	r0, [pc, #48]	@ (8002220 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021ee:	490d      	ldr	r1, [pc, #52]	@ (8002224 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002228 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021f4:	e002      	b.n	80021fc <LoopCopyDataInit>

080021f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021fa:	3304      	adds	r3, #4

080021fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002200:	d3f9      	bcc.n	80021f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002202:	4a0a      	ldr	r2, [pc, #40]	@ (800222c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002204:	4c0a      	ldr	r4, [pc, #40]	@ (8002230 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002208:	e001      	b.n	800220e <LoopFillZerobss>

0800220a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800220a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800220c:	3204      	adds	r2, #4

0800220e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800220e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002210:	d3fb      	bcc.n	800220a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002212:	f003 fb41 	bl	8005898 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002216:	f7ff f8df 	bl	80013d8 <main>
  bx  lr    
 800221a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800221c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002224:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002228:	08009880 	.word	0x08009880
  ldr r2, =_sbss
 800222c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002230:	20000924 	.word	0x20000924

08002234 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002234:	e7fe      	b.n	8002234 <ADC_IRQHandler>
	...

08002238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800223c:	4b0e      	ldr	r3, [pc, #56]	@ (8002278 <HAL_Init+0x40>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a0d      	ldr	r2, [pc, #52]	@ (8002278 <HAL_Init+0x40>)
 8002242:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002246:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002248:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <HAL_Init+0x40>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a0a      	ldr	r2, [pc, #40]	@ (8002278 <HAL_Init+0x40>)
 800224e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002252:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002254:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <HAL_Init+0x40>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a07      	ldr	r2, [pc, #28]	@ (8002278 <HAL_Init+0x40>)
 800225a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800225e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002260:	2003      	movs	r0, #3
 8002262:	f000 f94f 	bl	8002504 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002266:	2000      	movs	r0, #0
 8002268:	f000 f808 	bl	800227c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800226c:	f7ff fcd2 	bl	8001c14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40023c00 	.word	0x40023c00

0800227c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002284:	4b12      	ldr	r3, [pc, #72]	@ (80022d0 <HAL_InitTick+0x54>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	4b12      	ldr	r3, [pc, #72]	@ (80022d4 <HAL_InitTick+0x58>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	4619      	mov	r1, r3
 800228e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002292:	fbb3 f3f1 	udiv	r3, r3, r1
 8002296:	fbb2 f3f3 	udiv	r3, r2, r3
 800229a:	4618      	mov	r0, r3
 800229c:	f000 f967 	bl	800256e <HAL_SYSTICK_Config>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e00e      	b.n	80022c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b0f      	cmp	r3, #15
 80022ae:	d80a      	bhi.n	80022c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022b0:	2200      	movs	r2, #0
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80022b8:	f000 f92f 	bl	800251a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022bc:	4a06      	ldr	r2, [pc, #24]	@ (80022d8 <HAL_InitTick+0x5c>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022c2:	2300      	movs	r3, #0
 80022c4:	e000      	b.n	80022c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	20000000 	.word	0x20000000
 80022d4:	20000008 	.word	0x20000008
 80022d8:	20000004 	.word	0x20000004

080022dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022e0:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <HAL_IncTick+0x20>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	461a      	mov	r2, r3
 80022e6:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <HAL_IncTick+0x24>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4413      	add	r3, r2
 80022ec:	4a04      	ldr	r2, [pc, #16]	@ (8002300 <HAL_IncTick+0x24>)
 80022ee:	6013      	str	r3, [r2, #0]
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	20000008 	.word	0x20000008
 8002300:	200003cc 	.word	0x200003cc

08002304 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  return uwTick;
 8002308:	4b03      	ldr	r3, [pc, #12]	@ (8002318 <HAL_GetTick+0x14>)
 800230a:	681b      	ldr	r3, [r3, #0]
}
 800230c:	4618      	mov	r0, r3
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	200003cc 	.word	0x200003cc

0800231c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002324:	f7ff ffee 	bl	8002304 <HAL_GetTick>
 8002328:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002334:	d005      	beq.n	8002342 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002336:	4b0a      	ldr	r3, [pc, #40]	@ (8002360 <HAL_Delay+0x44>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	461a      	mov	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4413      	add	r3, r2
 8002340:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002342:	bf00      	nop
 8002344:	f7ff ffde 	bl	8002304 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	429a      	cmp	r2, r3
 8002352:	d8f7      	bhi.n	8002344 <HAL_Delay+0x28>
  {
  }
}
 8002354:	bf00      	nop
 8002356:	bf00      	nop
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000008 	.word	0x20000008

08002364 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002374:	4b0c      	ldr	r3, [pc, #48]	@ (80023a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002380:	4013      	ands	r3, r2
 8002382:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800238c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002390:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002396:	4a04      	ldr	r2, [pc, #16]	@ (80023a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	60d3      	str	r3, [r2, #12]
}
 800239c:	bf00      	nop
 800239e:	3714      	adds	r7, #20
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	e000ed00 	.word	0xe000ed00

080023ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023b0:	4b04      	ldr	r3, [pc, #16]	@ (80023c4 <__NVIC_GetPriorityGrouping+0x18>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	0a1b      	lsrs	r3, r3, #8
 80023b6:	f003 0307 	and.w	r3, r3, #7
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	e000ed00 	.word	0xe000ed00

080023c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	db0b      	blt.n	80023f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	f003 021f 	and.w	r2, r3, #31
 80023e0:	4907      	ldr	r1, [pc, #28]	@ (8002400 <__NVIC_EnableIRQ+0x38>)
 80023e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e6:	095b      	lsrs	r3, r3, #5
 80023e8:	2001      	movs	r0, #1
 80023ea:	fa00 f202 	lsl.w	r2, r0, r2
 80023ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023f2:	bf00      	nop
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	e000e100 	.word	0xe000e100

08002404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	6039      	str	r1, [r7, #0]
 800240e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002414:	2b00      	cmp	r3, #0
 8002416:	db0a      	blt.n	800242e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	b2da      	uxtb	r2, r3
 800241c:	490c      	ldr	r1, [pc, #48]	@ (8002450 <__NVIC_SetPriority+0x4c>)
 800241e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002422:	0112      	lsls	r2, r2, #4
 8002424:	b2d2      	uxtb	r2, r2
 8002426:	440b      	add	r3, r1
 8002428:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800242c:	e00a      	b.n	8002444 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	b2da      	uxtb	r2, r3
 8002432:	4908      	ldr	r1, [pc, #32]	@ (8002454 <__NVIC_SetPriority+0x50>)
 8002434:	79fb      	ldrb	r3, [r7, #7]
 8002436:	f003 030f 	and.w	r3, r3, #15
 800243a:	3b04      	subs	r3, #4
 800243c:	0112      	lsls	r2, r2, #4
 800243e:	b2d2      	uxtb	r2, r2
 8002440:	440b      	add	r3, r1
 8002442:	761a      	strb	r2, [r3, #24]
}
 8002444:	bf00      	nop
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	e000e100 	.word	0xe000e100
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002458:	b480      	push	{r7}
 800245a:	b089      	sub	sp, #36	@ 0x24
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	f1c3 0307 	rsb	r3, r3, #7
 8002472:	2b04      	cmp	r3, #4
 8002474:	bf28      	it	cs
 8002476:	2304      	movcs	r3, #4
 8002478:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	3304      	adds	r3, #4
 800247e:	2b06      	cmp	r3, #6
 8002480:	d902      	bls.n	8002488 <NVIC_EncodePriority+0x30>
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3b03      	subs	r3, #3
 8002486:	e000      	b.n	800248a <NVIC_EncodePriority+0x32>
 8002488:	2300      	movs	r3, #0
 800248a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800248c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	43da      	mvns	r2, r3
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	401a      	ands	r2, r3
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	fa01 f303 	lsl.w	r3, r1, r3
 80024aa:	43d9      	mvns	r1, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b0:	4313      	orrs	r3, r2
         );
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3724      	adds	r7, #36	@ 0x24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
	...

080024c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024d0:	d301      	bcc.n	80024d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024d2:	2301      	movs	r3, #1
 80024d4:	e00f      	b.n	80024f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002500 <SysTick_Config+0x40>)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3b01      	subs	r3, #1
 80024dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024de:	210f      	movs	r1, #15
 80024e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024e4:	f7ff ff8e 	bl	8002404 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024e8:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <SysTick_Config+0x40>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ee:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <SysTick_Config+0x40>)
 80024f0:	2207      	movs	r2, #7
 80024f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	e000e010 	.word	0xe000e010

08002504 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff ff29 	bl	8002364 <__NVIC_SetPriorityGrouping>
}
 8002512:	bf00      	nop
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800251a:	b580      	push	{r7, lr}
 800251c:	b086      	sub	sp, #24
 800251e:	af00      	add	r7, sp, #0
 8002520:	4603      	mov	r3, r0
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
 8002526:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800252c:	f7ff ff3e 	bl	80023ac <__NVIC_GetPriorityGrouping>
 8002530:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	68b9      	ldr	r1, [r7, #8]
 8002536:	6978      	ldr	r0, [r7, #20]
 8002538:	f7ff ff8e 	bl	8002458 <NVIC_EncodePriority>
 800253c:	4602      	mov	r2, r0
 800253e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002542:	4611      	mov	r1, r2
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff ff5d 	bl	8002404 <__NVIC_SetPriority>
}
 800254a:	bf00      	nop
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b082      	sub	sp, #8
 8002556:	af00      	add	r7, sp, #0
 8002558:	4603      	mov	r3, r0
 800255a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800255c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff ff31 	bl	80023c8 <__NVIC_EnableIRQ>
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f7ff ffa2 	bl	80024c0 <SysTick_Config>
 800257c:	4603      	mov	r3, r0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
	...

08002588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002588:	b480      	push	{r7}
 800258a:	b089      	sub	sp, #36	@ 0x24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002596:	2300      	movs	r3, #0
 8002598:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800259a:	2300      	movs	r3, #0
 800259c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800259e:	2300      	movs	r3, #0
 80025a0:	61fb      	str	r3, [r7, #28]
 80025a2:	e159      	b.n	8002858 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025a4:	2201      	movs	r2, #1
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	697a      	ldr	r2, [r7, #20]
 80025b4:	4013      	ands	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	429a      	cmp	r2, r3
 80025be:	f040 8148 	bne.w	8002852 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f003 0303 	and.w	r3, r3, #3
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d005      	beq.n	80025da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d130      	bne.n	800263c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	2203      	movs	r2, #3
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43db      	mvns	r3, r3
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4013      	ands	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	4313      	orrs	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002610:	2201      	movs	r2, #1
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	4013      	ands	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	091b      	lsrs	r3, r3, #4
 8002626:	f003 0201 	and.w	r2, r3, #1
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	4313      	orrs	r3, r2
 8002634:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 0303 	and.w	r3, r3, #3
 8002644:	2b03      	cmp	r3, #3
 8002646:	d017      	beq.n	8002678 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	2203      	movs	r2, #3
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4313      	orrs	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d123      	bne.n	80026cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	08da      	lsrs	r2, r3, #3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3208      	adds	r2, #8
 800268c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002690:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	220f      	movs	r2, #15
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	43db      	mvns	r3, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4013      	ands	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	08da      	lsrs	r2, r3, #3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	3208      	adds	r2, #8
 80026c6:	69b9      	ldr	r1, [r7, #24]
 80026c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	2203      	movs	r2, #3
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	4013      	ands	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 0203 	and.w	r2, r3, #3
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80a2 	beq.w	8002852 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	4b57      	ldr	r3, [pc, #348]	@ (8002870 <HAL_GPIO_Init+0x2e8>)
 8002714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002716:	4a56      	ldr	r2, [pc, #344]	@ (8002870 <HAL_GPIO_Init+0x2e8>)
 8002718:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800271c:	6453      	str	r3, [r2, #68]	@ 0x44
 800271e:	4b54      	ldr	r3, [pc, #336]	@ (8002870 <HAL_GPIO_Init+0x2e8>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800272a:	4a52      	ldr	r2, [pc, #328]	@ (8002874 <HAL_GPIO_Init+0x2ec>)
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	089b      	lsrs	r3, r3, #2
 8002730:	3302      	adds	r3, #2
 8002732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002736:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	f003 0303 	and.w	r3, r3, #3
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	220f      	movs	r2, #15
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43db      	mvns	r3, r3
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	4013      	ands	r3, r2
 800274c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a49      	ldr	r2, [pc, #292]	@ (8002878 <HAL_GPIO_Init+0x2f0>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d019      	beq.n	800278a <HAL_GPIO_Init+0x202>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a48      	ldr	r2, [pc, #288]	@ (800287c <HAL_GPIO_Init+0x2f4>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d013      	beq.n	8002786 <HAL_GPIO_Init+0x1fe>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a47      	ldr	r2, [pc, #284]	@ (8002880 <HAL_GPIO_Init+0x2f8>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d00d      	beq.n	8002782 <HAL_GPIO_Init+0x1fa>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a46      	ldr	r2, [pc, #280]	@ (8002884 <HAL_GPIO_Init+0x2fc>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d007      	beq.n	800277e <HAL_GPIO_Init+0x1f6>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a45      	ldr	r2, [pc, #276]	@ (8002888 <HAL_GPIO_Init+0x300>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d101      	bne.n	800277a <HAL_GPIO_Init+0x1f2>
 8002776:	2304      	movs	r3, #4
 8002778:	e008      	b.n	800278c <HAL_GPIO_Init+0x204>
 800277a:	2307      	movs	r3, #7
 800277c:	e006      	b.n	800278c <HAL_GPIO_Init+0x204>
 800277e:	2303      	movs	r3, #3
 8002780:	e004      	b.n	800278c <HAL_GPIO_Init+0x204>
 8002782:	2302      	movs	r3, #2
 8002784:	e002      	b.n	800278c <HAL_GPIO_Init+0x204>
 8002786:	2301      	movs	r3, #1
 8002788:	e000      	b.n	800278c <HAL_GPIO_Init+0x204>
 800278a:	2300      	movs	r3, #0
 800278c:	69fa      	ldr	r2, [r7, #28]
 800278e:	f002 0203 	and.w	r2, r2, #3
 8002792:	0092      	lsls	r2, r2, #2
 8002794:	4093      	lsls	r3, r2
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4313      	orrs	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800279c:	4935      	ldr	r1, [pc, #212]	@ (8002874 <HAL_GPIO_Init+0x2ec>)
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	089b      	lsrs	r3, r3, #2
 80027a2:	3302      	adds	r3, #2
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027aa:	4b38      	ldr	r3, [pc, #224]	@ (800288c <HAL_GPIO_Init+0x304>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	43db      	mvns	r3, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4013      	ands	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d003      	beq.n	80027ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027ce:	4a2f      	ldr	r2, [pc, #188]	@ (800288c <HAL_GPIO_Init+0x304>)
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027d4:	4b2d      	ldr	r3, [pc, #180]	@ (800288c <HAL_GPIO_Init+0x304>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	43db      	mvns	r3, r3
 80027de:	69ba      	ldr	r2, [r7, #24]
 80027e0:	4013      	ands	r3, r2
 80027e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d003      	beq.n	80027f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027f8:	4a24      	ldr	r2, [pc, #144]	@ (800288c <HAL_GPIO_Init+0x304>)
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027fe:	4b23      	ldr	r3, [pc, #140]	@ (800288c <HAL_GPIO_Init+0x304>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	43db      	mvns	r3, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4013      	ands	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002822:	4a1a      	ldr	r2, [pc, #104]	@ (800288c <HAL_GPIO_Init+0x304>)
 8002824:	69bb      	ldr	r3, [r7, #24]
 8002826:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002828:	4b18      	ldr	r3, [pc, #96]	@ (800288c <HAL_GPIO_Init+0x304>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	43db      	mvns	r3, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	4313      	orrs	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800284c:	4a0f      	ldr	r2, [pc, #60]	@ (800288c <HAL_GPIO_Init+0x304>)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	3301      	adds	r3, #1
 8002856:	61fb      	str	r3, [r7, #28]
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	2b0f      	cmp	r3, #15
 800285c:	f67f aea2 	bls.w	80025a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002860:	bf00      	nop
 8002862:	bf00      	nop
 8002864:	3724      	adds	r7, #36	@ 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	40023800 	.word	0x40023800
 8002874:	40013800 	.word	0x40013800
 8002878:	40020000 	.word	0x40020000
 800287c:	40020400 	.word	0x40020400
 8002880:	40020800 	.word	0x40020800
 8002884:	40020c00 	.word	0x40020c00
 8002888:	40021000 	.word	0x40021000
 800288c:	40013c00 	.word	0x40013c00

08002890 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002890:	b480      	push	{r7}
 8002892:	b085      	sub	sp, #20
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	460b      	mov	r3, r1
 800289a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691a      	ldr	r2, [r3, #16]
 80028a0:	887b      	ldrh	r3, [r7, #2]
 80028a2:	4013      	ands	r3, r2
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d002      	beq.n	80028ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028a8:	2301      	movs	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]
 80028ac:	e001      	b.n	80028b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028ae:	2300      	movs	r3, #0
 80028b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3714      	adds	r7, #20
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	807b      	strh	r3, [r7, #2]
 80028cc:	4613      	mov	r3, r2
 80028ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028d0:	787b      	ldrb	r3, [r7, #1]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028d6:	887a      	ldrh	r2, [r7, #2]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028dc:	e003      	b.n	80028e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028de:	887b      	ldrh	r3, [r7, #2]
 80028e0:	041a      	lsls	r2, r3, #16
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	619a      	str	r2, [r3, #24]
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
	...

080028f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80028fe:	4b08      	ldr	r3, [pc, #32]	@ (8002920 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002900:	695a      	ldr	r2, [r3, #20]
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	4013      	ands	r3, r2
 8002906:	2b00      	cmp	r3, #0
 8002908:	d006      	beq.n	8002918 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800290a:	4a05      	ldr	r2, [pc, #20]	@ (8002920 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800290c:	88fb      	ldrh	r3, [r7, #6]
 800290e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002910:	88fb      	ldrh	r3, [r7, #6]
 8002912:	4618      	mov	r0, r3
 8002914:	f7fe fe34 	bl	8001580 <HAL_GPIO_EXTI_Callback>
  }
}
 8002918:	bf00      	nop
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40013c00 	.word	0x40013c00

08002924 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d101      	bne.n	8002936 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e12b      	b.n	8002b8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d106      	bne.n	8002950 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7fe fcfc 	bl	8001348 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2224      	movs	r2, #36	@ 0x24
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002976:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002986:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002988:	f001 f8ea 	bl	8003b60 <HAL_RCC_GetPCLK1Freq>
 800298c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	4a81      	ldr	r2, [pc, #516]	@ (8002b98 <HAL_I2C_Init+0x274>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d807      	bhi.n	80029a8 <HAL_I2C_Init+0x84>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4a80      	ldr	r2, [pc, #512]	@ (8002b9c <HAL_I2C_Init+0x278>)
 800299c:	4293      	cmp	r3, r2
 800299e:	bf94      	ite	ls
 80029a0:	2301      	movls	r3, #1
 80029a2:	2300      	movhi	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	e006      	b.n	80029b6 <HAL_I2C_Init+0x92>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	4a7d      	ldr	r2, [pc, #500]	@ (8002ba0 <HAL_I2C_Init+0x27c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	bf94      	ite	ls
 80029b0:	2301      	movls	r3, #1
 80029b2:	2300      	movhi	r3, #0
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e0e7      	b.n	8002b8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4a78      	ldr	r2, [pc, #480]	@ (8002ba4 <HAL_I2C_Init+0x280>)
 80029c2:	fba2 2303 	umull	r2, r3, r2, r3
 80029c6:	0c9b      	lsrs	r3, r3, #18
 80029c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68ba      	ldr	r2, [r7, #8]
 80029da:	430a      	orrs	r2, r1
 80029dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6a1b      	ldr	r3, [r3, #32]
 80029e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002b98 <HAL_I2C_Init+0x274>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d802      	bhi.n	80029f8 <HAL_I2C_Init+0xd4>
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	3301      	adds	r3, #1
 80029f6:	e009      	b.n	8002a0c <HAL_I2C_Init+0xe8>
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80029fe:	fb02 f303 	mul.w	r3, r2, r3
 8002a02:	4a69      	ldr	r2, [pc, #420]	@ (8002ba8 <HAL_I2C_Init+0x284>)
 8002a04:	fba2 2303 	umull	r2, r3, r2, r3
 8002a08:	099b      	lsrs	r3, r3, #6
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6812      	ldr	r2, [r2, #0]
 8002a10:	430b      	orrs	r3, r1
 8002a12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a1e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	495c      	ldr	r1, [pc, #368]	@ (8002b98 <HAL_I2C_Init+0x274>)
 8002a28:	428b      	cmp	r3, r1
 8002a2a:	d819      	bhi.n	8002a60 <HAL_I2C_Init+0x13c>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	1e59      	subs	r1, r3, #1
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a3a:	1c59      	adds	r1, r3, #1
 8002a3c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a40:	400b      	ands	r3, r1
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d00a      	beq.n	8002a5c <HAL_I2C_Init+0x138>
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	1e59      	subs	r1, r3, #1
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a54:	3301      	adds	r3, #1
 8002a56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a5a:	e051      	b.n	8002b00 <HAL_I2C_Init+0x1dc>
 8002a5c:	2304      	movs	r3, #4
 8002a5e:	e04f      	b.n	8002b00 <HAL_I2C_Init+0x1dc>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d111      	bne.n	8002a8c <HAL_I2C_Init+0x168>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	1e58      	subs	r0, r3, #1
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6859      	ldr	r1, [r3, #4]
 8002a70:	460b      	mov	r3, r1
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	440b      	add	r3, r1
 8002a76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	bf0c      	ite	eq
 8002a84:	2301      	moveq	r3, #1
 8002a86:	2300      	movne	r3, #0
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	e012      	b.n	8002ab2 <HAL_I2C_Init+0x18e>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	1e58      	subs	r0, r3, #1
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6859      	ldr	r1, [r3, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	440b      	add	r3, r1
 8002a9a:	0099      	lsls	r1, r3, #2
 8002a9c:	440b      	add	r3, r1
 8002a9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	bf0c      	ite	eq
 8002aac:	2301      	moveq	r3, #1
 8002aae:	2300      	movne	r3, #0
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <HAL_I2C_Init+0x196>
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e022      	b.n	8002b00 <HAL_I2C_Init+0x1dc>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d10e      	bne.n	8002ae0 <HAL_I2C_Init+0x1bc>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	1e58      	subs	r0, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6859      	ldr	r1, [r3, #4]
 8002aca:	460b      	mov	r3, r1
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	440b      	add	r3, r1
 8002ad0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ada:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ade:	e00f      	b.n	8002b00 <HAL_I2C_Init+0x1dc>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	1e58      	subs	r0, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6859      	ldr	r1, [r3, #4]
 8002ae8:	460b      	mov	r3, r1
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	0099      	lsls	r1, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002af6:	3301      	adds	r3, #1
 8002af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002afc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b00:	6879      	ldr	r1, [r7, #4]
 8002b02:	6809      	ldr	r1, [r1, #0]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	69da      	ldr	r2, [r3, #28]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	430a      	orrs	r2, r1
 8002b22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6911      	ldr	r1, [r2, #16]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	68d2      	ldr	r2, [r2, #12]
 8002b3a:	4311      	orrs	r1, r2
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	6812      	ldr	r2, [r2, #0]
 8002b40:	430b      	orrs	r3, r1
 8002b42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695a      	ldr	r2, [r3, #20]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f042 0201 	orr.w	r2, r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	000186a0 	.word	0x000186a0
 8002b9c:	001e847f 	.word	0x001e847f
 8002ba0:	003d08ff 	.word	0x003d08ff
 8002ba4:	431bde83 	.word	0x431bde83
 8002ba8:	10624dd3 	.word	0x10624dd3

08002bac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b088      	sub	sp, #32
 8002bb0:	af02      	add	r7, sp, #8
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	4608      	mov	r0, r1
 8002bb6:	4611      	mov	r1, r2
 8002bb8:	461a      	mov	r2, r3
 8002bba:	4603      	mov	r3, r0
 8002bbc:	817b      	strh	r3, [r7, #10]
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	813b      	strh	r3, [r7, #8]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bc6:	f7ff fb9d 	bl	8002304 <HAL_GetTick>
 8002bca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b20      	cmp	r3, #32
 8002bd6:	f040 80d9 	bne.w	8002d8c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	9300      	str	r3, [sp, #0]
 8002bde:	2319      	movs	r3, #25
 8002be0:	2201      	movs	r2, #1
 8002be2:	496d      	ldr	r1, [pc, #436]	@ (8002d98 <HAL_I2C_Mem_Write+0x1ec>)
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f000 f971 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	e0cc      	b.n	8002d8e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d101      	bne.n	8002c02 <HAL_I2C_Mem_Write+0x56>
 8002bfe:	2302      	movs	r3, #2
 8002c00:	e0c5      	b.n	8002d8e <HAL_I2C_Mem_Write+0x1e2>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d007      	beq.n	8002c28 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f042 0201 	orr.w	r2, r2, #1
 8002c26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2221      	movs	r2, #33	@ 0x21
 8002c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2240      	movs	r2, #64	@ 0x40
 8002c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6a3a      	ldr	r2, [r7, #32]
 8002c52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4a4d      	ldr	r2, [pc, #308]	@ (8002d9c <HAL_I2C_Mem_Write+0x1f0>)
 8002c68:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c6a:	88f8      	ldrh	r0, [r7, #6]
 8002c6c:	893a      	ldrh	r2, [r7, #8]
 8002c6e:	8979      	ldrh	r1, [r7, #10]
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	9301      	str	r3, [sp, #4]
 8002c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	4603      	mov	r3, r0
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f000 f890 	bl	8002da0 <I2C_RequestMemoryWrite>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d052      	beq.n	8002d2c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e081      	b.n	8002d8e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 fa36 	bl	8003100 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00d      	beq.n	8002cb6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	d107      	bne.n	8002cb2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cb0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e06b      	b.n	8002d8e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cba:	781a      	ldrb	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc6:	1c5a      	adds	r2, r3, #1
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	695b      	ldr	r3, [r3, #20]
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d11b      	bne.n	8002d2c <HAL_I2C_Mem_Write+0x180>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d017      	beq.n	8002d2c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d00:	781a      	ldrb	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	1c5a      	adds	r2, r3, #1
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d16:	3b01      	subs	r3, #1
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	3b01      	subs	r3, #1
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1aa      	bne.n	8002c8a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d38:	68f8      	ldr	r0, [r7, #12]
 8002d3a:	f000 fa29 	bl	8003190 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d00d      	beq.n	8002d60 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d48:	2b04      	cmp	r3, #4
 8002d4a:	d107      	bne.n	8002d5c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d5a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e016      	b.n	8002d8e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2220      	movs	r2, #32
 8002d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	e000      	b.n	8002d8e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002d8c:	2302      	movs	r3, #2
  }
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3718      	adds	r7, #24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	00100002 	.word	0x00100002
 8002d9c:	ffff0000 	.word	0xffff0000

08002da0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b088      	sub	sp, #32
 8002da4:	af02      	add	r7, sp, #8
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	4608      	mov	r0, r1
 8002daa:	4611      	mov	r1, r2
 8002dac:	461a      	mov	r2, r3
 8002dae:	4603      	mov	r3, r0
 8002db0:	817b      	strh	r3, [r7, #10]
 8002db2:	460b      	mov	r3, r1
 8002db4:	813b      	strh	r3, [r7, #8]
 8002db6:	4613      	mov	r3, r2
 8002db8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f878 	bl	8002ecc <I2C_WaitOnFlagUntilTimeout>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00d      	beq.n	8002dfe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002df0:	d103      	bne.n	8002dfa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002df8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e05f      	b.n	8002ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dfe:	897b      	ldrh	r3, [r7, #10]
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	461a      	mov	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002e0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e10:	6a3a      	ldr	r2, [r7, #32]
 8002e12:	492d      	ldr	r1, [pc, #180]	@ (8002ec8 <I2C_RequestMemoryWrite+0x128>)
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 f8d3 	bl	8002fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e04c      	b.n	8002ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e24:	2300      	movs	r3, #0
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	617b      	str	r3, [r7, #20]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e3c:	6a39      	ldr	r1, [r7, #32]
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 f95e 	bl	8003100 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00d      	beq.n	8002e66 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4e:	2b04      	cmp	r3, #4
 8002e50:	d107      	bne.n	8002e62 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e02b      	b.n	8002ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d105      	bne.n	8002e78 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e6c:	893b      	ldrh	r3, [r7, #8]
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	611a      	str	r2, [r3, #16]
 8002e76:	e021      	b.n	8002ebc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e78:	893b      	ldrh	r3, [r7, #8]
 8002e7a:	0a1b      	lsrs	r3, r3, #8
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e88:	6a39      	ldr	r1, [r7, #32]
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 f938 	bl	8003100 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00d      	beq.n	8002eb2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d107      	bne.n	8002eae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e005      	b.n	8002ebe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002eb2:	893b      	ldrh	r3, [r7, #8]
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	00010002 	.word	0x00010002

08002ecc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	603b      	str	r3, [r7, #0]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002edc:	e048      	b.n	8002f70 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ee4:	d044      	beq.n	8002f70 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ee6:	f7ff fa0d 	bl	8002304 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d302      	bcc.n	8002efc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d139      	bne.n	8002f70 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	0c1b      	lsrs	r3, r3, #16
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d10d      	bne.n	8002f22 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	43da      	mvns	r2, r3
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	4013      	ands	r3, r2
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	bf0c      	ite	eq
 8002f18:	2301      	moveq	r3, #1
 8002f1a:	2300      	movne	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	461a      	mov	r2, r3
 8002f20:	e00c      	b.n	8002f3c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	43da      	mvns	r2, r3
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	bf0c      	ite	eq
 8002f34:	2301      	moveq	r3, #1
 8002f36:	2300      	movne	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	79fb      	ldrb	r3, [r7, #7]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d116      	bne.n	8002f70 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5c:	f043 0220 	orr.w	r2, r3, #32
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e023      	b.n	8002fb8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	0c1b      	lsrs	r3, r3, #16
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d10d      	bne.n	8002f96 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	43da      	mvns	r2, r3
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	4013      	ands	r3, r2
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	bf0c      	ite	eq
 8002f8c:	2301      	moveq	r3, #1
 8002f8e:	2300      	movne	r3, #0
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	461a      	mov	r2, r3
 8002f94:	e00c      	b.n	8002fb0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	43da      	mvns	r2, r3
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	bf0c      	ite	eq
 8002fa8:	2301      	moveq	r3, #1
 8002faa:	2300      	movne	r3, #0
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	461a      	mov	r2, r3
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d093      	beq.n	8002ede <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
 8002fcc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fce:	e071      	b.n	80030b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fde:	d123      	bne.n	8003028 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ff8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2220      	movs	r2, #32
 8003004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	f043 0204 	orr.w	r2, r3, #4
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e067      	b.n	80030f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800302e:	d041      	beq.n	80030b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003030:	f7ff f968 	bl	8002304 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	429a      	cmp	r2, r3
 800303e:	d302      	bcc.n	8003046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d136      	bne.n	80030b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	0c1b      	lsrs	r3, r3, #16
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b01      	cmp	r3, #1
 800304e:	d10c      	bne.n	800306a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	43da      	mvns	r2, r3
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	4013      	ands	r3, r2
 800305c:	b29b      	uxth	r3, r3
 800305e:	2b00      	cmp	r3, #0
 8003060:	bf14      	ite	ne
 8003062:	2301      	movne	r3, #1
 8003064:	2300      	moveq	r3, #0
 8003066:	b2db      	uxtb	r3, r3
 8003068:	e00b      	b.n	8003082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	43da      	mvns	r2, r3
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	4013      	ands	r3, r2
 8003076:	b29b      	uxth	r3, r3
 8003078:	2b00      	cmp	r3, #0
 800307a:	bf14      	ite	ne
 800307c:	2301      	movne	r3, #1
 800307e:	2300      	moveq	r3, #0
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b00      	cmp	r3, #0
 8003084:	d016      	beq.n	80030b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a0:	f043 0220 	orr.w	r2, r3, #32
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e021      	b.n	80030f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	0c1b      	lsrs	r3, r3, #16
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d10c      	bne.n	80030d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	43da      	mvns	r2, r3
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	4013      	ands	r3, r2
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	bf14      	ite	ne
 80030d0:	2301      	movne	r3, #1
 80030d2:	2300      	moveq	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	e00b      	b.n	80030f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	43da      	mvns	r2, r3
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	4013      	ands	r3, r2
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	bf14      	ite	ne
 80030ea:	2301      	movne	r3, #1
 80030ec:	2300      	moveq	r3, #0
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f47f af6d 	bne.w	8002fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800310c:	e034      	b.n	8003178 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f000 f886 	bl	8003220 <I2C_IsAcknowledgeFailed>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e034      	b.n	8003188 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003124:	d028      	beq.n	8003178 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003126:	f7ff f8ed 	bl	8002304 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	68ba      	ldr	r2, [r7, #8]
 8003132:	429a      	cmp	r2, r3
 8003134:	d302      	bcc.n	800313c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d11d      	bne.n	8003178 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003146:	2b80      	cmp	r3, #128	@ 0x80
 8003148:	d016      	beq.n	8003178 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2220      	movs	r2, #32
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003164:	f043 0220 	orr.w	r2, r3, #32
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e007      	b.n	8003188 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003182:	2b80      	cmp	r3, #128	@ 0x80
 8003184:	d1c3      	bne.n	800310e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800319c:	e034      	b.n	8003208 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f000 f83e 	bl	8003220 <I2C_IsAcknowledgeFailed>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e034      	b.n	8003218 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031b4:	d028      	beq.n	8003208 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031b6:	f7ff f8a5 	bl	8002304 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	68ba      	ldr	r2, [r7, #8]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d302      	bcc.n	80031cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d11d      	bne.n	8003208 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	f003 0304 	and.w	r3, r3, #4
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	d016      	beq.n	8003208 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2200      	movs	r2, #0
 80031de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2220      	movs	r2, #32
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f4:	f043 0220 	orr.w	r2, r3, #32
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e007      	b.n	8003218 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	f003 0304 	and.w	r3, r3, #4
 8003212:	2b04      	cmp	r3, #4
 8003214:	d1c3      	bne.n	800319e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3710      	adds	r7, #16
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003236:	d11b      	bne.n	8003270 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003240:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2220      	movs	r2, #32
 800324c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325c:	f043 0204 	orr.w	r2, r3, #4
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e000      	b.n	8003272 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
	...

08003280 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e267      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d075      	beq.n	800338a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800329e:	4b88      	ldr	r3, [pc, #544]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 030c 	and.w	r3, r3, #12
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	d00c      	beq.n	80032c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032aa:	4b85      	ldr	r3, [pc, #532]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80032b2:	2b08      	cmp	r3, #8
 80032b4:	d112      	bne.n	80032dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032b6:	4b82      	ldr	r3, [pc, #520]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032c2:	d10b      	bne.n	80032dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c4:	4b7e      	ldr	r3, [pc, #504]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d05b      	beq.n	8003388 <HAL_RCC_OscConfig+0x108>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d157      	bne.n	8003388 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e242      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032e4:	d106      	bne.n	80032f4 <HAL_RCC_OscConfig+0x74>
 80032e6:	4b76      	ldr	r3, [pc, #472]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a75      	ldr	r2, [pc, #468]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80032ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	e01d      	b.n	8003330 <HAL_RCC_OscConfig+0xb0>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032fc:	d10c      	bne.n	8003318 <HAL_RCC_OscConfig+0x98>
 80032fe:	4b70      	ldr	r3, [pc, #448]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a6f      	ldr	r2, [pc, #444]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003304:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003308:	6013      	str	r3, [r2, #0]
 800330a:	4b6d      	ldr	r3, [pc, #436]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a6c      	ldr	r2, [pc, #432]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003314:	6013      	str	r3, [r2, #0]
 8003316:	e00b      	b.n	8003330 <HAL_RCC_OscConfig+0xb0>
 8003318:	4b69      	ldr	r3, [pc, #420]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a68      	ldr	r2, [pc, #416]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 800331e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003322:	6013      	str	r3, [r2, #0]
 8003324:	4b66      	ldr	r3, [pc, #408]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a65      	ldr	r2, [pc, #404]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 800332a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800332e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d013      	beq.n	8003360 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003338:	f7fe ffe4 	bl	8002304 <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003340:	f7fe ffe0 	bl	8002304 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b64      	cmp	r3, #100	@ 0x64
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e207      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003352:	4b5b      	ldr	r3, [pc, #364]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d0f0      	beq.n	8003340 <HAL_RCC_OscConfig+0xc0>
 800335e:	e014      	b.n	800338a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003360:	f7fe ffd0 	bl	8002304 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003368:	f7fe ffcc 	bl	8002304 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b64      	cmp	r3, #100	@ 0x64
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e1f3      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800337a:	4b51      	ldr	r3, [pc, #324]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f0      	bne.n	8003368 <HAL_RCC_OscConfig+0xe8>
 8003386:	e000      	b.n	800338a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d063      	beq.n	800345e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003396:	4b4a      	ldr	r3, [pc, #296]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f003 030c 	and.w	r3, r3, #12
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00b      	beq.n	80033ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033a2:	4b47      	ldr	r3, [pc, #284]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d11c      	bne.n	80033e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033ae:	4b44      	ldr	r3, [pc, #272]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d116      	bne.n	80033e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ba:	4b41      	ldr	r3, [pc, #260]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d005      	beq.n	80033d2 <HAL_RCC_OscConfig+0x152>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d001      	beq.n	80033d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e1c7      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033d2:	4b3b      	ldr	r3, [pc, #236]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	00db      	lsls	r3, r3, #3
 80033e0:	4937      	ldr	r1, [pc, #220]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033e6:	e03a      	b.n	800345e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d020      	beq.n	8003432 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033f0:	4b34      	ldr	r3, [pc, #208]	@ (80034c4 <HAL_RCC_OscConfig+0x244>)
 80033f2:	2201      	movs	r2, #1
 80033f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f6:	f7fe ff85 	bl	8002304 <HAL_GetTick>
 80033fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033fc:	e008      	b.n	8003410 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033fe:	f7fe ff81 	bl	8002304 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	2b02      	cmp	r3, #2
 800340a:	d901      	bls.n	8003410 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e1a8      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003410:	4b2b      	ldr	r3, [pc, #172]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d0f0      	beq.n	80033fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800341c:	4b28      	ldr	r3, [pc, #160]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	00db      	lsls	r3, r3, #3
 800342a:	4925      	ldr	r1, [pc, #148]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 800342c:	4313      	orrs	r3, r2
 800342e:	600b      	str	r3, [r1, #0]
 8003430:	e015      	b.n	800345e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003432:	4b24      	ldr	r3, [pc, #144]	@ (80034c4 <HAL_RCC_OscConfig+0x244>)
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003438:	f7fe ff64 	bl	8002304 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003440:	f7fe ff60 	bl	8002304 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e187      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003452:	4b1b      	ldr	r3, [pc, #108]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f0      	bne.n	8003440 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0308 	and.w	r3, r3, #8
 8003466:	2b00      	cmp	r3, #0
 8003468:	d036      	beq.n	80034d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d016      	beq.n	80034a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003472:	4b15      	ldr	r3, [pc, #84]	@ (80034c8 <HAL_RCC_OscConfig+0x248>)
 8003474:	2201      	movs	r2, #1
 8003476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003478:	f7fe ff44 	bl	8002304 <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800347e:	e008      	b.n	8003492 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003480:	f7fe ff40 	bl	8002304 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e167      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003492:	4b0b      	ldr	r3, [pc, #44]	@ (80034c0 <HAL_RCC_OscConfig+0x240>)
 8003494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d0f0      	beq.n	8003480 <HAL_RCC_OscConfig+0x200>
 800349e:	e01b      	b.n	80034d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034a0:	4b09      	ldr	r3, [pc, #36]	@ (80034c8 <HAL_RCC_OscConfig+0x248>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034a6:	f7fe ff2d 	bl	8002304 <HAL_GetTick>
 80034aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034ac:	e00e      	b.n	80034cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034ae:	f7fe ff29 	bl	8002304 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	d907      	bls.n	80034cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e150      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
 80034c0:	40023800 	.word	0x40023800
 80034c4:	42470000 	.word	0x42470000
 80034c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034cc:	4b88      	ldr	r3, [pc, #544]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 80034ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d1ea      	bne.n	80034ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 8097 	beq.w	8003614 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034e6:	2300      	movs	r3, #0
 80034e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034ea:	4b81      	ldr	r3, [pc, #516]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 80034ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10f      	bne.n	8003516 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034f6:	2300      	movs	r3, #0
 80034f8:	60bb      	str	r3, [r7, #8]
 80034fa:	4b7d      	ldr	r3, [pc, #500]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	4a7c      	ldr	r2, [pc, #496]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003504:	6413      	str	r3, [r2, #64]	@ 0x40
 8003506:	4b7a      	ldr	r3, [pc, #488]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800350e:	60bb      	str	r3, [r7, #8]
 8003510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003512:	2301      	movs	r3, #1
 8003514:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003516:	4b77      	ldr	r3, [pc, #476]	@ (80036f4 <HAL_RCC_OscConfig+0x474>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351e:	2b00      	cmp	r3, #0
 8003520:	d118      	bne.n	8003554 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003522:	4b74      	ldr	r3, [pc, #464]	@ (80036f4 <HAL_RCC_OscConfig+0x474>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a73      	ldr	r2, [pc, #460]	@ (80036f4 <HAL_RCC_OscConfig+0x474>)
 8003528:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800352c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800352e:	f7fe fee9 	bl	8002304 <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003536:	f7fe fee5 	bl	8002304 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e10c      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003548:	4b6a      	ldr	r3, [pc, #424]	@ (80036f4 <HAL_RCC_OscConfig+0x474>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003550:	2b00      	cmp	r3, #0
 8003552:	d0f0      	beq.n	8003536 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d106      	bne.n	800356a <HAL_RCC_OscConfig+0x2ea>
 800355c:	4b64      	ldr	r3, [pc, #400]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 800355e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003560:	4a63      	ldr	r2, [pc, #396]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003562:	f043 0301 	orr.w	r3, r3, #1
 8003566:	6713      	str	r3, [r2, #112]	@ 0x70
 8003568:	e01c      	b.n	80035a4 <HAL_RCC_OscConfig+0x324>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	2b05      	cmp	r3, #5
 8003570:	d10c      	bne.n	800358c <HAL_RCC_OscConfig+0x30c>
 8003572:	4b5f      	ldr	r3, [pc, #380]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003576:	4a5e      	ldr	r2, [pc, #376]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003578:	f043 0304 	orr.w	r3, r3, #4
 800357c:	6713      	str	r3, [r2, #112]	@ 0x70
 800357e:	4b5c      	ldr	r3, [pc, #368]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003582:	4a5b      	ldr	r2, [pc, #364]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	6713      	str	r3, [r2, #112]	@ 0x70
 800358a:	e00b      	b.n	80035a4 <HAL_RCC_OscConfig+0x324>
 800358c:	4b58      	ldr	r3, [pc, #352]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 800358e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003590:	4a57      	ldr	r2, [pc, #348]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003592:	f023 0301 	bic.w	r3, r3, #1
 8003596:	6713      	str	r3, [r2, #112]	@ 0x70
 8003598:	4b55      	ldr	r3, [pc, #340]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 800359a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800359c:	4a54      	ldr	r2, [pc, #336]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 800359e:	f023 0304 	bic.w	r3, r3, #4
 80035a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d015      	beq.n	80035d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ac:	f7fe feaa 	bl	8002304 <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b2:	e00a      	b.n	80035ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035b4:	f7fe fea6 	bl	8002304 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e0cb      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ca:	4b49      	ldr	r3, [pc, #292]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 80035cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d0ee      	beq.n	80035b4 <HAL_RCC_OscConfig+0x334>
 80035d6:	e014      	b.n	8003602 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d8:	f7fe fe94 	bl	8002304 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035de:	e00a      	b.n	80035f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035e0:	f7fe fe90 	bl	8002304 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e0b5      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035f6:	4b3e      	ldr	r3, [pc, #248]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 80035f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1ee      	bne.n	80035e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003602:	7dfb      	ldrb	r3, [r7, #23]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d105      	bne.n	8003614 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003608:	4b39      	ldr	r3, [pc, #228]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 800360a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360c:	4a38      	ldr	r2, [pc, #224]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 800360e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003612:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 80a1 	beq.w	8003760 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800361e:	4b34      	ldr	r3, [pc, #208]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 030c 	and.w	r3, r3, #12
 8003626:	2b08      	cmp	r3, #8
 8003628:	d05c      	beq.n	80036e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	2b02      	cmp	r3, #2
 8003630:	d141      	bne.n	80036b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003632:	4b31      	ldr	r3, [pc, #196]	@ (80036f8 <HAL_RCC_OscConfig+0x478>)
 8003634:	2200      	movs	r2, #0
 8003636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003638:	f7fe fe64 	bl	8002304 <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003640:	f7fe fe60 	bl	8002304 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e087      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003652:	4b27      	ldr	r3, [pc, #156]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1f0      	bne.n	8003640 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69da      	ldr	r2, [r3, #28]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	431a      	orrs	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366c:	019b      	lsls	r3, r3, #6
 800366e:	431a      	orrs	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003674:	085b      	lsrs	r3, r3, #1
 8003676:	3b01      	subs	r3, #1
 8003678:	041b      	lsls	r3, r3, #16
 800367a:	431a      	orrs	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003680:	061b      	lsls	r3, r3, #24
 8003682:	491b      	ldr	r1, [pc, #108]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 8003684:	4313      	orrs	r3, r2
 8003686:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003688:	4b1b      	ldr	r3, [pc, #108]	@ (80036f8 <HAL_RCC_OscConfig+0x478>)
 800368a:	2201      	movs	r2, #1
 800368c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800368e:	f7fe fe39 	bl	8002304 <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003696:	f7fe fe35 	bl	8002304 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e05c      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036a8:	4b11      	ldr	r3, [pc, #68]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f0      	beq.n	8003696 <HAL_RCC_OscConfig+0x416>
 80036b4:	e054      	b.n	8003760 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b6:	4b10      	ldr	r3, [pc, #64]	@ (80036f8 <HAL_RCC_OscConfig+0x478>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036bc:	f7fe fe22 	bl	8002304 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036c4:	f7fe fe1e 	bl	8002304 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e045      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036d6:	4b06      	ldr	r3, [pc, #24]	@ (80036f0 <HAL_RCC_OscConfig+0x470>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1f0      	bne.n	80036c4 <HAL_RCC_OscConfig+0x444>
 80036e2:	e03d      	b.n	8003760 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d107      	bne.n	80036fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e038      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
 80036f0:	40023800 	.word	0x40023800
 80036f4:	40007000 	.word	0x40007000
 80036f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036fc:	4b1b      	ldr	r3, [pc, #108]	@ (800376c <HAL_RCC_OscConfig+0x4ec>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d028      	beq.n	800375c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003714:	429a      	cmp	r2, r3
 8003716:	d121      	bne.n	800375c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003722:	429a      	cmp	r2, r3
 8003724:	d11a      	bne.n	800375c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800372c:	4013      	ands	r3, r2
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003732:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003734:	4293      	cmp	r3, r2
 8003736:	d111      	bne.n	800375c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003742:	085b      	lsrs	r3, r3, #1
 8003744:	3b01      	subs	r3, #1
 8003746:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003748:	429a      	cmp	r2, r3
 800374a:	d107      	bne.n	800375c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003756:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003758:	429a      	cmp	r2, r3
 800375a:	d001      	beq.n	8003760 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e000      	b.n	8003762 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003760:	2300      	movs	r3, #0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3718      	adds	r7, #24
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40023800 	.word	0x40023800

08003770 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d101      	bne.n	8003784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e0cc      	b.n	800391e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003784:	4b68      	ldr	r3, [pc, #416]	@ (8003928 <HAL_RCC_ClockConfig+0x1b8>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	683a      	ldr	r2, [r7, #0]
 800378e:	429a      	cmp	r2, r3
 8003790:	d90c      	bls.n	80037ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003792:	4b65      	ldr	r3, [pc, #404]	@ (8003928 <HAL_RCC_ClockConfig+0x1b8>)
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	b2d2      	uxtb	r2, r2
 8003798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800379a:	4b63      	ldr	r3, [pc, #396]	@ (8003928 <HAL_RCC_ClockConfig+0x1b8>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d001      	beq.n	80037ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e0b8      	b.n	800391e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d020      	beq.n	80037fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d005      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037c4:	4b59      	ldr	r3, [pc, #356]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	4a58      	ldr	r2, [pc, #352]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0308 	and.w	r3, r3, #8
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037dc:	4b53      	ldr	r3, [pc, #332]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	4a52      	ldr	r2, [pc, #328]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80037e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80037e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037e8:	4b50      	ldr	r3, [pc, #320]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	494d      	ldr	r1, [pc, #308]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d044      	beq.n	8003890 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2b01      	cmp	r3, #1
 800380c:	d107      	bne.n	800381e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800380e:	4b47      	ldr	r3, [pc, #284]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d119      	bne.n	800384e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e07f      	b.n	800391e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d003      	beq.n	800382e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800382a:	2b03      	cmp	r3, #3
 800382c:	d107      	bne.n	800383e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800382e:	4b3f      	ldr	r3, [pc, #252]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d109      	bne.n	800384e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e06f      	b.n	800391e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800383e:	4b3b      	ldr	r3, [pc, #236]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e067      	b.n	800391e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800384e:	4b37      	ldr	r3, [pc, #220]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f023 0203 	bic.w	r2, r3, #3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	4934      	ldr	r1, [pc, #208]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 800385c:	4313      	orrs	r3, r2
 800385e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003860:	f7fe fd50 	bl	8002304 <HAL_GetTick>
 8003864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003866:	e00a      	b.n	800387e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003868:	f7fe fd4c 	bl	8002304 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003876:	4293      	cmp	r3, r2
 8003878:	d901      	bls.n	800387e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e04f      	b.n	800391e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387e:	4b2b      	ldr	r3, [pc, #172]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 020c 	and.w	r2, r3, #12
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	429a      	cmp	r2, r3
 800388e:	d1eb      	bne.n	8003868 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003890:	4b25      	ldr	r3, [pc, #148]	@ (8003928 <HAL_RCC_ClockConfig+0x1b8>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	683a      	ldr	r2, [r7, #0]
 800389a:	429a      	cmp	r2, r3
 800389c:	d20c      	bcs.n	80038b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800389e:	4b22      	ldr	r3, [pc, #136]	@ (8003928 <HAL_RCC_ClockConfig+0x1b8>)
 80038a0:	683a      	ldr	r2, [r7, #0]
 80038a2:	b2d2      	uxtb	r2, r2
 80038a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a6:	4b20      	ldr	r3, [pc, #128]	@ (8003928 <HAL_RCC_ClockConfig+0x1b8>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0307 	and.w	r3, r3, #7
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d001      	beq.n	80038b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e032      	b.n	800391e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d008      	beq.n	80038d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038c4:	4b19      	ldr	r3, [pc, #100]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4916      	ldr	r1, [pc, #88]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0308 	and.w	r3, r3, #8
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d009      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038e2:	4b12      	ldr	r3, [pc, #72]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	490e      	ldr	r1, [pc, #56]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038f6:	f000 f821 	bl	800393c <HAL_RCC_GetSysClockFreq>
 80038fa:	4602      	mov	r2, r0
 80038fc:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <HAL_RCC_ClockConfig+0x1bc>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	091b      	lsrs	r3, r3, #4
 8003902:	f003 030f 	and.w	r3, r3, #15
 8003906:	490a      	ldr	r1, [pc, #40]	@ (8003930 <HAL_RCC_ClockConfig+0x1c0>)
 8003908:	5ccb      	ldrb	r3, [r1, r3]
 800390a:	fa22 f303 	lsr.w	r3, r2, r3
 800390e:	4a09      	ldr	r2, [pc, #36]	@ (8003934 <HAL_RCC_ClockConfig+0x1c4>)
 8003910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003912:	4b09      	ldr	r3, [pc, #36]	@ (8003938 <HAL_RCC_ClockConfig+0x1c8>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f7fe fcb0 	bl	800227c <HAL_InitTick>

  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	40023c00 	.word	0x40023c00
 800392c:	40023800 	.word	0x40023800
 8003930:	08007a2c 	.word	0x08007a2c
 8003934:	20000000 	.word	0x20000000
 8003938:	20000004 	.word	0x20000004

0800393c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800393c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003940:	b094      	sub	sp, #80	@ 0x50
 8003942:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	647b      	str	r3, [r7, #68]	@ 0x44
 8003948:	2300      	movs	r3, #0
 800394a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800394c:	2300      	movs	r3, #0
 800394e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003950:	2300      	movs	r3, #0
 8003952:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003954:	4b79      	ldr	r3, [pc, #484]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f003 030c 	and.w	r3, r3, #12
 800395c:	2b08      	cmp	r3, #8
 800395e:	d00d      	beq.n	800397c <HAL_RCC_GetSysClockFreq+0x40>
 8003960:	2b08      	cmp	r3, #8
 8003962:	f200 80e1 	bhi.w	8003b28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003966:	2b00      	cmp	r3, #0
 8003968:	d002      	beq.n	8003970 <HAL_RCC_GetSysClockFreq+0x34>
 800396a:	2b04      	cmp	r3, #4
 800396c:	d003      	beq.n	8003976 <HAL_RCC_GetSysClockFreq+0x3a>
 800396e:	e0db      	b.n	8003b28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003970:	4b73      	ldr	r3, [pc, #460]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x204>)
 8003972:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003974:	e0db      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003976:	4b73      	ldr	r3, [pc, #460]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x208>)
 8003978:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800397a:	e0d8      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800397c:	4b6f      	ldr	r3, [pc, #444]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x200>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003984:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003986:	4b6d      	ldr	r3, [pc, #436]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d063      	beq.n	8003a5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003992:	4b6a      	ldr	r3, [pc, #424]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	099b      	lsrs	r3, r3, #6
 8003998:	2200      	movs	r2, #0
 800399a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800399c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800399e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80039a6:	2300      	movs	r3, #0
 80039a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80039aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80039ae:	4622      	mov	r2, r4
 80039b0:	462b      	mov	r3, r5
 80039b2:	f04f 0000 	mov.w	r0, #0
 80039b6:	f04f 0100 	mov.w	r1, #0
 80039ba:	0159      	lsls	r1, r3, #5
 80039bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039c0:	0150      	lsls	r0, r2, #5
 80039c2:	4602      	mov	r2, r0
 80039c4:	460b      	mov	r3, r1
 80039c6:	4621      	mov	r1, r4
 80039c8:	1a51      	subs	r1, r2, r1
 80039ca:	6139      	str	r1, [r7, #16]
 80039cc:	4629      	mov	r1, r5
 80039ce:	eb63 0301 	sbc.w	r3, r3, r1
 80039d2:	617b      	str	r3, [r7, #20]
 80039d4:	f04f 0200 	mov.w	r2, #0
 80039d8:	f04f 0300 	mov.w	r3, #0
 80039dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80039e0:	4659      	mov	r1, fp
 80039e2:	018b      	lsls	r3, r1, #6
 80039e4:	4651      	mov	r1, sl
 80039e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80039ea:	4651      	mov	r1, sl
 80039ec:	018a      	lsls	r2, r1, #6
 80039ee:	4651      	mov	r1, sl
 80039f0:	ebb2 0801 	subs.w	r8, r2, r1
 80039f4:	4659      	mov	r1, fp
 80039f6:	eb63 0901 	sbc.w	r9, r3, r1
 80039fa:	f04f 0200 	mov.w	r2, #0
 80039fe:	f04f 0300 	mov.w	r3, #0
 8003a02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a0e:	4690      	mov	r8, r2
 8003a10:	4699      	mov	r9, r3
 8003a12:	4623      	mov	r3, r4
 8003a14:	eb18 0303 	adds.w	r3, r8, r3
 8003a18:	60bb      	str	r3, [r7, #8]
 8003a1a:	462b      	mov	r3, r5
 8003a1c:	eb49 0303 	adc.w	r3, r9, r3
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	f04f 0200 	mov.w	r2, #0
 8003a26:	f04f 0300 	mov.w	r3, #0
 8003a2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003a2e:	4629      	mov	r1, r5
 8003a30:	024b      	lsls	r3, r1, #9
 8003a32:	4621      	mov	r1, r4
 8003a34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a38:	4621      	mov	r1, r4
 8003a3a:	024a      	lsls	r2, r1, #9
 8003a3c:	4610      	mov	r0, r2
 8003a3e:	4619      	mov	r1, r3
 8003a40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a42:	2200      	movs	r2, #0
 8003a44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a4c:	f7fd f8b4 	bl	8000bb8 <__aeabi_uldivmod>
 8003a50:	4602      	mov	r2, r0
 8003a52:	460b      	mov	r3, r1
 8003a54:	4613      	mov	r3, r2
 8003a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a58:	e058      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a5a:	4b38      	ldr	r3, [pc, #224]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	099b      	lsrs	r3, r3, #6
 8003a60:	2200      	movs	r2, #0
 8003a62:	4618      	mov	r0, r3
 8003a64:	4611      	mov	r1, r2
 8003a66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003a6a:	623b      	str	r3, [r7, #32]
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003a74:	4642      	mov	r2, r8
 8003a76:	464b      	mov	r3, r9
 8003a78:	f04f 0000 	mov.w	r0, #0
 8003a7c:	f04f 0100 	mov.w	r1, #0
 8003a80:	0159      	lsls	r1, r3, #5
 8003a82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a86:	0150      	lsls	r0, r2, #5
 8003a88:	4602      	mov	r2, r0
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	4641      	mov	r1, r8
 8003a8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a92:	4649      	mov	r1, r9
 8003a94:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a98:	f04f 0200 	mov.w	r2, #0
 8003a9c:	f04f 0300 	mov.w	r3, #0
 8003aa0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003aa4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003aa8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003aac:	ebb2 040a 	subs.w	r4, r2, sl
 8003ab0:	eb63 050b 	sbc.w	r5, r3, fp
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	00eb      	lsls	r3, r5, #3
 8003abe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ac2:	00e2      	lsls	r2, r4, #3
 8003ac4:	4614      	mov	r4, r2
 8003ac6:	461d      	mov	r5, r3
 8003ac8:	4643      	mov	r3, r8
 8003aca:	18e3      	adds	r3, r4, r3
 8003acc:	603b      	str	r3, [r7, #0]
 8003ace:	464b      	mov	r3, r9
 8003ad0:	eb45 0303 	adc.w	r3, r5, r3
 8003ad4:	607b      	str	r3, [r7, #4]
 8003ad6:	f04f 0200 	mov.w	r2, #0
 8003ada:	f04f 0300 	mov.w	r3, #0
 8003ade:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ae2:	4629      	mov	r1, r5
 8003ae4:	028b      	lsls	r3, r1, #10
 8003ae6:	4621      	mov	r1, r4
 8003ae8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003aec:	4621      	mov	r1, r4
 8003aee:	028a      	lsls	r2, r1, #10
 8003af0:	4610      	mov	r0, r2
 8003af2:	4619      	mov	r1, r3
 8003af4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003af6:	2200      	movs	r2, #0
 8003af8:	61bb      	str	r3, [r7, #24]
 8003afa:	61fa      	str	r2, [r7, #28]
 8003afc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b00:	f7fd f85a 	bl	8000bb8 <__aeabi_uldivmod>
 8003b04:	4602      	mov	r2, r0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4613      	mov	r3, r2
 8003b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	0c1b      	lsrs	r3, r3, #16
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	3301      	adds	r3, #1
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003b1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b26:	e002      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b28:	4b05      	ldr	r3, [pc, #20]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x204>)
 8003b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3750      	adds	r7, #80	@ 0x50
 8003b34:	46bd      	mov	sp, r7
 8003b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	00f42400 	.word	0x00f42400
 8003b44:	007a1200 	.word	0x007a1200

08003b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b4c:	4b03      	ldr	r3, [pc, #12]	@ (8003b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	20000000 	.word	0x20000000

08003b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b64:	f7ff fff0 	bl	8003b48 <HAL_RCC_GetHCLKFreq>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	4b05      	ldr	r3, [pc, #20]	@ (8003b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	0a9b      	lsrs	r3, r3, #10
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	4903      	ldr	r1, [pc, #12]	@ (8003b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b76:	5ccb      	ldrb	r3, [r1, r3]
 8003b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40023800 	.word	0x40023800
 8003b84:	08007a3c 	.word	0x08007a3c

08003b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b8c:	f7ff ffdc 	bl	8003b48 <HAL_RCC_GetHCLKFreq>
 8003b90:	4602      	mov	r2, r0
 8003b92:	4b05      	ldr	r3, [pc, #20]	@ (8003ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	0b5b      	lsrs	r3, r3, #13
 8003b98:	f003 0307 	and.w	r3, r3, #7
 8003b9c:	4903      	ldr	r1, [pc, #12]	@ (8003bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b9e:	5ccb      	ldrb	r3, [r1, r3]
 8003ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40023800 	.word	0x40023800
 8003bac:	08007a3c 	.word	0x08007a3c

08003bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d101      	bne.n	8003bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e041      	b.n	8003c46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d106      	bne.n	8003bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7fe fa70 	bl	80020bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2202      	movs	r2, #2
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3304      	adds	r3, #4
 8003bec:	4619      	mov	r1, r3
 8003bee:	4610      	mov	r0, r2
 8003bf0:	f000 f9f6 	bl	8003fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
	...

08003c50 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d001      	beq.n	8003c68 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e03c      	b.n	8003ce2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a1e      	ldr	r2, [pc, #120]	@ (8003cf0 <HAL_TIM_Base_Start+0xa0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d018      	beq.n	8003cac <HAL_TIM_Base_Start+0x5c>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c82:	d013      	beq.n	8003cac <HAL_TIM_Base_Start+0x5c>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a1a      	ldr	r2, [pc, #104]	@ (8003cf4 <HAL_TIM_Base_Start+0xa4>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d00e      	beq.n	8003cac <HAL_TIM_Base_Start+0x5c>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a19      	ldr	r2, [pc, #100]	@ (8003cf8 <HAL_TIM_Base_Start+0xa8>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d009      	beq.n	8003cac <HAL_TIM_Base_Start+0x5c>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a17      	ldr	r2, [pc, #92]	@ (8003cfc <HAL_TIM_Base_Start+0xac>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d004      	beq.n	8003cac <HAL_TIM_Base_Start+0x5c>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a16      	ldr	r2, [pc, #88]	@ (8003d00 <HAL_TIM_Base_Start+0xb0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d111      	bne.n	8003cd0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 0307 	and.w	r3, r3, #7
 8003cb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2b06      	cmp	r3, #6
 8003cbc:	d010      	beq.n	8003ce0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0201 	orr.w	r2, r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cce:	e007      	b.n	8003ce0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3714      	adds	r7, #20
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	40010000 	.word	0x40010000
 8003cf4:	40000400 	.word	0x40000400
 8003cf8:	40000800 	.word	0x40000800
 8003cfc:	40000c00 	.word	0x40000c00
 8003d00:	40014000 	.word	0x40014000

08003d04 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d101      	bne.n	8003d18 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e097      	b.n	8003e48 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d106      	bne.n	8003d32 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f7fe f97d 	bl	800202c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2202      	movs	r2, #2
 8003d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6812      	ldr	r2, [r2, #0]
 8003d44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d48:	f023 0307 	bic.w	r3, r3, #7
 8003d4c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	3304      	adds	r3, #4
 8003d56:	4619      	mov	r1, r3
 8003d58:	4610      	mov	r0, r2
 8003d5a:	f000 f941 	bl	8003fe0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d86:	f023 0303 	bic.w	r3, r3, #3
 8003d8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	021b      	lsls	r3, r3, #8
 8003d96:	4313      	orrs	r3, r2
 8003d98:	693a      	ldr	r2, [r7, #16]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003da4:	f023 030c 	bic.w	r3, r3, #12
 8003da8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003db0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003db4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	68da      	ldr	r2, [r3, #12]
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	69db      	ldr	r3, [r3, #28]
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	011a      	lsls	r2, r3, #4
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	031b      	lsls	r3, r3, #12
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003de2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003dea:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	4313      	orrs	r3, r2
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_TIM_ConfigClockSource+0x1c>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	e0b4      	b.n	8003fd6 <HAL_TIM_ConfigClockSource+0x186>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ea4:	d03e      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0xd4>
 8003ea6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003eaa:	f200 8087 	bhi.w	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb2:	f000 8086 	beq.w	8003fc2 <HAL_TIM_ConfigClockSource+0x172>
 8003eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eba:	d87f      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ebc:	2b70      	cmp	r3, #112	@ 0x70
 8003ebe:	d01a      	beq.n	8003ef6 <HAL_TIM_ConfigClockSource+0xa6>
 8003ec0:	2b70      	cmp	r3, #112	@ 0x70
 8003ec2:	d87b      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ec4:	2b60      	cmp	r3, #96	@ 0x60
 8003ec6:	d050      	beq.n	8003f6a <HAL_TIM_ConfigClockSource+0x11a>
 8003ec8:	2b60      	cmp	r3, #96	@ 0x60
 8003eca:	d877      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ecc:	2b50      	cmp	r3, #80	@ 0x50
 8003ece:	d03c      	beq.n	8003f4a <HAL_TIM_ConfigClockSource+0xfa>
 8003ed0:	2b50      	cmp	r3, #80	@ 0x50
 8003ed2:	d873      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ed4:	2b40      	cmp	r3, #64	@ 0x40
 8003ed6:	d058      	beq.n	8003f8a <HAL_TIM_ConfigClockSource+0x13a>
 8003ed8:	2b40      	cmp	r3, #64	@ 0x40
 8003eda:	d86f      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003edc:	2b30      	cmp	r3, #48	@ 0x30
 8003ede:	d064      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x15a>
 8003ee0:	2b30      	cmp	r3, #48	@ 0x30
 8003ee2:	d86b      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ee4:	2b20      	cmp	r3, #32
 8003ee6:	d060      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x15a>
 8003ee8:	2b20      	cmp	r3, #32
 8003eea:	d867      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d05c      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x15a>
 8003ef0:	2b10      	cmp	r3, #16
 8003ef2:	d05a      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x15a>
 8003ef4:	e062      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f06:	f000 f971 	bl	80041ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003f18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	609a      	str	r2, [r3, #8]
      break;
 8003f22:	e04f      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f34:	f000 f95a 	bl	80041ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689a      	ldr	r2, [r3, #8]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f46:	609a      	str	r2, [r3, #8]
      break;
 8003f48:	e03c      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f56:	461a      	mov	r2, r3
 8003f58:	f000 f8ce 	bl	80040f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2150      	movs	r1, #80	@ 0x50
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 f927 	bl	80041b6 <TIM_ITRx_SetConfig>
      break;
 8003f68:	e02c      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f76:	461a      	mov	r2, r3
 8003f78:	f000 f8ed 	bl	8004156 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2160      	movs	r1, #96	@ 0x60
 8003f82:	4618      	mov	r0, r3
 8003f84:	f000 f917 	bl	80041b6 <TIM_ITRx_SetConfig>
      break;
 8003f88:	e01c      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f96:	461a      	mov	r2, r3
 8003f98:	f000 f8ae 	bl	80040f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2140      	movs	r1, #64	@ 0x40
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 f907 	bl	80041b6 <TIM_ITRx_SetConfig>
      break;
 8003fa8:	e00c      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	f000 f8fe 	bl	80041b6 <TIM_ITRx_SetConfig>
      break;
 8003fba:	e003      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003fc0:	e000      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
	...

08003fe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a3a      	ldr	r2, [pc, #232]	@ (80040dc <TIM_Base_SetConfig+0xfc>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d00f      	beq.n	8004018 <TIM_Base_SetConfig+0x38>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ffe:	d00b      	beq.n	8004018 <TIM_Base_SetConfig+0x38>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a37      	ldr	r2, [pc, #220]	@ (80040e0 <TIM_Base_SetConfig+0x100>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d007      	beq.n	8004018 <TIM_Base_SetConfig+0x38>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a36      	ldr	r2, [pc, #216]	@ (80040e4 <TIM_Base_SetConfig+0x104>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d003      	beq.n	8004018 <TIM_Base_SetConfig+0x38>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a35      	ldr	r2, [pc, #212]	@ (80040e8 <TIM_Base_SetConfig+0x108>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d108      	bne.n	800402a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800401e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	4313      	orrs	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a2b      	ldr	r2, [pc, #172]	@ (80040dc <TIM_Base_SetConfig+0xfc>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d01b      	beq.n	800406a <TIM_Base_SetConfig+0x8a>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004038:	d017      	beq.n	800406a <TIM_Base_SetConfig+0x8a>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a28      	ldr	r2, [pc, #160]	@ (80040e0 <TIM_Base_SetConfig+0x100>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d013      	beq.n	800406a <TIM_Base_SetConfig+0x8a>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a27      	ldr	r2, [pc, #156]	@ (80040e4 <TIM_Base_SetConfig+0x104>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d00f      	beq.n	800406a <TIM_Base_SetConfig+0x8a>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a26      	ldr	r2, [pc, #152]	@ (80040e8 <TIM_Base_SetConfig+0x108>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d00b      	beq.n	800406a <TIM_Base_SetConfig+0x8a>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a25      	ldr	r2, [pc, #148]	@ (80040ec <TIM_Base_SetConfig+0x10c>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d007      	beq.n	800406a <TIM_Base_SetConfig+0x8a>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a24      	ldr	r2, [pc, #144]	@ (80040f0 <TIM_Base_SetConfig+0x110>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d003      	beq.n	800406a <TIM_Base_SetConfig+0x8a>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a23      	ldr	r2, [pc, #140]	@ (80040f4 <TIM_Base_SetConfig+0x114>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d108      	bne.n	800407c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004070:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	4313      	orrs	r3, r2
 800407a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	4313      	orrs	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a0e      	ldr	r2, [pc, #56]	@ (80040dc <TIM_Base_SetConfig+0xfc>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d103      	bne.n	80040b0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	691a      	ldr	r2, [r3, #16]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d105      	bne.n	80040ce <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	f023 0201 	bic.w	r2, r3, #1
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	611a      	str	r2, [r3, #16]
  }
}
 80040ce:	bf00      	nop
 80040d0:	3714      	adds	r7, #20
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	40010000 	.word	0x40010000
 80040e0:	40000400 	.word	0x40000400
 80040e4:	40000800 	.word	0x40000800
 80040e8:	40000c00 	.word	0x40000c00
 80040ec:	40014000 	.word	0x40014000
 80040f0:	40014400 	.word	0x40014400
 80040f4:	40014800 	.word	0x40014800

080040f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b087      	sub	sp, #28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	f023 0201 	bic.w	r2, r3, #1
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	011b      	lsls	r3, r3, #4
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f023 030a 	bic.w	r3, r3, #10
 8004134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	4313      	orrs	r3, r2
 800413c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	621a      	str	r2, [r3, #32]
}
 800414a:	bf00      	nop
 800414c:	371c      	adds	r7, #28
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr

08004156 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004156:	b480      	push	{r7}
 8004158:	b087      	sub	sp, #28
 800415a:	af00      	add	r7, sp, #0
 800415c:	60f8      	str	r0, [r7, #12]
 800415e:	60b9      	str	r1, [r7, #8]
 8004160:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6a1b      	ldr	r3, [r3, #32]
 800416c:	f023 0210 	bic.w	r2, r3, #16
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004180:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	031b      	lsls	r3, r3, #12
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	4313      	orrs	r3, r2
 800418a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004192:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	4313      	orrs	r3, r2
 800419c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	621a      	str	r2, [r3, #32]
}
 80041aa:	bf00      	nop
 80041ac:	371c      	adds	r7, #28
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041b6:	b480      	push	{r7}
 80041b8:	b085      	sub	sp, #20
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
 80041be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	f043 0307 	orr.w	r3, r3, #7
 80041d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	609a      	str	r2, [r3, #8]
}
 80041e0:	bf00      	nop
 80041e2:	3714      	adds	r7, #20
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b087      	sub	sp, #28
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
 80041f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004206:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	021a      	lsls	r2, r3, #8
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	431a      	orrs	r2, r3
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	4313      	orrs	r3, r2
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	4313      	orrs	r3, r2
 8004218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	609a      	str	r2, [r3, #8]
}
 8004220:	bf00      	nop
 8004222:	371c      	adds	r7, #28
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800422c:	b480      	push	{r7}
 800422e:	b085      	sub	sp, #20
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800423c:	2b01      	cmp	r3, #1
 800423e:	d101      	bne.n	8004244 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004240:	2302      	movs	r3, #2
 8004242:	e050      	b.n	80042e6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2202      	movs	r2, #2
 8004250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800426a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a1c      	ldr	r2, [pc, #112]	@ (80042f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d018      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004290:	d013      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a18      	ldr	r2, [pc, #96]	@ (80042f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d00e      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a16      	ldr	r2, [pc, #88]	@ (80042fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d009      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a15      	ldr	r2, [pc, #84]	@ (8004300 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d004      	beq.n	80042ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a13      	ldr	r2, [pc, #76]	@ (8004304 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d10c      	bne.n	80042d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40010000 	.word	0x40010000
 80042f8:	40000400 	.word	0x40000400
 80042fc:	40000800 	.word	0x40000800
 8004300:	40000c00 	.word	0x40000c00
 8004304:	40014000 	.word	0x40014000

08004308 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e042      	b.n	80043a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d106      	bne.n	8004334 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f7fd ff10 	bl	8002154 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2224      	movs	r2, #36	@ 0x24
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68da      	ldr	r2, [r3, #12]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800434a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 f82b 	bl	80043a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	691a      	ldr	r2, [r3, #16]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004360:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695a      	ldr	r2, [r3, #20]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004370:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68da      	ldr	r2, [r3, #12]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004380:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2220      	movs	r2, #32
 800438c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2220      	movs	r2, #32
 8004394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3708      	adds	r7, #8
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043ac:	b0c0      	sub	sp, #256	@ 0x100
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	691b      	ldr	r3, [r3, #16]
 80043bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80043c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c4:	68d9      	ldr	r1, [r3, #12]
 80043c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	ea40 0301 	orr.w	r3, r0, r1
 80043d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80043d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d6:	689a      	ldr	r2, [r3, #8]
 80043d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	431a      	orrs	r2, r3
 80043e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	431a      	orrs	r2, r3
 80043e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ec:	69db      	ldr	r3, [r3, #28]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80043f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004400:	f021 010c 	bic.w	r1, r1, #12
 8004404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800440e:	430b      	orrs	r3, r1
 8004410:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800441e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004422:	6999      	ldr	r1, [r3, #24]
 8004424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	ea40 0301 	orr.w	r3, r0, r1
 800442e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	4b8f      	ldr	r3, [pc, #572]	@ (8004674 <UART_SetConfig+0x2cc>)
 8004438:	429a      	cmp	r2, r3
 800443a:	d005      	beq.n	8004448 <UART_SetConfig+0xa0>
 800443c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	4b8d      	ldr	r3, [pc, #564]	@ (8004678 <UART_SetConfig+0x2d0>)
 8004444:	429a      	cmp	r2, r3
 8004446:	d104      	bne.n	8004452 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004448:	f7ff fb9e 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 800444c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004450:	e003      	b.n	800445a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004452:	f7ff fb85 	bl	8003b60 <HAL_RCC_GetPCLK1Freq>
 8004456:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800445a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800445e:	69db      	ldr	r3, [r3, #28]
 8004460:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004464:	f040 810c 	bne.w	8004680 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004468:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800446c:	2200      	movs	r2, #0
 800446e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004472:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004476:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800447a:	4622      	mov	r2, r4
 800447c:	462b      	mov	r3, r5
 800447e:	1891      	adds	r1, r2, r2
 8004480:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004482:	415b      	adcs	r3, r3
 8004484:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004486:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800448a:	4621      	mov	r1, r4
 800448c:	eb12 0801 	adds.w	r8, r2, r1
 8004490:	4629      	mov	r1, r5
 8004492:	eb43 0901 	adc.w	r9, r3, r1
 8004496:	f04f 0200 	mov.w	r2, #0
 800449a:	f04f 0300 	mov.w	r3, #0
 800449e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044aa:	4690      	mov	r8, r2
 80044ac:	4699      	mov	r9, r3
 80044ae:	4623      	mov	r3, r4
 80044b0:	eb18 0303 	adds.w	r3, r8, r3
 80044b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044b8:	462b      	mov	r3, r5
 80044ba:	eb49 0303 	adc.w	r3, r9, r3
 80044be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80044ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80044d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80044d6:	460b      	mov	r3, r1
 80044d8:	18db      	adds	r3, r3, r3
 80044da:	653b      	str	r3, [r7, #80]	@ 0x50
 80044dc:	4613      	mov	r3, r2
 80044de:	eb42 0303 	adc.w	r3, r2, r3
 80044e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80044e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80044e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80044ec:	f7fc fb64 	bl	8000bb8 <__aeabi_uldivmod>
 80044f0:	4602      	mov	r2, r0
 80044f2:	460b      	mov	r3, r1
 80044f4:	4b61      	ldr	r3, [pc, #388]	@ (800467c <UART_SetConfig+0x2d4>)
 80044f6:	fba3 2302 	umull	r2, r3, r3, r2
 80044fa:	095b      	lsrs	r3, r3, #5
 80044fc:	011c      	lsls	r4, r3, #4
 80044fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004502:	2200      	movs	r2, #0
 8004504:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004508:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800450c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004510:	4642      	mov	r2, r8
 8004512:	464b      	mov	r3, r9
 8004514:	1891      	adds	r1, r2, r2
 8004516:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004518:	415b      	adcs	r3, r3
 800451a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800451c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004520:	4641      	mov	r1, r8
 8004522:	eb12 0a01 	adds.w	sl, r2, r1
 8004526:	4649      	mov	r1, r9
 8004528:	eb43 0b01 	adc.w	fp, r3, r1
 800452c:	f04f 0200 	mov.w	r2, #0
 8004530:	f04f 0300 	mov.w	r3, #0
 8004534:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004538:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800453c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004540:	4692      	mov	sl, r2
 8004542:	469b      	mov	fp, r3
 8004544:	4643      	mov	r3, r8
 8004546:	eb1a 0303 	adds.w	r3, sl, r3
 800454a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800454e:	464b      	mov	r3, r9
 8004550:	eb4b 0303 	adc.w	r3, fp, r3
 8004554:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004564:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004568:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800456c:	460b      	mov	r3, r1
 800456e:	18db      	adds	r3, r3, r3
 8004570:	643b      	str	r3, [r7, #64]	@ 0x40
 8004572:	4613      	mov	r3, r2
 8004574:	eb42 0303 	adc.w	r3, r2, r3
 8004578:	647b      	str	r3, [r7, #68]	@ 0x44
 800457a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800457e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004582:	f7fc fb19 	bl	8000bb8 <__aeabi_uldivmod>
 8004586:	4602      	mov	r2, r0
 8004588:	460b      	mov	r3, r1
 800458a:	4611      	mov	r1, r2
 800458c:	4b3b      	ldr	r3, [pc, #236]	@ (800467c <UART_SetConfig+0x2d4>)
 800458e:	fba3 2301 	umull	r2, r3, r3, r1
 8004592:	095b      	lsrs	r3, r3, #5
 8004594:	2264      	movs	r2, #100	@ 0x64
 8004596:	fb02 f303 	mul.w	r3, r2, r3
 800459a:	1acb      	subs	r3, r1, r3
 800459c:	00db      	lsls	r3, r3, #3
 800459e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80045a2:	4b36      	ldr	r3, [pc, #216]	@ (800467c <UART_SetConfig+0x2d4>)
 80045a4:	fba3 2302 	umull	r2, r3, r3, r2
 80045a8:	095b      	lsrs	r3, r3, #5
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80045b0:	441c      	add	r4, r3
 80045b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045b6:	2200      	movs	r2, #0
 80045b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80045c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80045c4:	4642      	mov	r2, r8
 80045c6:	464b      	mov	r3, r9
 80045c8:	1891      	adds	r1, r2, r2
 80045ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80045cc:	415b      	adcs	r3, r3
 80045ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80045d4:	4641      	mov	r1, r8
 80045d6:	1851      	adds	r1, r2, r1
 80045d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80045da:	4649      	mov	r1, r9
 80045dc:	414b      	adcs	r3, r1
 80045de:	637b      	str	r3, [r7, #52]	@ 0x34
 80045e0:	f04f 0200 	mov.w	r2, #0
 80045e4:	f04f 0300 	mov.w	r3, #0
 80045e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80045ec:	4659      	mov	r1, fp
 80045ee:	00cb      	lsls	r3, r1, #3
 80045f0:	4651      	mov	r1, sl
 80045f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045f6:	4651      	mov	r1, sl
 80045f8:	00ca      	lsls	r2, r1, #3
 80045fa:	4610      	mov	r0, r2
 80045fc:	4619      	mov	r1, r3
 80045fe:	4603      	mov	r3, r0
 8004600:	4642      	mov	r2, r8
 8004602:	189b      	adds	r3, r3, r2
 8004604:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004608:	464b      	mov	r3, r9
 800460a:	460a      	mov	r2, r1
 800460c:	eb42 0303 	adc.w	r3, r2, r3
 8004610:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004620:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004624:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004628:	460b      	mov	r3, r1
 800462a:	18db      	adds	r3, r3, r3
 800462c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800462e:	4613      	mov	r3, r2
 8004630:	eb42 0303 	adc.w	r3, r2, r3
 8004634:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004636:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800463a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800463e:	f7fc fabb 	bl	8000bb8 <__aeabi_uldivmod>
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	4b0d      	ldr	r3, [pc, #52]	@ (800467c <UART_SetConfig+0x2d4>)
 8004648:	fba3 1302 	umull	r1, r3, r3, r2
 800464c:	095b      	lsrs	r3, r3, #5
 800464e:	2164      	movs	r1, #100	@ 0x64
 8004650:	fb01 f303 	mul.w	r3, r1, r3
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	3332      	adds	r3, #50	@ 0x32
 800465a:	4a08      	ldr	r2, [pc, #32]	@ (800467c <UART_SetConfig+0x2d4>)
 800465c:	fba2 2303 	umull	r2, r3, r2, r3
 8004660:	095b      	lsrs	r3, r3, #5
 8004662:	f003 0207 	and.w	r2, r3, #7
 8004666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4422      	add	r2, r4
 800466e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004670:	e106      	b.n	8004880 <UART_SetConfig+0x4d8>
 8004672:	bf00      	nop
 8004674:	40011000 	.word	0x40011000
 8004678:	40011400 	.word	0x40011400
 800467c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004680:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004684:	2200      	movs	r2, #0
 8004686:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800468a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800468e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004692:	4642      	mov	r2, r8
 8004694:	464b      	mov	r3, r9
 8004696:	1891      	adds	r1, r2, r2
 8004698:	6239      	str	r1, [r7, #32]
 800469a:	415b      	adcs	r3, r3
 800469c:	627b      	str	r3, [r7, #36]	@ 0x24
 800469e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80046a2:	4641      	mov	r1, r8
 80046a4:	1854      	adds	r4, r2, r1
 80046a6:	4649      	mov	r1, r9
 80046a8:	eb43 0501 	adc.w	r5, r3, r1
 80046ac:	f04f 0200 	mov.w	r2, #0
 80046b0:	f04f 0300 	mov.w	r3, #0
 80046b4:	00eb      	lsls	r3, r5, #3
 80046b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046ba:	00e2      	lsls	r2, r4, #3
 80046bc:	4614      	mov	r4, r2
 80046be:	461d      	mov	r5, r3
 80046c0:	4643      	mov	r3, r8
 80046c2:	18e3      	adds	r3, r4, r3
 80046c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80046c8:	464b      	mov	r3, r9
 80046ca:	eb45 0303 	adc.w	r3, r5, r3
 80046ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80046d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80046de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046e2:	f04f 0200 	mov.w	r2, #0
 80046e6:	f04f 0300 	mov.w	r3, #0
 80046ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80046ee:	4629      	mov	r1, r5
 80046f0:	008b      	lsls	r3, r1, #2
 80046f2:	4621      	mov	r1, r4
 80046f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046f8:	4621      	mov	r1, r4
 80046fa:	008a      	lsls	r2, r1, #2
 80046fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004700:	f7fc fa5a 	bl	8000bb8 <__aeabi_uldivmod>
 8004704:	4602      	mov	r2, r0
 8004706:	460b      	mov	r3, r1
 8004708:	4b60      	ldr	r3, [pc, #384]	@ (800488c <UART_SetConfig+0x4e4>)
 800470a:	fba3 2302 	umull	r2, r3, r3, r2
 800470e:	095b      	lsrs	r3, r3, #5
 8004710:	011c      	lsls	r4, r3, #4
 8004712:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004716:	2200      	movs	r2, #0
 8004718:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800471c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004720:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004724:	4642      	mov	r2, r8
 8004726:	464b      	mov	r3, r9
 8004728:	1891      	adds	r1, r2, r2
 800472a:	61b9      	str	r1, [r7, #24]
 800472c:	415b      	adcs	r3, r3
 800472e:	61fb      	str	r3, [r7, #28]
 8004730:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004734:	4641      	mov	r1, r8
 8004736:	1851      	adds	r1, r2, r1
 8004738:	6139      	str	r1, [r7, #16]
 800473a:	4649      	mov	r1, r9
 800473c:	414b      	adcs	r3, r1
 800473e:	617b      	str	r3, [r7, #20]
 8004740:	f04f 0200 	mov.w	r2, #0
 8004744:	f04f 0300 	mov.w	r3, #0
 8004748:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800474c:	4659      	mov	r1, fp
 800474e:	00cb      	lsls	r3, r1, #3
 8004750:	4651      	mov	r1, sl
 8004752:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004756:	4651      	mov	r1, sl
 8004758:	00ca      	lsls	r2, r1, #3
 800475a:	4610      	mov	r0, r2
 800475c:	4619      	mov	r1, r3
 800475e:	4603      	mov	r3, r0
 8004760:	4642      	mov	r2, r8
 8004762:	189b      	adds	r3, r3, r2
 8004764:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004768:	464b      	mov	r3, r9
 800476a:	460a      	mov	r2, r1
 800476c:	eb42 0303 	adc.w	r3, r2, r3
 8004770:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800477e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004780:	f04f 0200 	mov.w	r2, #0
 8004784:	f04f 0300 	mov.w	r3, #0
 8004788:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800478c:	4649      	mov	r1, r9
 800478e:	008b      	lsls	r3, r1, #2
 8004790:	4641      	mov	r1, r8
 8004792:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004796:	4641      	mov	r1, r8
 8004798:	008a      	lsls	r2, r1, #2
 800479a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800479e:	f7fc fa0b 	bl	8000bb8 <__aeabi_uldivmod>
 80047a2:	4602      	mov	r2, r0
 80047a4:	460b      	mov	r3, r1
 80047a6:	4611      	mov	r1, r2
 80047a8:	4b38      	ldr	r3, [pc, #224]	@ (800488c <UART_SetConfig+0x4e4>)
 80047aa:	fba3 2301 	umull	r2, r3, r3, r1
 80047ae:	095b      	lsrs	r3, r3, #5
 80047b0:	2264      	movs	r2, #100	@ 0x64
 80047b2:	fb02 f303 	mul.w	r3, r2, r3
 80047b6:	1acb      	subs	r3, r1, r3
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	3332      	adds	r3, #50	@ 0x32
 80047bc:	4a33      	ldr	r2, [pc, #204]	@ (800488c <UART_SetConfig+0x4e4>)
 80047be:	fba2 2303 	umull	r2, r3, r2, r3
 80047c2:	095b      	lsrs	r3, r3, #5
 80047c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047c8:	441c      	add	r4, r3
 80047ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047ce:	2200      	movs	r2, #0
 80047d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80047d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80047d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80047d8:	4642      	mov	r2, r8
 80047da:	464b      	mov	r3, r9
 80047dc:	1891      	adds	r1, r2, r2
 80047de:	60b9      	str	r1, [r7, #8]
 80047e0:	415b      	adcs	r3, r3
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047e8:	4641      	mov	r1, r8
 80047ea:	1851      	adds	r1, r2, r1
 80047ec:	6039      	str	r1, [r7, #0]
 80047ee:	4649      	mov	r1, r9
 80047f0:	414b      	adcs	r3, r1
 80047f2:	607b      	str	r3, [r7, #4]
 80047f4:	f04f 0200 	mov.w	r2, #0
 80047f8:	f04f 0300 	mov.w	r3, #0
 80047fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004800:	4659      	mov	r1, fp
 8004802:	00cb      	lsls	r3, r1, #3
 8004804:	4651      	mov	r1, sl
 8004806:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800480a:	4651      	mov	r1, sl
 800480c:	00ca      	lsls	r2, r1, #3
 800480e:	4610      	mov	r0, r2
 8004810:	4619      	mov	r1, r3
 8004812:	4603      	mov	r3, r0
 8004814:	4642      	mov	r2, r8
 8004816:	189b      	adds	r3, r3, r2
 8004818:	66bb      	str	r3, [r7, #104]	@ 0x68
 800481a:	464b      	mov	r3, r9
 800481c:	460a      	mov	r2, r1
 800481e:	eb42 0303 	adc.w	r3, r2, r3
 8004822:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	663b      	str	r3, [r7, #96]	@ 0x60
 800482e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	f04f 0300 	mov.w	r3, #0
 8004838:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800483c:	4649      	mov	r1, r9
 800483e:	008b      	lsls	r3, r1, #2
 8004840:	4641      	mov	r1, r8
 8004842:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004846:	4641      	mov	r1, r8
 8004848:	008a      	lsls	r2, r1, #2
 800484a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800484e:	f7fc f9b3 	bl	8000bb8 <__aeabi_uldivmod>
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	4b0d      	ldr	r3, [pc, #52]	@ (800488c <UART_SetConfig+0x4e4>)
 8004858:	fba3 1302 	umull	r1, r3, r3, r2
 800485c:	095b      	lsrs	r3, r3, #5
 800485e:	2164      	movs	r1, #100	@ 0x64
 8004860:	fb01 f303 	mul.w	r3, r1, r3
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	3332      	adds	r3, #50	@ 0x32
 800486a:	4a08      	ldr	r2, [pc, #32]	@ (800488c <UART_SetConfig+0x4e4>)
 800486c:	fba2 2303 	umull	r2, r3, r2, r3
 8004870:	095b      	lsrs	r3, r3, #5
 8004872:	f003 020f 	and.w	r2, r3, #15
 8004876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4422      	add	r2, r4
 800487e:	609a      	str	r2, [r3, #8]
}
 8004880:	bf00      	nop
 8004882:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004886:	46bd      	mov	sp, r7
 8004888:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800488c:	51eb851f 	.word	0x51eb851f

08004890 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8004890:	b480      	push	{r7}
 8004892:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8004894:	bf00      	nop
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
	...

080048a0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af04      	add	r7, sp, #16
 80048a6:	4603      	mov	r3, r0
 80048a8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, 100);
 80048aa:	2364      	movs	r3, #100	@ 0x64
 80048ac:	9302      	str	r3, [sp, #8]
 80048ae:	2301      	movs	r3, #1
 80048b0:	9301      	str	r3, [sp, #4]
 80048b2:	1dfb      	adds	r3, r7, #7
 80048b4:	9300      	str	r3, [sp, #0]
 80048b6:	2301      	movs	r3, #1
 80048b8:	2200      	movs	r2, #0
 80048ba:	2178      	movs	r1, #120	@ 0x78
 80048bc:	4803      	ldr	r0, [pc, #12]	@ (80048cc <ssd1306_WriteCommand+0x2c>)
 80048be:	f7fe f975 	bl	8002bac <HAL_I2C_Mem_Write>
}
 80048c2:	bf00      	nop
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	20000200 	.word	0x20000200

080048d0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af04      	add	r7, sp, #16
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, 100);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	b29b      	uxth	r3, r3
 80048de:	2264      	movs	r2, #100	@ 0x64
 80048e0:	9202      	str	r2, [sp, #8]
 80048e2:	9301      	str	r3, [sp, #4]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	2301      	movs	r3, #1
 80048ea:	2240      	movs	r2, #64	@ 0x40
 80048ec:	2178      	movs	r1, #120	@ 0x78
 80048ee:	4803      	ldr	r0, [pc, #12]	@ (80048fc <ssd1306_WriteData+0x2c>)
 80048f0:	f7fe f95c 	bl	8002bac <HAL_I2C_Mem_Write>
}
 80048f4:	bf00      	nop
 80048f6:	3708      	adds	r7, #8
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20000200 	.word	0x20000200

08004900 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8004904:	f7ff ffc4 	bl	8004890 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8004908:	2064      	movs	r0, #100	@ 0x64
 800490a:	f7fd fd07 	bl	800231c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800490e:	2000      	movs	r0, #0
 8004910:	f000 f9ce 	bl	8004cb0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8004914:	2020      	movs	r0, #32
 8004916:	f7ff ffc3 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800491a:	2000      	movs	r0, #0
 800491c:	f7ff ffc0 	bl	80048a0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004920:	20b0      	movs	r0, #176	@ 0xb0
 8004922:	f7ff ffbd 	bl	80048a0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8004926:	20c8      	movs	r0, #200	@ 0xc8
 8004928:	f7ff ffba 	bl	80048a0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800492c:	2000      	movs	r0, #0
 800492e:	f7ff ffb7 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8004932:	2010      	movs	r0, #16
 8004934:	f7ff ffb4 	bl	80048a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8004938:	2040      	movs	r0, #64	@ 0x40
 800493a:	f7ff ffb1 	bl	80048a0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800493e:	20ff      	movs	r0, #255	@ 0xff
 8004940:	f000 f9a2 	bl	8004c88 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8004944:	20a1      	movs	r0, #161	@ 0xa1
 8004946:	f7ff ffab 	bl	80048a0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800494a:	20a6      	movs	r0, #166	@ 0xa6
 800494c:	f7ff ffa8 	bl	80048a0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8004950:	20a8      	movs	r0, #168	@ 0xa8
 8004952:	f7ff ffa5 	bl	80048a0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8004956:	203f      	movs	r0, #63	@ 0x3f
 8004958:	f7ff ffa2 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800495c:	20a4      	movs	r0, #164	@ 0xa4
 800495e:	f7ff ff9f 	bl	80048a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8004962:	20d3      	movs	r0, #211	@ 0xd3
 8004964:	f7ff ff9c 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8004968:	2000      	movs	r0, #0
 800496a:	f7ff ff99 	bl	80048a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800496e:	20d5      	movs	r0, #213	@ 0xd5
 8004970:	f7ff ff96 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8004974:	20f0      	movs	r0, #240	@ 0xf0
 8004976:	f7ff ff93 	bl	80048a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800497a:	20d9      	movs	r0, #217	@ 0xd9
 800497c:	f7ff ff90 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8004980:	2022      	movs	r0, #34	@ 0x22
 8004982:	f7ff ff8d 	bl	80048a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8004986:	20da      	movs	r0, #218	@ 0xda
 8004988:	f7ff ff8a 	bl	80048a0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800498c:	2012      	movs	r0, #18
 800498e:	f7ff ff87 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8004992:	20db      	movs	r0, #219	@ 0xdb
 8004994:	f7ff ff84 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8004998:	2020      	movs	r0, #32
 800499a:	f7ff ff81 	bl	80048a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800499e:	208d      	movs	r0, #141	@ 0x8d
 80049a0:	f7ff ff7e 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80049a4:	2014      	movs	r0, #20
 80049a6:	f7ff ff7b 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80049aa:	2001      	movs	r0, #1
 80049ac:	f000 f980 	bl	8004cb0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80049b0:	2000      	movs	r0, #0
 80049b2:	f000 f80f 	bl	80049d4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80049b6:	f000 f825 	bl	8004a04 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80049ba:	4b05      	ldr	r3, [pc, #20]	@ (80049d0 <ssd1306_Init+0xd0>)
 80049bc:	2200      	movs	r2, #0
 80049be:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80049c0:	4b03      	ldr	r3, [pc, #12]	@ (80049d0 <ssd1306_Init+0xd0>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80049c6:	4b02      	ldr	r3, [pc, #8]	@ (80049d0 <ssd1306_Init+0xd0>)
 80049c8:	2201      	movs	r2, #1
 80049ca:	711a      	strb	r2, [r3, #4]
}
 80049cc:	bf00      	nop
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	200007d0 	.word	0x200007d0

080049d4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4603      	mov	r3, r0
 80049dc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80049de:	79fb      	ldrb	r3, [r7, #7]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <ssd1306_Fill+0x14>
 80049e4:	2300      	movs	r3, #0
 80049e6:	e000      	b.n	80049ea <ssd1306_Fill+0x16>
 80049e8:	23ff      	movs	r3, #255	@ 0xff
 80049ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049ee:	4619      	mov	r1, r3
 80049f0:	4803      	ldr	r0, [pc, #12]	@ (8004a00 <ssd1306_Fill+0x2c>)
 80049f2:	f000 fef8 	bl	80057e6 <memset>
}
 80049f6:	bf00      	nop
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	200003d0 	.word	0x200003d0

08004a04 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	71fb      	strb	r3, [r7, #7]
 8004a0e:	e016      	b.n	8004a3e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	3b50      	subs	r3, #80	@ 0x50
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7ff ff42 	bl	80048a0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8004a1c:	2000      	movs	r0, #0
 8004a1e:	f7ff ff3f 	bl	80048a0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8004a22:	2010      	movs	r0, #16
 8004a24:	f7ff ff3c 	bl	80048a0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8004a28:	79fb      	ldrb	r3, [r7, #7]
 8004a2a:	01db      	lsls	r3, r3, #7
 8004a2c:	4a08      	ldr	r2, [pc, #32]	@ (8004a50 <ssd1306_UpdateScreen+0x4c>)
 8004a2e:	4413      	add	r3, r2
 8004a30:	2180      	movs	r1, #128	@ 0x80
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7ff ff4c 	bl	80048d0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004a38:	79fb      	ldrb	r3, [r7, #7]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	71fb      	strb	r3, [r7, #7]
 8004a3e:	79fb      	ldrb	r3, [r7, #7]
 8004a40:	2b07      	cmp	r3, #7
 8004a42:	d9e5      	bls.n	8004a10 <ssd1306_UpdateScreen+0xc>
    }
}
 8004a44:	bf00      	nop
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	200003d0 	.word	0x200003d0

08004a54 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	71fb      	strb	r3, [r7, #7]
 8004a5e:	460b      	mov	r3, r1
 8004a60:	71bb      	strb	r3, [r7, #6]
 8004a62:	4613      	mov	r3, r2
 8004a64:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8004a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	db3d      	blt.n	8004aea <ssd1306_DrawPixel+0x96>
 8004a6e:	79bb      	ldrb	r3, [r7, #6]
 8004a70:	2b3f      	cmp	r3, #63	@ 0x3f
 8004a72:	d83a      	bhi.n	8004aea <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8004a74:	797b      	ldrb	r3, [r7, #5]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d11a      	bne.n	8004ab0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004a7a:	79fa      	ldrb	r2, [r7, #7]
 8004a7c:	79bb      	ldrb	r3, [r7, #6]
 8004a7e:	08db      	lsrs	r3, r3, #3
 8004a80:	b2d8      	uxtb	r0, r3
 8004a82:	4603      	mov	r3, r0
 8004a84:	01db      	lsls	r3, r3, #7
 8004a86:	4413      	add	r3, r2
 8004a88:	4a1b      	ldr	r2, [pc, #108]	@ (8004af8 <ssd1306_DrawPixel+0xa4>)
 8004a8a:	5cd3      	ldrb	r3, [r2, r3]
 8004a8c:	b25a      	sxtb	r2, r3
 8004a8e:	79bb      	ldrb	r3, [r7, #6]
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	2101      	movs	r1, #1
 8004a96:	fa01 f303 	lsl.w	r3, r1, r3
 8004a9a:	b25b      	sxtb	r3, r3
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	b259      	sxtb	r1, r3
 8004aa0:	79fa      	ldrb	r2, [r7, #7]
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	01db      	lsls	r3, r3, #7
 8004aa6:	4413      	add	r3, r2
 8004aa8:	b2c9      	uxtb	r1, r1
 8004aaa:	4a13      	ldr	r2, [pc, #76]	@ (8004af8 <ssd1306_DrawPixel+0xa4>)
 8004aac:	54d1      	strb	r1, [r2, r3]
 8004aae:	e01d      	b.n	8004aec <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004ab0:	79fa      	ldrb	r2, [r7, #7]
 8004ab2:	79bb      	ldrb	r3, [r7, #6]
 8004ab4:	08db      	lsrs	r3, r3, #3
 8004ab6:	b2d8      	uxtb	r0, r3
 8004ab8:	4603      	mov	r3, r0
 8004aba:	01db      	lsls	r3, r3, #7
 8004abc:	4413      	add	r3, r2
 8004abe:	4a0e      	ldr	r2, [pc, #56]	@ (8004af8 <ssd1306_DrawPixel+0xa4>)
 8004ac0:	5cd3      	ldrb	r3, [r2, r3]
 8004ac2:	b25a      	sxtb	r2, r3
 8004ac4:	79bb      	ldrb	r3, [r7, #6]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	2101      	movs	r1, #1
 8004acc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad0:	b25b      	sxtb	r3, r3
 8004ad2:	43db      	mvns	r3, r3
 8004ad4:	b25b      	sxtb	r3, r3
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	b259      	sxtb	r1, r3
 8004ada:	79fa      	ldrb	r2, [r7, #7]
 8004adc:	4603      	mov	r3, r0
 8004ade:	01db      	lsls	r3, r3, #7
 8004ae0:	4413      	add	r3, r2
 8004ae2:	b2c9      	uxtb	r1, r1
 8004ae4:	4a04      	ldr	r2, [pc, #16]	@ (8004af8 <ssd1306_DrawPixel+0xa4>)
 8004ae6:	54d1      	strb	r1, [r2, r3]
 8004ae8:	e000      	b.n	8004aec <ssd1306_DrawPixel+0x98>
        return;
 8004aea:	bf00      	nop
    }
}
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	200003d0 	.word	0x200003d0

08004afc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8004afc:	b590      	push	{r4, r7, lr}
 8004afe:	b089      	sub	sp, #36	@ 0x24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	4604      	mov	r4, r0
 8004b04:	1d38      	adds	r0, r7, #4
 8004b06:	e880 0006 	stmia.w	r0, {r1, r2}
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	4623      	mov	r3, r4
 8004b0e:	73fb      	strb	r3, [r7, #15]
 8004b10:	4613      	mov	r3, r2
 8004b12:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
 8004b16:	2b1f      	cmp	r3, #31
 8004b18:	d902      	bls.n	8004b20 <ssd1306_WriteChar+0x24>
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
 8004b1c:	2b7e      	cmp	r3, #126	@ 0x7e
 8004b1e:	d901      	bls.n	8004b24 <ssd1306_WriteChar+0x28>
        return 0;
 8004b20:	2300      	movs	r3, #0
 8004b22:	e06c      	b.n	8004bfe <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8004b24:	4b38      	ldr	r3, [pc, #224]	@ (8004c08 <ssd1306_WriteChar+0x10c>)
 8004b26:	881b      	ldrh	r3, [r3, #0]
 8004b28:	461a      	mov	r2, r3
 8004b2a:	793b      	ldrb	r3, [r7, #4]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	2b80      	cmp	r3, #128	@ 0x80
 8004b30:	dc06      	bgt.n	8004b40 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8004b32:	4b35      	ldr	r3, [pc, #212]	@ (8004c08 <ssd1306_WriteChar+0x10c>)
 8004b34:	885b      	ldrh	r3, [r3, #2]
 8004b36:	461a      	mov	r2, r3
 8004b38:	797b      	ldrb	r3, [r7, #5]
 8004b3a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8004b3c:	2b40      	cmp	r3, #64	@ 0x40
 8004b3e:	dd01      	ble.n	8004b44 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8004b40:	2300      	movs	r3, #0
 8004b42:	e05c      	b.n	8004bfe <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8004b44:	2300      	movs	r3, #0
 8004b46:	61fb      	str	r3, [r7, #28]
 8004b48:	e04c      	b.n	8004be4 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
 8004b4e:	3b20      	subs	r3, #32
 8004b50:	7979      	ldrb	r1, [r7, #5]
 8004b52:	fb01 f303 	mul.w	r3, r1, r3
 8004b56:	4619      	mov	r1, r3
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	440b      	add	r3, r1
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	4413      	add	r3, r2
 8004b60:	881b      	ldrh	r3, [r3, #0]
 8004b62:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8004b64:	2300      	movs	r3, #0
 8004b66:	61bb      	str	r3, [r7, #24]
 8004b68:	e034      	b.n	8004bd4 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	69bb      	ldr	r3, [r7, #24]
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d012      	beq.n	8004ba0 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004b7a:	4b23      	ldr	r3, [pc, #140]	@ (8004c08 <ssd1306_WriteChar+0x10c>)
 8004b7c:	881b      	ldrh	r3, [r3, #0]
 8004b7e:	b2da      	uxtb	r2, r3
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	4413      	add	r3, r2
 8004b86:	b2d8      	uxtb	r0, r3
 8004b88:	4b1f      	ldr	r3, [pc, #124]	@ (8004c08 <ssd1306_WriteChar+0x10c>)
 8004b8a:	885b      	ldrh	r3, [r3, #2]
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	4413      	add	r3, r2
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	7bba      	ldrb	r2, [r7, #14]
 8004b98:	4619      	mov	r1, r3
 8004b9a:	f7ff ff5b 	bl	8004a54 <ssd1306_DrawPixel>
 8004b9e:	e016      	b.n	8004bce <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004ba0:	4b19      	ldr	r3, [pc, #100]	@ (8004c08 <ssd1306_WriteChar+0x10c>)
 8004ba2:	881b      	ldrh	r3, [r3, #0]
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	4413      	add	r3, r2
 8004bac:	b2d8      	uxtb	r0, r3
 8004bae:	4b16      	ldr	r3, [pc, #88]	@ (8004c08 <ssd1306_WriteChar+0x10c>)
 8004bb0:	885b      	ldrh	r3, [r3, #2]
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	4413      	add	r3, r2
 8004bba:	b2d9      	uxtb	r1, r3
 8004bbc:	7bbb      	ldrb	r3, [r7, #14]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	bf0c      	ite	eq
 8004bc2:	2301      	moveq	r3, #1
 8004bc4:	2300      	movne	r3, #0
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	461a      	mov	r2, r3
 8004bca:	f7ff ff43 	bl	8004a54 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	61bb      	str	r3, [r7, #24]
 8004bd4:	793b      	ldrb	r3, [r7, #4]
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d3c5      	bcc.n	8004b6a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	3301      	adds	r3, #1
 8004be2:	61fb      	str	r3, [r7, #28]
 8004be4:	797b      	ldrb	r3, [r7, #5]
 8004be6:	461a      	mov	r2, r3
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d3ad      	bcc.n	8004b4a <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8004bee:	4b06      	ldr	r3, [pc, #24]	@ (8004c08 <ssd1306_WriteChar+0x10c>)
 8004bf0:	881b      	ldrh	r3, [r3, #0]
 8004bf2:	793a      	ldrb	r2, [r7, #4]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	4b03      	ldr	r3, [pc, #12]	@ (8004c08 <ssd1306_WriteChar+0x10c>)
 8004bfa:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8004bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3724      	adds	r7, #36	@ 0x24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd90      	pop	{r4, r7, pc}
 8004c06:	bf00      	nop
 8004c08:	200007d0 	.word	0x200007d0

08004c0c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	1d38      	adds	r0, r7, #4
 8004c16:	e880 0006 	stmia.w	r0, {r1, r2}
 8004c1a:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8004c1c:	e012      	b.n	8004c44 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	7818      	ldrb	r0, [r3, #0]
 8004c22:	78fb      	ldrb	r3, [r7, #3]
 8004c24:	1d3a      	adds	r2, r7, #4
 8004c26:	ca06      	ldmia	r2, {r1, r2}
 8004c28:	f7ff ff68 	bl	8004afc <ssd1306_WriteChar>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	461a      	mov	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d002      	beq.n	8004c3e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	e008      	b.n	8004c50 <ssd1306_WriteString+0x44>
        }
        str++;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	3301      	adds	r3, #1
 8004c42:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1e8      	bne.n	8004c1e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	4603      	mov	r3, r0
 8004c60:	460a      	mov	r2, r1
 8004c62:	71fb      	strb	r3, [r7, #7]
 8004c64:	4613      	mov	r3, r2
 8004c66:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8004c68:	79fb      	ldrb	r3, [r7, #7]
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	4b05      	ldr	r3, [pc, #20]	@ (8004c84 <ssd1306_SetCursor+0x2c>)
 8004c6e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8004c70:	79bb      	ldrb	r3, [r7, #6]
 8004c72:	b29a      	uxth	r2, r3
 8004c74:	4b03      	ldr	r3, [pc, #12]	@ (8004c84 <ssd1306_SetCursor+0x2c>)
 8004c76:	805a      	strh	r2, [r3, #2]
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	200007d0 	.word	0x200007d0

08004c88 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	4603      	mov	r3, r0
 8004c90:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8004c92:	2381      	movs	r3, #129	@ 0x81
 8004c94:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7ff fe01 	bl	80048a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004c9e:	79fb      	ldrb	r3, [r7, #7]
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7ff fdfd 	bl	80048a0 <ssd1306_WriteCommand>
}
 8004ca6:	bf00      	nop
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
	...

08004cb0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8004cba:	79fb      	ldrb	r3, [r7, #7]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d005      	beq.n	8004ccc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8004cc0:	23af      	movs	r3, #175	@ 0xaf
 8004cc2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8004cc4:	4b08      	ldr	r3, [pc, #32]	@ (8004ce8 <ssd1306_SetDisplayOn+0x38>)
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	715a      	strb	r2, [r3, #5]
 8004cca:	e004      	b.n	8004cd6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8004ccc:	23ae      	movs	r3, #174	@ 0xae
 8004cce:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8004cd0:	4b05      	ldr	r3, [pc, #20]	@ (8004ce8 <ssd1306_SetDisplayOn+0x38>)
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7ff fde1 	bl	80048a0 <ssd1306_WriteCommand>
}
 8004cde:	bf00      	nop
 8004ce0:	3710      	adds	r7, #16
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	200007d0 	.word	0x200007d0

08004cec <__cvt>:
 8004cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cf0:	ec57 6b10 	vmov	r6, r7, d0
 8004cf4:	2f00      	cmp	r7, #0
 8004cf6:	460c      	mov	r4, r1
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	463b      	mov	r3, r7
 8004cfc:	bfbb      	ittet	lt
 8004cfe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004d02:	461f      	movlt	r7, r3
 8004d04:	2300      	movge	r3, #0
 8004d06:	232d      	movlt	r3, #45	@ 0x2d
 8004d08:	700b      	strb	r3, [r1, #0]
 8004d0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d0c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004d10:	4691      	mov	r9, r2
 8004d12:	f023 0820 	bic.w	r8, r3, #32
 8004d16:	bfbc      	itt	lt
 8004d18:	4632      	movlt	r2, r6
 8004d1a:	4616      	movlt	r6, r2
 8004d1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d20:	d005      	beq.n	8004d2e <__cvt+0x42>
 8004d22:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004d26:	d100      	bne.n	8004d2a <__cvt+0x3e>
 8004d28:	3401      	adds	r4, #1
 8004d2a:	2102      	movs	r1, #2
 8004d2c:	e000      	b.n	8004d30 <__cvt+0x44>
 8004d2e:	2103      	movs	r1, #3
 8004d30:	ab03      	add	r3, sp, #12
 8004d32:	9301      	str	r3, [sp, #4]
 8004d34:	ab02      	add	r3, sp, #8
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	ec47 6b10 	vmov	d0, r6, r7
 8004d3c:	4653      	mov	r3, sl
 8004d3e:	4622      	mov	r2, r4
 8004d40:	f000 fe6a 	bl	8005a18 <_dtoa_r>
 8004d44:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004d48:	4605      	mov	r5, r0
 8004d4a:	d119      	bne.n	8004d80 <__cvt+0x94>
 8004d4c:	f019 0f01 	tst.w	r9, #1
 8004d50:	d00e      	beq.n	8004d70 <__cvt+0x84>
 8004d52:	eb00 0904 	add.w	r9, r0, r4
 8004d56:	2200      	movs	r2, #0
 8004d58:	2300      	movs	r3, #0
 8004d5a:	4630      	mov	r0, r6
 8004d5c:	4639      	mov	r1, r7
 8004d5e:	f7fb febb 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d62:	b108      	cbz	r0, 8004d68 <__cvt+0x7c>
 8004d64:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d68:	2230      	movs	r2, #48	@ 0x30
 8004d6a:	9b03      	ldr	r3, [sp, #12]
 8004d6c:	454b      	cmp	r3, r9
 8004d6e:	d31e      	bcc.n	8004dae <__cvt+0xc2>
 8004d70:	9b03      	ldr	r3, [sp, #12]
 8004d72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d74:	1b5b      	subs	r3, r3, r5
 8004d76:	4628      	mov	r0, r5
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	b004      	add	sp, #16
 8004d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d84:	eb00 0904 	add.w	r9, r0, r4
 8004d88:	d1e5      	bne.n	8004d56 <__cvt+0x6a>
 8004d8a:	7803      	ldrb	r3, [r0, #0]
 8004d8c:	2b30      	cmp	r3, #48	@ 0x30
 8004d8e:	d10a      	bne.n	8004da6 <__cvt+0xba>
 8004d90:	2200      	movs	r2, #0
 8004d92:	2300      	movs	r3, #0
 8004d94:	4630      	mov	r0, r6
 8004d96:	4639      	mov	r1, r7
 8004d98:	f7fb fe9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d9c:	b918      	cbnz	r0, 8004da6 <__cvt+0xba>
 8004d9e:	f1c4 0401 	rsb	r4, r4, #1
 8004da2:	f8ca 4000 	str.w	r4, [sl]
 8004da6:	f8da 3000 	ldr.w	r3, [sl]
 8004daa:	4499      	add	r9, r3
 8004dac:	e7d3      	b.n	8004d56 <__cvt+0x6a>
 8004dae:	1c59      	adds	r1, r3, #1
 8004db0:	9103      	str	r1, [sp, #12]
 8004db2:	701a      	strb	r2, [r3, #0]
 8004db4:	e7d9      	b.n	8004d6a <__cvt+0x7e>

08004db6 <__exponent>:
 8004db6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004db8:	2900      	cmp	r1, #0
 8004dba:	bfba      	itte	lt
 8004dbc:	4249      	neglt	r1, r1
 8004dbe:	232d      	movlt	r3, #45	@ 0x2d
 8004dc0:	232b      	movge	r3, #43	@ 0x2b
 8004dc2:	2909      	cmp	r1, #9
 8004dc4:	7002      	strb	r2, [r0, #0]
 8004dc6:	7043      	strb	r3, [r0, #1]
 8004dc8:	dd29      	ble.n	8004e1e <__exponent+0x68>
 8004dca:	f10d 0307 	add.w	r3, sp, #7
 8004dce:	461d      	mov	r5, r3
 8004dd0:	270a      	movs	r7, #10
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	fbb1 f6f7 	udiv	r6, r1, r7
 8004dd8:	fb07 1416 	mls	r4, r7, r6, r1
 8004ddc:	3430      	adds	r4, #48	@ 0x30
 8004dde:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004de2:	460c      	mov	r4, r1
 8004de4:	2c63      	cmp	r4, #99	@ 0x63
 8004de6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004dea:	4631      	mov	r1, r6
 8004dec:	dcf1      	bgt.n	8004dd2 <__exponent+0x1c>
 8004dee:	3130      	adds	r1, #48	@ 0x30
 8004df0:	1e94      	subs	r4, r2, #2
 8004df2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004df6:	1c41      	adds	r1, r0, #1
 8004df8:	4623      	mov	r3, r4
 8004dfa:	42ab      	cmp	r3, r5
 8004dfc:	d30a      	bcc.n	8004e14 <__exponent+0x5e>
 8004dfe:	f10d 0309 	add.w	r3, sp, #9
 8004e02:	1a9b      	subs	r3, r3, r2
 8004e04:	42ac      	cmp	r4, r5
 8004e06:	bf88      	it	hi
 8004e08:	2300      	movhi	r3, #0
 8004e0a:	3302      	adds	r3, #2
 8004e0c:	4403      	add	r3, r0
 8004e0e:	1a18      	subs	r0, r3, r0
 8004e10:	b003      	add	sp, #12
 8004e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e14:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004e18:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004e1c:	e7ed      	b.n	8004dfa <__exponent+0x44>
 8004e1e:	2330      	movs	r3, #48	@ 0x30
 8004e20:	3130      	adds	r1, #48	@ 0x30
 8004e22:	7083      	strb	r3, [r0, #2]
 8004e24:	70c1      	strb	r1, [r0, #3]
 8004e26:	1d03      	adds	r3, r0, #4
 8004e28:	e7f1      	b.n	8004e0e <__exponent+0x58>
	...

08004e2c <_printf_float>:
 8004e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e30:	b08d      	sub	sp, #52	@ 0x34
 8004e32:	460c      	mov	r4, r1
 8004e34:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004e38:	4616      	mov	r6, r2
 8004e3a:	461f      	mov	r7, r3
 8004e3c:	4605      	mov	r5, r0
 8004e3e:	f000 fcdb 	bl	80057f8 <_localeconv_r>
 8004e42:	6803      	ldr	r3, [r0, #0]
 8004e44:	9304      	str	r3, [sp, #16]
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fb fa1a 	bl	8000280 <strlen>
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e50:	f8d8 3000 	ldr.w	r3, [r8]
 8004e54:	9005      	str	r0, [sp, #20]
 8004e56:	3307      	adds	r3, #7
 8004e58:	f023 0307 	bic.w	r3, r3, #7
 8004e5c:	f103 0208 	add.w	r2, r3, #8
 8004e60:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004e64:	f8d4 b000 	ldr.w	fp, [r4]
 8004e68:	f8c8 2000 	str.w	r2, [r8]
 8004e6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e70:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004e74:	9307      	str	r3, [sp, #28]
 8004e76:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e7a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004e7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e82:	4b9c      	ldr	r3, [pc, #624]	@ (80050f4 <_printf_float+0x2c8>)
 8004e84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e88:	f7fb fe58 	bl	8000b3c <__aeabi_dcmpun>
 8004e8c:	bb70      	cbnz	r0, 8004eec <_printf_float+0xc0>
 8004e8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e92:	4b98      	ldr	r3, [pc, #608]	@ (80050f4 <_printf_float+0x2c8>)
 8004e94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e98:	f7fb fe32 	bl	8000b00 <__aeabi_dcmple>
 8004e9c:	bb30      	cbnz	r0, 8004eec <_printf_float+0xc0>
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	4640      	mov	r0, r8
 8004ea4:	4649      	mov	r1, r9
 8004ea6:	f7fb fe21 	bl	8000aec <__aeabi_dcmplt>
 8004eaa:	b110      	cbz	r0, 8004eb2 <_printf_float+0x86>
 8004eac:	232d      	movs	r3, #45	@ 0x2d
 8004eae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004eb2:	4a91      	ldr	r2, [pc, #580]	@ (80050f8 <_printf_float+0x2cc>)
 8004eb4:	4b91      	ldr	r3, [pc, #580]	@ (80050fc <_printf_float+0x2d0>)
 8004eb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004eba:	bf94      	ite	ls
 8004ebc:	4690      	movls	r8, r2
 8004ebe:	4698      	movhi	r8, r3
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	6123      	str	r3, [r4, #16]
 8004ec4:	f02b 0304 	bic.w	r3, fp, #4
 8004ec8:	6023      	str	r3, [r4, #0]
 8004eca:	f04f 0900 	mov.w	r9, #0
 8004ece:	9700      	str	r7, [sp, #0]
 8004ed0:	4633      	mov	r3, r6
 8004ed2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004ed4:	4621      	mov	r1, r4
 8004ed6:	4628      	mov	r0, r5
 8004ed8:	f000 f9d2 	bl	8005280 <_printf_common>
 8004edc:	3001      	adds	r0, #1
 8004ede:	f040 808d 	bne.w	8004ffc <_printf_float+0x1d0>
 8004ee2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ee6:	b00d      	add	sp, #52	@ 0x34
 8004ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eec:	4642      	mov	r2, r8
 8004eee:	464b      	mov	r3, r9
 8004ef0:	4640      	mov	r0, r8
 8004ef2:	4649      	mov	r1, r9
 8004ef4:	f7fb fe22 	bl	8000b3c <__aeabi_dcmpun>
 8004ef8:	b140      	cbz	r0, 8004f0c <_printf_float+0xe0>
 8004efa:	464b      	mov	r3, r9
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	bfbc      	itt	lt
 8004f00:	232d      	movlt	r3, #45	@ 0x2d
 8004f02:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004f06:	4a7e      	ldr	r2, [pc, #504]	@ (8005100 <_printf_float+0x2d4>)
 8004f08:	4b7e      	ldr	r3, [pc, #504]	@ (8005104 <_printf_float+0x2d8>)
 8004f0a:	e7d4      	b.n	8004eb6 <_printf_float+0x8a>
 8004f0c:	6863      	ldr	r3, [r4, #4]
 8004f0e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004f12:	9206      	str	r2, [sp, #24]
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	d13b      	bne.n	8004f90 <_printf_float+0x164>
 8004f18:	2306      	movs	r3, #6
 8004f1a:	6063      	str	r3, [r4, #4]
 8004f1c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004f20:	2300      	movs	r3, #0
 8004f22:	6022      	str	r2, [r4, #0]
 8004f24:	9303      	str	r3, [sp, #12]
 8004f26:	ab0a      	add	r3, sp, #40	@ 0x28
 8004f28:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004f2c:	ab09      	add	r3, sp, #36	@ 0x24
 8004f2e:	9300      	str	r3, [sp, #0]
 8004f30:	6861      	ldr	r1, [r4, #4]
 8004f32:	ec49 8b10 	vmov	d0, r8, r9
 8004f36:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	f7ff fed6 	bl	8004cec <__cvt>
 8004f40:	9b06      	ldr	r3, [sp, #24]
 8004f42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f44:	2b47      	cmp	r3, #71	@ 0x47
 8004f46:	4680      	mov	r8, r0
 8004f48:	d129      	bne.n	8004f9e <_printf_float+0x172>
 8004f4a:	1cc8      	adds	r0, r1, #3
 8004f4c:	db02      	blt.n	8004f54 <_printf_float+0x128>
 8004f4e:	6863      	ldr	r3, [r4, #4]
 8004f50:	4299      	cmp	r1, r3
 8004f52:	dd41      	ble.n	8004fd8 <_printf_float+0x1ac>
 8004f54:	f1aa 0a02 	sub.w	sl, sl, #2
 8004f58:	fa5f fa8a 	uxtb.w	sl, sl
 8004f5c:	3901      	subs	r1, #1
 8004f5e:	4652      	mov	r2, sl
 8004f60:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004f64:	9109      	str	r1, [sp, #36]	@ 0x24
 8004f66:	f7ff ff26 	bl	8004db6 <__exponent>
 8004f6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004f6c:	1813      	adds	r3, r2, r0
 8004f6e:	2a01      	cmp	r2, #1
 8004f70:	4681      	mov	r9, r0
 8004f72:	6123      	str	r3, [r4, #16]
 8004f74:	dc02      	bgt.n	8004f7c <_printf_float+0x150>
 8004f76:	6822      	ldr	r2, [r4, #0]
 8004f78:	07d2      	lsls	r2, r2, #31
 8004f7a:	d501      	bpl.n	8004f80 <_printf_float+0x154>
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	6123      	str	r3, [r4, #16]
 8004f80:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d0a2      	beq.n	8004ece <_printf_float+0xa2>
 8004f88:	232d      	movs	r3, #45	@ 0x2d
 8004f8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f8e:	e79e      	b.n	8004ece <_printf_float+0xa2>
 8004f90:	9a06      	ldr	r2, [sp, #24]
 8004f92:	2a47      	cmp	r2, #71	@ 0x47
 8004f94:	d1c2      	bne.n	8004f1c <_printf_float+0xf0>
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1c0      	bne.n	8004f1c <_printf_float+0xf0>
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e7bd      	b.n	8004f1a <_printf_float+0xee>
 8004f9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004fa2:	d9db      	bls.n	8004f5c <_printf_float+0x130>
 8004fa4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004fa8:	d118      	bne.n	8004fdc <_printf_float+0x1b0>
 8004faa:	2900      	cmp	r1, #0
 8004fac:	6863      	ldr	r3, [r4, #4]
 8004fae:	dd0b      	ble.n	8004fc8 <_printf_float+0x19c>
 8004fb0:	6121      	str	r1, [r4, #16]
 8004fb2:	b913      	cbnz	r3, 8004fba <_printf_float+0x18e>
 8004fb4:	6822      	ldr	r2, [r4, #0]
 8004fb6:	07d0      	lsls	r0, r2, #31
 8004fb8:	d502      	bpl.n	8004fc0 <_printf_float+0x194>
 8004fba:	3301      	adds	r3, #1
 8004fbc:	440b      	add	r3, r1
 8004fbe:	6123      	str	r3, [r4, #16]
 8004fc0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004fc2:	f04f 0900 	mov.w	r9, #0
 8004fc6:	e7db      	b.n	8004f80 <_printf_float+0x154>
 8004fc8:	b913      	cbnz	r3, 8004fd0 <_printf_float+0x1a4>
 8004fca:	6822      	ldr	r2, [r4, #0]
 8004fcc:	07d2      	lsls	r2, r2, #31
 8004fce:	d501      	bpl.n	8004fd4 <_printf_float+0x1a8>
 8004fd0:	3302      	adds	r3, #2
 8004fd2:	e7f4      	b.n	8004fbe <_printf_float+0x192>
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e7f2      	b.n	8004fbe <_printf_float+0x192>
 8004fd8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004fdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fde:	4299      	cmp	r1, r3
 8004fe0:	db05      	blt.n	8004fee <_printf_float+0x1c2>
 8004fe2:	6823      	ldr	r3, [r4, #0]
 8004fe4:	6121      	str	r1, [r4, #16]
 8004fe6:	07d8      	lsls	r0, r3, #31
 8004fe8:	d5ea      	bpl.n	8004fc0 <_printf_float+0x194>
 8004fea:	1c4b      	adds	r3, r1, #1
 8004fec:	e7e7      	b.n	8004fbe <_printf_float+0x192>
 8004fee:	2900      	cmp	r1, #0
 8004ff0:	bfd4      	ite	le
 8004ff2:	f1c1 0202 	rsble	r2, r1, #2
 8004ff6:	2201      	movgt	r2, #1
 8004ff8:	4413      	add	r3, r2
 8004ffa:	e7e0      	b.n	8004fbe <_printf_float+0x192>
 8004ffc:	6823      	ldr	r3, [r4, #0]
 8004ffe:	055a      	lsls	r2, r3, #21
 8005000:	d407      	bmi.n	8005012 <_printf_float+0x1e6>
 8005002:	6923      	ldr	r3, [r4, #16]
 8005004:	4642      	mov	r2, r8
 8005006:	4631      	mov	r1, r6
 8005008:	4628      	mov	r0, r5
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	d12b      	bne.n	8005068 <_printf_float+0x23c>
 8005010:	e767      	b.n	8004ee2 <_printf_float+0xb6>
 8005012:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005016:	f240 80dd 	bls.w	80051d4 <_printf_float+0x3a8>
 800501a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800501e:	2200      	movs	r2, #0
 8005020:	2300      	movs	r3, #0
 8005022:	f7fb fd59 	bl	8000ad8 <__aeabi_dcmpeq>
 8005026:	2800      	cmp	r0, #0
 8005028:	d033      	beq.n	8005092 <_printf_float+0x266>
 800502a:	4a37      	ldr	r2, [pc, #220]	@ (8005108 <_printf_float+0x2dc>)
 800502c:	2301      	movs	r3, #1
 800502e:	4631      	mov	r1, r6
 8005030:	4628      	mov	r0, r5
 8005032:	47b8      	blx	r7
 8005034:	3001      	adds	r0, #1
 8005036:	f43f af54 	beq.w	8004ee2 <_printf_float+0xb6>
 800503a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800503e:	4543      	cmp	r3, r8
 8005040:	db02      	blt.n	8005048 <_printf_float+0x21c>
 8005042:	6823      	ldr	r3, [r4, #0]
 8005044:	07d8      	lsls	r0, r3, #31
 8005046:	d50f      	bpl.n	8005068 <_printf_float+0x23c>
 8005048:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800504c:	4631      	mov	r1, r6
 800504e:	4628      	mov	r0, r5
 8005050:	47b8      	blx	r7
 8005052:	3001      	adds	r0, #1
 8005054:	f43f af45 	beq.w	8004ee2 <_printf_float+0xb6>
 8005058:	f04f 0900 	mov.w	r9, #0
 800505c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005060:	f104 0a1a 	add.w	sl, r4, #26
 8005064:	45c8      	cmp	r8, r9
 8005066:	dc09      	bgt.n	800507c <_printf_float+0x250>
 8005068:	6823      	ldr	r3, [r4, #0]
 800506a:	079b      	lsls	r3, r3, #30
 800506c:	f100 8103 	bmi.w	8005276 <_printf_float+0x44a>
 8005070:	68e0      	ldr	r0, [r4, #12]
 8005072:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005074:	4298      	cmp	r0, r3
 8005076:	bfb8      	it	lt
 8005078:	4618      	movlt	r0, r3
 800507a:	e734      	b.n	8004ee6 <_printf_float+0xba>
 800507c:	2301      	movs	r3, #1
 800507e:	4652      	mov	r2, sl
 8005080:	4631      	mov	r1, r6
 8005082:	4628      	mov	r0, r5
 8005084:	47b8      	blx	r7
 8005086:	3001      	adds	r0, #1
 8005088:	f43f af2b 	beq.w	8004ee2 <_printf_float+0xb6>
 800508c:	f109 0901 	add.w	r9, r9, #1
 8005090:	e7e8      	b.n	8005064 <_printf_float+0x238>
 8005092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005094:	2b00      	cmp	r3, #0
 8005096:	dc39      	bgt.n	800510c <_printf_float+0x2e0>
 8005098:	4a1b      	ldr	r2, [pc, #108]	@ (8005108 <_printf_float+0x2dc>)
 800509a:	2301      	movs	r3, #1
 800509c:	4631      	mov	r1, r6
 800509e:	4628      	mov	r0, r5
 80050a0:	47b8      	blx	r7
 80050a2:	3001      	adds	r0, #1
 80050a4:	f43f af1d 	beq.w	8004ee2 <_printf_float+0xb6>
 80050a8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80050ac:	ea59 0303 	orrs.w	r3, r9, r3
 80050b0:	d102      	bne.n	80050b8 <_printf_float+0x28c>
 80050b2:	6823      	ldr	r3, [r4, #0]
 80050b4:	07d9      	lsls	r1, r3, #31
 80050b6:	d5d7      	bpl.n	8005068 <_printf_float+0x23c>
 80050b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050bc:	4631      	mov	r1, r6
 80050be:	4628      	mov	r0, r5
 80050c0:	47b8      	blx	r7
 80050c2:	3001      	adds	r0, #1
 80050c4:	f43f af0d 	beq.w	8004ee2 <_printf_float+0xb6>
 80050c8:	f04f 0a00 	mov.w	sl, #0
 80050cc:	f104 0b1a 	add.w	fp, r4, #26
 80050d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050d2:	425b      	negs	r3, r3
 80050d4:	4553      	cmp	r3, sl
 80050d6:	dc01      	bgt.n	80050dc <_printf_float+0x2b0>
 80050d8:	464b      	mov	r3, r9
 80050da:	e793      	b.n	8005004 <_printf_float+0x1d8>
 80050dc:	2301      	movs	r3, #1
 80050de:	465a      	mov	r2, fp
 80050e0:	4631      	mov	r1, r6
 80050e2:	4628      	mov	r0, r5
 80050e4:	47b8      	blx	r7
 80050e6:	3001      	adds	r0, #1
 80050e8:	f43f aefb 	beq.w	8004ee2 <_printf_float+0xb6>
 80050ec:	f10a 0a01 	add.w	sl, sl, #1
 80050f0:	e7ee      	b.n	80050d0 <_printf_float+0x2a4>
 80050f2:	bf00      	nop
 80050f4:	7fefffff 	.word	0x7fefffff
 80050f8:	080094fc 	.word	0x080094fc
 80050fc:	08009500 	.word	0x08009500
 8005100:	08009504 	.word	0x08009504
 8005104:	08009508 	.word	0x08009508
 8005108:	0800950c 	.word	0x0800950c
 800510c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800510e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005112:	4553      	cmp	r3, sl
 8005114:	bfa8      	it	ge
 8005116:	4653      	movge	r3, sl
 8005118:	2b00      	cmp	r3, #0
 800511a:	4699      	mov	r9, r3
 800511c:	dc36      	bgt.n	800518c <_printf_float+0x360>
 800511e:	f04f 0b00 	mov.w	fp, #0
 8005122:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005126:	f104 021a 	add.w	r2, r4, #26
 800512a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800512c:	9306      	str	r3, [sp, #24]
 800512e:	eba3 0309 	sub.w	r3, r3, r9
 8005132:	455b      	cmp	r3, fp
 8005134:	dc31      	bgt.n	800519a <_printf_float+0x36e>
 8005136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005138:	459a      	cmp	sl, r3
 800513a:	dc3a      	bgt.n	80051b2 <_printf_float+0x386>
 800513c:	6823      	ldr	r3, [r4, #0]
 800513e:	07da      	lsls	r2, r3, #31
 8005140:	d437      	bmi.n	80051b2 <_printf_float+0x386>
 8005142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005144:	ebaa 0903 	sub.w	r9, sl, r3
 8005148:	9b06      	ldr	r3, [sp, #24]
 800514a:	ebaa 0303 	sub.w	r3, sl, r3
 800514e:	4599      	cmp	r9, r3
 8005150:	bfa8      	it	ge
 8005152:	4699      	movge	r9, r3
 8005154:	f1b9 0f00 	cmp.w	r9, #0
 8005158:	dc33      	bgt.n	80051c2 <_printf_float+0x396>
 800515a:	f04f 0800 	mov.w	r8, #0
 800515e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005162:	f104 0b1a 	add.w	fp, r4, #26
 8005166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005168:	ebaa 0303 	sub.w	r3, sl, r3
 800516c:	eba3 0309 	sub.w	r3, r3, r9
 8005170:	4543      	cmp	r3, r8
 8005172:	f77f af79 	ble.w	8005068 <_printf_float+0x23c>
 8005176:	2301      	movs	r3, #1
 8005178:	465a      	mov	r2, fp
 800517a:	4631      	mov	r1, r6
 800517c:	4628      	mov	r0, r5
 800517e:	47b8      	blx	r7
 8005180:	3001      	adds	r0, #1
 8005182:	f43f aeae 	beq.w	8004ee2 <_printf_float+0xb6>
 8005186:	f108 0801 	add.w	r8, r8, #1
 800518a:	e7ec      	b.n	8005166 <_printf_float+0x33a>
 800518c:	4642      	mov	r2, r8
 800518e:	4631      	mov	r1, r6
 8005190:	4628      	mov	r0, r5
 8005192:	47b8      	blx	r7
 8005194:	3001      	adds	r0, #1
 8005196:	d1c2      	bne.n	800511e <_printf_float+0x2f2>
 8005198:	e6a3      	b.n	8004ee2 <_printf_float+0xb6>
 800519a:	2301      	movs	r3, #1
 800519c:	4631      	mov	r1, r6
 800519e:	4628      	mov	r0, r5
 80051a0:	9206      	str	r2, [sp, #24]
 80051a2:	47b8      	blx	r7
 80051a4:	3001      	adds	r0, #1
 80051a6:	f43f ae9c 	beq.w	8004ee2 <_printf_float+0xb6>
 80051aa:	9a06      	ldr	r2, [sp, #24]
 80051ac:	f10b 0b01 	add.w	fp, fp, #1
 80051b0:	e7bb      	b.n	800512a <_printf_float+0x2fe>
 80051b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051b6:	4631      	mov	r1, r6
 80051b8:	4628      	mov	r0, r5
 80051ba:	47b8      	blx	r7
 80051bc:	3001      	adds	r0, #1
 80051be:	d1c0      	bne.n	8005142 <_printf_float+0x316>
 80051c0:	e68f      	b.n	8004ee2 <_printf_float+0xb6>
 80051c2:	9a06      	ldr	r2, [sp, #24]
 80051c4:	464b      	mov	r3, r9
 80051c6:	4442      	add	r2, r8
 80051c8:	4631      	mov	r1, r6
 80051ca:	4628      	mov	r0, r5
 80051cc:	47b8      	blx	r7
 80051ce:	3001      	adds	r0, #1
 80051d0:	d1c3      	bne.n	800515a <_printf_float+0x32e>
 80051d2:	e686      	b.n	8004ee2 <_printf_float+0xb6>
 80051d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80051d8:	f1ba 0f01 	cmp.w	sl, #1
 80051dc:	dc01      	bgt.n	80051e2 <_printf_float+0x3b6>
 80051de:	07db      	lsls	r3, r3, #31
 80051e0:	d536      	bpl.n	8005250 <_printf_float+0x424>
 80051e2:	2301      	movs	r3, #1
 80051e4:	4642      	mov	r2, r8
 80051e6:	4631      	mov	r1, r6
 80051e8:	4628      	mov	r0, r5
 80051ea:	47b8      	blx	r7
 80051ec:	3001      	adds	r0, #1
 80051ee:	f43f ae78 	beq.w	8004ee2 <_printf_float+0xb6>
 80051f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051f6:	4631      	mov	r1, r6
 80051f8:	4628      	mov	r0, r5
 80051fa:	47b8      	blx	r7
 80051fc:	3001      	adds	r0, #1
 80051fe:	f43f ae70 	beq.w	8004ee2 <_printf_float+0xb6>
 8005202:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005206:	2200      	movs	r2, #0
 8005208:	2300      	movs	r3, #0
 800520a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800520e:	f7fb fc63 	bl	8000ad8 <__aeabi_dcmpeq>
 8005212:	b9c0      	cbnz	r0, 8005246 <_printf_float+0x41a>
 8005214:	4653      	mov	r3, sl
 8005216:	f108 0201 	add.w	r2, r8, #1
 800521a:	4631      	mov	r1, r6
 800521c:	4628      	mov	r0, r5
 800521e:	47b8      	blx	r7
 8005220:	3001      	adds	r0, #1
 8005222:	d10c      	bne.n	800523e <_printf_float+0x412>
 8005224:	e65d      	b.n	8004ee2 <_printf_float+0xb6>
 8005226:	2301      	movs	r3, #1
 8005228:	465a      	mov	r2, fp
 800522a:	4631      	mov	r1, r6
 800522c:	4628      	mov	r0, r5
 800522e:	47b8      	blx	r7
 8005230:	3001      	adds	r0, #1
 8005232:	f43f ae56 	beq.w	8004ee2 <_printf_float+0xb6>
 8005236:	f108 0801 	add.w	r8, r8, #1
 800523a:	45d0      	cmp	r8, sl
 800523c:	dbf3      	blt.n	8005226 <_printf_float+0x3fa>
 800523e:	464b      	mov	r3, r9
 8005240:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005244:	e6df      	b.n	8005006 <_printf_float+0x1da>
 8005246:	f04f 0800 	mov.w	r8, #0
 800524a:	f104 0b1a 	add.w	fp, r4, #26
 800524e:	e7f4      	b.n	800523a <_printf_float+0x40e>
 8005250:	2301      	movs	r3, #1
 8005252:	4642      	mov	r2, r8
 8005254:	e7e1      	b.n	800521a <_printf_float+0x3ee>
 8005256:	2301      	movs	r3, #1
 8005258:	464a      	mov	r2, r9
 800525a:	4631      	mov	r1, r6
 800525c:	4628      	mov	r0, r5
 800525e:	47b8      	blx	r7
 8005260:	3001      	adds	r0, #1
 8005262:	f43f ae3e 	beq.w	8004ee2 <_printf_float+0xb6>
 8005266:	f108 0801 	add.w	r8, r8, #1
 800526a:	68e3      	ldr	r3, [r4, #12]
 800526c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800526e:	1a5b      	subs	r3, r3, r1
 8005270:	4543      	cmp	r3, r8
 8005272:	dcf0      	bgt.n	8005256 <_printf_float+0x42a>
 8005274:	e6fc      	b.n	8005070 <_printf_float+0x244>
 8005276:	f04f 0800 	mov.w	r8, #0
 800527a:	f104 0919 	add.w	r9, r4, #25
 800527e:	e7f4      	b.n	800526a <_printf_float+0x43e>

08005280 <_printf_common>:
 8005280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005284:	4616      	mov	r6, r2
 8005286:	4698      	mov	r8, r3
 8005288:	688a      	ldr	r2, [r1, #8]
 800528a:	690b      	ldr	r3, [r1, #16]
 800528c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005290:	4293      	cmp	r3, r2
 8005292:	bfb8      	it	lt
 8005294:	4613      	movlt	r3, r2
 8005296:	6033      	str	r3, [r6, #0]
 8005298:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800529c:	4607      	mov	r7, r0
 800529e:	460c      	mov	r4, r1
 80052a0:	b10a      	cbz	r2, 80052a6 <_printf_common+0x26>
 80052a2:	3301      	adds	r3, #1
 80052a4:	6033      	str	r3, [r6, #0]
 80052a6:	6823      	ldr	r3, [r4, #0]
 80052a8:	0699      	lsls	r1, r3, #26
 80052aa:	bf42      	ittt	mi
 80052ac:	6833      	ldrmi	r3, [r6, #0]
 80052ae:	3302      	addmi	r3, #2
 80052b0:	6033      	strmi	r3, [r6, #0]
 80052b2:	6825      	ldr	r5, [r4, #0]
 80052b4:	f015 0506 	ands.w	r5, r5, #6
 80052b8:	d106      	bne.n	80052c8 <_printf_common+0x48>
 80052ba:	f104 0a19 	add.w	sl, r4, #25
 80052be:	68e3      	ldr	r3, [r4, #12]
 80052c0:	6832      	ldr	r2, [r6, #0]
 80052c2:	1a9b      	subs	r3, r3, r2
 80052c4:	42ab      	cmp	r3, r5
 80052c6:	dc26      	bgt.n	8005316 <_printf_common+0x96>
 80052c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052cc:	6822      	ldr	r2, [r4, #0]
 80052ce:	3b00      	subs	r3, #0
 80052d0:	bf18      	it	ne
 80052d2:	2301      	movne	r3, #1
 80052d4:	0692      	lsls	r2, r2, #26
 80052d6:	d42b      	bmi.n	8005330 <_printf_common+0xb0>
 80052d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052dc:	4641      	mov	r1, r8
 80052de:	4638      	mov	r0, r7
 80052e0:	47c8      	blx	r9
 80052e2:	3001      	adds	r0, #1
 80052e4:	d01e      	beq.n	8005324 <_printf_common+0xa4>
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	6922      	ldr	r2, [r4, #16]
 80052ea:	f003 0306 	and.w	r3, r3, #6
 80052ee:	2b04      	cmp	r3, #4
 80052f0:	bf02      	ittt	eq
 80052f2:	68e5      	ldreq	r5, [r4, #12]
 80052f4:	6833      	ldreq	r3, [r6, #0]
 80052f6:	1aed      	subeq	r5, r5, r3
 80052f8:	68a3      	ldr	r3, [r4, #8]
 80052fa:	bf0c      	ite	eq
 80052fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005300:	2500      	movne	r5, #0
 8005302:	4293      	cmp	r3, r2
 8005304:	bfc4      	itt	gt
 8005306:	1a9b      	subgt	r3, r3, r2
 8005308:	18ed      	addgt	r5, r5, r3
 800530a:	2600      	movs	r6, #0
 800530c:	341a      	adds	r4, #26
 800530e:	42b5      	cmp	r5, r6
 8005310:	d11a      	bne.n	8005348 <_printf_common+0xc8>
 8005312:	2000      	movs	r0, #0
 8005314:	e008      	b.n	8005328 <_printf_common+0xa8>
 8005316:	2301      	movs	r3, #1
 8005318:	4652      	mov	r2, sl
 800531a:	4641      	mov	r1, r8
 800531c:	4638      	mov	r0, r7
 800531e:	47c8      	blx	r9
 8005320:	3001      	adds	r0, #1
 8005322:	d103      	bne.n	800532c <_printf_common+0xac>
 8005324:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800532c:	3501      	adds	r5, #1
 800532e:	e7c6      	b.n	80052be <_printf_common+0x3e>
 8005330:	18e1      	adds	r1, r4, r3
 8005332:	1c5a      	adds	r2, r3, #1
 8005334:	2030      	movs	r0, #48	@ 0x30
 8005336:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800533a:	4422      	add	r2, r4
 800533c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005340:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005344:	3302      	adds	r3, #2
 8005346:	e7c7      	b.n	80052d8 <_printf_common+0x58>
 8005348:	2301      	movs	r3, #1
 800534a:	4622      	mov	r2, r4
 800534c:	4641      	mov	r1, r8
 800534e:	4638      	mov	r0, r7
 8005350:	47c8      	blx	r9
 8005352:	3001      	adds	r0, #1
 8005354:	d0e6      	beq.n	8005324 <_printf_common+0xa4>
 8005356:	3601      	adds	r6, #1
 8005358:	e7d9      	b.n	800530e <_printf_common+0x8e>
	...

0800535c <_printf_i>:
 800535c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005360:	7e0f      	ldrb	r7, [r1, #24]
 8005362:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005364:	2f78      	cmp	r7, #120	@ 0x78
 8005366:	4691      	mov	r9, r2
 8005368:	4680      	mov	r8, r0
 800536a:	460c      	mov	r4, r1
 800536c:	469a      	mov	sl, r3
 800536e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005372:	d807      	bhi.n	8005384 <_printf_i+0x28>
 8005374:	2f62      	cmp	r7, #98	@ 0x62
 8005376:	d80a      	bhi.n	800538e <_printf_i+0x32>
 8005378:	2f00      	cmp	r7, #0
 800537a:	f000 80d2 	beq.w	8005522 <_printf_i+0x1c6>
 800537e:	2f58      	cmp	r7, #88	@ 0x58
 8005380:	f000 80b9 	beq.w	80054f6 <_printf_i+0x19a>
 8005384:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005388:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800538c:	e03a      	b.n	8005404 <_printf_i+0xa8>
 800538e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005392:	2b15      	cmp	r3, #21
 8005394:	d8f6      	bhi.n	8005384 <_printf_i+0x28>
 8005396:	a101      	add	r1, pc, #4	@ (adr r1, 800539c <_printf_i+0x40>)
 8005398:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800539c:	080053f5 	.word	0x080053f5
 80053a0:	08005409 	.word	0x08005409
 80053a4:	08005385 	.word	0x08005385
 80053a8:	08005385 	.word	0x08005385
 80053ac:	08005385 	.word	0x08005385
 80053b0:	08005385 	.word	0x08005385
 80053b4:	08005409 	.word	0x08005409
 80053b8:	08005385 	.word	0x08005385
 80053bc:	08005385 	.word	0x08005385
 80053c0:	08005385 	.word	0x08005385
 80053c4:	08005385 	.word	0x08005385
 80053c8:	08005509 	.word	0x08005509
 80053cc:	08005433 	.word	0x08005433
 80053d0:	080054c3 	.word	0x080054c3
 80053d4:	08005385 	.word	0x08005385
 80053d8:	08005385 	.word	0x08005385
 80053dc:	0800552b 	.word	0x0800552b
 80053e0:	08005385 	.word	0x08005385
 80053e4:	08005433 	.word	0x08005433
 80053e8:	08005385 	.word	0x08005385
 80053ec:	08005385 	.word	0x08005385
 80053f0:	080054cb 	.word	0x080054cb
 80053f4:	6833      	ldr	r3, [r6, #0]
 80053f6:	1d1a      	adds	r2, r3, #4
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6032      	str	r2, [r6, #0]
 80053fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005400:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005404:	2301      	movs	r3, #1
 8005406:	e09d      	b.n	8005544 <_printf_i+0x1e8>
 8005408:	6833      	ldr	r3, [r6, #0]
 800540a:	6820      	ldr	r0, [r4, #0]
 800540c:	1d19      	adds	r1, r3, #4
 800540e:	6031      	str	r1, [r6, #0]
 8005410:	0606      	lsls	r6, r0, #24
 8005412:	d501      	bpl.n	8005418 <_printf_i+0xbc>
 8005414:	681d      	ldr	r5, [r3, #0]
 8005416:	e003      	b.n	8005420 <_printf_i+0xc4>
 8005418:	0645      	lsls	r5, r0, #25
 800541a:	d5fb      	bpl.n	8005414 <_printf_i+0xb8>
 800541c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005420:	2d00      	cmp	r5, #0
 8005422:	da03      	bge.n	800542c <_printf_i+0xd0>
 8005424:	232d      	movs	r3, #45	@ 0x2d
 8005426:	426d      	negs	r5, r5
 8005428:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800542c:	4859      	ldr	r0, [pc, #356]	@ (8005594 <_printf_i+0x238>)
 800542e:	230a      	movs	r3, #10
 8005430:	e011      	b.n	8005456 <_printf_i+0xfa>
 8005432:	6821      	ldr	r1, [r4, #0]
 8005434:	6833      	ldr	r3, [r6, #0]
 8005436:	0608      	lsls	r0, r1, #24
 8005438:	f853 5b04 	ldr.w	r5, [r3], #4
 800543c:	d402      	bmi.n	8005444 <_printf_i+0xe8>
 800543e:	0649      	lsls	r1, r1, #25
 8005440:	bf48      	it	mi
 8005442:	b2ad      	uxthmi	r5, r5
 8005444:	2f6f      	cmp	r7, #111	@ 0x6f
 8005446:	4853      	ldr	r0, [pc, #332]	@ (8005594 <_printf_i+0x238>)
 8005448:	6033      	str	r3, [r6, #0]
 800544a:	bf14      	ite	ne
 800544c:	230a      	movne	r3, #10
 800544e:	2308      	moveq	r3, #8
 8005450:	2100      	movs	r1, #0
 8005452:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005456:	6866      	ldr	r6, [r4, #4]
 8005458:	60a6      	str	r6, [r4, #8]
 800545a:	2e00      	cmp	r6, #0
 800545c:	bfa2      	ittt	ge
 800545e:	6821      	ldrge	r1, [r4, #0]
 8005460:	f021 0104 	bicge.w	r1, r1, #4
 8005464:	6021      	strge	r1, [r4, #0]
 8005466:	b90d      	cbnz	r5, 800546c <_printf_i+0x110>
 8005468:	2e00      	cmp	r6, #0
 800546a:	d04b      	beq.n	8005504 <_printf_i+0x1a8>
 800546c:	4616      	mov	r6, r2
 800546e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005472:	fb03 5711 	mls	r7, r3, r1, r5
 8005476:	5dc7      	ldrb	r7, [r0, r7]
 8005478:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800547c:	462f      	mov	r7, r5
 800547e:	42bb      	cmp	r3, r7
 8005480:	460d      	mov	r5, r1
 8005482:	d9f4      	bls.n	800546e <_printf_i+0x112>
 8005484:	2b08      	cmp	r3, #8
 8005486:	d10b      	bne.n	80054a0 <_printf_i+0x144>
 8005488:	6823      	ldr	r3, [r4, #0]
 800548a:	07df      	lsls	r7, r3, #31
 800548c:	d508      	bpl.n	80054a0 <_printf_i+0x144>
 800548e:	6923      	ldr	r3, [r4, #16]
 8005490:	6861      	ldr	r1, [r4, #4]
 8005492:	4299      	cmp	r1, r3
 8005494:	bfde      	ittt	le
 8005496:	2330      	movle	r3, #48	@ 0x30
 8005498:	f806 3c01 	strble.w	r3, [r6, #-1]
 800549c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80054a0:	1b92      	subs	r2, r2, r6
 80054a2:	6122      	str	r2, [r4, #16]
 80054a4:	f8cd a000 	str.w	sl, [sp]
 80054a8:	464b      	mov	r3, r9
 80054aa:	aa03      	add	r2, sp, #12
 80054ac:	4621      	mov	r1, r4
 80054ae:	4640      	mov	r0, r8
 80054b0:	f7ff fee6 	bl	8005280 <_printf_common>
 80054b4:	3001      	adds	r0, #1
 80054b6:	d14a      	bne.n	800554e <_printf_i+0x1f2>
 80054b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80054bc:	b004      	add	sp, #16
 80054be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	f043 0320 	orr.w	r3, r3, #32
 80054c8:	6023      	str	r3, [r4, #0]
 80054ca:	4833      	ldr	r0, [pc, #204]	@ (8005598 <_printf_i+0x23c>)
 80054cc:	2778      	movs	r7, #120	@ 0x78
 80054ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	6831      	ldr	r1, [r6, #0]
 80054d6:	061f      	lsls	r7, r3, #24
 80054d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80054dc:	d402      	bmi.n	80054e4 <_printf_i+0x188>
 80054de:	065f      	lsls	r7, r3, #25
 80054e0:	bf48      	it	mi
 80054e2:	b2ad      	uxthmi	r5, r5
 80054e4:	6031      	str	r1, [r6, #0]
 80054e6:	07d9      	lsls	r1, r3, #31
 80054e8:	bf44      	itt	mi
 80054ea:	f043 0320 	orrmi.w	r3, r3, #32
 80054ee:	6023      	strmi	r3, [r4, #0]
 80054f0:	b11d      	cbz	r5, 80054fa <_printf_i+0x19e>
 80054f2:	2310      	movs	r3, #16
 80054f4:	e7ac      	b.n	8005450 <_printf_i+0xf4>
 80054f6:	4827      	ldr	r0, [pc, #156]	@ (8005594 <_printf_i+0x238>)
 80054f8:	e7e9      	b.n	80054ce <_printf_i+0x172>
 80054fa:	6823      	ldr	r3, [r4, #0]
 80054fc:	f023 0320 	bic.w	r3, r3, #32
 8005500:	6023      	str	r3, [r4, #0]
 8005502:	e7f6      	b.n	80054f2 <_printf_i+0x196>
 8005504:	4616      	mov	r6, r2
 8005506:	e7bd      	b.n	8005484 <_printf_i+0x128>
 8005508:	6833      	ldr	r3, [r6, #0]
 800550a:	6825      	ldr	r5, [r4, #0]
 800550c:	6961      	ldr	r1, [r4, #20]
 800550e:	1d18      	adds	r0, r3, #4
 8005510:	6030      	str	r0, [r6, #0]
 8005512:	062e      	lsls	r6, r5, #24
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	d501      	bpl.n	800551c <_printf_i+0x1c0>
 8005518:	6019      	str	r1, [r3, #0]
 800551a:	e002      	b.n	8005522 <_printf_i+0x1c6>
 800551c:	0668      	lsls	r0, r5, #25
 800551e:	d5fb      	bpl.n	8005518 <_printf_i+0x1bc>
 8005520:	8019      	strh	r1, [r3, #0]
 8005522:	2300      	movs	r3, #0
 8005524:	6123      	str	r3, [r4, #16]
 8005526:	4616      	mov	r6, r2
 8005528:	e7bc      	b.n	80054a4 <_printf_i+0x148>
 800552a:	6833      	ldr	r3, [r6, #0]
 800552c:	1d1a      	adds	r2, r3, #4
 800552e:	6032      	str	r2, [r6, #0]
 8005530:	681e      	ldr	r6, [r3, #0]
 8005532:	6862      	ldr	r2, [r4, #4]
 8005534:	2100      	movs	r1, #0
 8005536:	4630      	mov	r0, r6
 8005538:	f7fa fe52 	bl	80001e0 <memchr>
 800553c:	b108      	cbz	r0, 8005542 <_printf_i+0x1e6>
 800553e:	1b80      	subs	r0, r0, r6
 8005540:	6060      	str	r0, [r4, #4]
 8005542:	6863      	ldr	r3, [r4, #4]
 8005544:	6123      	str	r3, [r4, #16]
 8005546:	2300      	movs	r3, #0
 8005548:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800554c:	e7aa      	b.n	80054a4 <_printf_i+0x148>
 800554e:	6923      	ldr	r3, [r4, #16]
 8005550:	4632      	mov	r2, r6
 8005552:	4649      	mov	r1, r9
 8005554:	4640      	mov	r0, r8
 8005556:	47d0      	blx	sl
 8005558:	3001      	adds	r0, #1
 800555a:	d0ad      	beq.n	80054b8 <_printf_i+0x15c>
 800555c:	6823      	ldr	r3, [r4, #0]
 800555e:	079b      	lsls	r3, r3, #30
 8005560:	d413      	bmi.n	800558a <_printf_i+0x22e>
 8005562:	68e0      	ldr	r0, [r4, #12]
 8005564:	9b03      	ldr	r3, [sp, #12]
 8005566:	4298      	cmp	r0, r3
 8005568:	bfb8      	it	lt
 800556a:	4618      	movlt	r0, r3
 800556c:	e7a6      	b.n	80054bc <_printf_i+0x160>
 800556e:	2301      	movs	r3, #1
 8005570:	4632      	mov	r2, r6
 8005572:	4649      	mov	r1, r9
 8005574:	4640      	mov	r0, r8
 8005576:	47d0      	blx	sl
 8005578:	3001      	adds	r0, #1
 800557a:	d09d      	beq.n	80054b8 <_printf_i+0x15c>
 800557c:	3501      	adds	r5, #1
 800557e:	68e3      	ldr	r3, [r4, #12]
 8005580:	9903      	ldr	r1, [sp, #12]
 8005582:	1a5b      	subs	r3, r3, r1
 8005584:	42ab      	cmp	r3, r5
 8005586:	dcf2      	bgt.n	800556e <_printf_i+0x212>
 8005588:	e7eb      	b.n	8005562 <_printf_i+0x206>
 800558a:	2500      	movs	r5, #0
 800558c:	f104 0619 	add.w	r6, r4, #25
 8005590:	e7f5      	b.n	800557e <_printf_i+0x222>
 8005592:	bf00      	nop
 8005594:	0800950e 	.word	0x0800950e
 8005598:	0800951f 	.word	0x0800951f

0800559c <std>:
 800559c:	2300      	movs	r3, #0
 800559e:	b510      	push	{r4, lr}
 80055a0:	4604      	mov	r4, r0
 80055a2:	e9c0 3300 	strd	r3, r3, [r0]
 80055a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055aa:	6083      	str	r3, [r0, #8]
 80055ac:	8181      	strh	r1, [r0, #12]
 80055ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80055b0:	81c2      	strh	r2, [r0, #14]
 80055b2:	6183      	str	r3, [r0, #24]
 80055b4:	4619      	mov	r1, r3
 80055b6:	2208      	movs	r2, #8
 80055b8:	305c      	adds	r0, #92	@ 0x5c
 80055ba:	f000 f914 	bl	80057e6 <memset>
 80055be:	4b0d      	ldr	r3, [pc, #52]	@ (80055f4 <std+0x58>)
 80055c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80055c2:	4b0d      	ldr	r3, [pc, #52]	@ (80055f8 <std+0x5c>)
 80055c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80055c6:	4b0d      	ldr	r3, [pc, #52]	@ (80055fc <std+0x60>)
 80055c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80055ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005600 <std+0x64>)
 80055cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80055ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005604 <std+0x68>)
 80055d0:	6224      	str	r4, [r4, #32]
 80055d2:	429c      	cmp	r4, r3
 80055d4:	d006      	beq.n	80055e4 <std+0x48>
 80055d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80055da:	4294      	cmp	r4, r2
 80055dc:	d002      	beq.n	80055e4 <std+0x48>
 80055de:	33d0      	adds	r3, #208	@ 0xd0
 80055e0:	429c      	cmp	r4, r3
 80055e2:	d105      	bne.n	80055f0 <std+0x54>
 80055e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80055e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055ec:	f000 b978 	b.w	80058e0 <__retarget_lock_init_recursive>
 80055f0:	bd10      	pop	{r4, pc}
 80055f2:	bf00      	nop
 80055f4:	08005761 	.word	0x08005761
 80055f8:	08005783 	.word	0x08005783
 80055fc:	080057bb 	.word	0x080057bb
 8005600:	080057df 	.word	0x080057df
 8005604:	200007d8 	.word	0x200007d8

08005608 <stdio_exit_handler>:
 8005608:	4a02      	ldr	r2, [pc, #8]	@ (8005614 <stdio_exit_handler+0xc>)
 800560a:	4903      	ldr	r1, [pc, #12]	@ (8005618 <stdio_exit_handler+0x10>)
 800560c:	4803      	ldr	r0, [pc, #12]	@ (800561c <stdio_exit_handler+0x14>)
 800560e:	f000 b869 	b.w	80056e4 <_fwalk_sglue>
 8005612:	bf00      	nop
 8005614:	2000001c 	.word	0x2000001c
 8005618:	0800725d 	.word	0x0800725d
 800561c:	2000002c 	.word	0x2000002c

08005620 <cleanup_stdio>:
 8005620:	6841      	ldr	r1, [r0, #4]
 8005622:	4b0c      	ldr	r3, [pc, #48]	@ (8005654 <cleanup_stdio+0x34>)
 8005624:	4299      	cmp	r1, r3
 8005626:	b510      	push	{r4, lr}
 8005628:	4604      	mov	r4, r0
 800562a:	d001      	beq.n	8005630 <cleanup_stdio+0x10>
 800562c:	f001 fe16 	bl	800725c <_fflush_r>
 8005630:	68a1      	ldr	r1, [r4, #8]
 8005632:	4b09      	ldr	r3, [pc, #36]	@ (8005658 <cleanup_stdio+0x38>)
 8005634:	4299      	cmp	r1, r3
 8005636:	d002      	beq.n	800563e <cleanup_stdio+0x1e>
 8005638:	4620      	mov	r0, r4
 800563a:	f001 fe0f 	bl	800725c <_fflush_r>
 800563e:	68e1      	ldr	r1, [r4, #12]
 8005640:	4b06      	ldr	r3, [pc, #24]	@ (800565c <cleanup_stdio+0x3c>)
 8005642:	4299      	cmp	r1, r3
 8005644:	d004      	beq.n	8005650 <cleanup_stdio+0x30>
 8005646:	4620      	mov	r0, r4
 8005648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800564c:	f001 be06 	b.w	800725c <_fflush_r>
 8005650:	bd10      	pop	{r4, pc}
 8005652:	bf00      	nop
 8005654:	200007d8 	.word	0x200007d8
 8005658:	20000840 	.word	0x20000840
 800565c:	200008a8 	.word	0x200008a8

08005660 <global_stdio_init.part.0>:
 8005660:	b510      	push	{r4, lr}
 8005662:	4b0b      	ldr	r3, [pc, #44]	@ (8005690 <global_stdio_init.part.0+0x30>)
 8005664:	4c0b      	ldr	r4, [pc, #44]	@ (8005694 <global_stdio_init.part.0+0x34>)
 8005666:	4a0c      	ldr	r2, [pc, #48]	@ (8005698 <global_stdio_init.part.0+0x38>)
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	4620      	mov	r0, r4
 800566c:	2200      	movs	r2, #0
 800566e:	2104      	movs	r1, #4
 8005670:	f7ff ff94 	bl	800559c <std>
 8005674:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005678:	2201      	movs	r2, #1
 800567a:	2109      	movs	r1, #9
 800567c:	f7ff ff8e 	bl	800559c <std>
 8005680:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005684:	2202      	movs	r2, #2
 8005686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800568a:	2112      	movs	r1, #18
 800568c:	f7ff bf86 	b.w	800559c <std>
 8005690:	20000910 	.word	0x20000910
 8005694:	200007d8 	.word	0x200007d8
 8005698:	08005609 	.word	0x08005609

0800569c <__sfp_lock_acquire>:
 800569c:	4801      	ldr	r0, [pc, #4]	@ (80056a4 <__sfp_lock_acquire+0x8>)
 800569e:	f000 b920 	b.w	80058e2 <__retarget_lock_acquire_recursive>
 80056a2:	bf00      	nop
 80056a4:	20000919 	.word	0x20000919

080056a8 <__sfp_lock_release>:
 80056a8:	4801      	ldr	r0, [pc, #4]	@ (80056b0 <__sfp_lock_release+0x8>)
 80056aa:	f000 b91b 	b.w	80058e4 <__retarget_lock_release_recursive>
 80056ae:	bf00      	nop
 80056b0:	20000919 	.word	0x20000919

080056b4 <__sinit>:
 80056b4:	b510      	push	{r4, lr}
 80056b6:	4604      	mov	r4, r0
 80056b8:	f7ff fff0 	bl	800569c <__sfp_lock_acquire>
 80056bc:	6a23      	ldr	r3, [r4, #32]
 80056be:	b11b      	cbz	r3, 80056c8 <__sinit+0x14>
 80056c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056c4:	f7ff bff0 	b.w	80056a8 <__sfp_lock_release>
 80056c8:	4b04      	ldr	r3, [pc, #16]	@ (80056dc <__sinit+0x28>)
 80056ca:	6223      	str	r3, [r4, #32]
 80056cc:	4b04      	ldr	r3, [pc, #16]	@ (80056e0 <__sinit+0x2c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d1f5      	bne.n	80056c0 <__sinit+0xc>
 80056d4:	f7ff ffc4 	bl	8005660 <global_stdio_init.part.0>
 80056d8:	e7f2      	b.n	80056c0 <__sinit+0xc>
 80056da:	bf00      	nop
 80056dc:	08005621 	.word	0x08005621
 80056e0:	20000910 	.word	0x20000910

080056e4 <_fwalk_sglue>:
 80056e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056e8:	4607      	mov	r7, r0
 80056ea:	4688      	mov	r8, r1
 80056ec:	4614      	mov	r4, r2
 80056ee:	2600      	movs	r6, #0
 80056f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056f4:	f1b9 0901 	subs.w	r9, r9, #1
 80056f8:	d505      	bpl.n	8005706 <_fwalk_sglue+0x22>
 80056fa:	6824      	ldr	r4, [r4, #0]
 80056fc:	2c00      	cmp	r4, #0
 80056fe:	d1f7      	bne.n	80056f0 <_fwalk_sglue+0xc>
 8005700:	4630      	mov	r0, r6
 8005702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005706:	89ab      	ldrh	r3, [r5, #12]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d907      	bls.n	800571c <_fwalk_sglue+0x38>
 800570c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005710:	3301      	adds	r3, #1
 8005712:	d003      	beq.n	800571c <_fwalk_sglue+0x38>
 8005714:	4629      	mov	r1, r5
 8005716:	4638      	mov	r0, r7
 8005718:	47c0      	blx	r8
 800571a:	4306      	orrs	r6, r0
 800571c:	3568      	adds	r5, #104	@ 0x68
 800571e:	e7e9      	b.n	80056f4 <_fwalk_sglue+0x10>

08005720 <siprintf>:
 8005720:	b40e      	push	{r1, r2, r3}
 8005722:	b500      	push	{lr}
 8005724:	b09c      	sub	sp, #112	@ 0x70
 8005726:	ab1d      	add	r3, sp, #116	@ 0x74
 8005728:	9002      	str	r0, [sp, #8]
 800572a:	9006      	str	r0, [sp, #24]
 800572c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005730:	4809      	ldr	r0, [pc, #36]	@ (8005758 <siprintf+0x38>)
 8005732:	9107      	str	r1, [sp, #28]
 8005734:	9104      	str	r1, [sp, #16]
 8005736:	4909      	ldr	r1, [pc, #36]	@ (800575c <siprintf+0x3c>)
 8005738:	f853 2b04 	ldr.w	r2, [r3], #4
 800573c:	9105      	str	r1, [sp, #20]
 800573e:	6800      	ldr	r0, [r0, #0]
 8005740:	9301      	str	r3, [sp, #4]
 8005742:	a902      	add	r1, sp, #8
 8005744:	f001 fc0a 	bl	8006f5c <_svfiprintf_r>
 8005748:	9b02      	ldr	r3, [sp, #8]
 800574a:	2200      	movs	r2, #0
 800574c:	701a      	strb	r2, [r3, #0]
 800574e:	b01c      	add	sp, #112	@ 0x70
 8005750:	f85d eb04 	ldr.w	lr, [sp], #4
 8005754:	b003      	add	sp, #12
 8005756:	4770      	bx	lr
 8005758:	20000028 	.word	0x20000028
 800575c:	ffff0208 	.word	0xffff0208

08005760 <__sread>:
 8005760:	b510      	push	{r4, lr}
 8005762:	460c      	mov	r4, r1
 8005764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005768:	f000 f86c 	bl	8005844 <_read_r>
 800576c:	2800      	cmp	r0, #0
 800576e:	bfab      	itete	ge
 8005770:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005772:	89a3      	ldrhlt	r3, [r4, #12]
 8005774:	181b      	addge	r3, r3, r0
 8005776:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800577a:	bfac      	ite	ge
 800577c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800577e:	81a3      	strhlt	r3, [r4, #12]
 8005780:	bd10      	pop	{r4, pc}

08005782 <__swrite>:
 8005782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005786:	461f      	mov	r7, r3
 8005788:	898b      	ldrh	r3, [r1, #12]
 800578a:	05db      	lsls	r3, r3, #23
 800578c:	4605      	mov	r5, r0
 800578e:	460c      	mov	r4, r1
 8005790:	4616      	mov	r6, r2
 8005792:	d505      	bpl.n	80057a0 <__swrite+0x1e>
 8005794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005798:	2302      	movs	r3, #2
 800579a:	2200      	movs	r2, #0
 800579c:	f000 f840 	bl	8005820 <_lseek_r>
 80057a0:	89a3      	ldrh	r3, [r4, #12]
 80057a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057aa:	81a3      	strh	r3, [r4, #12]
 80057ac:	4632      	mov	r2, r6
 80057ae:	463b      	mov	r3, r7
 80057b0:	4628      	mov	r0, r5
 80057b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057b6:	f000 b857 	b.w	8005868 <_write_r>

080057ba <__sseek>:
 80057ba:	b510      	push	{r4, lr}
 80057bc:	460c      	mov	r4, r1
 80057be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057c2:	f000 f82d 	bl	8005820 <_lseek_r>
 80057c6:	1c43      	adds	r3, r0, #1
 80057c8:	89a3      	ldrh	r3, [r4, #12]
 80057ca:	bf15      	itete	ne
 80057cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80057ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80057d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80057d6:	81a3      	strheq	r3, [r4, #12]
 80057d8:	bf18      	it	ne
 80057da:	81a3      	strhne	r3, [r4, #12]
 80057dc:	bd10      	pop	{r4, pc}

080057de <__sclose>:
 80057de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057e2:	f000 b80d 	b.w	8005800 <_close_r>

080057e6 <memset>:
 80057e6:	4402      	add	r2, r0
 80057e8:	4603      	mov	r3, r0
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d100      	bne.n	80057f0 <memset+0xa>
 80057ee:	4770      	bx	lr
 80057f0:	f803 1b01 	strb.w	r1, [r3], #1
 80057f4:	e7f9      	b.n	80057ea <memset+0x4>
	...

080057f8 <_localeconv_r>:
 80057f8:	4800      	ldr	r0, [pc, #0]	@ (80057fc <_localeconv_r+0x4>)
 80057fa:	4770      	bx	lr
 80057fc:	20000168 	.word	0x20000168

08005800 <_close_r>:
 8005800:	b538      	push	{r3, r4, r5, lr}
 8005802:	4d06      	ldr	r5, [pc, #24]	@ (800581c <_close_r+0x1c>)
 8005804:	2300      	movs	r3, #0
 8005806:	4604      	mov	r4, r0
 8005808:	4608      	mov	r0, r1
 800580a:	602b      	str	r3, [r5, #0]
 800580c:	f7fc fac4 	bl	8001d98 <_close>
 8005810:	1c43      	adds	r3, r0, #1
 8005812:	d102      	bne.n	800581a <_close_r+0x1a>
 8005814:	682b      	ldr	r3, [r5, #0]
 8005816:	b103      	cbz	r3, 800581a <_close_r+0x1a>
 8005818:	6023      	str	r3, [r4, #0]
 800581a:	bd38      	pop	{r3, r4, r5, pc}
 800581c:	20000914 	.word	0x20000914

08005820 <_lseek_r>:
 8005820:	b538      	push	{r3, r4, r5, lr}
 8005822:	4d07      	ldr	r5, [pc, #28]	@ (8005840 <_lseek_r+0x20>)
 8005824:	4604      	mov	r4, r0
 8005826:	4608      	mov	r0, r1
 8005828:	4611      	mov	r1, r2
 800582a:	2200      	movs	r2, #0
 800582c:	602a      	str	r2, [r5, #0]
 800582e:	461a      	mov	r2, r3
 8005830:	f7fc fad9 	bl	8001de6 <_lseek>
 8005834:	1c43      	adds	r3, r0, #1
 8005836:	d102      	bne.n	800583e <_lseek_r+0x1e>
 8005838:	682b      	ldr	r3, [r5, #0]
 800583a:	b103      	cbz	r3, 800583e <_lseek_r+0x1e>
 800583c:	6023      	str	r3, [r4, #0]
 800583e:	bd38      	pop	{r3, r4, r5, pc}
 8005840:	20000914 	.word	0x20000914

08005844 <_read_r>:
 8005844:	b538      	push	{r3, r4, r5, lr}
 8005846:	4d07      	ldr	r5, [pc, #28]	@ (8005864 <_read_r+0x20>)
 8005848:	4604      	mov	r4, r0
 800584a:	4608      	mov	r0, r1
 800584c:	4611      	mov	r1, r2
 800584e:	2200      	movs	r2, #0
 8005850:	602a      	str	r2, [r5, #0]
 8005852:	461a      	mov	r2, r3
 8005854:	f7fc fa67 	bl	8001d26 <_read>
 8005858:	1c43      	adds	r3, r0, #1
 800585a:	d102      	bne.n	8005862 <_read_r+0x1e>
 800585c:	682b      	ldr	r3, [r5, #0]
 800585e:	b103      	cbz	r3, 8005862 <_read_r+0x1e>
 8005860:	6023      	str	r3, [r4, #0]
 8005862:	bd38      	pop	{r3, r4, r5, pc}
 8005864:	20000914 	.word	0x20000914

08005868 <_write_r>:
 8005868:	b538      	push	{r3, r4, r5, lr}
 800586a:	4d07      	ldr	r5, [pc, #28]	@ (8005888 <_write_r+0x20>)
 800586c:	4604      	mov	r4, r0
 800586e:	4608      	mov	r0, r1
 8005870:	4611      	mov	r1, r2
 8005872:	2200      	movs	r2, #0
 8005874:	602a      	str	r2, [r5, #0]
 8005876:	461a      	mov	r2, r3
 8005878:	f7fc fa72 	bl	8001d60 <_write>
 800587c:	1c43      	adds	r3, r0, #1
 800587e:	d102      	bne.n	8005886 <_write_r+0x1e>
 8005880:	682b      	ldr	r3, [r5, #0]
 8005882:	b103      	cbz	r3, 8005886 <_write_r+0x1e>
 8005884:	6023      	str	r3, [r4, #0]
 8005886:	bd38      	pop	{r3, r4, r5, pc}
 8005888:	20000914 	.word	0x20000914

0800588c <__errno>:
 800588c:	4b01      	ldr	r3, [pc, #4]	@ (8005894 <__errno+0x8>)
 800588e:	6818      	ldr	r0, [r3, #0]
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	20000028 	.word	0x20000028

08005898 <__libc_init_array>:
 8005898:	b570      	push	{r4, r5, r6, lr}
 800589a:	4d0d      	ldr	r5, [pc, #52]	@ (80058d0 <__libc_init_array+0x38>)
 800589c:	4c0d      	ldr	r4, [pc, #52]	@ (80058d4 <__libc_init_array+0x3c>)
 800589e:	1b64      	subs	r4, r4, r5
 80058a0:	10a4      	asrs	r4, r4, #2
 80058a2:	2600      	movs	r6, #0
 80058a4:	42a6      	cmp	r6, r4
 80058a6:	d109      	bne.n	80058bc <__libc_init_array+0x24>
 80058a8:	4d0b      	ldr	r5, [pc, #44]	@ (80058d8 <__libc_init_array+0x40>)
 80058aa:	4c0c      	ldr	r4, [pc, #48]	@ (80058dc <__libc_init_array+0x44>)
 80058ac:	f002 f866 	bl	800797c <_init>
 80058b0:	1b64      	subs	r4, r4, r5
 80058b2:	10a4      	asrs	r4, r4, #2
 80058b4:	2600      	movs	r6, #0
 80058b6:	42a6      	cmp	r6, r4
 80058b8:	d105      	bne.n	80058c6 <__libc_init_array+0x2e>
 80058ba:	bd70      	pop	{r4, r5, r6, pc}
 80058bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80058c0:	4798      	blx	r3
 80058c2:	3601      	adds	r6, #1
 80058c4:	e7ee      	b.n	80058a4 <__libc_init_array+0xc>
 80058c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ca:	4798      	blx	r3
 80058cc:	3601      	adds	r6, #1
 80058ce:	e7f2      	b.n	80058b6 <__libc_init_array+0x1e>
 80058d0:	08009878 	.word	0x08009878
 80058d4:	08009878 	.word	0x08009878
 80058d8:	08009878 	.word	0x08009878
 80058dc:	0800987c 	.word	0x0800987c

080058e0 <__retarget_lock_init_recursive>:
 80058e0:	4770      	bx	lr

080058e2 <__retarget_lock_acquire_recursive>:
 80058e2:	4770      	bx	lr

080058e4 <__retarget_lock_release_recursive>:
 80058e4:	4770      	bx	lr

080058e6 <memcpy>:
 80058e6:	440a      	add	r2, r1
 80058e8:	4291      	cmp	r1, r2
 80058ea:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80058ee:	d100      	bne.n	80058f2 <memcpy+0xc>
 80058f0:	4770      	bx	lr
 80058f2:	b510      	push	{r4, lr}
 80058f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058fc:	4291      	cmp	r1, r2
 80058fe:	d1f9      	bne.n	80058f4 <memcpy+0xe>
 8005900:	bd10      	pop	{r4, pc}

08005902 <quorem>:
 8005902:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005906:	6903      	ldr	r3, [r0, #16]
 8005908:	690c      	ldr	r4, [r1, #16]
 800590a:	42a3      	cmp	r3, r4
 800590c:	4607      	mov	r7, r0
 800590e:	db7e      	blt.n	8005a0e <quorem+0x10c>
 8005910:	3c01      	subs	r4, #1
 8005912:	f101 0814 	add.w	r8, r1, #20
 8005916:	00a3      	lsls	r3, r4, #2
 8005918:	f100 0514 	add.w	r5, r0, #20
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005922:	9301      	str	r3, [sp, #4]
 8005924:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005928:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800592c:	3301      	adds	r3, #1
 800592e:	429a      	cmp	r2, r3
 8005930:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005934:	fbb2 f6f3 	udiv	r6, r2, r3
 8005938:	d32e      	bcc.n	8005998 <quorem+0x96>
 800593a:	f04f 0a00 	mov.w	sl, #0
 800593e:	46c4      	mov	ip, r8
 8005940:	46ae      	mov	lr, r5
 8005942:	46d3      	mov	fp, sl
 8005944:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005948:	b298      	uxth	r0, r3
 800594a:	fb06 a000 	mla	r0, r6, r0, sl
 800594e:	0c02      	lsrs	r2, r0, #16
 8005950:	0c1b      	lsrs	r3, r3, #16
 8005952:	fb06 2303 	mla	r3, r6, r3, r2
 8005956:	f8de 2000 	ldr.w	r2, [lr]
 800595a:	b280      	uxth	r0, r0
 800595c:	b292      	uxth	r2, r2
 800595e:	1a12      	subs	r2, r2, r0
 8005960:	445a      	add	r2, fp
 8005962:	f8de 0000 	ldr.w	r0, [lr]
 8005966:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800596a:	b29b      	uxth	r3, r3
 800596c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005970:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005974:	b292      	uxth	r2, r2
 8005976:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800597a:	45e1      	cmp	r9, ip
 800597c:	f84e 2b04 	str.w	r2, [lr], #4
 8005980:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005984:	d2de      	bcs.n	8005944 <quorem+0x42>
 8005986:	9b00      	ldr	r3, [sp, #0]
 8005988:	58eb      	ldr	r3, [r5, r3]
 800598a:	b92b      	cbnz	r3, 8005998 <quorem+0x96>
 800598c:	9b01      	ldr	r3, [sp, #4]
 800598e:	3b04      	subs	r3, #4
 8005990:	429d      	cmp	r5, r3
 8005992:	461a      	mov	r2, r3
 8005994:	d32f      	bcc.n	80059f6 <quorem+0xf4>
 8005996:	613c      	str	r4, [r7, #16]
 8005998:	4638      	mov	r0, r7
 800599a:	f001 f97b 	bl	8006c94 <__mcmp>
 800599e:	2800      	cmp	r0, #0
 80059a0:	db25      	blt.n	80059ee <quorem+0xec>
 80059a2:	4629      	mov	r1, r5
 80059a4:	2000      	movs	r0, #0
 80059a6:	f858 2b04 	ldr.w	r2, [r8], #4
 80059aa:	f8d1 c000 	ldr.w	ip, [r1]
 80059ae:	fa1f fe82 	uxth.w	lr, r2
 80059b2:	fa1f f38c 	uxth.w	r3, ip
 80059b6:	eba3 030e 	sub.w	r3, r3, lr
 80059ba:	4403      	add	r3, r0
 80059bc:	0c12      	lsrs	r2, r2, #16
 80059be:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80059c2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059cc:	45c1      	cmp	r9, r8
 80059ce:	f841 3b04 	str.w	r3, [r1], #4
 80059d2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80059d6:	d2e6      	bcs.n	80059a6 <quorem+0xa4>
 80059d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059e0:	b922      	cbnz	r2, 80059ec <quorem+0xea>
 80059e2:	3b04      	subs	r3, #4
 80059e4:	429d      	cmp	r5, r3
 80059e6:	461a      	mov	r2, r3
 80059e8:	d30b      	bcc.n	8005a02 <quorem+0x100>
 80059ea:	613c      	str	r4, [r7, #16]
 80059ec:	3601      	adds	r6, #1
 80059ee:	4630      	mov	r0, r6
 80059f0:	b003      	add	sp, #12
 80059f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059f6:	6812      	ldr	r2, [r2, #0]
 80059f8:	3b04      	subs	r3, #4
 80059fa:	2a00      	cmp	r2, #0
 80059fc:	d1cb      	bne.n	8005996 <quorem+0x94>
 80059fe:	3c01      	subs	r4, #1
 8005a00:	e7c6      	b.n	8005990 <quorem+0x8e>
 8005a02:	6812      	ldr	r2, [r2, #0]
 8005a04:	3b04      	subs	r3, #4
 8005a06:	2a00      	cmp	r2, #0
 8005a08:	d1ef      	bne.n	80059ea <quorem+0xe8>
 8005a0a:	3c01      	subs	r4, #1
 8005a0c:	e7ea      	b.n	80059e4 <quorem+0xe2>
 8005a0e:	2000      	movs	r0, #0
 8005a10:	e7ee      	b.n	80059f0 <quorem+0xee>
 8005a12:	0000      	movs	r0, r0
 8005a14:	0000      	movs	r0, r0
	...

08005a18 <_dtoa_r>:
 8005a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1c:	69c7      	ldr	r7, [r0, #28]
 8005a1e:	b099      	sub	sp, #100	@ 0x64
 8005a20:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005a24:	ec55 4b10 	vmov	r4, r5, d0
 8005a28:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8005a2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8005a2c:	4683      	mov	fp, r0
 8005a2e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005a30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005a32:	b97f      	cbnz	r7, 8005a54 <_dtoa_r+0x3c>
 8005a34:	2010      	movs	r0, #16
 8005a36:	f000 fdfd 	bl	8006634 <malloc>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005a40:	b920      	cbnz	r0, 8005a4c <_dtoa_r+0x34>
 8005a42:	4ba7      	ldr	r3, [pc, #668]	@ (8005ce0 <_dtoa_r+0x2c8>)
 8005a44:	21ef      	movs	r1, #239	@ 0xef
 8005a46:	48a7      	ldr	r0, [pc, #668]	@ (8005ce4 <_dtoa_r+0x2cc>)
 8005a48:	f001 fc5a 	bl	8007300 <__assert_func>
 8005a4c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005a50:	6007      	str	r7, [r0, #0]
 8005a52:	60c7      	str	r7, [r0, #12]
 8005a54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005a58:	6819      	ldr	r1, [r3, #0]
 8005a5a:	b159      	cbz	r1, 8005a74 <_dtoa_r+0x5c>
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	604a      	str	r2, [r1, #4]
 8005a60:	2301      	movs	r3, #1
 8005a62:	4093      	lsls	r3, r2
 8005a64:	608b      	str	r3, [r1, #8]
 8005a66:	4658      	mov	r0, fp
 8005a68:	f000 feda 	bl	8006820 <_Bfree>
 8005a6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005a70:	2200      	movs	r2, #0
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	1e2b      	subs	r3, r5, #0
 8005a76:	bfb9      	ittee	lt
 8005a78:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005a7c:	9303      	strlt	r3, [sp, #12]
 8005a7e:	2300      	movge	r3, #0
 8005a80:	6033      	strge	r3, [r6, #0]
 8005a82:	9f03      	ldr	r7, [sp, #12]
 8005a84:	4b98      	ldr	r3, [pc, #608]	@ (8005ce8 <_dtoa_r+0x2d0>)
 8005a86:	bfbc      	itt	lt
 8005a88:	2201      	movlt	r2, #1
 8005a8a:	6032      	strlt	r2, [r6, #0]
 8005a8c:	43bb      	bics	r3, r7
 8005a8e:	d112      	bne.n	8005ab6 <_dtoa_r+0x9e>
 8005a90:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005a92:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005a96:	6013      	str	r3, [r2, #0]
 8005a98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005a9c:	4323      	orrs	r3, r4
 8005a9e:	f000 854d 	beq.w	800653c <_dtoa_r+0xb24>
 8005aa2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005aa4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005cfc <_dtoa_r+0x2e4>
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f000 854f 	beq.w	800654c <_dtoa_r+0xb34>
 8005aae:	f10a 0303 	add.w	r3, sl, #3
 8005ab2:	f000 bd49 	b.w	8006548 <_dtoa_r+0xb30>
 8005ab6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005aba:	2200      	movs	r2, #0
 8005abc:	ec51 0b17 	vmov	r0, r1, d7
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005ac6:	f7fb f807 	bl	8000ad8 <__aeabi_dcmpeq>
 8005aca:	4680      	mov	r8, r0
 8005acc:	b158      	cbz	r0, 8005ae6 <_dtoa_r+0xce>
 8005ace:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	6013      	str	r3, [r2, #0]
 8005ad4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005ad6:	b113      	cbz	r3, 8005ade <_dtoa_r+0xc6>
 8005ad8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005ada:	4b84      	ldr	r3, [pc, #528]	@ (8005cec <_dtoa_r+0x2d4>)
 8005adc:	6013      	str	r3, [r2, #0]
 8005ade:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005d00 <_dtoa_r+0x2e8>
 8005ae2:	f000 bd33 	b.w	800654c <_dtoa_r+0xb34>
 8005ae6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8005aea:	aa16      	add	r2, sp, #88	@ 0x58
 8005aec:	a917      	add	r1, sp, #92	@ 0x5c
 8005aee:	4658      	mov	r0, fp
 8005af0:	f001 f980 	bl	8006df4 <__d2b>
 8005af4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005af8:	4681      	mov	r9, r0
 8005afa:	2e00      	cmp	r6, #0
 8005afc:	d077      	beq.n	8005bee <_dtoa_r+0x1d6>
 8005afe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b00:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005b04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b0c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005b10:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005b14:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005b18:	4619      	mov	r1, r3
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	4b74      	ldr	r3, [pc, #464]	@ (8005cf0 <_dtoa_r+0x2d8>)
 8005b1e:	f7fa fbbb 	bl	8000298 <__aeabi_dsub>
 8005b22:	a369      	add	r3, pc, #420	@ (adr r3, 8005cc8 <_dtoa_r+0x2b0>)
 8005b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b28:	f7fa fd6e 	bl	8000608 <__aeabi_dmul>
 8005b2c:	a368      	add	r3, pc, #416	@ (adr r3, 8005cd0 <_dtoa_r+0x2b8>)
 8005b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b32:	f7fa fbb3 	bl	800029c <__adddf3>
 8005b36:	4604      	mov	r4, r0
 8005b38:	4630      	mov	r0, r6
 8005b3a:	460d      	mov	r5, r1
 8005b3c:	f7fa fcfa 	bl	8000534 <__aeabi_i2d>
 8005b40:	a365      	add	r3, pc, #404	@ (adr r3, 8005cd8 <_dtoa_r+0x2c0>)
 8005b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b46:	f7fa fd5f 	bl	8000608 <__aeabi_dmul>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	4620      	mov	r0, r4
 8005b50:	4629      	mov	r1, r5
 8005b52:	f7fa fba3 	bl	800029c <__adddf3>
 8005b56:	4604      	mov	r4, r0
 8005b58:	460d      	mov	r5, r1
 8005b5a:	f7fb f805 	bl	8000b68 <__aeabi_d2iz>
 8005b5e:	2200      	movs	r2, #0
 8005b60:	4607      	mov	r7, r0
 8005b62:	2300      	movs	r3, #0
 8005b64:	4620      	mov	r0, r4
 8005b66:	4629      	mov	r1, r5
 8005b68:	f7fa ffc0 	bl	8000aec <__aeabi_dcmplt>
 8005b6c:	b140      	cbz	r0, 8005b80 <_dtoa_r+0x168>
 8005b6e:	4638      	mov	r0, r7
 8005b70:	f7fa fce0 	bl	8000534 <__aeabi_i2d>
 8005b74:	4622      	mov	r2, r4
 8005b76:	462b      	mov	r3, r5
 8005b78:	f7fa ffae 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b7c:	b900      	cbnz	r0, 8005b80 <_dtoa_r+0x168>
 8005b7e:	3f01      	subs	r7, #1
 8005b80:	2f16      	cmp	r7, #22
 8005b82:	d851      	bhi.n	8005c28 <_dtoa_r+0x210>
 8005b84:	4b5b      	ldr	r3, [pc, #364]	@ (8005cf4 <_dtoa_r+0x2dc>)
 8005b86:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b92:	f7fa ffab 	bl	8000aec <__aeabi_dcmplt>
 8005b96:	2800      	cmp	r0, #0
 8005b98:	d048      	beq.n	8005c2c <_dtoa_r+0x214>
 8005b9a:	3f01      	subs	r7, #1
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005ba0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005ba2:	1b9b      	subs	r3, r3, r6
 8005ba4:	1e5a      	subs	r2, r3, #1
 8005ba6:	bf44      	itt	mi
 8005ba8:	f1c3 0801 	rsbmi	r8, r3, #1
 8005bac:	2300      	movmi	r3, #0
 8005bae:	9208      	str	r2, [sp, #32]
 8005bb0:	bf54      	ite	pl
 8005bb2:	f04f 0800 	movpl.w	r8, #0
 8005bb6:	9308      	strmi	r3, [sp, #32]
 8005bb8:	2f00      	cmp	r7, #0
 8005bba:	db39      	blt.n	8005c30 <_dtoa_r+0x218>
 8005bbc:	9b08      	ldr	r3, [sp, #32]
 8005bbe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005bc0:	443b      	add	r3, r7
 8005bc2:	9308      	str	r3, [sp, #32]
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bca:	2b09      	cmp	r3, #9
 8005bcc:	d864      	bhi.n	8005c98 <_dtoa_r+0x280>
 8005bce:	2b05      	cmp	r3, #5
 8005bd0:	bfc4      	itt	gt
 8005bd2:	3b04      	subgt	r3, #4
 8005bd4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bd8:	f1a3 0302 	sub.w	r3, r3, #2
 8005bdc:	bfcc      	ite	gt
 8005bde:	2400      	movgt	r4, #0
 8005be0:	2401      	movle	r4, #1
 8005be2:	2b03      	cmp	r3, #3
 8005be4:	d863      	bhi.n	8005cae <_dtoa_r+0x296>
 8005be6:	e8df f003 	tbb	[pc, r3]
 8005bea:	372a      	.short	0x372a
 8005bec:	5535      	.short	0x5535
 8005bee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005bf2:	441e      	add	r6, r3
 8005bf4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005bf8:	2b20      	cmp	r3, #32
 8005bfa:	bfc1      	itttt	gt
 8005bfc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005c00:	409f      	lslgt	r7, r3
 8005c02:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005c06:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005c0a:	bfd6      	itet	le
 8005c0c:	f1c3 0320 	rsble	r3, r3, #32
 8005c10:	ea47 0003 	orrgt.w	r0, r7, r3
 8005c14:	fa04 f003 	lslle.w	r0, r4, r3
 8005c18:	f7fa fc7c 	bl	8000514 <__aeabi_ui2d>
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005c22:	3e01      	subs	r6, #1
 8005c24:	9214      	str	r2, [sp, #80]	@ 0x50
 8005c26:	e777      	b.n	8005b18 <_dtoa_r+0x100>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e7b8      	b.n	8005b9e <_dtoa_r+0x186>
 8005c2c:	9012      	str	r0, [sp, #72]	@ 0x48
 8005c2e:	e7b7      	b.n	8005ba0 <_dtoa_r+0x188>
 8005c30:	427b      	negs	r3, r7
 8005c32:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c34:	2300      	movs	r3, #0
 8005c36:	eba8 0807 	sub.w	r8, r8, r7
 8005c3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005c3c:	e7c4      	b.n	8005bc8 <_dtoa_r+0x1b0>
 8005c3e:	2300      	movs	r3, #0
 8005c40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	dc35      	bgt.n	8005cb4 <_dtoa_r+0x29c>
 8005c48:	2301      	movs	r3, #1
 8005c4a:	9300      	str	r3, [sp, #0]
 8005c4c:	9307      	str	r3, [sp, #28]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	920e      	str	r2, [sp, #56]	@ 0x38
 8005c52:	e00b      	b.n	8005c6c <_dtoa_r+0x254>
 8005c54:	2301      	movs	r3, #1
 8005c56:	e7f3      	b.n	8005c40 <_dtoa_r+0x228>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c5e:	18fb      	adds	r3, r7, r3
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	3301      	adds	r3, #1
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	9307      	str	r3, [sp, #28]
 8005c68:	bfb8      	it	lt
 8005c6a:	2301      	movlt	r3, #1
 8005c6c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005c70:	2100      	movs	r1, #0
 8005c72:	2204      	movs	r2, #4
 8005c74:	f102 0514 	add.w	r5, r2, #20
 8005c78:	429d      	cmp	r5, r3
 8005c7a:	d91f      	bls.n	8005cbc <_dtoa_r+0x2a4>
 8005c7c:	6041      	str	r1, [r0, #4]
 8005c7e:	4658      	mov	r0, fp
 8005c80:	f000 fd8e 	bl	80067a0 <_Balloc>
 8005c84:	4682      	mov	sl, r0
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d13c      	bne.n	8005d04 <_dtoa_r+0x2ec>
 8005c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf8 <_dtoa_r+0x2e0>)
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005c92:	e6d8      	b.n	8005a46 <_dtoa_r+0x2e>
 8005c94:	2301      	movs	r3, #1
 8005c96:	e7e0      	b.n	8005c5a <_dtoa_r+0x242>
 8005c98:	2401      	movs	r4, #1
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c9e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005ca0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005ca4:	9300      	str	r3, [sp, #0]
 8005ca6:	9307      	str	r3, [sp, #28]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2312      	movs	r3, #18
 8005cac:	e7d0      	b.n	8005c50 <_dtoa_r+0x238>
 8005cae:	2301      	movs	r3, #1
 8005cb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cb2:	e7f5      	b.n	8005ca0 <_dtoa_r+0x288>
 8005cb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005cb6:	9300      	str	r3, [sp, #0]
 8005cb8:	9307      	str	r3, [sp, #28]
 8005cba:	e7d7      	b.n	8005c6c <_dtoa_r+0x254>
 8005cbc:	3101      	adds	r1, #1
 8005cbe:	0052      	lsls	r2, r2, #1
 8005cc0:	e7d8      	b.n	8005c74 <_dtoa_r+0x25c>
 8005cc2:	bf00      	nop
 8005cc4:	f3af 8000 	nop.w
 8005cc8:	636f4361 	.word	0x636f4361
 8005ccc:	3fd287a7 	.word	0x3fd287a7
 8005cd0:	8b60c8b3 	.word	0x8b60c8b3
 8005cd4:	3fc68a28 	.word	0x3fc68a28
 8005cd8:	509f79fb 	.word	0x509f79fb
 8005cdc:	3fd34413 	.word	0x3fd34413
 8005ce0:	0800953d 	.word	0x0800953d
 8005ce4:	08009554 	.word	0x08009554
 8005ce8:	7ff00000 	.word	0x7ff00000
 8005cec:	0800950d 	.word	0x0800950d
 8005cf0:	3ff80000 	.word	0x3ff80000
 8005cf4:	08009650 	.word	0x08009650
 8005cf8:	080095ac 	.word	0x080095ac
 8005cfc:	08009539 	.word	0x08009539
 8005d00:	0800950c 	.word	0x0800950c
 8005d04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005d08:	6018      	str	r0, [r3, #0]
 8005d0a:	9b07      	ldr	r3, [sp, #28]
 8005d0c:	2b0e      	cmp	r3, #14
 8005d0e:	f200 80a4 	bhi.w	8005e5a <_dtoa_r+0x442>
 8005d12:	2c00      	cmp	r4, #0
 8005d14:	f000 80a1 	beq.w	8005e5a <_dtoa_r+0x442>
 8005d18:	2f00      	cmp	r7, #0
 8005d1a:	dd33      	ble.n	8005d84 <_dtoa_r+0x36c>
 8005d1c:	4bad      	ldr	r3, [pc, #692]	@ (8005fd4 <_dtoa_r+0x5bc>)
 8005d1e:	f007 020f 	and.w	r2, r7, #15
 8005d22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d26:	ed93 7b00 	vldr	d7, [r3]
 8005d2a:	05f8      	lsls	r0, r7, #23
 8005d2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005d30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005d34:	d516      	bpl.n	8005d64 <_dtoa_r+0x34c>
 8005d36:	4ba8      	ldr	r3, [pc, #672]	@ (8005fd8 <_dtoa_r+0x5c0>)
 8005d38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d40:	f7fa fd8c 	bl	800085c <__aeabi_ddiv>
 8005d44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d48:	f004 040f 	and.w	r4, r4, #15
 8005d4c:	2603      	movs	r6, #3
 8005d4e:	4da2      	ldr	r5, [pc, #648]	@ (8005fd8 <_dtoa_r+0x5c0>)
 8005d50:	b954      	cbnz	r4, 8005d68 <_dtoa_r+0x350>
 8005d52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d5a:	f7fa fd7f 	bl	800085c <__aeabi_ddiv>
 8005d5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d62:	e028      	b.n	8005db6 <_dtoa_r+0x39e>
 8005d64:	2602      	movs	r6, #2
 8005d66:	e7f2      	b.n	8005d4e <_dtoa_r+0x336>
 8005d68:	07e1      	lsls	r1, r4, #31
 8005d6a:	d508      	bpl.n	8005d7e <_dtoa_r+0x366>
 8005d6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005d74:	f7fa fc48 	bl	8000608 <__aeabi_dmul>
 8005d78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d7c:	3601      	adds	r6, #1
 8005d7e:	1064      	asrs	r4, r4, #1
 8005d80:	3508      	adds	r5, #8
 8005d82:	e7e5      	b.n	8005d50 <_dtoa_r+0x338>
 8005d84:	f000 80d2 	beq.w	8005f2c <_dtoa_r+0x514>
 8005d88:	427c      	negs	r4, r7
 8005d8a:	4b92      	ldr	r3, [pc, #584]	@ (8005fd4 <_dtoa_r+0x5bc>)
 8005d8c:	4d92      	ldr	r5, [pc, #584]	@ (8005fd8 <_dtoa_r+0x5c0>)
 8005d8e:	f004 020f 	and.w	r2, r4, #15
 8005d92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d9e:	f7fa fc33 	bl	8000608 <__aeabi_dmul>
 8005da2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005da6:	1124      	asrs	r4, r4, #4
 8005da8:	2300      	movs	r3, #0
 8005daa:	2602      	movs	r6, #2
 8005dac:	2c00      	cmp	r4, #0
 8005dae:	f040 80b2 	bne.w	8005f16 <_dtoa_r+0x4fe>
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1d3      	bne.n	8005d5e <_dtoa_r+0x346>
 8005db6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005db8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 80b7 	beq.w	8005f30 <_dtoa_r+0x518>
 8005dc2:	4b86      	ldr	r3, [pc, #536]	@ (8005fdc <_dtoa_r+0x5c4>)
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	4629      	mov	r1, r5
 8005dca:	f7fa fe8f 	bl	8000aec <__aeabi_dcmplt>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f000 80ae 	beq.w	8005f30 <_dtoa_r+0x518>
 8005dd4:	9b07      	ldr	r3, [sp, #28]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 80aa 	beq.w	8005f30 <_dtoa_r+0x518>
 8005ddc:	9b00      	ldr	r3, [sp, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	dd37      	ble.n	8005e52 <_dtoa_r+0x43a>
 8005de2:	1e7b      	subs	r3, r7, #1
 8005de4:	9304      	str	r3, [sp, #16]
 8005de6:	4620      	mov	r0, r4
 8005de8:	4b7d      	ldr	r3, [pc, #500]	@ (8005fe0 <_dtoa_r+0x5c8>)
 8005dea:	2200      	movs	r2, #0
 8005dec:	4629      	mov	r1, r5
 8005dee:	f7fa fc0b 	bl	8000608 <__aeabi_dmul>
 8005df2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005df6:	9c00      	ldr	r4, [sp, #0]
 8005df8:	3601      	adds	r6, #1
 8005dfa:	4630      	mov	r0, r6
 8005dfc:	f7fa fb9a 	bl	8000534 <__aeabi_i2d>
 8005e00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e04:	f7fa fc00 	bl	8000608 <__aeabi_dmul>
 8005e08:	4b76      	ldr	r3, [pc, #472]	@ (8005fe4 <_dtoa_r+0x5cc>)
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f7fa fa46 	bl	800029c <__adddf3>
 8005e10:	4605      	mov	r5, r0
 8005e12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005e16:	2c00      	cmp	r4, #0
 8005e18:	f040 808d 	bne.w	8005f36 <_dtoa_r+0x51e>
 8005e1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e20:	4b71      	ldr	r3, [pc, #452]	@ (8005fe8 <_dtoa_r+0x5d0>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	f7fa fa38 	bl	8000298 <__aeabi_dsub>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e30:	462a      	mov	r2, r5
 8005e32:	4633      	mov	r3, r6
 8005e34:	f7fa fe78 	bl	8000b28 <__aeabi_dcmpgt>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	f040 828b 	bne.w	8006354 <_dtoa_r+0x93c>
 8005e3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e42:	462a      	mov	r2, r5
 8005e44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005e48:	f7fa fe50 	bl	8000aec <__aeabi_dcmplt>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	f040 8128 	bne.w	80060a2 <_dtoa_r+0x68a>
 8005e52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005e56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005e5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f2c0 815a 	blt.w	8006116 <_dtoa_r+0x6fe>
 8005e62:	2f0e      	cmp	r7, #14
 8005e64:	f300 8157 	bgt.w	8006116 <_dtoa_r+0x6fe>
 8005e68:	4b5a      	ldr	r3, [pc, #360]	@ (8005fd4 <_dtoa_r+0x5bc>)
 8005e6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005e6e:	ed93 7b00 	vldr	d7, [r3]
 8005e72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	ed8d 7b00 	vstr	d7, [sp]
 8005e7a:	da03      	bge.n	8005e84 <_dtoa_r+0x46c>
 8005e7c:	9b07      	ldr	r3, [sp, #28]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	f340 8101 	ble.w	8006086 <_dtoa_r+0x66e>
 8005e84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005e88:	4656      	mov	r6, sl
 8005e8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e8e:	4620      	mov	r0, r4
 8005e90:	4629      	mov	r1, r5
 8005e92:	f7fa fce3 	bl	800085c <__aeabi_ddiv>
 8005e96:	f7fa fe67 	bl	8000b68 <__aeabi_d2iz>
 8005e9a:	4680      	mov	r8, r0
 8005e9c:	f7fa fb4a 	bl	8000534 <__aeabi_i2d>
 8005ea0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ea4:	f7fa fbb0 	bl	8000608 <__aeabi_dmul>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	460b      	mov	r3, r1
 8005eac:	4620      	mov	r0, r4
 8005eae:	4629      	mov	r1, r5
 8005eb0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005eb4:	f7fa f9f0 	bl	8000298 <__aeabi_dsub>
 8005eb8:	f806 4b01 	strb.w	r4, [r6], #1
 8005ebc:	9d07      	ldr	r5, [sp, #28]
 8005ebe:	eba6 040a 	sub.w	r4, r6, sl
 8005ec2:	42a5      	cmp	r5, r4
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	f040 8117 	bne.w	80060fa <_dtoa_r+0x6e2>
 8005ecc:	f7fa f9e6 	bl	800029c <__adddf3>
 8005ed0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	460d      	mov	r5, r1
 8005ed8:	f7fa fe26 	bl	8000b28 <__aeabi_dcmpgt>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f040 80f9 	bne.w	80060d4 <_dtoa_r+0x6bc>
 8005ee2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	4629      	mov	r1, r5
 8005eea:	f7fa fdf5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eee:	b118      	cbz	r0, 8005ef8 <_dtoa_r+0x4e0>
 8005ef0:	f018 0f01 	tst.w	r8, #1
 8005ef4:	f040 80ee 	bne.w	80060d4 <_dtoa_r+0x6bc>
 8005ef8:	4649      	mov	r1, r9
 8005efa:	4658      	mov	r0, fp
 8005efc:	f000 fc90 	bl	8006820 <_Bfree>
 8005f00:	2300      	movs	r3, #0
 8005f02:	7033      	strb	r3, [r6, #0]
 8005f04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005f06:	3701      	adds	r7, #1
 8005f08:	601f      	str	r7, [r3, #0]
 8005f0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 831d 	beq.w	800654c <_dtoa_r+0xb34>
 8005f12:	601e      	str	r6, [r3, #0]
 8005f14:	e31a      	b.n	800654c <_dtoa_r+0xb34>
 8005f16:	07e2      	lsls	r2, r4, #31
 8005f18:	d505      	bpl.n	8005f26 <_dtoa_r+0x50e>
 8005f1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f1e:	f7fa fb73 	bl	8000608 <__aeabi_dmul>
 8005f22:	3601      	adds	r6, #1
 8005f24:	2301      	movs	r3, #1
 8005f26:	1064      	asrs	r4, r4, #1
 8005f28:	3508      	adds	r5, #8
 8005f2a:	e73f      	b.n	8005dac <_dtoa_r+0x394>
 8005f2c:	2602      	movs	r6, #2
 8005f2e:	e742      	b.n	8005db6 <_dtoa_r+0x39e>
 8005f30:	9c07      	ldr	r4, [sp, #28]
 8005f32:	9704      	str	r7, [sp, #16]
 8005f34:	e761      	b.n	8005dfa <_dtoa_r+0x3e2>
 8005f36:	4b27      	ldr	r3, [pc, #156]	@ (8005fd4 <_dtoa_r+0x5bc>)
 8005f38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005f3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f42:	4454      	add	r4, sl
 8005f44:	2900      	cmp	r1, #0
 8005f46:	d053      	beq.n	8005ff0 <_dtoa_r+0x5d8>
 8005f48:	4928      	ldr	r1, [pc, #160]	@ (8005fec <_dtoa_r+0x5d4>)
 8005f4a:	2000      	movs	r0, #0
 8005f4c:	f7fa fc86 	bl	800085c <__aeabi_ddiv>
 8005f50:	4633      	mov	r3, r6
 8005f52:	462a      	mov	r2, r5
 8005f54:	f7fa f9a0 	bl	8000298 <__aeabi_dsub>
 8005f58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005f5c:	4656      	mov	r6, sl
 8005f5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f62:	f7fa fe01 	bl	8000b68 <__aeabi_d2iz>
 8005f66:	4605      	mov	r5, r0
 8005f68:	f7fa fae4 	bl	8000534 <__aeabi_i2d>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	460b      	mov	r3, r1
 8005f70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f74:	f7fa f990 	bl	8000298 <__aeabi_dsub>
 8005f78:	3530      	adds	r5, #48	@ 0x30
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005f82:	f806 5b01 	strb.w	r5, [r6], #1
 8005f86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005f8a:	f7fa fdaf 	bl	8000aec <__aeabi_dcmplt>
 8005f8e:	2800      	cmp	r0, #0
 8005f90:	d171      	bne.n	8006076 <_dtoa_r+0x65e>
 8005f92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f96:	4911      	ldr	r1, [pc, #68]	@ (8005fdc <_dtoa_r+0x5c4>)
 8005f98:	2000      	movs	r0, #0
 8005f9a:	f7fa f97d 	bl	8000298 <__aeabi_dsub>
 8005f9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005fa2:	f7fa fda3 	bl	8000aec <__aeabi_dcmplt>
 8005fa6:	2800      	cmp	r0, #0
 8005fa8:	f040 8095 	bne.w	80060d6 <_dtoa_r+0x6be>
 8005fac:	42a6      	cmp	r6, r4
 8005fae:	f43f af50 	beq.w	8005e52 <_dtoa_r+0x43a>
 8005fb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005fe0 <_dtoa_r+0x5c8>)
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f7fa fb25 	bl	8000608 <__aeabi_dmul>
 8005fbe:	4b08      	ldr	r3, [pc, #32]	@ (8005fe0 <_dtoa_r+0x5c8>)
 8005fc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fca:	f7fa fb1d 	bl	8000608 <__aeabi_dmul>
 8005fce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fd2:	e7c4      	b.n	8005f5e <_dtoa_r+0x546>
 8005fd4:	08009650 	.word	0x08009650
 8005fd8:	08009628 	.word	0x08009628
 8005fdc:	3ff00000 	.word	0x3ff00000
 8005fe0:	40240000 	.word	0x40240000
 8005fe4:	401c0000 	.word	0x401c0000
 8005fe8:	40140000 	.word	0x40140000
 8005fec:	3fe00000 	.word	0x3fe00000
 8005ff0:	4631      	mov	r1, r6
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	f7fa fb08 	bl	8000608 <__aeabi_dmul>
 8005ff8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005ffc:	9415      	str	r4, [sp, #84]	@ 0x54
 8005ffe:	4656      	mov	r6, sl
 8006000:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006004:	f7fa fdb0 	bl	8000b68 <__aeabi_d2iz>
 8006008:	4605      	mov	r5, r0
 800600a:	f7fa fa93 	bl	8000534 <__aeabi_i2d>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006016:	f7fa f93f 	bl	8000298 <__aeabi_dsub>
 800601a:	3530      	adds	r5, #48	@ 0x30
 800601c:	f806 5b01 	strb.w	r5, [r6], #1
 8006020:	4602      	mov	r2, r0
 8006022:	460b      	mov	r3, r1
 8006024:	42a6      	cmp	r6, r4
 8006026:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800602a:	f04f 0200 	mov.w	r2, #0
 800602e:	d124      	bne.n	800607a <_dtoa_r+0x662>
 8006030:	4bac      	ldr	r3, [pc, #688]	@ (80062e4 <_dtoa_r+0x8cc>)
 8006032:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006036:	f7fa f931 	bl	800029c <__adddf3>
 800603a:	4602      	mov	r2, r0
 800603c:	460b      	mov	r3, r1
 800603e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006042:	f7fa fd71 	bl	8000b28 <__aeabi_dcmpgt>
 8006046:	2800      	cmp	r0, #0
 8006048:	d145      	bne.n	80060d6 <_dtoa_r+0x6be>
 800604a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800604e:	49a5      	ldr	r1, [pc, #660]	@ (80062e4 <_dtoa_r+0x8cc>)
 8006050:	2000      	movs	r0, #0
 8006052:	f7fa f921 	bl	8000298 <__aeabi_dsub>
 8006056:	4602      	mov	r2, r0
 8006058:	460b      	mov	r3, r1
 800605a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800605e:	f7fa fd45 	bl	8000aec <__aeabi_dcmplt>
 8006062:	2800      	cmp	r0, #0
 8006064:	f43f aef5 	beq.w	8005e52 <_dtoa_r+0x43a>
 8006068:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800606a:	1e73      	subs	r3, r6, #1
 800606c:	9315      	str	r3, [sp, #84]	@ 0x54
 800606e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006072:	2b30      	cmp	r3, #48	@ 0x30
 8006074:	d0f8      	beq.n	8006068 <_dtoa_r+0x650>
 8006076:	9f04      	ldr	r7, [sp, #16]
 8006078:	e73e      	b.n	8005ef8 <_dtoa_r+0x4e0>
 800607a:	4b9b      	ldr	r3, [pc, #620]	@ (80062e8 <_dtoa_r+0x8d0>)
 800607c:	f7fa fac4 	bl	8000608 <__aeabi_dmul>
 8006080:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006084:	e7bc      	b.n	8006000 <_dtoa_r+0x5e8>
 8006086:	d10c      	bne.n	80060a2 <_dtoa_r+0x68a>
 8006088:	4b98      	ldr	r3, [pc, #608]	@ (80062ec <_dtoa_r+0x8d4>)
 800608a:	2200      	movs	r2, #0
 800608c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006090:	f7fa faba 	bl	8000608 <__aeabi_dmul>
 8006094:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006098:	f7fa fd3c 	bl	8000b14 <__aeabi_dcmpge>
 800609c:	2800      	cmp	r0, #0
 800609e:	f000 8157 	beq.w	8006350 <_dtoa_r+0x938>
 80060a2:	2400      	movs	r4, #0
 80060a4:	4625      	mov	r5, r4
 80060a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060a8:	43db      	mvns	r3, r3
 80060aa:	9304      	str	r3, [sp, #16]
 80060ac:	4656      	mov	r6, sl
 80060ae:	2700      	movs	r7, #0
 80060b0:	4621      	mov	r1, r4
 80060b2:	4658      	mov	r0, fp
 80060b4:	f000 fbb4 	bl	8006820 <_Bfree>
 80060b8:	2d00      	cmp	r5, #0
 80060ba:	d0dc      	beq.n	8006076 <_dtoa_r+0x65e>
 80060bc:	b12f      	cbz	r7, 80060ca <_dtoa_r+0x6b2>
 80060be:	42af      	cmp	r7, r5
 80060c0:	d003      	beq.n	80060ca <_dtoa_r+0x6b2>
 80060c2:	4639      	mov	r1, r7
 80060c4:	4658      	mov	r0, fp
 80060c6:	f000 fbab 	bl	8006820 <_Bfree>
 80060ca:	4629      	mov	r1, r5
 80060cc:	4658      	mov	r0, fp
 80060ce:	f000 fba7 	bl	8006820 <_Bfree>
 80060d2:	e7d0      	b.n	8006076 <_dtoa_r+0x65e>
 80060d4:	9704      	str	r7, [sp, #16]
 80060d6:	4633      	mov	r3, r6
 80060d8:	461e      	mov	r6, r3
 80060da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060de:	2a39      	cmp	r2, #57	@ 0x39
 80060e0:	d107      	bne.n	80060f2 <_dtoa_r+0x6da>
 80060e2:	459a      	cmp	sl, r3
 80060e4:	d1f8      	bne.n	80060d8 <_dtoa_r+0x6c0>
 80060e6:	9a04      	ldr	r2, [sp, #16]
 80060e8:	3201      	adds	r2, #1
 80060ea:	9204      	str	r2, [sp, #16]
 80060ec:	2230      	movs	r2, #48	@ 0x30
 80060ee:	f88a 2000 	strb.w	r2, [sl]
 80060f2:	781a      	ldrb	r2, [r3, #0]
 80060f4:	3201      	adds	r2, #1
 80060f6:	701a      	strb	r2, [r3, #0]
 80060f8:	e7bd      	b.n	8006076 <_dtoa_r+0x65e>
 80060fa:	4b7b      	ldr	r3, [pc, #492]	@ (80062e8 <_dtoa_r+0x8d0>)
 80060fc:	2200      	movs	r2, #0
 80060fe:	f7fa fa83 	bl	8000608 <__aeabi_dmul>
 8006102:	2200      	movs	r2, #0
 8006104:	2300      	movs	r3, #0
 8006106:	4604      	mov	r4, r0
 8006108:	460d      	mov	r5, r1
 800610a:	f7fa fce5 	bl	8000ad8 <__aeabi_dcmpeq>
 800610e:	2800      	cmp	r0, #0
 8006110:	f43f aebb 	beq.w	8005e8a <_dtoa_r+0x472>
 8006114:	e6f0      	b.n	8005ef8 <_dtoa_r+0x4e0>
 8006116:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006118:	2a00      	cmp	r2, #0
 800611a:	f000 80db 	beq.w	80062d4 <_dtoa_r+0x8bc>
 800611e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006120:	2a01      	cmp	r2, #1
 8006122:	f300 80bf 	bgt.w	80062a4 <_dtoa_r+0x88c>
 8006126:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006128:	2a00      	cmp	r2, #0
 800612a:	f000 80b7 	beq.w	800629c <_dtoa_r+0x884>
 800612e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006132:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006134:	4646      	mov	r6, r8
 8006136:	9a08      	ldr	r2, [sp, #32]
 8006138:	2101      	movs	r1, #1
 800613a:	441a      	add	r2, r3
 800613c:	4658      	mov	r0, fp
 800613e:	4498      	add	r8, r3
 8006140:	9208      	str	r2, [sp, #32]
 8006142:	f000 fc21 	bl	8006988 <__i2b>
 8006146:	4605      	mov	r5, r0
 8006148:	b15e      	cbz	r6, 8006162 <_dtoa_r+0x74a>
 800614a:	9b08      	ldr	r3, [sp, #32]
 800614c:	2b00      	cmp	r3, #0
 800614e:	dd08      	ble.n	8006162 <_dtoa_r+0x74a>
 8006150:	42b3      	cmp	r3, r6
 8006152:	9a08      	ldr	r2, [sp, #32]
 8006154:	bfa8      	it	ge
 8006156:	4633      	movge	r3, r6
 8006158:	eba8 0803 	sub.w	r8, r8, r3
 800615c:	1af6      	subs	r6, r6, r3
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	9308      	str	r3, [sp, #32]
 8006162:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006164:	b1f3      	cbz	r3, 80061a4 <_dtoa_r+0x78c>
 8006166:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006168:	2b00      	cmp	r3, #0
 800616a:	f000 80b7 	beq.w	80062dc <_dtoa_r+0x8c4>
 800616e:	b18c      	cbz	r4, 8006194 <_dtoa_r+0x77c>
 8006170:	4629      	mov	r1, r5
 8006172:	4622      	mov	r2, r4
 8006174:	4658      	mov	r0, fp
 8006176:	f000 fcc7 	bl	8006b08 <__pow5mult>
 800617a:	464a      	mov	r2, r9
 800617c:	4601      	mov	r1, r0
 800617e:	4605      	mov	r5, r0
 8006180:	4658      	mov	r0, fp
 8006182:	f000 fc17 	bl	80069b4 <__multiply>
 8006186:	4649      	mov	r1, r9
 8006188:	9004      	str	r0, [sp, #16]
 800618a:	4658      	mov	r0, fp
 800618c:	f000 fb48 	bl	8006820 <_Bfree>
 8006190:	9b04      	ldr	r3, [sp, #16]
 8006192:	4699      	mov	r9, r3
 8006194:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006196:	1b1a      	subs	r2, r3, r4
 8006198:	d004      	beq.n	80061a4 <_dtoa_r+0x78c>
 800619a:	4649      	mov	r1, r9
 800619c:	4658      	mov	r0, fp
 800619e:	f000 fcb3 	bl	8006b08 <__pow5mult>
 80061a2:	4681      	mov	r9, r0
 80061a4:	2101      	movs	r1, #1
 80061a6:	4658      	mov	r0, fp
 80061a8:	f000 fbee 	bl	8006988 <__i2b>
 80061ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061ae:	4604      	mov	r4, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	f000 81cf 	beq.w	8006554 <_dtoa_r+0xb3c>
 80061b6:	461a      	mov	r2, r3
 80061b8:	4601      	mov	r1, r0
 80061ba:	4658      	mov	r0, fp
 80061bc:	f000 fca4 	bl	8006b08 <__pow5mult>
 80061c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	4604      	mov	r4, r0
 80061c6:	f300 8095 	bgt.w	80062f4 <_dtoa_r+0x8dc>
 80061ca:	9b02      	ldr	r3, [sp, #8]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f040 8087 	bne.w	80062e0 <_dtoa_r+0x8c8>
 80061d2:	9b03      	ldr	r3, [sp, #12]
 80061d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f040 8089 	bne.w	80062f0 <_dtoa_r+0x8d8>
 80061de:	9b03      	ldr	r3, [sp, #12]
 80061e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80061e4:	0d1b      	lsrs	r3, r3, #20
 80061e6:	051b      	lsls	r3, r3, #20
 80061e8:	b12b      	cbz	r3, 80061f6 <_dtoa_r+0x7de>
 80061ea:	9b08      	ldr	r3, [sp, #32]
 80061ec:	3301      	adds	r3, #1
 80061ee:	9308      	str	r3, [sp, #32]
 80061f0:	f108 0801 	add.w	r8, r8, #1
 80061f4:	2301      	movs	r3, #1
 80061f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80061f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 81b0 	beq.w	8006560 <_dtoa_r+0xb48>
 8006200:	6923      	ldr	r3, [r4, #16]
 8006202:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006206:	6918      	ldr	r0, [r3, #16]
 8006208:	f000 fb72 	bl	80068f0 <__hi0bits>
 800620c:	f1c0 0020 	rsb	r0, r0, #32
 8006210:	9b08      	ldr	r3, [sp, #32]
 8006212:	4418      	add	r0, r3
 8006214:	f010 001f 	ands.w	r0, r0, #31
 8006218:	d077      	beq.n	800630a <_dtoa_r+0x8f2>
 800621a:	f1c0 0320 	rsb	r3, r0, #32
 800621e:	2b04      	cmp	r3, #4
 8006220:	dd6b      	ble.n	80062fa <_dtoa_r+0x8e2>
 8006222:	9b08      	ldr	r3, [sp, #32]
 8006224:	f1c0 001c 	rsb	r0, r0, #28
 8006228:	4403      	add	r3, r0
 800622a:	4480      	add	r8, r0
 800622c:	4406      	add	r6, r0
 800622e:	9308      	str	r3, [sp, #32]
 8006230:	f1b8 0f00 	cmp.w	r8, #0
 8006234:	dd05      	ble.n	8006242 <_dtoa_r+0x82a>
 8006236:	4649      	mov	r1, r9
 8006238:	4642      	mov	r2, r8
 800623a:	4658      	mov	r0, fp
 800623c:	f000 fcbe 	bl	8006bbc <__lshift>
 8006240:	4681      	mov	r9, r0
 8006242:	9b08      	ldr	r3, [sp, #32]
 8006244:	2b00      	cmp	r3, #0
 8006246:	dd05      	ble.n	8006254 <_dtoa_r+0x83c>
 8006248:	4621      	mov	r1, r4
 800624a:	461a      	mov	r2, r3
 800624c:	4658      	mov	r0, fp
 800624e:	f000 fcb5 	bl	8006bbc <__lshift>
 8006252:	4604      	mov	r4, r0
 8006254:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006256:	2b00      	cmp	r3, #0
 8006258:	d059      	beq.n	800630e <_dtoa_r+0x8f6>
 800625a:	4621      	mov	r1, r4
 800625c:	4648      	mov	r0, r9
 800625e:	f000 fd19 	bl	8006c94 <__mcmp>
 8006262:	2800      	cmp	r0, #0
 8006264:	da53      	bge.n	800630e <_dtoa_r+0x8f6>
 8006266:	1e7b      	subs	r3, r7, #1
 8006268:	9304      	str	r3, [sp, #16]
 800626a:	4649      	mov	r1, r9
 800626c:	2300      	movs	r3, #0
 800626e:	220a      	movs	r2, #10
 8006270:	4658      	mov	r0, fp
 8006272:	f000 faf7 	bl	8006864 <__multadd>
 8006276:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006278:	4681      	mov	r9, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 8172 	beq.w	8006564 <_dtoa_r+0xb4c>
 8006280:	2300      	movs	r3, #0
 8006282:	4629      	mov	r1, r5
 8006284:	220a      	movs	r2, #10
 8006286:	4658      	mov	r0, fp
 8006288:	f000 faec 	bl	8006864 <__multadd>
 800628c:	9b00      	ldr	r3, [sp, #0]
 800628e:	2b00      	cmp	r3, #0
 8006290:	4605      	mov	r5, r0
 8006292:	dc67      	bgt.n	8006364 <_dtoa_r+0x94c>
 8006294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006296:	2b02      	cmp	r3, #2
 8006298:	dc41      	bgt.n	800631e <_dtoa_r+0x906>
 800629a:	e063      	b.n	8006364 <_dtoa_r+0x94c>
 800629c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800629e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80062a2:	e746      	b.n	8006132 <_dtoa_r+0x71a>
 80062a4:	9b07      	ldr	r3, [sp, #28]
 80062a6:	1e5c      	subs	r4, r3, #1
 80062a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062aa:	42a3      	cmp	r3, r4
 80062ac:	bfbf      	itttt	lt
 80062ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80062b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80062b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80062b4:	1ae3      	sublt	r3, r4, r3
 80062b6:	bfb4      	ite	lt
 80062b8:	18d2      	addlt	r2, r2, r3
 80062ba:	1b1c      	subge	r4, r3, r4
 80062bc:	9b07      	ldr	r3, [sp, #28]
 80062be:	bfbc      	itt	lt
 80062c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80062c2:	2400      	movlt	r4, #0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	bfb5      	itete	lt
 80062c8:	eba8 0603 	sublt.w	r6, r8, r3
 80062cc:	9b07      	ldrge	r3, [sp, #28]
 80062ce:	2300      	movlt	r3, #0
 80062d0:	4646      	movge	r6, r8
 80062d2:	e730      	b.n	8006136 <_dtoa_r+0x71e>
 80062d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80062d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80062d8:	4646      	mov	r6, r8
 80062da:	e735      	b.n	8006148 <_dtoa_r+0x730>
 80062dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80062de:	e75c      	b.n	800619a <_dtoa_r+0x782>
 80062e0:	2300      	movs	r3, #0
 80062e2:	e788      	b.n	80061f6 <_dtoa_r+0x7de>
 80062e4:	3fe00000 	.word	0x3fe00000
 80062e8:	40240000 	.word	0x40240000
 80062ec:	40140000 	.word	0x40140000
 80062f0:	9b02      	ldr	r3, [sp, #8]
 80062f2:	e780      	b.n	80061f6 <_dtoa_r+0x7de>
 80062f4:	2300      	movs	r3, #0
 80062f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80062f8:	e782      	b.n	8006200 <_dtoa_r+0x7e8>
 80062fa:	d099      	beq.n	8006230 <_dtoa_r+0x818>
 80062fc:	9a08      	ldr	r2, [sp, #32]
 80062fe:	331c      	adds	r3, #28
 8006300:	441a      	add	r2, r3
 8006302:	4498      	add	r8, r3
 8006304:	441e      	add	r6, r3
 8006306:	9208      	str	r2, [sp, #32]
 8006308:	e792      	b.n	8006230 <_dtoa_r+0x818>
 800630a:	4603      	mov	r3, r0
 800630c:	e7f6      	b.n	80062fc <_dtoa_r+0x8e4>
 800630e:	9b07      	ldr	r3, [sp, #28]
 8006310:	9704      	str	r7, [sp, #16]
 8006312:	2b00      	cmp	r3, #0
 8006314:	dc20      	bgt.n	8006358 <_dtoa_r+0x940>
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800631a:	2b02      	cmp	r3, #2
 800631c:	dd1e      	ble.n	800635c <_dtoa_r+0x944>
 800631e:	9b00      	ldr	r3, [sp, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	f47f aec0 	bne.w	80060a6 <_dtoa_r+0x68e>
 8006326:	4621      	mov	r1, r4
 8006328:	2205      	movs	r2, #5
 800632a:	4658      	mov	r0, fp
 800632c:	f000 fa9a 	bl	8006864 <__multadd>
 8006330:	4601      	mov	r1, r0
 8006332:	4604      	mov	r4, r0
 8006334:	4648      	mov	r0, r9
 8006336:	f000 fcad 	bl	8006c94 <__mcmp>
 800633a:	2800      	cmp	r0, #0
 800633c:	f77f aeb3 	ble.w	80060a6 <_dtoa_r+0x68e>
 8006340:	4656      	mov	r6, sl
 8006342:	2331      	movs	r3, #49	@ 0x31
 8006344:	f806 3b01 	strb.w	r3, [r6], #1
 8006348:	9b04      	ldr	r3, [sp, #16]
 800634a:	3301      	adds	r3, #1
 800634c:	9304      	str	r3, [sp, #16]
 800634e:	e6ae      	b.n	80060ae <_dtoa_r+0x696>
 8006350:	9c07      	ldr	r4, [sp, #28]
 8006352:	9704      	str	r7, [sp, #16]
 8006354:	4625      	mov	r5, r4
 8006356:	e7f3      	b.n	8006340 <_dtoa_r+0x928>
 8006358:	9b07      	ldr	r3, [sp, #28]
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800635e:	2b00      	cmp	r3, #0
 8006360:	f000 8104 	beq.w	800656c <_dtoa_r+0xb54>
 8006364:	2e00      	cmp	r6, #0
 8006366:	dd05      	ble.n	8006374 <_dtoa_r+0x95c>
 8006368:	4629      	mov	r1, r5
 800636a:	4632      	mov	r2, r6
 800636c:	4658      	mov	r0, fp
 800636e:	f000 fc25 	bl	8006bbc <__lshift>
 8006372:	4605      	mov	r5, r0
 8006374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006376:	2b00      	cmp	r3, #0
 8006378:	d05a      	beq.n	8006430 <_dtoa_r+0xa18>
 800637a:	6869      	ldr	r1, [r5, #4]
 800637c:	4658      	mov	r0, fp
 800637e:	f000 fa0f 	bl	80067a0 <_Balloc>
 8006382:	4606      	mov	r6, r0
 8006384:	b928      	cbnz	r0, 8006392 <_dtoa_r+0x97a>
 8006386:	4b84      	ldr	r3, [pc, #528]	@ (8006598 <_dtoa_r+0xb80>)
 8006388:	4602      	mov	r2, r0
 800638a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800638e:	f7ff bb5a 	b.w	8005a46 <_dtoa_r+0x2e>
 8006392:	692a      	ldr	r2, [r5, #16]
 8006394:	3202      	adds	r2, #2
 8006396:	0092      	lsls	r2, r2, #2
 8006398:	f105 010c 	add.w	r1, r5, #12
 800639c:	300c      	adds	r0, #12
 800639e:	f7ff faa2 	bl	80058e6 <memcpy>
 80063a2:	2201      	movs	r2, #1
 80063a4:	4631      	mov	r1, r6
 80063a6:	4658      	mov	r0, fp
 80063a8:	f000 fc08 	bl	8006bbc <__lshift>
 80063ac:	f10a 0301 	add.w	r3, sl, #1
 80063b0:	9307      	str	r3, [sp, #28]
 80063b2:	9b00      	ldr	r3, [sp, #0]
 80063b4:	4453      	add	r3, sl
 80063b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063b8:	9b02      	ldr	r3, [sp, #8]
 80063ba:	f003 0301 	and.w	r3, r3, #1
 80063be:	462f      	mov	r7, r5
 80063c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80063c2:	4605      	mov	r5, r0
 80063c4:	9b07      	ldr	r3, [sp, #28]
 80063c6:	4621      	mov	r1, r4
 80063c8:	3b01      	subs	r3, #1
 80063ca:	4648      	mov	r0, r9
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	f7ff fa98 	bl	8005902 <quorem>
 80063d2:	4639      	mov	r1, r7
 80063d4:	9002      	str	r0, [sp, #8]
 80063d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80063da:	4648      	mov	r0, r9
 80063dc:	f000 fc5a 	bl	8006c94 <__mcmp>
 80063e0:	462a      	mov	r2, r5
 80063e2:	9008      	str	r0, [sp, #32]
 80063e4:	4621      	mov	r1, r4
 80063e6:	4658      	mov	r0, fp
 80063e8:	f000 fc70 	bl	8006ccc <__mdiff>
 80063ec:	68c2      	ldr	r2, [r0, #12]
 80063ee:	4606      	mov	r6, r0
 80063f0:	bb02      	cbnz	r2, 8006434 <_dtoa_r+0xa1c>
 80063f2:	4601      	mov	r1, r0
 80063f4:	4648      	mov	r0, r9
 80063f6:	f000 fc4d 	bl	8006c94 <__mcmp>
 80063fa:	4602      	mov	r2, r0
 80063fc:	4631      	mov	r1, r6
 80063fe:	4658      	mov	r0, fp
 8006400:	920e      	str	r2, [sp, #56]	@ 0x38
 8006402:	f000 fa0d 	bl	8006820 <_Bfree>
 8006406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006408:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800640a:	9e07      	ldr	r6, [sp, #28]
 800640c:	ea43 0102 	orr.w	r1, r3, r2
 8006410:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006412:	4319      	orrs	r1, r3
 8006414:	d110      	bne.n	8006438 <_dtoa_r+0xa20>
 8006416:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800641a:	d029      	beq.n	8006470 <_dtoa_r+0xa58>
 800641c:	9b08      	ldr	r3, [sp, #32]
 800641e:	2b00      	cmp	r3, #0
 8006420:	dd02      	ble.n	8006428 <_dtoa_r+0xa10>
 8006422:	9b02      	ldr	r3, [sp, #8]
 8006424:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006428:	9b00      	ldr	r3, [sp, #0]
 800642a:	f883 8000 	strb.w	r8, [r3]
 800642e:	e63f      	b.n	80060b0 <_dtoa_r+0x698>
 8006430:	4628      	mov	r0, r5
 8006432:	e7bb      	b.n	80063ac <_dtoa_r+0x994>
 8006434:	2201      	movs	r2, #1
 8006436:	e7e1      	b.n	80063fc <_dtoa_r+0x9e4>
 8006438:	9b08      	ldr	r3, [sp, #32]
 800643a:	2b00      	cmp	r3, #0
 800643c:	db04      	blt.n	8006448 <_dtoa_r+0xa30>
 800643e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006440:	430b      	orrs	r3, r1
 8006442:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006444:	430b      	orrs	r3, r1
 8006446:	d120      	bne.n	800648a <_dtoa_r+0xa72>
 8006448:	2a00      	cmp	r2, #0
 800644a:	dded      	ble.n	8006428 <_dtoa_r+0xa10>
 800644c:	4649      	mov	r1, r9
 800644e:	2201      	movs	r2, #1
 8006450:	4658      	mov	r0, fp
 8006452:	f000 fbb3 	bl	8006bbc <__lshift>
 8006456:	4621      	mov	r1, r4
 8006458:	4681      	mov	r9, r0
 800645a:	f000 fc1b 	bl	8006c94 <__mcmp>
 800645e:	2800      	cmp	r0, #0
 8006460:	dc03      	bgt.n	800646a <_dtoa_r+0xa52>
 8006462:	d1e1      	bne.n	8006428 <_dtoa_r+0xa10>
 8006464:	f018 0f01 	tst.w	r8, #1
 8006468:	d0de      	beq.n	8006428 <_dtoa_r+0xa10>
 800646a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800646e:	d1d8      	bne.n	8006422 <_dtoa_r+0xa0a>
 8006470:	9a00      	ldr	r2, [sp, #0]
 8006472:	2339      	movs	r3, #57	@ 0x39
 8006474:	7013      	strb	r3, [r2, #0]
 8006476:	4633      	mov	r3, r6
 8006478:	461e      	mov	r6, r3
 800647a:	3b01      	subs	r3, #1
 800647c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006480:	2a39      	cmp	r2, #57	@ 0x39
 8006482:	d052      	beq.n	800652a <_dtoa_r+0xb12>
 8006484:	3201      	adds	r2, #1
 8006486:	701a      	strb	r2, [r3, #0]
 8006488:	e612      	b.n	80060b0 <_dtoa_r+0x698>
 800648a:	2a00      	cmp	r2, #0
 800648c:	dd07      	ble.n	800649e <_dtoa_r+0xa86>
 800648e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006492:	d0ed      	beq.n	8006470 <_dtoa_r+0xa58>
 8006494:	9a00      	ldr	r2, [sp, #0]
 8006496:	f108 0301 	add.w	r3, r8, #1
 800649a:	7013      	strb	r3, [r2, #0]
 800649c:	e608      	b.n	80060b0 <_dtoa_r+0x698>
 800649e:	9b07      	ldr	r3, [sp, #28]
 80064a0:	9a07      	ldr	r2, [sp, #28]
 80064a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80064a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d028      	beq.n	80064fe <_dtoa_r+0xae6>
 80064ac:	4649      	mov	r1, r9
 80064ae:	2300      	movs	r3, #0
 80064b0:	220a      	movs	r2, #10
 80064b2:	4658      	mov	r0, fp
 80064b4:	f000 f9d6 	bl	8006864 <__multadd>
 80064b8:	42af      	cmp	r7, r5
 80064ba:	4681      	mov	r9, r0
 80064bc:	f04f 0300 	mov.w	r3, #0
 80064c0:	f04f 020a 	mov.w	r2, #10
 80064c4:	4639      	mov	r1, r7
 80064c6:	4658      	mov	r0, fp
 80064c8:	d107      	bne.n	80064da <_dtoa_r+0xac2>
 80064ca:	f000 f9cb 	bl	8006864 <__multadd>
 80064ce:	4607      	mov	r7, r0
 80064d0:	4605      	mov	r5, r0
 80064d2:	9b07      	ldr	r3, [sp, #28]
 80064d4:	3301      	adds	r3, #1
 80064d6:	9307      	str	r3, [sp, #28]
 80064d8:	e774      	b.n	80063c4 <_dtoa_r+0x9ac>
 80064da:	f000 f9c3 	bl	8006864 <__multadd>
 80064de:	4629      	mov	r1, r5
 80064e0:	4607      	mov	r7, r0
 80064e2:	2300      	movs	r3, #0
 80064e4:	220a      	movs	r2, #10
 80064e6:	4658      	mov	r0, fp
 80064e8:	f000 f9bc 	bl	8006864 <__multadd>
 80064ec:	4605      	mov	r5, r0
 80064ee:	e7f0      	b.n	80064d2 <_dtoa_r+0xaba>
 80064f0:	9b00      	ldr	r3, [sp, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	bfcc      	ite	gt
 80064f6:	461e      	movgt	r6, r3
 80064f8:	2601      	movle	r6, #1
 80064fa:	4456      	add	r6, sl
 80064fc:	2700      	movs	r7, #0
 80064fe:	4649      	mov	r1, r9
 8006500:	2201      	movs	r2, #1
 8006502:	4658      	mov	r0, fp
 8006504:	f000 fb5a 	bl	8006bbc <__lshift>
 8006508:	4621      	mov	r1, r4
 800650a:	4681      	mov	r9, r0
 800650c:	f000 fbc2 	bl	8006c94 <__mcmp>
 8006510:	2800      	cmp	r0, #0
 8006512:	dcb0      	bgt.n	8006476 <_dtoa_r+0xa5e>
 8006514:	d102      	bne.n	800651c <_dtoa_r+0xb04>
 8006516:	f018 0f01 	tst.w	r8, #1
 800651a:	d1ac      	bne.n	8006476 <_dtoa_r+0xa5e>
 800651c:	4633      	mov	r3, r6
 800651e:	461e      	mov	r6, r3
 8006520:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006524:	2a30      	cmp	r2, #48	@ 0x30
 8006526:	d0fa      	beq.n	800651e <_dtoa_r+0xb06>
 8006528:	e5c2      	b.n	80060b0 <_dtoa_r+0x698>
 800652a:	459a      	cmp	sl, r3
 800652c:	d1a4      	bne.n	8006478 <_dtoa_r+0xa60>
 800652e:	9b04      	ldr	r3, [sp, #16]
 8006530:	3301      	adds	r3, #1
 8006532:	9304      	str	r3, [sp, #16]
 8006534:	2331      	movs	r3, #49	@ 0x31
 8006536:	f88a 3000 	strb.w	r3, [sl]
 800653a:	e5b9      	b.n	80060b0 <_dtoa_r+0x698>
 800653c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800653e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800659c <_dtoa_r+0xb84>
 8006542:	b11b      	cbz	r3, 800654c <_dtoa_r+0xb34>
 8006544:	f10a 0308 	add.w	r3, sl, #8
 8006548:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	4650      	mov	r0, sl
 800654e:	b019      	add	sp, #100	@ 0x64
 8006550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006556:	2b01      	cmp	r3, #1
 8006558:	f77f ae37 	ble.w	80061ca <_dtoa_r+0x7b2>
 800655c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800655e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006560:	2001      	movs	r0, #1
 8006562:	e655      	b.n	8006210 <_dtoa_r+0x7f8>
 8006564:	9b00      	ldr	r3, [sp, #0]
 8006566:	2b00      	cmp	r3, #0
 8006568:	f77f aed6 	ble.w	8006318 <_dtoa_r+0x900>
 800656c:	4656      	mov	r6, sl
 800656e:	4621      	mov	r1, r4
 8006570:	4648      	mov	r0, r9
 8006572:	f7ff f9c6 	bl	8005902 <quorem>
 8006576:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800657a:	f806 8b01 	strb.w	r8, [r6], #1
 800657e:	9b00      	ldr	r3, [sp, #0]
 8006580:	eba6 020a 	sub.w	r2, r6, sl
 8006584:	4293      	cmp	r3, r2
 8006586:	ddb3      	ble.n	80064f0 <_dtoa_r+0xad8>
 8006588:	4649      	mov	r1, r9
 800658a:	2300      	movs	r3, #0
 800658c:	220a      	movs	r2, #10
 800658e:	4658      	mov	r0, fp
 8006590:	f000 f968 	bl	8006864 <__multadd>
 8006594:	4681      	mov	r9, r0
 8006596:	e7ea      	b.n	800656e <_dtoa_r+0xb56>
 8006598:	080095ac 	.word	0x080095ac
 800659c:	08009530 	.word	0x08009530

080065a0 <_free_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	4605      	mov	r5, r0
 80065a4:	2900      	cmp	r1, #0
 80065a6:	d041      	beq.n	800662c <_free_r+0x8c>
 80065a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065ac:	1f0c      	subs	r4, r1, #4
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	bfb8      	it	lt
 80065b2:	18e4      	addlt	r4, r4, r3
 80065b4:	f000 f8e8 	bl	8006788 <__malloc_lock>
 80065b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006630 <_free_r+0x90>)
 80065ba:	6813      	ldr	r3, [r2, #0]
 80065bc:	b933      	cbnz	r3, 80065cc <_free_r+0x2c>
 80065be:	6063      	str	r3, [r4, #4]
 80065c0:	6014      	str	r4, [r2, #0]
 80065c2:	4628      	mov	r0, r5
 80065c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065c8:	f000 b8e4 	b.w	8006794 <__malloc_unlock>
 80065cc:	42a3      	cmp	r3, r4
 80065ce:	d908      	bls.n	80065e2 <_free_r+0x42>
 80065d0:	6820      	ldr	r0, [r4, #0]
 80065d2:	1821      	adds	r1, r4, r0
 80065d4:	428b      	cmp	r3, r1
 80065d6:	bf01      	itttt	eq
 80065d8:	6819      	ldreq	r1, [r3, #0]
 80065da:	685b      	ldreq	r3, [r3, #4]
 80065dc:	1809      	addeq	r1, r1, r0
 80065de:	6021      	streq	r1, [r4, #0]
 80065e0:	e7ed      	b.n	80065be <_free_r+0x1e>
 80065e2:	461a      	mov	r2, r3
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	b10b      	cbz	r3, 80065ec <_free_r+0x4c>
 80065e8:	42a3      	cmp	r3, r4
 80065ea:	d9fa      	bls.n	80065e2 <_free_r+0x42>
 80065ec:	6811      	ldr	r1, [r2, #0]
 80065ee:	1850      	adds	r0, r2, r1
 80065f0:	42a0      	cmp	r0, r4
 80065f2:	d10b      	bne.n	800660c <_free_r+0x6c>
 80065f4:	6820      	ldr	r0, [r4, #0]
 80065f6:	4401      	add	r1, r0
 80065f8:	1850      	adds	r0, r2, r1
 80065fa:	4283      	cmp	r3, r0
 80065fc:	6011      	str	r1, [r2, #0]
 80065fe:	d1e0      	bne.n	80065c2 <_free_r+0x22>
 8006600:	6818      	ldr	r0, [r3, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	6053      	str	r3, [r2, #4]
 8006606:	4408      	add	r0, r1
 8006608:	6010      	str	r0, [r2, #0]
 800660a:	e7da      	b.n	80065c2 <_free_r+0x22>
 800660c:	d902      	bls.n	8006614 <_free_r+0x74>
 800660e:	230c      	movs	r3, #12
 8006610:	602b      	str	r3, [r5, #0]
 8006612:	e7d6      	b.n	80065c2 <_free_r+0x22>
 8006614:	6820      	ldr	r0, [r4, #0]
 8006616:	1821      	adds	r1, r4, r0
 8006618:	428b      	cmp	r3, r1
 800661a:	bf04      	itt	eq
 800661c:	6819      	ldreq	r1, [r3, #0]
 800661e:	685b      	ldreq	r3, [r3, #4]
 8006620:	6063      	str	r3, [r4, #4]
 8006622:	bf04      	itt	eq
 8006624:	1809      	addeq	r1, r1, r0
 8006626:	6021      	streq	r1, [r4, #0]
 8006628:	6054      	str	r4, [r2, #4]
 800662a:	e7ca      	b.n	80065c2 <_free_r+0x22>
 800662c:	bd38      	pop	{r3, r4, r5, pc}
 800662e:	bf00      	nop
 8006630:	20000920 	.word	0x20000920

08006634 <malloc>:
 8006634:	4b02      	ldr	r3, [pc, #8]	@ (8006640 <malloc+0xc>)
 8006636:	4601      	mov	r1, r0
 8006638:	6818      	ldr	r0, [r3, #0]
 800663a:	f000 b825 	b.w	8006688 <_malloc_r>
 800663e:	bf00      	nop
 8006640:	20000028 	.word	0x20000028

08006644 <sbrk_aligned>:
 8006644:	b570      	push	{r4, r5, r6, lr}
 8006646:	4e0f      	ldr	r6, [pc, #60]	@ (8006684 <sbrk_aligned+0x40>)
 8006648:	460c      	mov	r4, r1
 800664a:	6831      	ldr	r1, [r6, #0]
 800664c:	4605      	mov	r5, r0
 800664e:	b911      	cbnz	r1, 8006656 <sbrk_aligned+0x12>
 8006650:	f000 fe46 	bl	80072e0 <_sbrk_r>
 8006654:	6030      	str	r0, [r6, #0]
 8006656:	4621      	mov	r1, r4
 8006658:	4628      	mov	r0, r5
 800665a:	f000 fe41 	bl	80072e0 <_sbrk_r>
 800665e:	1c43      	adds	r3, r0, #1
 8006660:	d103      	bne.n	800666a <sbrk_aligned+0x26>
 8006662:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006666:	4620      	mov	r0, r4
 8006668:	bd70      	pop	{r4, r5, r6, pc}
 800666a:	1cc4      	adds	r4, r0, #3
 800666c:	f024 0403 	bic.w	r4, r4, #3
 8006670:	42a0      	cmp	r0, r4
 8006672:	d0f8      	beq.n	8006666 <sbrk_aligned+0x22>
 8006674:	1a21      	subs	r1, r4, r0
 8006676:	4628      	mov	r0, r5
 8006678:	f000 fe32 	bl	80072e0 <_sbrk_r>
 800667c:	3001      	adds	r0, #1
 800667e:	d1f2      	bne.n	8006666 <sbrk_aligned+0x22>
 8006680:	e7ef      	b.n	8006662 <sbrk_aligned+0x1e>
 8006682:	bf00      	nop
 8006684:	2000091c 	.word	0x2000091c

08006688 <_malloc_r>:
 8006688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800668c:	1ccd      	adds	r5, r1, #3
 800668e:	f025 0503 	bic.w	r5, r5, #3
 8006692:	3508      	adds	r5, #8
 8006694:	2d0c      	cmp	r5, #12
 8006696:	bf38      	it	cc
 8006698:	250c      	movcc	r5, #12
 800669a:	2d00      	cmp	r5, #0
 800669c:	4606      	mov	r6, r0
 800669e:	db01      	blt.n	80066a4 <_malloc_r+0x1c>
 80066a0:	42a9      	cmp	r1, r5
 80066a2:	d904      	bls.n	80066ae <_malloc_r+0x26>
 80066a4:	230c      	movs	r3, #12
 80066a6:	6033      	str	r3, [r6, #0]
 80066a8:	2000      	movs	r0, #0
 80066aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006784 <_malloc_r+0xfc>
 80066b2:	f000 f869 	bl	8006788 <__malloc_lock>
 80066b6:	f8d8 3000 	ldr.w	r3, [r8]
 80066ba:	461c      	mov	r4, r3
 80066bc:	bb44      	cbnz	r4, 8006710 <_malloc_r+0x88>
 80066be:	4629      	mov	r1, r5
 80066c0:	4630      	mov	r0, r6
 80066c2:	f7ff ffbf 	bl	8006644 <sbrk_aligned>
 80066c6:	1c43      	adds	r3, r0, #1
 80066c8:	4604      	mov	r4, r0
 80066ca:	d158      	bne.n	800677e <_malloc_r+0xf6>
 80066cc:	f8d8 4000 	ldr.w	r4, [r8]
 80066d0:	4627      	mov	r7, r4
 80066d2:	2f00      	cmp	r7, #0
 80066d4:	d143      	bne.n	800675e <_malloc_r+0xd6>
 80066d6:	2c00      	cmp	r4, #0
 80066d8:	d04b      	beq.n	8006772 <_malloc_r+0xea>
 80066da:	6823      	ldr	r3, [r4, #0]
 80066dc:	4639      	mov	r1, r7
 80066de:	4630      	mov	r0, r6
 80066e0:	eb04 0903 	add.w	r9, r4, r3
 80066e4:	f000 fdfc 	bl	80072e0 <_sbrk_r>
 80066e8:	4581      	cmp	r9, r0
 80066ea:	d142      	bne.n	8006772 <_malloc_r+0xea>
 80066ec:	6821      	ldr	r1, [r4, #0]
 80066ee:	1a6d      	subs	r5, r5, r1
 80066f0:	4629      	mov	r1, r5
 80066f2:	4630      	mov	r0, r6
 80066f4:	f7ff ffa6 	bl	8006644 <sbrk_aligned>
 80066f8:	3001      	adds	r0, #1
 80066fa:	d03a      	beq.n	8006772 <_malloc_r+0xea>
 80066fc:	6823      	ldr	r3, [r4, #0]
 80066fe:	442b      	add	r3, r5
 8006700:	6023      	str	r3, [r4, #0]
 8006702:	f8d8 3000 	ldr.w	r3, [r8]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	bb62      	cbnz	r2, 8006764 <_malloc_r+0xdc>
 800670a:	f8c8 7000 	str.w	r7, [r8]
 800670e:	e00f      	b.n	8006730 <_malloc_r+0xa8>
 8006710:	6822      	ldr	r2, [r4, #0]
 8006712:	1b52      	subs	r2, r2, r5
 8006714:	d420      	bmi.n	8006758 <_malloc_r+0xd0>
 8006716:	2a0b      	cmp	r2, #11
 8006718:	d917      	bls.n	800674a <_malloc_r+0xc2>
 800671a:	1961      	adds	r1, r4, r5
 800671c:	42a3      	cmp	r3, r4
 800671e:	6025      	str	r5, [r4, #0]
 8006720:	bf18      	it	ne
 8006722:	6059      	strne	r1, [r3, #4]
 8006724:	6863      	ldr	r3, [r4, #4]
 8006726:	bf08      	it	eq
 8006728:	f8c8 1000 	streq.w	r1, [r8]
 800672c:	5162      	str	r2, [r4, r5]
 800672e:	604b      	str	r3, [r1, #4]
 8006730:	4630      	mov	r0, r6
 8006732:	f000 f82f 	bl	8006794 <__malloc_unlock>
 8006736:	f104 000b 	add.w	r0, r4, #11
 800673a:	1d23      	adds	r3, r4, #4
 800673c:	f020 0007 	bic.w	r0, r0, #7
 8006740:	1ac2      	subs	r2, r0, r3
 8006742:	bf1c      	itt	ne
 8006744:	1a1b      	subne	r3, r3, r0
 8006746:	50a3      	strne	r3, [r4, r2]
 8006748:	e7af      	b.n	80066aa <_malloc_r+0x22>
 800674a:	6862      	ldr	r2, [r4, #4]
 800674c:	42a3      	cmp	r3, r4
 800674e:	bf0c      	ite	eq
 8006750:	f8c8 2000 	streq.w	r2, [r8]
 8006754:	605a      	strne	r2, [r3, #4]
 8006756:	e7eb      	b.n	8006730 <_malloc_r+0xa8>
 8006758:	4623      	mov	r3, r4
 800675a:	6864      	ldr	r4, [r4, #4]
 800675c:	e7ae      	b.n	80066bc <_malloc_r+0x34>
 800675e:	463c      	mov	r4, r7
 8006760:	687f      	ldr	r7, [r7, #4]
 8006762:	e7b6      	b.n	80066d2 <_malloc_r+0x4a>
 8006764:	461a      	mov	r2, r3
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	42a3      	cmp	r3, r4
 800676a:	d1fb      	bne.n	8006764 <_malloc_r+0xdc>
 800676c:	2300      	movs	r3, #0
 800676e:	6053      	str	r3, [r2, #4]
 8006770:	e7de      	b.n	8006730 <_malloc_r+0xa8>
 8006772:	230c      	movs	r3, #12
 8006774:	6033      	str	r3, [r6, #0]
 8006776:	4630      	mov	r0, r6
 8006778:	f000 f80c 	bl	8006794 <__malloc_unlock>
 800677c:	e794      	b.n	80066a8 <_malloc_r+0x20>
 800677e:	6005      	str	r5, [r0, #0]
 8006780:	e7d6      	b.n	8006730 <_malloc_r+0xa8>
 8006782:	bf00      	nop
 8006784:	20000920 	.word	0x20000920

08006788 <__malloc_lock>:
 8006788:	4801      	ldr	r0, [pc, #4]	@ (8006790 <__malloc_lock+0x8>)
 800678a:	f7ff b8aa 	b.w	80058e2 <__retarget_lock_acquire_recursive>
 800678e:	bf00      	nop
 8006790:	20000918 	.word	0x20000918

08006794 <__malloc_unlock>:
 8006794:	4801      	ldr	r0, [pc, #4]	@ (800679c <__malloc_unlock+0x8>)
 8006796:	f7ff b8a5 	b.w	80058e4 <__retarget_lock_release_recursive>
 800679a:	bf00      	nop
 800679c:	20000918 	.word	0x20000918

080067a0 <_Balloc>:
 80067a0:	b570      	push	{r4, r5, r6, lr}
 80067a2:	69c6      	ldr	r6, [r0, #28]
 80067a4:	4604      	mov	r4, r0
 80067a6:	460d      	mov	r5, r1
 80067a8:	b976      	cbnz	r6, 80067c8 <_Balloc+0x28>
 80067aa:	2010      	movs	r0, #16
 80067ac:	f7ff ff42 	bl	8006634 <malloc>
 80067b0:	4602      	mov	r2, r0
 80067b2:	61e0      	str	r0, [r4, #28]
 80067b4:	b920      	cbnz	r0, 80067c0 <_Balloc+0x20>
 80067b6:	4b18      	ldr	r3, [pc, #96]	@ (8006818 <_Balloc+0x78>)
 80067b8:	4818      	ldr	r0, [pc, #96]	@ (800681c <_Balloc+0x7c>)
 80067ba:	216b      	movs	r1, #107	@ 0x6b
 80067bc:	f000 fda0 	bl	8007300 <__assert_func>
 80067c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067c4:	6006      	str	r6, [r0, #0]
 80067c6:	60c6      	str	r6, [r0, #12]
 80067c8:	69e6      	ldr	r6, [r4, #28]
 80067ca:	68f3      	ldr	r3, [r6, #12]
 80067cc:	b183      	cbz	r3, 80067f0 <_Balloc+0x50>
 80067ce:	69e3      	ldr	r3, [r4, #28]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80067d6:	b9b8      	cbnz	r0, 8006808 <_Balloc+0x68>
 80067d8:	2101      	movs	r1, #1
 80067da:	fa01 f605 	lsl.w	r6, r1, r5
 80067de:	1d72      	adds	r2, r6, #5
 80067e0:	0092      	lsls	r2, r2, #2
 80067e2:	4620      	mov	r0, r4
 80067e4:	f000 fdaa 	bl	800733c <_calloc_r>
 80067e8:	b160      	cbz	r0, 8006804 <_Balloc+0x64>
 80067ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80067ee:	e00e      	b.n	800680e <_Balloc+0x6e>
 80067f0:	2221      	movs	r2, #33	@ 0x21
 80067f2:	2104      	movs	r1, #4
 80067f4:	4620      	mov	r0, r4
 80067f6:	f000 fda1 	bl	800733c <_calloc_r>
 80067fa:	69e3      	ldr	r3, [r4, #28]
 80067fc:	60f0      	str	r0, [r6, #12]
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1e4      	bne.n	80067ce <_Balloc+0x2e>
 8006804:	2000      	movs	r0, #0
 8006806:	bd70      	pop	{r4, r5, r6, pc}
 8006808:	6802      	ldr	r2, [r0, #0]
 800680a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800680e:	2300      	movs	r3, #0
 8006810:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006814:	e7f7      	b.n	8006806 <_Balloc+0x66>
 8006816:	bf00      	nop
 8006818:	0800953d 	.word	0x0800953d
 800681c:	080095bd 	.word	0x080095bd

08006820 <_Bfree>:
 8006820:	b570      	push	{r4, r5, r6, lr}
 8006822:	69c6      	ldr	r6, [r0, #28]
 8006824:	4605      	mov	r5, r0
 8006826:	460c      	mov	r4, r1
 8006828:	b976      	cbnz	r6, 8006848 <_Bfree+0x28>
 800682a:	2010      	movs	r0, #16
 800682c:	f7ff ff02 	bl	8006634 <malloc>
 8006830:	4602      	mov	r2, r0
 8006832:	61e8      	str	r0, [r5, #28]
 8006834:	b920      	cbnz	r0, 8006840 <_Bfree+0x20>
 8006836:	4b09      	ldr	r3, [pc, #36]	@ (800685c <_Bfree+0x3c>)
 8006838:	4809      	ldr	r0, [pc, #36]	@ (8006860 <_Bfree+0x40>)
 800683a:	218f      	movs	r1, #143	@ 0x8f
 800683c:	f000 fd60 	bl	8007300 <__assert_func>
 8006840:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006844:	6006      	str	r6, [r0, #0]
 8006846:	60c6      	str	r6, [r0, #12]
 8006848:	b13c      	cbz	r4, 800685a <_Bfree+0x3a>
 800684a:	69eb      	ldr	r3, [r5, #28]
 800684c:	6862      	ldr	r2, [r4, #4]
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006854:	6021      	str	r1, [r4, #0]
 8006856:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800685a:	bd70      	pop	{r4, r5, r6, pc}
 800685c:	0800953d 	.word	0x0800953d
 8006860:	080095bd 	.word	0x080095bd

08006864 <__multadd>:
 8006864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006868:	690d      	ldr	r5, [r1, #16]
 800686a:	4607      	mov	r7, r0
 800686c:	460c      	mov	r4, r1
 800686e:	461e      	mov	r6, r3
 8006870:	f101 0c14 	add.w	ip, r1, #20
 8006874:	2000      	movs	r0, #0
 8006876:	f8dc 3000 	ldr.w	r3, [ip]
 800687a:	b299      	uxth	r1, r3
 800687c:	fb02 6101 	mla	r1, r2, r1, r6
 8006880:	0c1e      	lsrs	r6, r3, #16
 8006882:	0c0b      	lsrs	r3, r1, #16
 8006884:	fb02 3306 	mla	r3, r2, r6, r3
 8006888:	b289      	uxth	r1, r1
 800688a:	3001      	adds	r0, #1
 800688c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006890:	4285      	cmp	r5, r0
 8006892:	f84c 1b04 	str.w	r1, [ip], #4
 8006896:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800689a:	dcec      	bgt.n	8006876 <__multadd+0x12>
 800689c:	b30e      	cbz	r6, 80068e2 <__multadd+0x7e>
 800689e:	68a3      	ldr	r3, [r4, #8]
 80068a0:	42ab      	cmp	r3, r5
 80068a2:	dc19      	bgt.n	80068d8 <__multadd+0x74>
 80068a4:	6861      	ldr	r1, [r4, #4]
 80068a6:	4638      	mov	r0, r7
 80068a8:	3101      	adds	r1, #1
 80068aa:	f7ff ff79 	bl	80067a0 <_Balloc>
 80068ae:	4680      	mov	r8, r0
 80068b0:	b928      	cbnz	r0, 80068be <__multadd+0x5a>
 80068b2:	4602      	mov	r2, r0
 80068b4:	4b0c      	ldr	r3, [pc, #48]	@ (80068e8 <__multadd+0x84>)
 80068b6:	480d      	ldr	r0, [pc, #52]	@ (80068ec <__multadd+0x88>)
 80068b8:	21ba      	movs	r1, #186	@ 0xba
 80068ba:	f000 fd21 	bl	8007300 <__assert_func>
 80068be:	6922      	ldr	r2, [r4, #16]
 80068c0:	3202      	adds	r2, #2
 80068c2:	f104 010c 	add.w	r1, r4, #12
 80068c6:	0092      	lsls	r2, r2, #2
 80068c8:	300c      	adds	r0, #12
 80068ca:	f7ff f80c 	bl	80058e6 <memcpy>
 80068ce:	4621      	mov	r1, r4
 80068d0:	4638      	mov	r0, r7
 80068d2:	f7ff ffa5 	bl	8006820 <_Bfree>
 80068d6:	4644      	mov	r4, r8
 80068d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80068dc:	3501      	adds	r5, #1
 80068de:	615e      	str	r6, [r3, #20]
 80068e0:	6125      	str	r5, [r4, #16]
 80068e2:	4620      	mov	r0, r4
 80068e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068e8:	080095ac 	.word	0x080095ac
 80068ec:	080095bd 	.word	0x080095bd

080068f0 <__hi0bits>:
 80068f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80068f4:	4603      	mov	r3, r0
 80068f6:	bf36      	itet	cc
 80068f8:	0403      	lslcc	r3, r0, #16
 80068fa:	2000      	movcs	r0, #0
 80068fc:	2010      	movcc	r0, #16
 80068fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006902:	bf3c      	itt	cc
 8006904:	021b      	lslcc	r3, r3, #8
 8006906:	3008      	addcc	r0, #8
 8006908:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800690c:	bf3c      	itt	cc
 800690e:	011b      	lslcc	r3, r3, #4
 8006910:	3004      	addcc	r0, #4
 8006912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006916:	bf3c      	itt	cc
 8006918:	009b      	lslcc	r3, r3, #2
 800691a:	3002      	addcc	r0, #2
 800691c:	2b00      	cmp	r3, #0
 800691e:	db05      	blt.n	800692c <__hi0bits+0x3c>
 8006920:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006924:	f100 0001 	add.w	r0, r0, #1
 8006928:	bf08      	it	eq
 800692a:	2020      	moveq	r0, #32
 800692c:	4770      	bx	lr

0800692e <__lo0bits>:
 800692e:	6803      	ldr	r3, [r0, #0]
 8006930:	4602      	mov	r2, r0
 8006932:	f013 0007 	ands.w	r0, r3, #7
 8006936:	d00b      	beq.n	8006950 <__lo0bits+0x22>
 8006938:	07d9      	lsls	r1, r3, #31
 800693a:	d421      	bmi.n	8006980 <__lo0bits+0x52>
 800693c:	0798      	lsls	r0, r3, #30
 800693e:	bf49      	itett	mi
 8006940:	085b      	lsrmi	r3, r3, #1
 8006942:	089b      	lsrpl	r3, r3, #2
 8006944:	2001      	movmi	r0, #1
 8006946:	6013      	strmi	r3, [r2, #0]
 8006948:	bf5c      	itt	pl
 800694a:	6013      	strpl	r3, [r2, #0]
 800694c:	2002      	movpl	r0, #2
 800694e:	4770      	bx	lr
 8006950:	b299      	uxth	r1, r3
 8006952:	b909      	cbnz	r1, 8006958 <__lo0bits+0x2a>
 8006954:	0c1b      	lsrs	r3, r3, #16
 8006956:	2010      	movs	r0, #16
 8006958:	b2d9      	uxtb	r1, r3
 800695a:	b909      	cbnz	r1, 8006960 <__lo0bits+0x32>
 800695c:	3008      	adds	r0, #8
 800695e:	0a1b      	lsrs	r3, r3, #8
 8006960:	0719      	lsls	r1, r3, #28
 8006962:	bf04      	itt	eq
 8006964:	091b      	lsreq	r3, r3, #4
 8006966:	3004      	addeq	r0, #4
 8006968:	0799      	lsls	r1, r3, #30
 800696a:	bf04      	itt	eq
 800696c:	089b      	lsreq	r3, r3, #2
 800696e:	3002      	addeq	r0, #2
 8006970:	07d9      	lsls	r1, r3, #31
 8006972:	d403      	bmi.n	800697c <__lo0bits+0x4e>
 8006974:	085b      	lsrs	r3, r3, #1
 8006976:	f100 0001 	add.w	r0, r0, #1
 800697a:	d003      	beq.n	8006984 <__lo0bits+0x56>
 800697c:	6013      	str	r3, [r2, #0]
 800697e:	4770      	bx	lr
 8006980:	2000      	movs	r0, #0
 8006982:	4770      	bx	lr
 8006984:	2020      	movs	r0, #32
 8006986:	4770      	bx	lr

08006988 <__i2b>:
 8006988:	b510      	push	{r4, lr}
 800698a:	460c      	mov	r4, r1
 800698c:	2101      	movs	r1, #1
 800698e:	f7ff ff07 	bl	80067a0 <_Balloc>
 8006992:	4602      	mov	r2, r0
 8006994:	b928      	cbnz	r0, 80069a2 <__i2b+0x1a>
 8006996:	4b05      	ldr	r3, [pc, #20]	@ (80069ac <__i2b+0x24>)
 8006998:	4805      	ldr	r0, [pc, #20]	@ (80069b0 <__i2b+0x28>)
 800699a:	f240 1145 	movw	r1, #325	@ 0x145
 800699e:	f000 fcaf 	bl	8007300 <__assert_func>
 80069a2:	2301      	movs	r3, #1
 80069a4:	6144      	str	r4, [r0, #20]
 80069a6:	6103      	str	r3, [r0, #16]
 80069a8:	bd10      	pop	{r4, pc}
 80069aa:	bf00      	nop
 80069ac:	080095ac 	.word	0x080095ac
 80069b0:	080095bd 	.word	0x080095bd

080069b4 <__multiply>:
 80069b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b8:	4614      	mov	r4, r2
 80069ba:	690a      	ldr	r2, [r1, #16]
 80069bc:	6923      	ldr	r3, [r4, #16]
 80069be:	429a      	cmp	r2, r3
 80069c0:	bfa8      	it	ge
 80069c2:	4623      	movge	r3, r4
 80069c4:	460f      	mov	r7, r1
 80069c6:	bfa4      	itt	ge
 80069c8:	460c      	movge	r4, r1
 80069ca:	461f      	movge	r7, r3
 80069cc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80069d0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80069d4:	68a3      	ldr	r3, [r4, #8]
 80069d6:	6861      	ldr	r1, [r4, #4]
 80069d8:	eb0a 0609 	add.w	r6, sl, r9
 80069dc:	42b3      	cmp	r3, r6
 80069de:	b085      	sub	sp, #20
 80069e0:	bfb8      	it	lt
 80069e2:	3101      	addlt	r1, #1
 80069e4:	f7ff fedc 	bl	80067a0 <_Balloc>
 80069e8:	b930      	cbnz	r0, 80069f8 <__multiply+0x44>
 80069ea:	4602      	mov	r2, r0
 80069ec:	4b44      	ldr	r3, [pc, #272]	@ (8006b00 <__multiply+0x14c>)
 80069ee:	4845      	ldr	r0, [pc, #276]	@ (8006b04 <__multiply+0x150>)
 80069f0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80069f4:	f000 fc84 	bl	8007300 <__assert_func>
 80069f8:	f100 0514 	add.w	r5, r0, #20
 80069fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006a00:	462b      	mov	r3, r5
 8006a02:	2200      	movs	r2, #0
 8006a04:	4543      	cmp	r3, r8
 8006a06:	d321      	bcc.n	8006a4c <__multiply+0x98>
 8006a08:	f107 0114 	add.w	r1, r7, #20
 8006a0c:	f104 0214 	add.w	r2, r4, #20
 8006a10:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006a14:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006a18:	9302      	str	r3, [sp, #8]
 8006a1a:	1b13      	subs	r3, r2, r4
 8006a1c:	3b15      	subs	r3, #21
 8006a1e:	f023 0303 	bic.w	r3, r3, #3
 8006a22:	3304      	adds	r3, #4
 8006a24:	f104 0715 	add.w	r7, r4, #21
 8006a28:	42ba      	cmp	r2, r7
 8006a2a:	bf38      	it	cc
 8006a2c:	2304      	movcc	r3, #4
 8006a2e:	9301      	str	r3, [sp, #4]
 8006a30:	9b02      	ldr	r3, [sp, #8]
 8006a32:	9103      	str	r1, [sp, #12]
 8006a34:	428b      	cmp	r3, r1
 8006a36:	d80c      	bhi.n	8006a52 <__multiply+0x9e>
 8006a38:	2e00      	cmp	r6, #0
 8006a3a:	dd03      	ble.n	8006a44 <__multiply+0x90>
 8006a3c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d05b      	beq.n	8006afc <__multiply+0x148>
 8006a44:	6106      	str	r6, [r0, #16]
 8006a46:	b005      	add	sp, #20
 8006a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4c:	f843 2b04 	str.w	r2, [r3], #4
 8006a50:	e7d8      	b.n	8006a04 <__multiply+0x50>
 8006a52:	f8b1 a000 	ldrh.w	sl, [r1]
 8006a56:	f1ba 0f00 	cmp.w	sl, #0
 8006a5a:	d024      	beq.n	8006aa6 <__multiply+0xf2>
 8006a5c:	f104 0e14 	add.w	lr, r4, #20
 8006a60:	46a9      	mov	r9, r5
 8006a62:	f04f 0c00 	mov.w	ip, #0
 8006a66:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006a6a:	f8d9 3000 	ldr.w	r3, [r9]
 8006a6e:	fa1f fb87 	uxth.w	fp, r7
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	fb0a 330b 	mla	r3, sl, fp, r3
 8006a78:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8006a7c:	f8d9 7000 	ldr.w	r7, [r9]
 8006a80:	4463      	add	r3, ip
 8006a82:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006a86:	fb0a c70b 	mla	r7, sl, fp, ip
 8006a8a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006a94:	4572      	cmp	r2, lr
 8006a96:	f849 3b04 	str.w	r3, [r9], #4
 8006a9a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006a9e:	d8e2      	bhi.n	8006a66 <__multiply+0xb2>
 8006aa0:	9b01      	ldr	r3, [sp, #4]
 8006aa2:	f845 c003 	str.w	ip, [r5, r3]
 8006aa6:	9b03      	ldr	r3, [sp, #12]
 8006aa8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006aac:	3104      	adds	r1, #4
 8006aae:	f1b9 0f00 	cmp.w	r9, #0
 8006ab2:	d021      	beq.n	8006af8 <__multiply+0x144>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	f104 0c14 	add.w	ip, r4, #20
 8006aba:	46ae      	mov	lr, r5
 8006abc:	f04f 0a00 	mov.w	sl, #0
 8006ac0:	f8bc b000 	ldrh.w	fp, [ip]
 8006ac4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006ac8:	fb09 770b 	mla	r7, r9, fp, r7
 8006acc:	4457      	add	r7, sl
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006ad4:	f84e 3b04 	str.w	r3, [lr], #4
 8006ad8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006adc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ae0:	f8be 3000 	ldrh.w	r3, [lr]
 8006ae4:	fb09 330a 	mla	r3, r9, sl, r3
 8006ae8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006aec:	4562      	cmp	r2, ip
 8006aee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006af2:	d8e5      	bhi.n	8006ac0 <__multiply+0x10c>
 8006af4:	9f01      	ldr	r7, [sp, #4]
 8006af6:	51eb      	str	r3, [r5, r7]
 8006af8:	3504      	adds	r5, #4
 8006afa:	e799      	b.n	8006a30 <__multiply+0x7c>
 8006afc:	3e01      	subs	r6, #1
 8006afe:	e79b      	b.n	8006a38 <__multiply+0x84>
 8006b00:	080095ac 	.word	0x080095ac
 8006b04:	080095bd 	.word	0x080095bd

08006b08 <__pow5mult>:
 8006b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b0c:	4615      	mov	r5, r2
 8006b0e:	f012 0203 	ands.w	r2, r2, #3
 8006b12:	4607      	mov	r7, r0
 8006b14:	460e      	mov	r6, r1
 8006b16:	d007      	beq.n	8006b28 <__pow5mult+0x20>
 8006b18:	4c25      	ldr	r4, [pc, #148]	@ (8006bb0 <__pow5mult+0xa8>)
 8006b1a:	3a01      	subs	r2, #1
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b22:	f7ff fe9f 	bl	8006864 <__multadd>
 8006b26:	4606      	mov	r6, r0
 8006b28:	10ad      	asrs	r5, r5, #2
 8006b2a:	d03d      	beq.n	8006ba8 <__pow5mult+0xa0>
 8006b2c:	69fc      	ldr	r4, [r7, #28]
 8006b2e:	b97c      	cbnz	r4, 8006b50 <__pow5mult+0x48>
 8006b30:	2010      	movs	r0, #16
 8006b32:	f7ff fd7f 	bl	8006634 <malloc>
 8006b36:	4602      	mov	r2, r0
 8006b38:	61f8      	str	r0, [r7, #28]
 8006b3a:	b928      	cbnz	r0, 8006b48 <__pow5mult+0x40>
 8006b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8006bb4 <__pow5mult+0xac>)
 8006b3e:	481e      	ldr	r0, [pc, #120]	@ (8006bb8 <__pow5mult+0xb0>)
 8006b40:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006b44:	f000 fbdc 	bl	8007300 <__assert_func>
 8006b48:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b4c:	6004      	str	r4, [r0, #0]
 8006b4e:	60c4      	str	r4, [r0, #12]
 8006b50:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006b54:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b58:	b94c      	cbnz	r4, 8006b6e <__pow5mult+0x66>
 8006b5a:	f240 2171 	movw	r1, #625	@ 0x271
 8006b5e:	4638      	mov	r0, r7
 8006b60:	f7ff ff12 	bl	8006988 <__i2b>
 8006b64:	2300      	movs	r3, #0
 8006b66:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	6003      	str	r3, [r0, #0]
 8006b6e:	f04f 0900 	mov.w	r9, #0
 8006b72:	07eb      	lsls	r3, r5, #31
 8006b74:	d50a      	bpl.n	8006b8c <__pow5mult+0x84>
 8006b76:	4631      	mov	r1, r6
 8006b78:	4622      	mov	r2, r4
 8006b7a:	4638      	mov	r0, r7
 8006b7c:	f7ff ff1a 	bl	80069b4 <__multiply>
 8006b80:	4631      	mov	r1, r6
 8006b82:	4680      	mov	r8, r0
 8006b84:	4638      	mov	r0, r7
 8006b86:	f7ff fe4b 	bl	8006820 <_Bfree>
 8006b8a:	4646      	mov	r6, r8
 8006b8c:	106d      	asrs	r5, r5, #1
 8006b8e:	d00b      	beq.n	8006ba8 <__pow5mult+0xa0>
 8006b90:	6820      	ldr	r0, [r4, #0]
 8006b92:	b938      	cbnz	r0, 8006ba4 <__pow5mult+0x9c>
 8006b94:	4622      	mov	r2, r4
 8006b96:	4621      	mov	r1, r4
 8006b98:	4638      	mov	r0, r7
 8006b9a:	f7ff ff0b 	bl	80069b4 <__multiply>
 8006b9e:	6020      	str	r0, [r4, #0]
 8006ba0:	f8c0 9000 	str.w	r9, [r0]
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	e7e4      	b.n	8006b72 <__pow5mult+0x6a>
 8006ba8:	4630      	mov	r0, r6
 8006baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bae:	bf00      	nop
 8006bb0:	08009618 	.word	0x08009618
 8006bb4:	0800953d 	.word	0x0800953d
 8006bb8:	080095bd 	.word	0x080095bd

08006bbc <__lshift>:
 8006bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bc0:	460c      	mov	r4, r1
 8006bc2:	6849      	ldr	r1, [r1, #4]
 8006bc4:	6923      	ldr	r3, [r4, #16]
 8006bc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006bca:	68a3      	ldr	r3, [r4, #8]
 8006bcc:	4607      	mov	r7, r0
 8006bce:	4691      	mov	r9, r2
 8006bd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006bd4:	f108 0601 	add.w	r6, r8, #1
 8006bd8:	42b3      	cmp	r3, r6
 8006bda:	db0b      	blt.n	8006bf4 <__lshift+0x38>
 8006bdc:	4638      	mov	r0, r7
 8006bde:	f7ff fddf 	bl	80067a0 <_Balloc>
 8006be2:	4605      	mov	r5, r0
 8006be4:	b948      	cbnz	r0, 8006bfa <__lshift+0x3e>
 8006be6:	4602      	mov	r2, r0
 8006be8:	4b28      	ldr	r3, [pc, #160]	@ (8006c8c <__lshift+0xd0>)
 8006bea:	4829      	ldr	r0, [pc, #164]	@ (8006c90 <__lshift+0xd4>)
 8006bec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006bf0:	f000 fb86 	bl	8007300 <__assert_func>
 8006bf4:	3101      	adds	r1, #1
 8006bf6:	005b      	lsls	r3, r3, #1
 8006bf8:	e7ee      	b.n	8006bd8 <__lshift+0x1c>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	f100 0114 	add.w	r1, r0, #20
 8006c00:	f100 0210 	add.w	r2, r0, #16
 8006c04:	4618      	mov	r0, r3
 8006c06:	4553      	cmp	r3, sl
 8006c08:	db33      	blt.n	8006c72 <__lshift+0xb6>
 8006c0a:	6920      	ldr	r0, [r4, #16]
 8006c0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006c10:	f104 0314 	add.w	r3, r4, #20
 8006c14:	f019 091f 	ands.w	r9, r9, #31
 8006c18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006c1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006c20:	d02b      	beq.n	8006c7a <__lshift+0xbe>
 8006c22:	f1c9 0e20 	rsb	lr, r9, #32
 8006c26:	468a      	mov	sl, r1
 8006c28:	2200      	movs	r2, #0
 8006c2a:	6818      	ldr	r0, [r3, #0]
 8006c2c:	fa00 f009 	lsl.w	r0, r0, r9
 8006c30:	4310      	orrs	r0, r2
 8006c32:	f84a 0b04 	str.w	r0, [sl], #4
 8006c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c3a:	459c      	cmp	ip, r3
 8006c3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c40:	d8f3      	bhi.n	8006c2a <__lshift+0x6e>
 8006c42:	ebac 0304 	sub.w	r3, ip, r4
 8006c46:	3b15      	subs	r3, #21
 8006c48:	f023 0303 	bic.w	r3, r3, #3
 8006c4c:	3304      	adds	r3, #4
 8006c4e:	f104 0015 	add.w	r0, r4, #21
 8006c52:	4584      	cmp	ip, r0
 8006c54:	bf38      	it	cc
 8006c56:	2304      	movcc	r3, #4
 8006c58:	50ca      	str	r2, [r1, r3]
 8006c5a:	b10a      	cbz	r2, 8006c60 <__lshift+0xa4>
 8006c5c:	f108 0602 	add.w	r6, r8, #2
 8006c60:	3e01      	subs	r6, #1
 8006c62:	4638      	mov	r0, r7
 8006c64:	612e      	str	r6, [r5, #16]
 8006c66:	4621      	mov	r1, r4
 8006c68:	f7ff fdda 	bl	8006820 <_Bfree>
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c72:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c76:	3301      	adds	r3, #1
 8006c78:	e7c5      	b.n	8006c06 <__lshift+0x4a>
 8006c7a:	3904      	subs	r1, #4
 8006c7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c80:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c84:	459c      	cmp	ip, r3
 8006c86:	d8f9      	bhi.n	8006c7c <__lshift+0xc0>
 8006c88:	e7ea      	b.n	8006c60 <__lshift+0xa4>
 8006c8a:	bf00      	nop
 8006c8c:	080095ac 	.word	0x080095ac
 8006c90:	080095bd 	.word	0x080095bd

08006c94 <__mcmp>:
 8006c94:	690a      	ldr	r2, [r1, #16]
 8006c96:	4603      	mov	r3, r0
 8006c98:	6900      	ldr	r0, [r0, #16]
 8006c9a:	1a80      	subs	r0, r0, r2
 8006c9c:	b530      	push	{r4, r5, lr}
 8006c9e:	d10e      	bne.n	8006cbe <__mcmp+0x2a>
 8006ca0:	3314      	adds	r3, #20
 8006ca2:	3114      	adds	r1, #20
 8006ca4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ca8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006cac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006cb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006cb4:	4295      	cmp	r5, r2
 8006cb6:	d003      	beq.n	8006cc0 <__mcmp+0x2c>
 8006cb8:	d205      	bcs.n	8006cc6 <__mcmp+0x32>
 8006cba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cbe:	bd30      	pop	{r4, r5, pc}
 8006cc0:	42a3      	cmp	r3, r4
 8006cc2:	d3f3      	bcc.n	8006cac <__mcmp+0x18>
 8006cc4:	e7fb      	b.n	8006cbe <__mcmp+0x2a>
 8006cc6:	2001      	movs	r0, #1
 8006cc8:	e7f9      	b.n	8006cbe <__mcmp+0x2a>
	...

08006ccc <__mdiff>:
 8006ccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd0:	4689      	mov	r9, r1
 8006cd2:	4606      	mov	r6, r0
 8006cd4:	4611      	mov	r1, r2
 8006cd6:	4648      	mov	r0, r9
 8006cd8:	4614      	mov	r4, r2
 8006cda:	f7ff ffdb 	bl	8006c94 <__mcmp>
 8006cde:	1e05      	subs	r5, r0, #0
 8006ce0:	d112      	bne.n	8006d08 <__mdiff+0x3c>
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	f7ff fd5b 	bl	80067a0 <_Balloc>
 8006cea:	4602      	mov	r2, r0
 8006cec:	b928      	cbnz	r0, 8006cfa <__mdiff+0x2e>
 8006cee:	4b3f      	ldr	r3, [pc, #252]	@ (8006dec <__mdiff+0x120>)
 8006cf0:	f240 2137 	movw	r1, #567	@ 0x237
 8006cf4:	483e      	ldr	r0, [pc, #248]	@ (8006df0 <__mdiff+0x124>)
 8006cf6:	f000 fb03 	bl	8007300 <__assert_func>
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006d00:	4610      	mov	r0, r2
 8006d02:	b003      	add	sp, #12
 8006d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d08:	bfbc      	itt	lt
 8006d0a:	464b      	movlt	r3, r9
 8006d0c:	46a1      	movlt	r9, r4
 8006d0e:	4630      	mov	r0, r6
 8006d10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006d14:	bfba      	itte	lt
 8006d16:	461c      	movlt	r4, r3
 8006d18:	2501      	movlt	r5, #1
 8006d1a:	2500      	movge	r5, #0
 8006d1c:	f7ff fd40 	bl	80067a0 <_Balloc>
 8006d20:	4602      	mov	r2, r0
 8006d22:	b918      	cbnz	r0, 8006d2c <__mdiff+0x60>
 8006d24:	4b31      	ldr	r3, [pc, #196]	@ (8006dec <__mdiff+0x120>)
 8006d26:	f240 2145 	movw	r1, #581	@ 0x245
 8006d2a:	e7e3      	b.n	8006cf4 <__mdiff+0x28>
 8006d2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006d30:	6926      	ldr	r6, [r4, #16]
 8006d32:	60c5      	str	r5, [r0, #12]
 8006d34:	f109 0310 	add.w	r3, r9, #16
 8006d38:	f109 0514 	add.w	r5, r9, #20
 8006d3c:	f104 0e14 	add.w	lr, r4, #20
 8006d40:	f100 0b14 	add.w	fp, r0, #20
 8006d44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006d48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006d4c:	9301      	str	r3, [sp, #4]
 8006d4e:	46d9      	mov	r9, fp
 8006d50:	f04f 0c00 	mov.w	ip, #0
 8006d54:	9b01      	ldr	r3, [sp, #4]
 8006d56:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006d5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006d5e:	9301      	str	r3, [sp, #4]
 8006d60:	fa1f f38a 	uxth.w	r3, sl
 8006d64:	4619      	mov	r1, r3
 8006d66:	b283      	uxth	r3, r0
 8006d68:	1acb      	subs	r3, r1, r3
 8006d6a:	0c00      	lsrs	r0, r0, #16
 8006d6c:	4463      	add	r3, ip
 8006d6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006d72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d7c:	4576      	cmp	r6, lr
 8006d7e:	f849 3b04 	str.w	r3, [r9], #4
 8006d82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d86:	d8e5      	bhi.n	8006d54 <__mdiff+0x88>
 8006d88:	1b33      	subs	r3, r6, r4
 8006d8a:	3b15      	subs	r3, #21
 8006d8c:	f023 0303 	bic.w	r3, r3, #3
 8006d90:	3415      	adds	r4, #21
 8006d92:	3304      	adds	r3, #4
 8006d94:	42a6      	cmp	r6, r4
 8006d96:	bf38      	it	cc
 8006d98:	2304      	movcc	r3, #4
 8006d9a:	441d      	add	r5, r3
 8006d9c:	445b      	add	r3, fp
 8006d9e:	461e      	mov	r6, r3
 8006da0:	462c      	mov	r4, r5
 8006da2:	4544      	cmp	r4, r8
 8006da4:	d30e      	bcc.n	8006dc4 <__mdiff+0xf8>
 8006da6:	f108 0103 	add.w	r1, r8, #3
 8006daa:	1b49      	subs	r1, r1, r5
 8006dac:	f021 0103 	bic.w	r1, r1, #3
 8006db0:	3d03      	subs	r5, #3
 8006db2:	45a8      	cmp	r8, r5
 8006db4:	bf38      	it	cc
 8006db6:	2100      	movcc	r1, #0
 8006db8:	440b      	add	r3, r1
 8006dba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006dbe:	b191      	cbz	r1, 8006de6 <__mdiff+0x11a>
 8006dc0:	6117      	str	r7, [r2, #16]
 8006dc2:	e79d      	b.n	8006d00 <__mdiff+0x34>
 8006dc4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006dc8:	46e6      	mov	lr, ip
 8006dca:	0c08      	lsrs	r0, r1, #16
 8006dcc:	fa1c fc81 	uxtah	ip, ip, r1
 8006dd0:	4471      	add	r1, lr
 8006dd2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006dd6:	b289      	uxth	r1, r1
 8006dd8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ddc:	f846 1b04 	str.w	r1, [r6], #4
 8006de0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006de4:	e7dd      	b.n	8006da2 <__mdiff+0xd6>
 8006de6:	3f01      	subs	r7, #1
 8006de8:	e7e7      	b.n	8006dba <__mdiff+0xee>
 8006dea:	bf00      	nop
 8006dec:	080095ac 	.word	0x080095ac
 8006df0:	080095bd 	.word	0x080095bd

08006df4 <__d2b>:
 8006df4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006df8:	460f      	mov	r7, r1
 8006dfa:	2101      	movs	r1, #1
 8006dfc:	ec59 8b10 	vmov	r8, r9, d0
 8006e00:	4616      	mov	r6, r2
 8006e02:	f7ff fccd 	bl	80067a0 <_Balloc>
 8006e06:	4604      	mov	r4, r0
 8006e08:	b930      	cbnz	r0, 8006e18 <__d2b+0x24>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	4b23      	ldr	r3, [pc, #140]	@ (8006e9c <__d2b+0xa8>)
 8006e0e:	4824      	ldr	r0, [pc, #144]	@ (8006ea0 <__d2b+0xac>)
 8006e10:	f240 310f 	movw	r1, #783	@ 0x30f
 8006e14:	f000 fa74 	bl	8007300 <__assert_func>
 8006e18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006e1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e20:	b10d      	cbz	r5, 8006e26 <__d2b+0x32>
 8006e22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e26:	9301      	str	r3, [sp, #4]
 8006e28:	f1b8 0300 	subs.w	r3, r8, #0
 8006e2c:	d023      	beq.n	8006e76 <__d2b+0x82>
 8006e2e:	4668      	mov	r0, sp
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	f7ff fd7c 	bl	800692e <__lo0bits>
 8006e36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006e3a:	b1d0      	cbz	r0, 8006e72 <__d2b+0x7e>
 8006e3c:	f1c0 0320 	rsb	r3, r0, #32
 8006e40:	fa02 f303 	lsl.w	r3, r2, r3
 8006e44:	430b      	orrs	r3, r1
 8006e46:	40c2      	lsrs	r2, r0
 8006e48:	6163      	str	r3, [r4, #20]
 8006e4a:	9201      	str	r2, [sp, #4]
 8006e4c:	9b01      	ldr	r3, [sp, #4]
 8006e4e:	61a3      	str	r3, [r4, #24]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	bf0c      	ite	eq
 8006e54:	2201      	moveq	r2, #1
 8006e56:	2202      	movne	r2, #2
 8006e58:	6122      	str	r2, [r4, #16]
 8006e5a:	b1a5      	cbz	r5, 8006e86 <__d2b+0x92>
 8006e5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006e60:	4405      	add	r5, r0
 8006e62:	603d      	str	r5, [r7, #0]
 8006e64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006e68:	6030      	str	r0, [r6, #0]
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	b003      	add	sp, #12
 8006e6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e72:	6161      	str	r1, [r4, #20]
 8006e74:	e7ea      	b.n	8006e4c <__d2b+0x58>
 8006e76:	a801      	add	r0, sp, #4
 8006e78:	f7ff fd59 	bl	800692e <__lo0bits>
 8006e7c:	9b01      	ldr	r3, [sp, #4]
 8006e7e:	6163      	str	r3, [r4, #20]
 8006e80:	3020      	adds	r0, #32
 8006e82:	2201      	movs	r2, #1
 8006e84:	e7e8      	b.n	8006e58 <__d2b+0x64>
 8006e86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006e8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006e8e:	6038      	str	r0, [r7, #0]
 8006e90:	6918      	ldr	r0, [r3, #16]
 8006e92:	f7ff fd2d 	bl	80068f0 <__hi0bits>
 8006e96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e9a:	e7e5      	b.n	8006e68 <__d2b+0x74>
 8006e9c:	080095ac 	.word	0x080095ac
 8006ea0:	080095bd 	.word	0x080095bd

08006ea4 <__ssputs_r>:
 8006ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea8:	688e      	ldr	r6, [r1, #8]
 8006eaa:	461f      	mov	r7, r3
 8006eac:	42be      	cmp	r6, r7
 8006eae:	680b      	ldr	r3, [r1, #0]
 8006eb0:	4682      	mov	sl, r0
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	4690      	mov	r8, r2
 8006eb6:	d82d      	bhi.n	8006f14 <__ssputs_r+0x70>
 8006eb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006ebc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006ec0:	d026      	beq.n	8006f10 <__ssputs_r+0x6c>
 8006ec2:	6965      	ldr	r5, [r4, #20]
 8006ec4:	6909      	ldr	r1, [r1, #16]
 8006ec6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006eca:	eba3 0901 	sub.w	r9, r3, r1
 8006ece:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ed2:	1c7b      	adds	r3, r7, #1
 8006ed4:	444b      	add	r3, r9
 8006ed6:	106d      	asrs	r5, r5, #1
 8006ed8:	429d      	cmp	r5, r3
 8006eda:	bf38      	it	cc
 8006edc:	461d      	movcc	r5, r3
 8006ede:	0553      	lsls	r3, r2, #21
 8006ee0:	d527      	bpl.n	8006f32 <__ssputs_r+0x8e>
 8006ee2:	4629      	mov	r1, r5
 8006ee4:	f7ff fbd0 	bl	8006688 <_malloc_r>
 8006ee8:	4606      	mov	r6, r0
 8006eea:	b360      	cbz	r0, 8006f46 <__ssputs_r+0xa2>
 8006eec:	6921      	ldr	r1, [r4, #16]
 8006eee:	464a      	mov	r2, r9
 8006ef0:	f7fe fcf9 	bl	80058e6 <memcpy>
 8006ef4:	89a3      	ldrh	r3, [r4, #12]
 8006ef6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006efa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006efe:	81a3      	strh	r3, [r4, #12]
 8006f00:	6126      	str	r6, [r4, #16]
 8006f02:	6165      	str	r5, [r4, #20]
 8006f04:	444e      	add	r6, r9
 8006f06:	eba5 0509 	sub.w	r5, r5, r9
 8006f0a:	6026      	str	r6, [r4, #0]
 8006f0c:	60a5      	str	r5, [r4, #8]
 8006f0e:	463e      	mov	r6, r7
 8006f10:	42be      	cmp	r6, r7
 8006f12:	d900      	bls.n	8006f16 <__ssputs_r+0x72>
 8006f14:	463e      	mov	r6, r7
 8006f16:	6820      	ldr	r0, [r4, #0]
 8006f18:	4632      	mov	r2, r6
 8006f1a:	4641      	mov	r1, r8
 8006f1c:	f000 f9c6 	bl	80072ac <memmove>
 8006f20:	68a3      	ldr	r3, [r4, #8]
 8006f22:	1b9b      	subs	r3, r3, r6
 8006f24:	60a3      	str	r3, [r4, #8]
 8006f26:	6823      	ldr	r3, [r4, #0]
 8006f28:	4433      	add	r3, r6
 8006f2a:	6023      	str	r3, [r4, #0]
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f32:	462a      	mov	r2, r5
 8006f34:	f000 fa28 	bl	8007388 <_realloc_r>
 8006f38:	4606      	mov	r6, r0
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	d1e0      	bne.n	8006f00 <__ssputs_r+0x5c>
 8006f3e:	6921      	ldr	r1, [r4, #16]
 8006f40:	4650      	mov	r0, sl
 8006f42:	f7ff fb2d 	bl	80065a0 <_free_r>
 8006f46:	230c      	movs	r3, #12
 8006f48:	f8ca 3000 	str.w	r3, [sl]
 8006f4c:	89a3      	ldrh	r3, [r4, #12]
 8006f4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f52:	81a3      	strh	r3, [r4, #12]
 8006f54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f58:	e7e9      	b.n	8006f2e <__ssputs_r+0x8a>
	...

08006f5c <_svfiprintf_r>:
 8006f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f60:	4698      	mov	r8, r3
 8006f62:	898b      	ldrh	r3, [r1, #12]
 8006f64:	061b      	lsls	r3, r3, #24
 8006f66:	b09d      	sub	sp, #116	@ 0x74
 8006f68:	4607      	mov	r7, r0
 8006f6a:	460d      	mov	r5, r1
 8006f6c:	4614      	mov	r4, r2
 8006f6e:	d510      	bpl.n	8006f92 <_svfiprintf_r+0x36>
 8006f70:	690b      	ldr	r3, [r1, #16]
 8006f72:	b973      	cbnz	r3, 8006f92 <_svfiprintf_r+0x36>
 8006f74:	2140      	movs	r1, #64	@ 0x40
 8006f76:	f7ff fb87 	bl	8006688 <_malloc_r>
 8006f7a:	6028      	str	r0, [r5, #0]
 8006f7c:	6128      	str	r0, [r5, #16]
 8006f7e:	b930      	cbnz	r0, 8006f8e <_svfiprintf_r+0x32>
 8006f80:	230c      	movs	r3, #12
 8006f82:	603b      	str	r3, [r7, #0]
 8006f84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f88:	b01d      	add	sp, #116	@ 0x74
 8006f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8e:	2340      	movs	r3, #64	@ 0x40
 8006f90:	616b      	str	r3, [r5, #20]
 8006f92:	2300      	movs	r3, #0
 8006f94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f96:	2320      	movs	r3, #32
 8006f98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fa0:	2330      	movs	r3, #48	@ 0x30
 8006fa2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007140 <_svfiprintf_r+0x1e4>
 8006fa6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006faa:	f04f 0901 	mov.w	r9, #1
 8006fae:	4623      	mov	r3, r4
 8006fb0:	469a      	mov	sl, r3
 8006fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fb6:	b10a      	cbz	r2, 8006fbc <_svfiprintf_r+0x60>
 8006fb8:	2a25      	cmp	r2, #37	@ 0x25
 8006fba:	d1f9      	bne.n	8006fb0 <_svfiprintf_r+0x54>
 8006fbc:	ebba 0b04 	subs.w	fp, sl, r4
 8006fc0:	d00b      	beq.n	8006fda <_svfiprintf_r+0x7e>
 8006fc2:	465b      	mov	r3, fp
 8006fc4:	4622      	mov	r2, r4
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	4638      	mov	r0, r7
 8006fca:	f7ff ff6b 	bl	8006ea4 <__ssputs_r>
 8006fce:	3001      	adds	r0, #1
 8006fd0:	f000 80a7 	beq.w	8007122 <_svfiprintf_r+0x1c6>
 8006fd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd6:	445a      	add	r2, fp
 8006fd8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fda:	f89a 3000 	ldrb.w	r3, [sl]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	f000 809f 	beq.w	8007122 <_svfiprintf_r+0x1c6>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fee:	f10a 0a01 	add.w	sl, sl, #1
 8006ff2:	9304      	str	r3, [sp, #16]
 8006ff4:	9307      	str	r3, [sp, #28]
 8006ff6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ffa:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ffc:	4654      	mov	r4, sl
 8006ffe:	2205      	movs	r2, #5
 8007000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007004:	484e      	ldr	r0, [pc, #312]	@ (8007140 <_svfiprintf_r+0x1e4>)
 8007006:	f7f9 f8eb 	bl	80001e0 <memchr>
 800700a:	9a04      	ldr	r2, [sp, #16]
 800700c:	b9d8      	cbnz	r0, 8007046 <_svfiprintf_r+0xea>
 800700e:	06d0      	lsls	r0, r2, #27
 8007010:	bf44      	itt	mi
 8007012:	2320      	movmi	r3, #32
 8007014:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007018:	0711      	lsls	r1, r2, #28
 800701a:	bf44      	itt	mi
 800701c:	232b      	movmi	r3, #43	@ 0x2b
 800701e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007022:	f89a 3000 	ldrb.w	r3, [sl]
 8007026:	2b2a      	cmp	r3, #42	@ 0x2a
 8007028:	d015      	beq.n	8007056 <_svfiprintf_r+0xfa>
 800702a:	9a07      	ldr	r2, [sp, #28]
 800702c:	4654      	mov	r4, sl
 800702e:	2000      	movs	r0, #0
 8007030:	f04f 0c0a 	mov.w	ip, #10
 8007034:	4621      	mov	r1, r4
 8007036:	f811 3b01 	ldrb.w	r3, [r1], #1
 800703a:	3b30      	subs	r3, #48	@ 0x30
 800703c:	2b09      	cmp	r3, #9
 800703e:	d94b      	bls.n	80070d8 <_svfiprintf_r+0x17c>
 8007040:	b1b0      	cbz	r0, 8007070 <_svfiprintf_r+0x114>
 8007042:	9207      	str	r2, [sp, #28]
 8007044:	e014      	b.n	8007070 <_svfiprintf_r+0x114>
 8007046:	eba0 0308 	sub.w	r3, r0, r8
 800704a:	fa09 f303 	lsl.w	r3, r9, r3
 800704e:	4313      	orrs	r3, r2
 8007050:	9304      	str	r3, [sp, #16]
 8007052:	46a2      	mov	sl, r4
 8007054:	e7d2      	b.n	8006ffc <_svfiprintf_r+0xa0>
 8007056:	9b03      	ldr	r3, [sp, #12]
 8007058:	1d19      	adds	r1, r3, #4
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	9103      	str	r1, [sp, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	bfbb      	ittet	lt
 8007062:	425b      	neglt	r3, r3
 8007064:	f042 0202 	orrlt.w	r2, r2, #2
 8007068:	9307      	strge	r3, [sp, #28]
 800706a:	9307      	strlt	r3, [sp, #28]
 800706c:	bfb8      	it	lt
 800706e:	9204      	strlt	r2, [sp, #16]
 8007070:	7823      	ldrb	r3, [r4, #0]
 8007072:	2b2e      	cmp	r3, #46	@ 0x2e
 8007074:	d10a      	bne.n	800708c <_svfiprintf_r+0x130>
 8007076:	7863      	ldrb	r3, [r4, #1]
 8007078:	2b2a      	cmp	r3, #42	@ 0x2a
 800707a:	d132      	bne.n	80070e2 <_svfiprintf_r+0x186>
 800707c:	9b03      	ldr	r3, [sp, #12]
 800707e:	1d1a      	adds	r2, r3, #4
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	9203      	str	r2, [sp, #12]
 8007084:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007088:	3402      	adds	r4, #2
 800708a:	9305      	str	r3, [sp, #20]
 800708c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007150 <_svfiprintf_r+0x1f4>
 8007090:	7821      	ldrb	r1, [r4, #0]
 8007092:	2203      	movs	r2, #3
 8007094:	4650      	mov	r0, sl
 8007096:	f7f9 f8a3 	bl	80001e0 <memchr>
 800709a:	b138      	cbz	r0, 80070ac <_svfiprintf_r+0x150>
 800709c:	9b04      	ldr	r3, [sp, #16]
 800709e:	eba0 000a 	sub.w	r0, r0, sl
 80070a2:	2240      	movs	r2, #64	@ 0x40
 80070a4:	4082      	lsls	r2, r0
 80070a6:	4313      	orrs	r3, r2
 80070a8:	3401      	adds	r4, #1
 80070aa:	9304      	str	r3, [sp, #16]
 80070ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b0:	4824      	ldr	r0, [pc, #144]	@ (8007144 <_svfiprintf_r+0x1e8>)
 80070b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80070b6:	2206      	movs	r2, #6
 80070b8:	f7f9 f892 	bl	80001e0 <memchr>
 80070bc:	2800      	cmp	r0, #0
 80070be:	d036      	beq.n	800712e <_svfiprintf_r+0x1d2>
 80070c0:	4b21      	ldr	r3, [pc, #132]	@ (8007148 <_svfiprintf_r+0x1ec>)
 80070c2:	bb1b      	cbnz	r3, 800710c <_svfiprintf_r+0x1b0>
 80070c4:	9b03      	ldr	r3, [sp, #12]
 80070c6:	3307      	adds	r3, #7
 80070c8:	f023 0307 	bic.w	r3, r3, #7
 80070cc:	3308      	adds	r3, #8
 80070ce:	9303      	str	r3, [sp, #12]
 80070d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070d2:	4433      	add	r3, r6
 80070d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80070d6:	e76a      	b.n	8006fae <_svfiprintf_r+0x52>
 80070d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80070dc:	460c      	mov	r4, r1
 80070de:	2001      	movs	r0, #1
 80070e0:	e7a8      	b.n	8007034 <_svfiprintf_r+0xd8>
 80070e2:	2300      	movs	r3, #0
 80070e4:	3401      	adds	r4, #1
 80070e6:	9305      	str	r3, [sp, #20]
 80070e8:	4619      	mov	r1, r3
 80070ea:	f04f 0c0a 	mov.w	ip, #10
 80070ee:	4620      	mov	r0, r4
 80070f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070f4:	3a30      	subs	r2, #48	@ 0x30
 80070f6:	2a09      	cmp	r2, #9
 80070f8:	d903      	bls.n	8007102 <_svfiprintf_r+0x1a6>
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d0c6      	beq.n	800708c <_svfiprintf_r+0x130>
 80070fe:	9105      	str	r1, [sp, #20]
 8007100:	e7c4      	b.n	800708c <_svfiprintf_r+0x130>
 8007102:	fb0c 2101 	mla	r1, ip, r1, r2
 8007106:	4604      	mov	r4, r0
 8007108:	2301      	movs	r3, #1
 800710a:	e7f0      	b.n	80070ee <_svfiprintf_r+0x192>
 800710c:	ab03      	add	r3, sp, #12
 800710e:	9300      	str	r3, [sp, #0]
 8007110:	462a      	mov	r2, r5
 8007112:	4b0e      	ldr	r3, [pc, #56]	@ (800714c <_svfiprintf_r+0x1f0>)
 8007114:	a904      	add	r1, sp, #16
 8007116:	4638      	mov	r0, r7
 8007118:	f7fd fe88 	bl	8004e2c <_printf_float>
 800711c:	1c42      	adds	r2, r0, #1
 800711e:	4606      	mov	r6, r0
 8007120:	d1d6      	bne.n	80070d0 <_svfiprintf_r+0x174>
 8007122:	89ab      	ldrh	r3, [r5, #12]
 8007124:	065b      	lsls	r3, r3, #25
 8007126:	f53f af2d 	bmi.w	8006f84 <_svfiprintf_r+0x28>
 800712a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800712c:	e72c      	b.n	8006f88 <_svfiprintf_r+0x2c>
 800712e:	ab03      	add	r3, sp, #12
 8007130:	9300      	str	r3, [sp, #0]
 8007132:	462a      	mov	r2, r5
 8007134:	4b05      	ldr	r3, [pc, #20]	@ (800714c <_svfiprintf_r+0x1f0>)
 8007136:	a904      	add	r1, sp, #16
 8007138:	4638      	mov	r0, r7
 800713a:	f7fe f90f 	bl	800535c <_printf_i>
 800713e:	e7ed      	b.n	800711c <_svfiprintf_r+0x1c0>
 8007140:	08009718 	.word	0x08009718
 8007144:	08009722 	.word	0x08009722
 8007148:	08004e2d 	.word	0x08004e2d
 800714c:	08006ea5 	.word	0x08006ea5
 8007150:	0800971e 	.word	0x0800971e

08007154 <__sflush_r>:
 8007154:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800715c:	0716      	lsls	r6, r2, #28
 800715e:	4605      	mov	r5, r0
 8007160:	460c      	mov	r4, r1
 8007162:	d454      	bmi.n	800720e <__sflush_r+0xba>
 8007164:	684b      	ldr	r3, [r1, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	dc02      	bgt.n	8007170 <__sflush_r+0x1c>
 800716a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800716c:	2b00      	cmp	r3, #0
 800716e:	dd48      	ble.n	8007202 <__sflush_r+0xae>
 8007170:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007172:	2e00      	cmp	r6, #0
 8007174:	d045      	beq.n	8007202 <__sflush_r+0xae>
 8007176:	2300      	movs	r3, #0
 8007178:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800717c:	682f      	ldr	r7, [r5, #0]
 800717e:	6a21      	ldr	r1, [r4, #32]
 8007180:	602b      	str	r3, [r5, #0]
 8007182:	d030      	beq.n	80071e6 <__sflush_r+0x92>
 8007184:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007186:	89a3      	ldrh	r3, [r4, #12]
 8007188:	0759      	lsls	r1, r3, #29
 800718a:	d505      	bpl.n	8007198 <__sflush_r+0x44>
 800718c:	6863      	ldr	r3, [r4, #4]
 800718e:	1ad2      	subs	r2, r2, r3
 8007190:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007192:	b10b      	cbz	r3, 8007198 <__sflush_r+0x44>
 8007194:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007196:	1ad2      	subs	r2, r2, r3
 8007198:	2300      	movs	r3, #0
 800719a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800719c:	6a21      	ldr	r1, [r4, #32]
 800719e:	4628      	mov	r0, r5
 80071a0:	47b0      	blx	r6
 80071a2:	1c43      	adds	r3, r0, #1
 80071a4:	89a3      	ldrh	r3, [r4, #12]
 80071a6:	d106      	bne.n	80071b6 <__sflush_r+0x62>
 80071a8:	6829      	ldr	r1, [r5, #0]
 80071aa:	291d      	cmp	r1, #29
 80071ac:	d82b      	bhi.n	8007206 <__sflush_r+0xb2>
 80071ae:	4a2a      	ldr	r2, [pc, #168]	@ (8007258 <__sflush_r+0x104>)
 80071b0:	410a      	asrs	r2, r1
 80071b2:	07d6      	lsls	r6, r2, #31
 80071b4:	d427      	bmi.n	8007206 <__sflush_r+0xb2>
 80071b6:	2200      	movs	r2, #0
 80071b8:	6062      	str	r2, [r4, #4]
 80071ba:	04d9      	lsls	r1, r3, #19
 80071bc:	6922      	ldr	r2, [r4, #16]
 80071be:	6022      	str	r2, [r4, #0]
 80071c0:	d504      	bpl.n	80071cc <__sflush_r+0x78>
 80071c2:	1c42      	adds	r2, r0, #1
 80071c4:	d101      	bne.n	80071ca <__sflush_r+0x76>
 80071c6:	682b      	ldr	r3, [r5, #0]
 80071c8:	b903      	cbnz	r3, 80071cc <__sflush_r+0x78>
 80071ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80071cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071ce:	602f      	str	r7, [r5, #0]
 80071d0:	b1b9      	cbz	r1, 8007202 <__sflush_r+0xae>
 80071d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071d6:	4299      	cmp	r1, r3
 80071d8:	d002      	beq.n	80071e0 <__sflush_r+0x8c>
 80071da:	4628      	mov	r0, r5
 80071dc:	f7ff f9e0 	bl	80065a0 <_free_r>
 80071e0:	2300      	movs	r3, #0
 80071e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80071e4:	e00d      	b.n	8007202 <__sflush_r+0xae>
 80071e6:	2301      	movs	r3, #1
 80071e8:	4628      	mov	r0, r5
 80071ea:	47b0      	blx	r6
 80071ec:	4602      	mov	r2, r0
 80071ee:	1c50      	adds	r0, r2, #1
 80071f0:	d1c9      	bne.n	8007186 <__sflush_r+0x32>
 80071f2:	682b      	ldr	r3, [r5, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d0c6      	beq.n	8007186 <__sflush_r+0x32>
 80071f8:	2b1d      	cmp	r3, #29
 80071fa:	d001      	beq.n	8007200 <__sflush_r+0xac>
 80071fc:	2b16      	cmp	r3, #22
 80071fe:	d11e      	bne.n	800723e <__sflush_r+0xea>
 8007200:	602f      	str	r7, [r5, #0]
 8007202:	2000      	movs	r0, #0
 8007204:	e022      	b.n	800724c <__sflush_r+0xf8>
 8007206:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800720a:	b21b      	sxth	r3, r3
 800720c:	e01b      	b.n	8007246 <__sflush_r+0xf2>
 800720e:	690f      	ldr	r7, [r1, #16]
 8007210:	2f00      	cmp	r7, #0
 8007212:	d0f6      	beq.n	8007202 <__sflush_r+0xae>
 8007214:	0793      	lsls	r3, r2, #30
 8007216:	680e      	ldr	r6, [r1, #0]
 8007218:	bf08      	it	eq
 800721a:	694b      	ldreq	r3, [r1, #20]
 800721c:	600f      	str	r7, [r1, #0]
 800721e:	bf18      	it	ne
 8007220:	2300      	movne	r3, #0
 8007222:	eba6 0807 	sub.w	r8, r6, r7
 8007226:	608b      	str	r3, [r1, #8]
 8007228:	f1b8 0f00 	cmp.w	r8, #0
 800722c:	dde9      	ble.n	8007202 <__sflush_r+0xae>
 800722e:	6a21      	ldr	r1, [r4, #32]
 8007230:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007232:	4643      	mov	r3, r8
 8007234:	463a      	mov	r2, r7
 8007236:	4628      	mov	r0, r5
 8007238:	47b0      	blx	r6
 800723a:	2800      	cmp	r0, #0
 800723c:	dc08      	bgt.n	8007250 <__sflush_r+0xfc>
 800723e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007242:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007246:	81a3      	strh	r3, [r4, #12]
 8007248:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800724c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007250:	4407      	add	r7, r0
 8007252:	eba8 0800 	sub.w	r8, r8, r0
 8007256:	e7e7      	b.n	8007228 <__sflush_r+0xd4>
 8007258:	dfbffffe 	.word	0xdfbffffe

0800725c <_fflush_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	690b      	ldr	r3, [r1, #16]
 8007260:	4605      	mov	r5, r0
 8007262:	460c      	mov	r4, r1
 8007264:	b913      	cbnz	r3, 800726c <_fflush_r+0x10>
 8007266:	2500      	movs	r5, #0
 8007268:	4628      	mov	r0, r5
 800726a:	bd38      	pop	{r3, r4, r5, pc}
 800726c:	b118      	cbz	r0, 8007276 <_fflush_r+0x1a>
 800726e:	6a03      	ldr	r3, [r0, #32]
 8007270:	b90b      	cbnz	r3, 8007276 <_fflush_r+0x1a>
 8007272:	f7fe fa1f 	bl	80056b4 <__sinit>
 8007276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d0f3      	beq.n	8007266 <_fflush_r+0xa>
 800727e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007280:	07d0      	lsls	r0, r2, #31
 8007282:	d404      	bmi.n	800728e <_fflush_r+0x32>
 8007284:	0599      	lsls	r1, r3, #22
 8007286:	d402      	bmi.n	800728e <_fflush_r+0x32>
 8007288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800728a:	f7fe fb2a 	bl	80058e2 <__retarget_lock_acquire_recursive>
 800728e:	4628      	mov	r0, r5
 8007290:	4621      	mov	r1, r4
 8007292:	f7ff ff5f 	bl	8007154 <__sflush_r>
 8007296:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007298:	07da      	lsls	r2, r3, #31
 800729a:	4605      	mov	r5, r0
 800729c:	d4e4      	bmi.n	8007268 <_fflush_r+0xc>
 800729e:	89a3      	ldrh	r3, [r4, #12]
 80072a0:	059b      	lsls	r3, r3, #22
 80072a2:	d4e1      	bmi.n	8007268 <_fflush_r+0xc>
 80072a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072a6:	f7fe fb1d 	bl	80058e4 <__retarget_lock_release_recursive>
 80072aa:	e7dd      	b.n	8007268 <_fflush_r+0xc>

080072ac <memmove>:
 80072ac:	4288      	cmp	r0, r1
 80072ae:	b510      	push	{r4, lr}
 80072b0:	eb01 0402 	add.w	r4, r1, r2
 80072b4:	d902      	bls.n	80072bc <memmove+0x10>
 80072b6:	4284      	cmp	r4, r0
 80072b8:	4623      	mov	r3, r4
 80072ba:	d807      	bhi.n	80072cc <memmove+0x20>
 80072bc:	1e43      	subs	r3, r0, #1
 80072be:	42a1      	cmp	r1, r4
 80072c0:	d008      	beq.n	80072d4 <memmove+0x28>
 80072c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80072ca:	e7f8      	b.n	80072be <memmove+0x12>
 80072cc:	4402      	add	r2, r0
 80072ce:	4601      	mov	r1, r0
 80072d0:	428a      	cmp	r2, r1
 80072d2:	d100      	bne.n	80072d6 <memmove+0x2a>
 80072d4:	bd10      	pop	{r4, pc}
 80072d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80072da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80072de:	e7f7      	b.n	80072d0 <memmove+0x24>

080072e0 <_sbrk_r>:
 80072e0:	b538      	push	{r3, r4, r5, lr}
 80072e2:	4d06      	ldr	r5, [pc, #24]	@ (80072fc <_sbrk_r+0x1c>)
 80072e4:	2300      	movs	r3, #0
 80072e6:	4604      	mov	r4, r0
 80072e8:	4608      	mov	r0, r1
 80072ea:	602b      	str	r3, [r5, #0]
 80072ec:	f7fa fd88 	bl	8001e00 <_sbrk>
 80072f0:	1c43      	adds	r3, r0, #1
 80072f2:	d102      	bne.n	80072fa <_sbrk_r+0x1a>
 80072f4:	682b      	ldr	r3, [r5, #0]
 80072f6:	b103      	cbz	r3, 80072fa <_sbrk_r+0x1a>
 80072f8:	6023      	str	r3, [r4, #0]
 80072fa:	bd38      	pop	{r3, r4, r5, pc}
 80072fc:	20000914 	.word	0x20000914

08007300 <__assert_func>:
 8007300:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007302:	4614      	mov	r4, r2
 8007304:	461a      	mov	r2, r3
 8007306:	4b09      	ldr	r3, [pc, #36]	@ (800732c <__assert_func+0x2c>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4605      	mov	r5, r0
 800730c:	68d8      	ldr	r0, [r3, #12]
 800730e:	b954      	cbnz	r4, 8007326 <__assert_func+0x26>
 8007310:	4b07      	ldr	r3, [pc, #28]	@ (8007330 <__assert_func+0x30>)
 8007312:	461c      	mov	r4, r3
 8007314:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007318:	9100      	str	r1, [sp, #0]
 800731a:	462b      	mov	r3, r5
 800731c:	4905      	ldr	r1, [pc, #20]	@ (8007334 <__assert_func+0x34>)
 800731e:	f000 f86f 	bl	8007400 <fiprintf>
 8007322:	f000 f87f 	bl	8007424 <abort>
 8007326:	4b04      	ldr	r3, [pc, #16]	@ (8007338 <__assert_func+0x38>)
 8007328:	e7f4      	b.n	8007314 <__assert_func+0x14>
 800732a:	bf00      	nop
 800732c:	20000028 	.word	0x20000028
 8007330:	0800976e 	.word	0x0800976e
 8007334:	08009740 	.word	0x08009740
 8007338:	08009733 	.word	0x08009733

0800733c <_calloc_r>:
 800733c:	b570      	push	{r4, r5, r6, lr}
 800733e:	fba1 5402 	umull	r5, r4, r1, r2
 8007342:	b93c      	cbnz	r4, 8007354 <_calloc_r+0x18>
 8007344:	4629      	mov	r1, r5
 8007346:	f7ff f99f 	bl	8006688 <_malloc_r>
 800734a:	4606      	mov	r6, r0
 800734c:	b928      	cbnz	r0, 800735a <_calloc_r+0x1e>
 800734e:	2600      	movs	r6, #0
 8007350:	4630      	mov	r0, r6
 8007352:	bd70      	pop	{r4, r5, r6, pc}
 8007354:	220c      	movs	r2, #12
 8007356:	6002      	str	r2, [r0, #0]
 8007358:	e7f9      	b.n	800734e <_calloc_r+0x12>
 800735a:	462a      	mov	r2, r5
 800735c:	4621      	mov	r1, r4
 800735e:	f7fe fa42 	bl	80057e6 <memset>
 8007362:	e7f5      	b.n	8007350 <_calloc_r+0x14>

08007364 <__ascii_mbtowc>:
 8007364:	b082      	sub	sp, #8
 8007366:	b901      	cbnz	r1, 800736a <__ascii_mbtowc+0x6>
 8007368:	a901      	add	r1, sp, #4
 800736a:	b142      	cbz	r2, 800737e <__ascii_mbtowc+0x1a>
 800736c:	b14b      	cbz	r3, 8007382 <__ascii_mbtowc+0x1e>
 800736e:	7813      	ldrb	r3, [r2, #0]
 8007370:	600b      	str	r3, [r1, #0]
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	1e10      	subs	r0, r2, #0
 8007376:	bf18      	it	ne
 8007378:	2001      	movne	r0, #1
 800737a:	b002      	add	sp, #8
 800737c:	4770      	bx	lr
 800737e:	4610      	mov	r0, r2
 8007380:	e7fb      	b.n	800737a <__ascii_mbtowc+0x16>
 8007382:	f06f 0001 	mvn.w	r0, #1
 8007386:	e7f8      	b.n	800737a <__ascii_mbtowc+0x16>

08007388 <_realloc_r>:
 8007388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800738c:	4680      	mov	r8, r0
 800738e:	4615      	mov	r5, r2
 8007390:	460c      	mov	r4, r1
 8007392:	b921      	cbnz	r1, 800739e <_realloc_r+0x16>
 8007394:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007398:	4611      	mov	r1, r2
 800739a:	f7ff b975 	b.w	8006688 <_malloc_r>
 800739e:	b92a      	cbnz	r2, 80073ac <_realloc_r+0x24>
 80073a0:	f7ff f8fe 	bl	80065a0 <_free_r>
 80073a4:	2400      	movs	r4, #0
 80073a6:	4620      	mov	r0, r4
 80073a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073ac:	f000 f841 	bl	8007432 <_malloc_usable_size_r>
 80073b0:	4285      	cmp	r5, r0
 80073b2:	4606      	mov	r6, r0
 80073b4:	d802      	bhi.n	80073bc <_realloc_r+0x34>
 80073b6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80073ba:	d8f4      	bhi.n	80073a6 <_realloc_r+0x1e>
 80073bc:	4629      	mov	r1, r5
 80073be:	4640      	mov	r0, r8
 80073c0:	f7ff f962 	bl	8006688 <_malloc_r>
 80073c4:	4607      	mov	r7, r0
 80073c6:	2800      	cmp	r0, #0
 80073c8:	d0ec      	beq.n	80073a4 <_realloc_r+0x1c>
 80073ca:	42b5      	cmp	r5, r6
 80073cc:	462a      	mov	r2, r5
 80073ce:	4621      	mov	r1, r4
 80073d0:	bf28      	it	cs
 80073d2:	4632      	movcs	r2, r6
 80073d4:	f7fe fa87 	bl	80058e6 <memcpy>
 80073d8:	4621      	mov	r1, r4
 80073da:	4640      	mov	r0, r8
 80073dc:	f7ff f8e0 	bl	80065a0 <_free_r>
 80073e0:	463c      	mov	r4, r7
 80073e2:	e7e0      	b.n	80073a6 <_realloc_r+0x1e>

080073e4 <__ascii_wctomb>:
 80073e4:	4603      	mov	r3, r0
 80073e6:	4608      	mov	r0, r1
 80073e8:	b141      	cbz	r1, 80073fc <__ascii_wctomb+0x18>
 80073ea:	2aff      	cmp	r2, #255	@ 0xff
 80073ec:	d904      	bls.n	80073f8 <__ascii_wctomb+0x14>
 80073ee:	228a      	movs	r2, #138	@ 0x8a
 80073f0:	601a      	str	r2, [r3, #0]
 80073f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073f6:	4770      	bx	lr
 80073f8:	700a      	strb	r2, [r1, #0]
 80073fa:	2001      	movs	r0, #1
 80073fc:	4770      	bx	lr
	...

08007400 <fiprintf>:
 8007400:	b40e      	push	{r1, r2, r3}
 8007402:	b503      	push	{r0, r1, lr}
 8007404:	4601      	mov	r1, r0
 8007406:	ab03      	add	r3, sp, #12
 8007408:	4805      	ldr	r0, [pc, #20]	@ (8007420 <fiprintf+0x20>)
 800740a:	f853 2b04 	ldr.w	r2, [r3], #4
 800740e:	6800      	ldr	r0, [r0, #0]
 8007410:	9301      	str	r3, [sp, #4]
 8007412:	f000 f83f 	bl	8007494 <_vfiprintf_r>
 8007416:	b002      	add	sp, #8
 8007418:	f85d eb04 	ldr.w	lr, [sp], #4
 800741c:	b003      	add	sp, #12
 800741e:	4770      	bx	lr
 8007420:	20000028 	.word	0x20000028

08007424 <abort>:
 8007424:	b508      	push	{r3, lr}
 8007426:	2006      	movs	r0, #6
 8007428:	f000 fa08 	bl	800783c <raise>
 800742c:	2001      	movs	r0, #1
 800742e:	f7fa fc6f 	bl	8001d10 <_exit>

08007432 <_malloc_usable_size_r>:
 8007432:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007436:	1f18      	subs	r0, r3, #4
 8007438:	2b00      	cmp	r3, #0
 800743a:	bfbc      	itt	lt
 800743c:	580b      	ldrlt	r3, [r1, r0]
 800743e:	18c0      	addlt	r0, r0, r3
 8007440:	4770      	bx	lr

08007442 <__sfputc_r>:
 8007442:	6893      	ldr	r3, [r2, #8]
 8007444:	3b01      	subs	r3, #1
 8007446:	2b00      	cmp	r3, #0
 8007448:	b410      	push	{r4}
 800744a:	6093      	str	r3, [r2, #8]
 800744c:	da08      	bge.n	8007460 <__sfputc_r+0x1e>
 800744e:	6994      	ldr	r4, [r2, #24]
 8007450:	42a3      	cmp	r3, r4
 8007452:	db01      	blt.n	8007458 <__sfputc_r+0x16>
 8007454:	290a      	cmp	r1, #10
 8007456:	d103      	bne.n	8007460 <__sfputc_r+0x1e>
 8007458:	f85d 4b04 	ldr.w	r4, [sp], #4
 800745c:	f000 b932 	b.w	80076c4 <__swbuf_r>
 8007460:	6813      	ldr	r3, [r2, #0]
 8007462:	1c58      	adds	r0, r3, #1
 8007464:	6010      	str	r0, [r2, #0]
 8007466:	7019      	strb	r1, [r3, #0]
 8007468:	4608      	mov	r0, r1
 800746a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800746e:	4770      	bx	lr

08007470 <__sfputs_r>:
 8007470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007472:	4606      	mov	r6, r0
 8007474:	460f      	mov	r7, r1
 8007476:	4614      	mov	r4, r2
 8007478:	18d5      	adds	r5, r2, r3
 800747a:	42ac      	cmp	r4, r5
 800747c:	d101      	bne.n	8007482 <__sfputs_r+0x12>
 800747e:	2000      	movs	r0, #0
 8007480:	e007      	b.n	8007492 <__sfputs_r+0x22>
 8007482:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007486:	463a      	mov	r2, r7
 8007488:	4630      	mov	r0, r6
 800748a:	f7ff ffda 	bl	8007442 <__sfputc_r>
 800748e:	1c43      	adds	r3, r0, #1
 8007490:	d1f3      	bne.n	800747a <__sfputs_r+0xa>
 8007492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007494 <_vfiprintf_r>:
 8007494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007498:	460d      	mov	r5, r1
 800749a:	b09d      	sub	sp, #116	@ 0x74
 800749c:	4614      	mov	r4, r2
 800749e:	4698      	mov	r8, r3
 80074a0:	4606      	mov	r6, r0
 80074a2:	b118      	cbz	r0, 80074ac <_vfiprintf_r+0x18>
 80074a4:	6a03      	ldr	r3, [r0, #32]
 80074a6:	b90b      	cbnz	r3, 80074ac <_vfiprintf_r+0x18>
 80074a8:	f7fe f904 	bl	80056b4 <__sinit>
 80074ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074ae:	07d9      	lsls	r1, r3, #31
 80074b0:	d405      	bmi.n	80074be <_vfiprintf_r+0x2a>
 80074b2:	89ab      	ldrh	r3, [r5, #12]
 80074b4:	059a      	lsls	r2, r3, #22
 80074b6:	d402      	bmi.n	80074be <_vfiprintf_r+0x2a>
 80074b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074ba:	f7fe fa12 	bl	80058e2 <__retarget_lock_acquire_recursive>
 80074be:	89ab      	ldrh	r3, [r5, #12]
 80074c0:	071b      	lsls	r3, r3, #28
 80074c2:	d501      	bpl.n	80074c8 <_vfiprintf_r+0x34>
 80074c4:	692b      	ldr	r3, [r5, #16]
 80074c6:	b99b      	cbnz	r3, 80074f0 <_vfiprintf_r+0x5c>
 80074c8:	4629      	mov	r1, r5
 80074ca:	4630      	mov	r0, r6
 80074cc:	f000 f938 	bl	8007740 <__swsetup_r>
 80074d0:	b170      	cbz	r0, 80074f0 <_vfiprintf_r+0x5c>
 80074d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80074d4:	07dc      	lsls	r4, r3, #31
 80074d6:	d504      	bpl.n	80074e2 <_vfiprintf_r+0x4e>
 80074d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074dc:	b01d      	add	sp, #116	@ 0x74
 80074de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e2:	89ab      	ldrh	r3, [r5, #12]
 80074e4:	0598      	lsls	r0, r3, #22
 80074e6:	d4f7      	bmi.n	80074d8 <_vfiprintf_r+0x44>
 80074e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074ea:	f7fe f9fb 	bl	80058e4 <__retarget_lock_release_recursive>
 80074ee:	e7f3      	b.n	80074d8 <_vfiprintf_r+0x44>
 80074f0:	2300      	movs	r3, #0
 80074f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80074f4:	2320      	movs	r3, #32
 80074f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80074fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80074fe:	2330      	movs	r3, #48	@ 0x30
 8007500:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80076b0 <_vfiprintf_r+0x21c>
 8007504:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007508:	f04f 0901 	mov.w	r9, #1
 800750c:	4623      	mov	r3, r4
 800750e:	469a      	mov	sl, r3
 8007510:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007514:	b10a      	cbz	r2, 800751a <_vfiprintf_r+0x86>
 8007516:	2a25      	cmp	r2, #37	@ 0x25
 8007518:	d1f9      	bne.n	800750e <_vfiprintf_r+0x7a>
 800751a:	ebba 0b04 	subs.w	fp, sl, r4
 800751e:	d00b      	beq.n	8007538 <_vfiprintf_r+0xa4>
 8007520:	465b      	mov	r3, fp
 8007522:	4622      	mov	r2, r4
 8007524:	4629      	mov	r1, r5
 8007526:	4630      	mov	r0, r6
 8007528:	f7ff ffa2 	bl	8007470 <__sfputs_r>
 800752c:	3001      	adds	r0, #1
 800752e:	f000 80a7 	beq.w	8007680 <_vfiprintf_r+0x1ec>
 8007532:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007534:	445a      	add	r2, fp
 8007536:	9209      	str	r2, [sp, #36]	@ 0x24
 8007538:	f89a 3000 	ldrb.w	r3, [sl]
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 809f 	beq.w	8007680 <_vfiprintf_r+0x1ec>
 8007542:	2300      	movs	r3, #0
 8007544:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007548:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800754c:	f10a 0a01 	add.w	sl, sl, #1
 8007550:	9304      	str	r3, [sp, #16]
 8007552:	9307      	str	r3, [sp, #28]
 8007554:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007558:	931a      	str	r3, [sp, #104]	@ 0x68
 800755a:	4654      	mov	r4, sl
 800755c:	2205      	movs	r2, #5
 800755e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007562:	4853      	ldr	r0, [pc, #332]	@ (80076b0 <_vfiprintf_r+0x21c>)
 8007564:	f7f8 fe3c 	bl	80001e0 <memchr>
 8007568:	9a04      	ldr	r2, [sp, #16]
 800756a:	b9d8      	cbnz	r0, 80075a4 <_vfiprintf_r+0x110>
 800756c:	06d1      	lsls	r1, r2, #27
 800756e:	bf44      	itt	mi
 8007570:	2320      	movmi	r3, #32
 8007572:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007576:	0713      	lsls	r3, r2, #28
 8007578:	bf44      	itt	mi
 800757a:	232b      	movmi	r3, #43	@ 0x2b
 800757c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007580:	f89a 3000 	ldrb.w	r3, [sl]
 8007584:	2b2a      	cmp	r3, #42	@ 0x2a
 8007586:	d015      	beq.n	80075b4 <_vfiprintf_r+0x120>
 8007588:	9a07      	ldr	r2, [sp, #28]
 800758a:	4654      	mov	r4, sl
 800758c:	2000      	movs	r0, #0
 800758e:	f04f 0c0a 	mov.w	ip, #10
 8007592:	4621      	mov	r1, r4
 8007594:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007598:	3b30      	subs	r3, #48	@ 0x30
 800759a:	2b09      	cmp	r3, #9
 800759c:	d94b      	bls.n	8007636 <_vfiprintf_r+0x1a2>
 800759e:	b1b0      	cbz	r0, 80075ce <_vfiprintf_r+0x13a>
 80075a0:	9207      	str	r2, [sp, #28]
 80075a2:	e014      	b.n	80075ce <_vfiprintf_r+0x13a>
 80075a4:	eba0 0308 	sub.w	r3, r0, r8
 80075a8:	fa09 f303 	lsl.w	r3, r9, r3
 80075ac:	4313      	orrs	r3, r2
 80075ae:	9304      	str	r3, [sp, #16]
 80075b0:	46a2      	mov	sl, r4
 80075b2:	e7d2      	b.n	800755a <_vfiprintf_r+0xc6>
 80075b4:	9b03      	ldr	r3, [sp, #12]
 80075b6:	1d19      	adds	r1, r3, #4
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	9103      	str	r1, [sp, #12]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	bfbb      	ittet	lt
 80075c0:	425b      	neglt	r3, r3
 80075c2:	f042 0202 	orrlt.w	r2, r2, #2
 80075c6:	9307      	strge	r3, [sp, #28]
 80075c8:	9307      	strlt	r3, [sp, #28]
 80075ca:	bfb8      	it	lt
 80075cc:	9204      	strlt	r2, [sp, #16]
 80075ce:	7823      	ldrb	r3, [r4, #0]
 80075d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80075d2:	d10a      	bne.n	80075ea <_vfiprintf_r+0x156>
 80075d4:	7863      	ldrb	r3, [r4, #1]
 80075d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80075d8:	d132      	bne.n	8007640 <_vfiprintf_r+0x1ac>
 80075da:	9b03      	ldr	r3, [sp, #12]
 80075dc:	1d1a      	adds	r2, r3, #4
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	9203      	str	r2, [sp, #12]
 80075e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075e6:	3402      	adds	r4, #2
 80075e8:	9305      	str	r3, [sp, #20]
 80075ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80076c0 <_vfiprintf_r+0x22c>
 80075ee:	7821      	ldrb	r1, [r4, #0]
 80075f0:	2203      	movs	r2, #3
 80075f2:	4650      	mov	r0, sl
 80075f4:	f7f8 fdf4 	bl	80001e0 <memchr>
 80075f8:	b138      	cbz	r0, 800760a <_vfiprintf_r+0x176>
 80075fa:	9b04      	ldr	r3, [sp, #16]
 80075fc:	eba0 000a 	sub.w	r0, r0, sl
 8007600:	2240      	movs	r2, #64	@ 0x40
 8007602:	4082      	lsls	r2, r0
 8007604:	4313      	orrs	r3, r2
 8007606:	3401      	adds	r4, #1
 8007608:	9304      	str	r3, [sp, #16]
 800760a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800760e:	4829      	ldr	r0, [pc, #164]	@ (80076b4 <_vfiprintf_r+0x220>)
 8007610:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007614:	2206      	movs	r2, #6
 8007616:	f7f8 fde3 	bl	80001e0 <memchr>
 800761a:	2800      	cmp	r0, #0
 800761c:	d03f      	beq.n	800769e <_vfiprintf_r+0x20a>
 800761e:	4b26      	ldr	r3, [pc, #152]	@ (80076b8 <_vfiprintf_r+0x224>)
 8007620:	bb1b      	cbnz	r3, 800766a <_vfiprintf_r+0x1d6>
 8007622:	9b03      	ldr	r3, [sp, #12]
 8007624:	3307      	adds	r3, #7
 8007626:	f023 0307 	bic.w	r3, r3, #7
 800762a:	3308      	adds	r3, #8
 800762c:	9303      	str	r3, [sp, #12]
 800762e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007630:	443b      	add	r3, r7
 8007632:	9309      	str	r3, [sp, #36]	@ 0x24
 8007634:	e76a      	b.n	800750c <_vfiprintf_r+0x78>
 8007636:	fb0c 3202 	mla	r2, ip, r2, r3
 800763a:	460c      	mov	r4, r1
 800763c:	2001      	movs	r0, #1
 800763e:	e7a8      	b.n	8007592 <_vfiprintf_r+0xfe>
 8007640:	2300      	movs	r3, #0
 8007642:	3401      	adds	r4, #1
 8007644:	9305      	str	r3, [sp, #20]
 8007646:	4619      	mov	r1, r3
 8007648:	f04f 0c0a 	mov.w	ip, #10
 800764c:	4620      	mov	r0, r4
 800764e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007652:	3a30      	subs	r2, #48	@ 0x30
 8007654:	2a09      	cmp	r2, #9
 8007656:	d903      	bls.n	8007660 <_vfiprintf_r+0x1cc>
 8007658:	2b00      	cmp	r3, #0
 800765a:	d0c6      	beq.n	80075ea <_vfiprintf_r+0x156>
 800765c:	9105      	str	r1, [sp, #20]
 800765e:	e7c4      	b.n	80075ea <_vfiprintf_r+0x156>
 8007660:	fb0c 2101 	mla	r1, ip, r1, r2
 8007664:	4604      	mov	r4, r0
 8007666:	2301      	movs	r3, #1
 8007668:	e7f0      	b.n	800764c <_vfiprintf_r+0x1b8>
 800766a:	ab03      	add	r3, sp, #12
 800766c:	9300      	str	r3, [sp, #0]
 800766e:	462a      	mov	r2, r5
 8007670:	4b12      	ldr	r3, [pc, #72]	@ (80076bc <_vfiprintf_r+0x228>)
 8007672:	a904      	add	r1, sp, #16
 8007674:	4630      	mov	r0, r6
 8007676:	f7fd fbd9 	bl	8004e2c <_printf_float>
 800767a:	4607      	mov	r7, r0
 800767c:	1c78      	adds	r0, r7, #1
 800767e:	d1d6      	bne.n	800762e <_vfiprintf_r+0x19a>
 8007680:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007682:	07d9      	lsls	r1, r3, #31
 8007684:	d405      	bmi.n	8007692 <_vfiprintf_r+0x1fe>
 8007686:	89ab      	ldrh	r3, [r5, #12]
 8007688:	059a      	lsls	r2, r3, #22
 800768a:	d402      	bmi.n	8007692 <_vfiprintf_r+0x1fe>
 800768c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800768e:	f7fe f929 	bl	80058e4 <__retarget_lock_release_recursive>
 8007692:	89ab      	ldrh	r3, [r5, #12]
 8007694:	065b      	lsls	r3, r3, #25
 8007696:	f53f af1f 	bmi.w	80074d8 <_vfiprintf_r+0x44>
 800769a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800769c:	e71e      	b.n	80074dc <_vfiprintf_r+0x48>
 800769e:	ab03      	add	r3, sp, #12
 80076a0:	9300      	str	r3, [sp, #0]
 80076a2:	462a      	mov	r2, r5
 80076a4:	4b05      	ldr	r3, [pc, #20]	@ (80076bc <_vfiprintf_r+0x228>)
 80076a6:	a904      	add	r1, sp, #16
 80076a8:	4630      	mov	r0, r6
 80076aa:	f7fd fe57 	bl	800535c <_printf_i>
 80076ae:	e7e4      	b.n	800767a <_vfiprintf_r+0x1e6>
 80076b0:	08009718 	.word	0x08009718
 80076b4:	08009722 	.word	0x08009722
 80076b8:	08004e2d 	.word	0x08004e2d
 80076bc:	08007471 	.word	0x08007471
 80076c0:	0800971e 	.word	0x0800971e

080076c4 <__swbuf_r>:
 80076c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076c6:	460e      	mov	r6, r1
 80076c8:	4614      	mov	r4, r2
 80076ca:	4605      	mov	r5, r0
 80076cc:	b118      	cbz	r0, 80076d6 <__swbuf_r+0x12>
 80076ce:	6a03      	ldr	r3, [r0, #32]
 80076d0:	b90b      	cbnz	r3, 80076d6 <__swbuf_r+0x12>
 80076d2:	f7fd ffef 	bl	80056b4 <__sinit>
 80076d6:	69a3      	ldr	r3, [r4, #24]
 80076d8:	60a3      	str	r3, [r4, #8]
 80076da:	89a3      	ldrh	r3, [r4, #12]
 80076dc:	071a      	lsls	r2, r3, #28
 80076de:	d501      	bpl.n	80076e4 <__swbuf_r+0x20>
 80076e0:	6923      	ldr	r3, [r4, #16]
 80076e2:	b943      	cbnz	r3, 80076f6 <__swbuf_r+0x32>
 80076e4:	4621      	mov	r1, r4
 80076e6:	4628      	mov	r0, r5
 80076e8:	f000 f82a 	bl	8007740 <__swsetup_r>
 80076ec:	b118      	cbz	r0, 80076f6 <__swbuf_r+0x32>
 80076ee:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80076f2:	4638      	mov	r0, r7
 80076f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076f6:	6823      	ldr	r3, [r4, #0]
 80076f8:	6922      	ldr	r2, [r4, #16]
 80076fa:	1a98      	subs	r0, r3, r2
 80076fc:	6963      	ldr	r3, [r4, #20]
 80076fe:	b2f6      	uxtb	r6, r6
 8007700:	4283      	cmp	r3, r0
 8007702:	4637      	mov	r7, r6
 8007704:	dc05      	bgt.n	8007712 <__swbuf_r+0x4e>
 8007706:	4621      	mov	r1, r4
 8007708:	4628      	mov	r0, r5
 800770a:	f7ff fda7 	bl	800725c <_fflush_r>
 800770e:	2800      	cmp	r0, #0
 8007710:	d1ed      	bne.n	80076ee <__swbuf_r+0x2a>
 8007712:	68a3      	ldr	r3, [r4, #8]
 8007714:	3b01      	subs	r3, #1
 8007716:	60a3      	str	r3, [r4, #8]
 8007718:	6823      	ldr	r3, [r4, #0]
 800771a:	1c5a      	adds	r2, r3, #1
 800771c:	6022      	str	r2, [r4, #0]
 800771e:	701e      	strb	r6, [r3, #0]
 8007720:	6962      	ldr	r2, [r4, #20]
 8007722:	1c43      	adds	r3, r0, #1
 8007724:	429a      	cmp	r2, r3
 8007726:	d004      	beq.n	8007732 <__swbuf_r+0x6e>
 8007728:	89a3      	ldrh	r3, [r4, #12]
 800772a:	07db      	lsls	r3, r3, #31
 800772c:	d5e1      	bpl.n	80076f2 <__swbuf_r+0x2e>
 800772e:	2e0a      	cmp	r6, #10
 8007730:	d1df      	bne.n	80076f2 <__swbuf_r+0x2e>
 8007732:	4621      	mov	r1, r4
 8007734:	4628      	mov	r0, r5
 8007736:	f7ff fd91 	bl	800725c <_fflush_r>
 800773a:	2800      	cmp	r0, #0
 800773c:	d0d9      	beq.n	80076f2 <__swbuf_r+0x2e>
 800773e:	e7d6      	b.n	80076ee <__swbuf_r+0x2a>

08007740 <__swsetup_r>:
 8007740:	b538      	push	{r3, r4, r5, lr}
 8007742:	4b29      	ldr	r3, [pc, #164]	@ (80077e8 <__swsetup_r+0xa8>)
 8007744:	4605      	mov	r5, r0
 8007746:	6818      	ldr	r0, [r3, #0]
 8007748:	460c      	mov	r4, r1
 800774a:	b118      	cbz	r0, 8007754 <__swsetup_r+0x14>
 800774c:	6a03      	ldr	r3, [r0, #32]
 800774e:	b90b      	cbnz	r3, 8007754 <__swsetup_r+0x14>
 8007750:	f7fd ffb0 	bl	80056b4 <__sinit>
 8007754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007758:	0719      	lsls	r1, r3, #28
 800775a:	d422      	bmi.n	80077a2 <__swsetup_r+0x62>
 800775c:	06da      	lsls	r2, r3, #27
 800775e:	d407      	bmi.n	8007770 <__swsetup_r+0x30>
 8007760:	2209      	movs	r2, #9
 8007762:	602a      	str	r2, [r5, #0]
 8007764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007768:	81a3      	strh	r3, [r4, #12]
 800776a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800776e:	e033      	b.n	80077d8 <__swsetup_r+0x98>
 8007770:	0758      	lsls	r0, r3, #29
 8007772:	d512      	bpl.n	800779a <__swsetup_r+0x5a>
 8007774:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007776:	b141      	cbz	r1, 800778a <__swsetup_r+0x4a>
 8007778:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800777c:	4299      	cmp	r1, r3
 800777e:	d002      	beq.n	8007786 <__swsetup_r+0x46>
 8007780:	4628      	mov	r0, r5
 8007782:	f7fe ff0d 	bl	80065a0 <_free_r>
 8007786:	2300      	movs	r3, #0
 8007788:	6363      	str	r3, [r4, #52]	@ 0x34
 800778a:	89a3      	ldrh	r3, [r4, #12]
 800778c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007790:	81a3      	strh	r3, [r4, #12]
 8007792:	2300      	movs	r3, #0
 8007794:	6063      	str	r3, [r4, #4]
 8007796:	6923      	ldr	r3, [r4, #16]
 8007798:	6023      	str	r3, [r4, #0]
 800779a:	89a3      	ldrh	r3, [r4, #12]
 800779c:	f043 0308 	orr.w	r3, r3, #8
 80077a0:	81a3      	strh	r3, [r4, #12]
 80077a2:	6923      	ldr	r3, [r4, #16]
 80077a4:	b94b      	cbnz	r3, 80077ba <__swsetup_r+0x7a>
 80077a6:	89a3      	ldrh	r3, [r4, #12]
 80077a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80077ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077b0:	d003      	beq.n	80077ba <__swsetup_r+0x7a>
 80077b2:	4621      	mov	r1, r4
 80077b4:	4628      	mov	r0, r5
 80077b6:	f000 f883 	bl	80078c0 <__smakebuf_r>
 80077ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077be:	f013 0201 	ands.w	r2, r3, #1
 80077c2:	d00a      	beq.n	80077da <__swsetup_r+0x9a>
 80077c4:	2200      	movs	r2, #0
 80077c6:	60a2      	str	r2, [r4, #8]
 80077c8:	6962      	ldr	r2, [r4, #20]
 80077ca:	4252      	negs	r2, r2
 80077cc:	61a2      	str	r2, [r4, #24]
 80077ce:	6922      	ldr	r2, [r4, #16]
 80077d0:	b942      	cbnz	r2, 80077e4 <__swsetup_r+0xa4>
 80077d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80077d6:	d1c5      	bne.n	8007764 <__swsetup_r+0x24>
 80077d8:	bd38      	pop	{r3, r4, r5, pc}
 80077da:	0799      	lsls	r1, r3, #30
 80077dc:	bf58      	it	pl
 80077de:	6962      	ldrpl	r2, [r4, #20]
 80077e0:	60a2      	str	r2, [r4, #8]
 80077e2:	e7f4      	b.n	80077ce <__swsetup_r+0x8e>
 80077e4:	2000      	movs	r0, #0
 80077e6:	e7f7      	b.n	80077d8 <__swsetup_r+0x98>
 80077e8:	20000028 	.word	0x20000028

080077ec <_raise_r>:
 80077ec:	291f      	cmp	r1, #31
 80077ee:	b538      	push	{r3, r4, r5, lr}
 80077f0:	4605      	mov	r5, r0
 80077f2:	460c      	mov	r4, r1
 80077f4:	d904      	bls.n	8007800 <_raise_r+0x14>
 80077f6:	2316      	movs	r3, #22
 80077f8:	6003      	str	r3, [r0, #0]
 80077fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077fe:	bd38      	pop	{r3, r4, r5, pc}
 8007800:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007802:	b112      	cbz	r2, 800780a <_raise_r+0x1e>
 8007804:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007808:	b94b      	cbnz	r3, 800781e <_raise_r+0x32>
 800780a:	4628      	mov	r0, r5
 800780c:	f000 f830 	bl	8007870 <_getpid_r>
 8007810:	4622      	mov	r2, r4
 8007812:	4601      	mov	r1, r0
 8007814:	4628      	mov	r0, r5
 8007816:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800781a:	f000 b817 	b.w	800784c <_kill_r>
 800781e:	2b01      	cmp	r3, #1
 8007820:	d00a      	beq.n	8007838 <_raise_r+0x4c>
 8007822:	1c59      	adds	r1, r3, #1
 8007824:	d103      	bne.n	800782e <_raise_r+0x42>
 8007826:	2316      	movs	r3, #22
 8007828:	6003      	str	r3, [r0, #0]
 800782a:	2001      	movs	r0, #1
 800782c:	e7e7      	b.n	80077fe <_raise_r+0x12>
 800782e:	2100      	movs	r1, #0
 8007830:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007834:	4620      	mov	r0, r4
 8007836:	4798      	blx	r3
 8007838:	2000      	movs	r0, #0
 800783a:	e7e0      	b.n	80077fe <_raise_r+0x12>

0800783c <raise>:
 800783c:	4b02      	ldr	r3, [pc, #8]	@ (8007848 <raise+0xc>)
 800783e:	4601      	mov	r1, r0
 8007840:	6818      	ldr	r0, [r3, #0]
 8007842:	f7ff bfd3 	b.w	80077ec <_raise_r>
 8007846:	bf00      	nop
 8007848:	20000028 	.word	0x20000028

0800784c <_kill_r>:
 800784c:	b538      	push	{r3, r4, r5, lr}
 800784e:	4d07      	ldr	r5, [pc, #28]	@ (800786c <_kill_r+0x20>)
 8007850:	2300      	movs	r3, #0
 8007852:	4604      	mov	r4, r0
 8007854:	4608      	mov	r0, r1
 8007856:	4611      	mov	r1, r2
 8007858:	602b      	str	r3, [r5, #0]
 800785a:	f7fa fa49 	bl	8001cf0 <_kill>
 800785e:	1c43      	adds	r3, r0, #1
 8007860:	d102      	bne.n	8007868 <_kill_r+0x1c>
 8007862:	682b      	ldr	r3, [r5, #0]
 8007864:	b103      	cbz	r3, 8007868 <_kill_r+0x1c>
 8007866:	6023      	str	r3, [r4, #0]
 8007868:	bd38      	pop	{r3, r4, r5, pc}
 800786a:	bf00      	nop
 800786c:	20000914 	.word	0x20000914

08007870 <_getpid_r>:
 8007870:	f7fa ba36 	b.w	8001ce0 <_getpid>

08007874 <__swhatbuf_r>:
 8007874:	b570      	push	{r4, r5, r6, lr}
 8007876:	460c      	mov	r4, r1
 8007878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787c:	2900      	cmp	r1, #0
 800787e:	b096      	sub	sp, #88	@ 0x58
 8007880:	4615      	mov	r5, r2
 8007882:	461e      	mov	r6, r3
 8007884:	da0d      	bge.n	80078a2 <__swhatbuf_r+0x2e>
 8007886:	89a3      	ldrh	r3, [r4, #12]
 8007888:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800788c:	f04f 0100 	mov.w	r1, #0
 8007890:	bf14      	ite	ne
 8007892:	2340      	movne	r3, #64	@ 0x40
 8007894:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007898:	2000      	movs	r0, #0
 800789a:	6031      	str	r1, [r6, #0]
 800789c:	602b      	str	r3, [r5, #0]
 800789e:	b016      	add	sp, #88	@ 0x58
 80078a0:	bd70      	pop	{r4, r5, r6, pc}
 80078a2:	466a      	mov	r2, sp
 80078a4:	f000 f848 	bl	8007938 <_fstat_r>
 80078a8:	2800      	cmp	r0, #0
 80078aa:	dbec      	blt.n	8007886 <__swhatbuf_r+0x12>
 80078ac:	9901      	ldr	r1, [sp, #4]
 80078ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80078b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80078b6:	4259      	negs	r1, r3
 80078b8:	4159      	adcs	r1, r3
 80078ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078be:	e7eb      	b.n	8007898 <__swhatbuf_r+0x24>

080078c0 <__smakebuf_r>:
 80078c0:	898b      	ldrh	r3, [r1, #12]
 80078c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078c4:	079d      	lsls	r5, r3, #30
 80078c6:	4606      	mov	r6, r0
 80078c8:	460c      	mov	r4, r1
 80078ca:	d507      	bpl.n	80078dc <__smakebuf_r+0x1c>
 80078cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	6123      	str	r3, [r4, #16]
 80078d4:	2301      	movs	r3, #1
 80078d6:	6163      	str	r3, [r4, #20]
 80078d8:	b003      	add	sp, #12
 80078da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078dc:	ab01      	add	r3, sp, #4
 80078de:	466a      	mov	r2, sp
 80078e0:	f7ff ffc8 	bl	8007874 <__swhatbuf_r>
 80078e4:	9f00      	ldr	r7, [sp, #0]
 80078e6:	4605      	mov	r5, r0
 80078e8:	4639      	mov	r1, r7
 80078ea:	4630      	mov	r0, r6
 80078ec:	f7fe fecc 	bl	8006688 <_malloc_r>
 80078f0:	b948      	cbnz	r0, 8007906 <__smakebuf_r+0x46>
 80078f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078f6:	059a      	lsls	r2, r3, #22
 80078f8:	d4ee      	bmi.n	80078d8 <__smakebuf_r+0x18>
 80078fa:	f023 0303 	bic.w	r3, r3, #3
 80078fe:	f043 0302 	orr.w	r3, r3, #2
 8007902:	81a3      	strh	r3, [r4, #12]
 8007904:	e7e2      	b.n	80078cc <__smakebuf_r+0xc>
 8007906:	89a3      	ldrh	r3, [r4, #12]
 8007908:	6020      	str	r0, [r4, #0]
 800790a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800790e:	81a3      	strh	r3, [r4, #12]
 8007910:	9b01      	ldr	r3, [sp, #4]
 8007912:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007916:	b15b      	cbz	r3, 8007930 <__smakebuf_r+0x70>
 8007918:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800791c:	4630      	mov	r0, r6
 800791e:	f000 f81d 	bl	800795c <_isatty_r>
 8007922:	b128      	cbz	r0, 8007930 <__smakebuf_r+0x70>
 8007924:	89a3      	ldrh	r3, [r4, #12]
 8007926:	f023 0303 	bic.w	r3, r3, #3
 800792a:	f043 0301 	orr.w	r3, r3, #1
 800792e:	81a3      	strh	r3, [r4, #12]
 8007930:	89a3      	ldrh	r3, [r4, #12]
 8007932:	431d      	orrs	r5, r3
 8007934:	81a5      	strh	r5, [r4, #12]
 8007936:	e7cf      	b.n	80078d8 <__smakebuf_r+0x18>

08007938 <_fstat_r>:
 8007938:	b538      	push	{r3, r4, r5, lr}
 800793a:	4d07      	ldr	r5, [pc, #28]	@ (8007958 <_fstat_r+0x20>)
 800793c:	2300      	movs	r3, #0
 800793e:	4604      	mov	r4, r0
 8007940:	4608      	mov	r0, r1
 8007942:	4611      	mov	r1, r2
 8007944:	602b      	str	r3, [r5, #0]
 8007946:	f7fa fa33 	bl	8001db0 <_fstat>
 800794a:	1c43      	adds	r3, r0, #1
 800794c:	d102      	bne.n	8007954 <_fstat_r+0x1c>
 800794e:	682b      	ldr	r3, [r5, #0]
 8007950:	b103      	cbz	r3, 8007954 <_fstat_r+0x1c>
 8007952:	6023      	str	r3, [r4, #0]
 8007954:	bd38      	pop	{r3, r4, r5, pc}
 8007956:	bf00      	nop
 8007958:	20000914 	.word	0x20000914

0800795c <_isatty_r>:
 800795c:	b538      	push	{r3, r4, r5, lr}
 800795e:	4d06      	ldr	r5, [pc, #24]	@ (8007978 <_isatty_r+0x1c>)
 8007960:	2300      	movs	r3, #0
 8007962:	4604      	mov	r4, r0
 8007964:	4608      	mov	r0, r1
 8007966:	602b      	str	r3, [r5, #0]
 8007968:	f7fa fa32 	bl	8001dd0 <_isatty>
 800796c:	1c43      	adds	r3, r0, #1
 800796e:	d102      	bne.n	8007976 <_isatty_r+0x1a>
 8007970:	682b      	ldr	r3, [r5, #0]
 8007972:	b103      	cbz	r3, 8007976 <_isatty_r+0x1a>
 8007974:	6023      	str	r3, [r4, #0]
 8007976:	bd38      	pop	{r3, r4, r5, pc}
 8007978:	20000914 	.word	0x20000914

0800797c <_init>:
 800797c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800797e:	bf00      	nop
 8007980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007982:	bc08      	pop	{r3}
 8007984:	469e      	mov	lr, r3
 8007986:	4770      	bx	lr

08007988 <_fini>:
 8007988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800798a:	bf00      	nop
 800798c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800798e:	bc08      	pop	{r3}
 8007990:	469e      	mov	lr, r3
 8007992:	4770      	bx	lr
