module module_0 (
    input logic [id_1 : id_1] id_2,
    input id_3
);
  logic id_4 (
      .id_2(id_3),
      .id_1(id_3),
      .id_1(id_2),
      .id_3(id_3)
  );
  always @(posedge id_2) if (1'd0) if (id_1) id_2 <= id_1;
  id_5 id_6 (
      .id_2(id_4),
      .id_4(id_3),
      .id_4(id_4),
      .id_2(id_3),
      .id_1(id_3),
      .id_3(id_2),
      .id_3(id_1),
      .id_3(id_3)
  );
endmodule
