<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jul 20 21:31:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  162.048MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            281 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            6 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[3]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.094ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.094ns physical path delay Packetiser/UART_Inst/SLICE_186 to Packetiser/UART_Inst/SLICE_182 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.829ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_186 to Packetiser/UART_Inst/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 Packetiser/UART_Inst/SLICE_186 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_186.Q1 to */SLICE_782.B0 Packetiser/UART_Inst/rxClkCount[3]
CTOF_DEL    ---     0.238 */SLICE_782.B0 to */SLICE_782.F0 Packetiser/UART_Inst/SLICE_782
ROUTE         1   e 0.908 */SLICE_782.F0 to */SLICE_737.A1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238 */SLICE_737.A1 to */SLICE_737.F1 Packetiser/UART_Inst/SLICE_737
ROUTE        14   e 0.908 */SLICE_737.F1 to */SLICE_734.C1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238 */SLICE_734.C1 to */SLICE_734.F1 Packetiser/UART_Inst/SLICE_734
ROUTE         5   e 0.908 */SLICE_734.F1 to   SLICE_759.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238   SLICE_759.B0 to   SLICE_759.F0 SLICE_759
ROUTE         1   e 0.908   SLICE_759.F0 to */SLICE_182.D1 Packetiser/UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 Packetiser/UART_Inst/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Report:  162.048MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            281 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_214 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_732.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_732.A0 to */SLICE_732.F0 Packetiser/SLICE_732
ROUTE         6   e 0.908 */SLICE_732.F0 to */SLICE_758.A1 Packetiser/N_708
CTOF_DEL    ---     0.238 */SLICE_758.A1 to */SLICE_758.F1 Packetiser/SLICE_758
ROUTE         1   e 0.908 */SLICE_758.F1 to */SLICE_214.B1 Packetiser/UART_TxData_13_0_iv_0_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_214.B1 to */SLICE_214.F1 Packetiser/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_213 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_732.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_732.A0 to */SLICE_732.F0 Packetiser/SLICE_732
ROUTE         6   e 0.908 */SLICE_732.F0 to */SLICE_758.A0 Packetiser/N_708
CTOF_DEL    ---     0.238 */SLICE_758.A0 to */SLICE_758.F0 Packetiser/SLICE_758
ROUTE         1   e 0.908 */SLICE_758.F0 to */SLICE_213.B1 Packetiser/UART_TxData_13_0_iv_0_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_213.B1 to */SLICE_213.F1 Packetiser/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_214 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_732.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_732.A0 to */SLICE_732.F0 Packetiser/SLICE_732
ROUTE         6   e 0.908 */SLICE_732.F0 to */SLICE_743.A0 Packetiser/N_708
CTOF_DEL    ---     0.238 */SLICE_743.A0 to */SLICE_743.F0 Packetiser/SLICE_743
ROUTE         1   e 0.908 */SLICE_743.F0 to */SLICE_214.C0 Packetiser/UART_TxData_13_0_iv_0_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_214.C0 to */SLICE_214.F0 Packetiser/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_212 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_732.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_732.A0 to */SLICE_732.F0 Packetiser/SLICE_732
ROUTE         6   e 0.908 */SLICE_732.F0 to */SLICE_757.A1 Packetiser/N_708
CTOF_DEL    ---     0.238 */SLICE_757.A1 to */SLICE_757.F1 Packetiser/SLICE_757
ROUTE         1   e 0.908 */SLICE_757.F1 to */SLICE_212.B1 Packetiser/UART_TxData_13_0_iv_0_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_212.B1 to */SLICE_212.F1 Packetiser/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_213 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_732.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_732.A0 to */SLICE_732.F0 Packetiser/SLICE_732
ROUTE         6   e 0.908 */SLICE_732.F0 to */SLICE_757.A0 Packetiser/N_708
CTOF_DEL    ---     0.238 */SLICE_757.A0 to */SLICE_757.F0 Packetiser/SLICE_757
ROUTE         1   e 0.908 */SLICE_757.F0 to */SLICE_213.C0 Packetiser/UART_TxData_13_0_iv_0_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Packetiser/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_211 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_743.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_743.A1 to */SLICE_743.F1 Packetiser/SLICE_743
ROUTE         6   e 0.908 */SLICE_743.F1 to */SLICE_732.B1 Packetiser/N_709
CTOF_DEL    ---     0.238 */SLICE_732.B1 to */SLICE_732.F1 Packetiser/SLICE_732
ROUTE         1   e 0.908 */SLICE_732.F1 to */SLICE_211.B1 Packetiser/UART_TxData_13_0_iv_0_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_211.B1 to */SLICE_211.F1 Packetiser/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.010ns delay ipReset to Packetiser/UART_Inst/SLICE_199 (3.933ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_88.FCI to */SLICE_88.FCO Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.001 */SLICE_88.FCO to */SLICE_87.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_87.FCI to */SLICE_87.FCO Packetiser/UART_Inst/SLICE_87
ROUTE         1   e 0.001 */SLICE_87.FCO to */SLICE_86.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_86.FCI to */SLICE_86.FCO Packetiser/UART_Inst/SLICE_86
ROUTE         1   e 0.001 */SLICE_86.FCO to */SLICE_85.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_85.FCI to *t/SLICE_85.F1 Packetiser/UART_Inst/SLICE_85
ROUTE         1   e 0.908 *t/SLICE_85.F1 to */SLICE_199.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_199.A0 to */SLICE_199.F0 Packetiser/UART_Inst/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    3.933   (53.7% logic, 46.3% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.008ns delay ipReset to Packetiser/UART_Inst/SLICE_199 (3.931ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_88.FCI to */SLICE_88.FCO Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.001 */SLICE_88.FCO to */SLICE_87.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_87.FCI to */SLICE_87.FCO Packetiser/UART_Inst/SLICE_87
ROUTE         1   e 0.001 */SLICE_87.FCO to */SLICE_86.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_86.FCI to */SLICE_86.FCO Packetiser/UART_Inst/SLICE_86
ROUTE         1   e 0.001 */SLICE_86.FCO to */SLICE_85.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 */SLICE_85.FCI to */SLICE_85.FCO Packetiser/UART_Inst/SLICE_85
ROUTE         1   e 0.001 */SLICE_85.FCO to */SLICE_84.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 */SLICE_84.FCI to *t/SLICE_84.F0 Packetiser/UART_Inst/SLICE_84
ROUTE         1   e 0.908 *t/SLICE_84.F0 to */SLICE_199.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_199.A1 to */SLICE_199.F1 Packetiser/UART_Inst/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    3.931   (53.7% logic, 46.3% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.942ns delay ipReset to Packetiser/UART_Inst/SLICE_198 (3.865ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_88.FCI to */SLICE_88.FCO Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.001 */SLICE_88.FCO to */SLICE_87.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_87.FCI to */SLICE_87.FCO Packetiser/UART_Inst/SLICE_87
ROUTE         1   e 0.001 */SLICE_87.FCO to */SLICE_86.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_86.FCI to *t/SLICE_86.F1 Packetiser/UART_Inst/SLICE_86
ROUTE         1   e 0.908 *t/SLICE_86.F1 to */SLICE_198.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_198.A0 to */SLICE_198.F0 Packetiser/UART_Inst/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    3.865   (52.9% logic, 47.1% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.940ns delay ipReset to Packetiser/UART_Inst/SLICE_198 (3.863ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_88.FCI to */SLICE_88.FCO Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.001 */SLICE_88.FCO to */SLICE_87.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_87.FCI to */SLICE_87.FCO Packetiser/UART_Inst/SLICE_87
ROUTE         1   e 0.001 */SLICE_87.FCO to */SLICE_86.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_86.FCI to */SLICE_86.FCO Packetiser/UART_Inst/SLICE_86
ROUTE         1   e 0.001 */SLICE_86.FCO to */SLICE_85.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_85.FCI to *t/SLICE_85.F0 Packetiser/UART_Inst/SLICE_85
ROUTE         1   e 0.908 *t/SLICE_85.F0 to */SLICE_198.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_198.A1 to */SLICE_198.F1 Packetiser/UART_Inst/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F1 to *SLICE_198.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    3.863   (52.9% logic, 47.1% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.874ns delay ipReset to Packetiser/UART_Inst/SLICE_197 (3.797ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_88.FCI to */SLICE_88.FCO Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.001 */SLICE_88.FCO to */SLICE_87.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_87.FCI to *t/SLICE_87.F1 Packetiser/UART_Inst/SLICE_87
ROUTE         1   e 0.908 *t/SLICE_87.F1 to */SLICE_197.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_197.A0 to */SLICE_197.F0 Packetiser/UART_Inst/SLICE_197
ROUTE         1   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.797   (52.1% logic, 47.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.872ns delay ipReset to Packetiser/UART_Inst/SLICE_197 (3.795ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_88.FCI to */SLICE_88.FCO Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.001 */SLICE_88.FCO to */SLICE_87.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_87.FCI to */SLICE_87.FCO Packetiser/UART_Inst/SLICE_87
ROUTE         1   e 0.001 */SLICE_87.FCO to */SLICE_86.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_86.FCI to *t/SLICE_86.F0 Packetiser/UART_Inst/SLICE_86
ROUTE         1   e 0.908 *t/SLICE_86.F0 to */SLICE_197.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_197.A1 to */SLICE_197.F1 Packetiser/UART_Inst/SLICE_197
ROUTE         1   e 0.001 */SLICE_197.F1 to *SLICE_197.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.795   (52.0% logic, 48.0% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.806ns delay ipReset to Packetiser/UART_Inst/SLICE_196 (3.729ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_88.FCI to *t/SLICE_88.F1 Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.908 *t/SLICE_88.F1 to */SLICE_196.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_196.A0 to */SLICE_196.F0 Packetiser/UART_Inst/SLICE_196
ROUTE         1   e 0.001 */SLICE_196.F0 to *SLICE_196.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.729   (51.2% logic, 48.8% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.804ns delay ipReset to Packetiser/UART_Inst/SLICE_196 (3.727ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_88.FCI to */SLICE_88.FCO Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.001 */SLICE_88.FCO to */SLICE_87.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_87.FCI to *t/SLICE_87.F0 Packetiser/UART_Inst/SLICE_87
ROUTE         1   e 0.908 *t/SLICE_87.F0 to */SLICE_196.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_196.A1 to */SLICE_196.F1 Packetiser/UART_Inst/SLICE_196
ROUTE         1   e 0.001 */SLICE_196.F1 to *SLICE_196.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.727   (51.2% logic, 48.8% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_264 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_725.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_725.D1 to */SLICE_725.F1 Streamer1/SLICE_725
ROUTE         1   e 0.232 */SLICE_725.F1 to */SLICE_725.A0 Streamer1/N_282
CTOF_DEL    ---     0.238 */SLICE_725.A0 to */SLICE_725.F0 Streamer1/SLICE_725
ROUTE         1   e 0.908 */SLICE_725.F0 to *SLICE_264.LSR Streamer1/fb (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.736ns delay ipReset to Packetiser/UART_Inst/SLICE_195 (3.659ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_89.B0 to */SLICE_89.FCO Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.001 */SLICE_89.FCO to */SLICE_88.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_88.FCI to *t/SLICE_88.F0 Packetiser/UART_Inst/SLICE_88
ROUTE         1   e 0.908 *t/SLICE_88.F0 to */SLICE_195.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 Packetiser/UART_Inst/SLICE_195
ROUTE         1   e 0.001 */SLICE_195.F1 to *SLICE_195.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.659   (50.3% logic, 49.7% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_215 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_742.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_742.D0 to */SLICE_742.F0 Packetiser/SLICE_742
ROUTE         5   e 0.908 */SLICE_742.F0 to */SLICE_215.A1 Packetiser/UART_TxSend_0_sqmuxa_1_i_o2_4_o2
CTOF_DEL    ---     0.238 */SLICE_215.A1 to */SLICE_215.F1 Packetiser/SLICE_215
ROUTE         1   e 0.232 */SLICE_215.F1 to */SLICE_215.A0 Packetiser/UART_TxSend_0_sqmuxa_1_i_0_0
CTOF_DEL    ---     0.238 */SLICE_215.A0 to */SLICE_215.F0 Packetiser/SLICE_215
ROUTE         1   e 0.001 */SLICE_215.F0 to *SLICE_215.DI0 Packetiser/fb_0 (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_216 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_163.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 Packetiser/SLICE_163
ROUTE         4   e 0.232 */SLICE_163.F0 to */SLICE_163.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_163.B1 to */SLICE_163.F1 Packetiser/SLICE_163
ROUTE         2   e 0.908 */SLICE_163.F1 to */SLICE_216.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_216.B0 to */SLICE_216.F0 Packetiser/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F0 to *SLICE_216.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_216 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_163.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 Packetiser/SLICE_163
ROUTE         4   e 0.232 */SLICE_163.F0 to */SLICE_163.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_163.B1 to */SLICE_163.F1 Packetiser/SLICE_163
ROUTE         2   e 0.908 */SLICE_163.F1 to */SLICE_216.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_216.A1 to */SLICE_216.F1 Packetiser/SLICE_216
ROUTE         1   e 0.001 */SLICE_216.F1 to *SLICE_216.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Control/SLICE_134 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_729.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_729.D1 to */SLICE_729.F1 Control/SLICE_729
ROUTE         5   e 0.232 */SLICE_729.F1 to */SLICE_729.A0 Control/opAddress_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_729.A0 to */SLICE_729.F0 Control/SLICE_729
ROUTE         1   e 0.908 */SLICE_729.F0 to */SLICE_134.B1 Control/N_653
CTOF_DEL    ---     0.238 */SLICE_134.B1 to */SLICE_134.F1 Control/SLICE_134
ROUTE         1   e 0.001 */SLICE_134.F1 to *SLICE_134.DI1 Control/State_nss[1] (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.312ns delay ipReset to Packetiser/UART_Inst/SLICE_195 (3.235ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *t/SLICE_89.B0 ipReset_c
CTOF1_DEL   ---     0.367 *t/SLICE_89.B0 to *t/SLICE_89.F1 Packetiser/UART_Inst/SLICE_89
ROUTE         1   e 0.908 *t/SLICE_89.F1 to */SLICE_195.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 Packetiser/UART_Inst/SLICE_195
ROUTE         1   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.235   (43.8% logic, 56.2% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_77 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_760.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_760.C1 to */SLICE_760.F1 Control/SLICE_760
ROUTE         5   e 0.908 */SLICE_760.F1 to */SLICE_77.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_183 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_736.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_736.C0 to */SLICE_736.F0 Packetiser/UART_Inst/SLICE_736
ROUTE         2   e 0.908 */SLICE_736.F0 to *SLICE_183.LSR Packetiser/UART_Inst/un1_ipReset_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_265 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_724.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_724.B0 to */SLICE_724.F0 Packetiser/SLICE_724
ROUTE         1   e 0.908 */SLICE_724.F0 to *SLICE_265.LSR Packetiser/fb (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_69 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_256.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.B1 to */SLICE_256.F1 Streamer1/SLICE_256
ROUTE         7   e 0.908 */SLICE_256.F1 to */SLICE_69.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_73 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_760.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_760.C1 to */SLICE_760.F1 Control/SLICE_760
ROUTE         5   e 0.908 */SLICE_760.F1 to */SLICE_73.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_93 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_784.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_784.A0 to */SLICE_784.F0 Packetiser/SLICE_784
ROUTE         4   e 0.908 */SLICE_784.F0 to */SLICE_93.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_182 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_753.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_753.A1 to */SLICE_753.F1 Packetiser/UART_Inst/SLICE_753
ROUTE         2   e 0.908 */SLICE_753.F1 to *SLICE_182.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_263 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_256.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.B1 to */SLICE_256.F1 Streamer1/SLICE_256
ROUTE         7   e 0.908 */SLICE_256.F1 to *SLICE_263.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_70 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_256.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.B1 to */SLICE_256.F1 Streamer1/SLICE_256
ROUTE         7   e 0.908 */SLICE_256.F1 to */SLICE_70.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_75 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_760.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_760.C1 to */SLICE_760.F1 Control/SLICE_760
ROUTE         5   e 0.908 */SLICE_760.F1 to */SLICE_75.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_95 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_784.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_784.A0 to */SLICE_784.F0 Packetiser/SLICE_784
ROUTE         4   e 0.908 */SLICE_784.F0 to */SLICE_95.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_76 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_760.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_760.C1 to */SLICE_760.F1 Control/SLICE_760
ROUTE         5   e 0.908 */SLICE_760.F1 to */SLICE_76.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_181 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_753.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_753.A1 to */SLICE_753.F1 Packetiser/UART_Inst/SLICE_753
ROUTE         2   e 0.908 */SLICE_753.F1 to *SLICE_181.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_163 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_794.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_794.B0 to */SLICE_794.F0 Packetiser/SLICE_794
ROUTE         1   e 0.908 */SLICE_794.F0 to *SLICE_163.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_280 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_163.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 Packetiser/SLICE_163
ROUTE         4   e 0.908 */SLICE_163.F0 to *SLICE_280.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_209 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_737.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_737.C0 to */SLICE_737.F0 Packetiser/UART_Inst/SLICE_737
ROUTE         1   e 0.908 */SLICE_737.F0 to *SLICE_209.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_71 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_256.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.B1 to */SLICE_256.F1 Streamer1/SLICE_256
ROUTE         7   e 0.908 */SLICE_256.F1 to */SLICE_71.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_96 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_784.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_784.A0 to */SLICE_784.F0 Packetiser/SLICE_784
ROUTE         4   e 0.908 */SLICE_784.F0 to */SLICE_96.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_67 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_256.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.B1 to */SLICE_256.F1 Streamer1/SLICE_256
ROUTE         7   e 0.908 */SLICE_256.F1 to */SLICE_67.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_184 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_736.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_736.C0 to */SLICE_736.F0 Packetiser/UART_Inst/SLICE_736
ROUTE         2   e 0.908 */SLICE_736.F0 to *SLICE_184.LSR Packetiser/UART_Inst/un1_ipReset_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_68 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_256.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.B1 to */SLICE_256.F1 Streamer1/SLICE_256
ROUTE         7   e 0.908 */SLICE_256.F1 to */SLICE_68.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_74 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_760.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_760.C1 to */SLICE_760.F1 Control/SLICE_760
ROUTE         5   e 0.908 */SLICE_760.F1 to */SLICE_74.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_66 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_256.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.B1 to */SLICE_256.F1 Streamer1/SLICE_256
ROUTE         7   e 0.908 */SLICE_256.F1 to */SLICE_66.LSR Streamer1/txClkCount_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_94 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_784.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_784.A0 to */SLICE_784.F0 Packetiser/SLICE_784
ROUTE         4   e 0.908 */SLICE_784.F0 to */SLICE_94.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_212 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_738.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_738.D1 to */SLICE_738.F1 Packetiser/SLICE_738
ROUTE         1   e 0.908 */SLICE_738.F1 to */SLICE_212.B0 Packetiser/UART_TxData_13_0_iv_0_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_212.B0 to */SLICE_212.F0 Packetiser/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_211 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_739.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_739.D1 to */SLICE_739.F1 Packetiser/SLICE_739
ROUTE         1   e 0.908 */SLICE_739.F1 to */SLICE_211.B0 Packetiser/UART_TxData_13_0_iv_0_0_1[0]
CTOF_DEL    ---     0.238 */SLICE_211.B0 to */SLICE_211.F0 Packetiser/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_277 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_749.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_749.C1 to */SLICE_749.F1 Packetiser/SLICE_749
ROUTE         4   e 0.908 */SLICE_749.F1 to */SLICE_277.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_141 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_141.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_145 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_145.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_268 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_268.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_272 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_788.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_788.C0 to */SLICE_788.F0 Packetiser/SLICE_788
ROUTE         4   e 0.908 */SLICE_788.F0 to */SLICE_272.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_785 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_785.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_260 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_257.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.C1 to */SLICE_257.F1 Streamer1/SLICE_257
ROUTE         4   e 0.908 */SLICE_257.F1 to */SLICE_260.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_120 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_120.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_288 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_746.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_746.A0 to */SLICE_746.F0 Control/SLICE_746
ROUTE         8   e 0.908 */SLICE_746.F0 to */SLICE_288.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_137 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_137.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_174 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_789.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_789.C0 to */SLICE_789.F0 Packetiser/SLICE_789
ROUTE         4   e 0.908 */SLICE_789.F0 to */SLICE_174.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_283 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_746.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_746.A0 to */SLICE_746.F0 Control/SLICE_746
ROUTE         8   e 0.908 */SLICE_746.F0 to */SLICE_283.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_132 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_132.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_213 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_742.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_742.D0 to */SLICE_742.F0 Packetiser/SLICE_742
ROUTE         5   e 0.908 */SLICE_742.F0 to */SLICE_213.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2_4_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_293 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_730.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_730.D0 to */SLICE_730.F0 Control/SLICE_730
ROUTE         4   e 0.908 */SLICE_730.F0 to */SLICE_293.CE Control/N_74_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_201 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_751.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_751.C1 to */SLICE_751.F1 Packetiser/UART_Inst/SLICE_751
ROUTE         4   e 0.908 */SLICE_751.F1 to */SLICE_201.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_191 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_734.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_734.B0 to */SLICE_734.F0 Packetiser/UART_Inst/SLICE_734
ROUTE         4   e 0.908 */SLICE_734.F0 to */SLICE_191.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_205 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_209.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 Packetiser/UART_Inst/SLICE_209
ROUTE         5   e 0.908 */SLICE_209.F0 to */SLICE_205.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_164 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_164.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_168 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_168.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_177 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_177.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_297 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_787.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_787.C0 to */SLICE_787.F0 Packetiser/SLICE_787
ROUTE         4   e 0.908 */SLICE_787.F0 to */SLICE_297.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_128 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_128.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_124 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_124.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_116 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_729.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_729.D1 to */SLICE_729.F1 Control/SLICE_729
ROUTE         5   e 0.908 */SLICE_729.F1 to */SLICE_116.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_273 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_788.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_788.C0 to */SLICE_788.F0 Packetiser/SLICE_788
ROUTE         4   e 0.908 */SLICE_788.F0 to */SLICE_273.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_294 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_730.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_730.D0 to */SLICE_730.F0 Control/SLICE_730
ROUTE         4   e 0.908 */SLICE_730.F0 to */SLICE_294.CE Control/N_74_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_258 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_257.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.C1 to */SLICE_257.F1 Streamer1/SLICE_257
ROUTE         4   e 0.908 */SLICE_257.F1 to */SLICE_258.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_281 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_746.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_746.A0 to */SLICE_746.F0 Control/SLICE_746
ROUTE         8   e 0.908 */SLICE_746.F0 to */SLICE_281.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_123 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_123.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_139 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_139.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_259 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_257.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.C1 to */SLICE_257.F1 Streamer1/SLICE_257
ROUTE         4   e 0.908 */SLICE_257.F1 to */SLICE_259.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_287 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_746.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_746.A0 to */SLICE_746.F0 Control/SLICE_746
ROUTE         8   e 0.908 */SLICE_746.F0 to */SLICE_287.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_142 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_142.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_121 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_121.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_125 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_125.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_266 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_266.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_114 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_729.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_729.D1 to */SLICE_729.F1 Control/SLICE_729
ROUTE         5   e 0.908 */SLICE_729.F1 to */SLICE_114.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_126 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_126.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_127 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_127.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_129 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_129.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_122 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_122.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_130 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_130.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_292 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_730.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_730.D0 to */SLICE_730.F0 Control/SLICE_730
ROUTE         4   e 0.908 */SLICE_730.F0 to */SLICE_292.CE Control/N_74_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_131 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_131.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_136 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_136.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_140 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_140.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_133 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_133.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_295 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_787.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_787.C0 to */SLICE_787.F0 Packetiser/SLICE_787
ROUTE         4   e 0.908 */SLICE_787.F0 to */SLICE_295.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_282 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_746.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_746.A0 to */SLICE_746.F0 Control/SLICE_746
ROUTE         8   e 0.908 */SLICE_746.F0 to */SLICE_282.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_212 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_742.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_742.D0 to */SLICE_742.F0 Packetiser/SLICE_742
ROUTE         5   e 0.908 */SLICE_742.F0 to */SLICE_212.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2_4_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_200 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_751.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_751.C1 to */SLICE_751.F1 Packetiser/UART_Inst/SLICE_751
ROUTE         4   e 0.908 */SLICE_751.F1 to */SLICE_200.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_190 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_734.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_734.B0 to */SLICE_734.F0 Packetiser/UART_Inst/SLICE_734
ROUTE         4   e 0.908 */SLICE_734.F0 to */SLICE_190.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_743 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_752.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_752.C1 to */SLICE_752.F1 Packetiser/UART_Inst/SLICE_752
ROUTE         1   e 0.908 */SLICE_752.F1 to */SLICE_743.CE Packetiser/UART_Inst/N_38 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_143 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_143.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_144 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_144.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_267 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_267.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_284 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_746.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_746.A0 to */SLICE_746.F0 Control/SLICE_746
ROUTE         8   e 0.908 */SLICE_746.F0 to */SLICE_284.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_261 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_257.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.C1 to */SLICE_257.F1 Streamer1/SLICE_257
ROUTE         4   e 0.908 */SLICE_257.F1 to */SLICE_261.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_202 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_751.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_751.C1 to */SLICE_751.F1 Packetiser/UART_Inst/SLICE_751
ROUTE         4   e 0.908 */SLICE_751.F1 to */SLICE_202.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_192 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_734.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_734.B0 to */SLICE_734.F0 Packetiser/UART_Inst/SLICE_734
ROUTE         4   e 0.908 */SLICE_734.F0 to */SLICE_192.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_165 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_165.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_167 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_167.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_286 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_746.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_746.A0 to */SLICE_746.F0 Control/SLICE_746
ROUTE         8   e 0.908 */SLICE_746.F0 to */SLICE_286.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_269 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_269.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_206 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_209.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 Packetiser/UART_Inst/SLICE_209
ROUTE         5   e 0.908 */SLICE_209.F0 to */SLICE_206.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_169 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_169.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_171 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_171.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_291 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_730.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_730.D0 to */SLICE_730.F0 Control/SLICE_730
ROUTE         4   e 0.908 */SLICE_730.F0 to */SLICE_291.CE Control/N_74_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_178 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_178.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_211 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_742.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_742.D0 to */SLICE_742.F0 Packetiser/SLICE_742
ROUTE         5   e 0.908 */SLICE_742.F0 to */SLICE_211.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2_4_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_209 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_733.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_733.A0 to */SLICE_733.F0 Packetiser/UART_Inst/SLICE_733
ROUTE         1   e 0.908 */SLICE_733.F0 to */SLICE_209.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_203 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_751.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_751.C1 to */SLICE_751.F1 Packetiser/UART_Inst/SLICE_751
ROUTE         4   e 0.908 */SLICE_751.F1 to */SLICE_203.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_193 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_734.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_734.B0 to */SLICE_734.F0 Packetiser/UART_Inst/SLICE_734
ROUTE         4   e 0.908 */SLICE_734.F0 to */SLICE_193.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_207 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_209.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 Packetiser/UART_Inst/SLICE_209
ROUTE         5   e 0.908 */SLICE_209.F0 to */SLICE_207.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_166 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_166.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_170 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_170.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_179 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_179.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_296 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_787.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_787.C0 to */SLICE_787.F0 Packetiser/SLICE_787
ROUTE         4   e 0.908 */SLICE_787.F0 to */SLICE_296.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_115 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_729.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_729.D1 to */SLICE_729.F1 Control/SLICE_729
ROUTE         5   e 0.908 */SLICE_729.F1 to */SLICE_115.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_275 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_786.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_786.B0 to */SLICE_786.F0 Packetiser/SLICE_786
ROUTE         2   e 0.908 */SLICE_786.F0 to */SLICE_275.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_276 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_749.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_749.C1 to */SLICE_749.F1 Packetiser/SLICE_749
ROUTE         4   e 0.908 */SLICE_749.F1 to */SLICE_276.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_173 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_789.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_789.C0 to */SLICE_789.F0 Packetiser/SLICE_789
ROUTE         4   e 0.908 */SLICE_789.F0 to */SLICE_173.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_135 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_135.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_279 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_749.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_749.C1 to */SLICE_749.F1 Packetiser/SLICE_749
ROUTE         4   e 0.908 */SLICE_749.F1 to */SLICE_279.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_298 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_787.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_787.C0 to */SLICE_787.F0 Packetiser/SLICE_787
ROUTE         4   e 0.908 */SLICE_787.F0 to */SLICE_298.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_175 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_789.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_789.C0 to */SLICE_789.F0 Packetiser/SLICE_789
ROUTE         4   e 0.908 */SLICE_789.F0 to */SLICE_175.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_176 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_789.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_789.C0 to */SLICE_789.F0 Packetiser/SLICE_789
ROUTE         4   e 0.908 */SLICE_789.F0 to */SLICE_176.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_180 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_740.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_740.C1 to */SLICE_740.F1 Packetiser/SLICE_740
ROUTE        13   e 0.908 */SLICE_740.F1 to */SLICE_180.CE Packetiser/N_44_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_271 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_788.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_788.C0 to */SLICE_788.F0 Packetiser/SLICE_788
ROUTE         4   e 0.908 */SLICE_788.F0 to */SLICE_271.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_138 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_138.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_278 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_749.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_749.C1 to */SLICE_749.F1 Packetiser/SLICE_749
ROUTE         4   e 0.908 */SLICE_749.F1 to */SLICE_278.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_214 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_742.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_742.D0 to */SLICE_742.F0 Packetiser/SLICE_742
ROUTE         5   e 0.908 */SLICE_742.F0 to */SLICE_214.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2_4_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_274 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_788.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_788.C0 to */SLICE_788.F0 Packetiser/SLICE_788
ROUTE         4   e 0.908 */SLICE_788.F0 to */SLICE_274.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_146 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_759.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_759.B1 to   SLICE_759.F1 SLICE_759
ROUTE        16   e 0.908   SLICE_759.F1 to */SLICE_146.CE Control/N_36_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_208 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_209.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 Packetiser/UART_Inst/SLICE_209
ROUTE         5   e 0.908 */SLICE_209.F0 to */SLICE_208.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_117 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_729.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_729.D1 to */SLICE_729.F1 Control/SLICE_729
ROUTE         5   e 0.908 */SLICE_729.F1 to */SLICE_117.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_289 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_746.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_746.A0 to */SLICE_746.F0 Control/SLICE_746
ROUTE         8   e 0.908 */SLICE_746.F0 to */SLICE_289.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_118 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_118.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_119 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_761.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_761.D1 to */SLICE_761.F1 Control/SLICE_761
ROUTE        16   e 0.908 */SLICE_761.F1 to */SLICE_119.CE Control/un1_OutputData_0_sqmuxa_0_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_280 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_786.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_786.B0 to */SLICE_786.F0 Packetiser/SLICE_786
ROUTE         2   e 0.908 */SLICE_786.F0 to */SLICE_280.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.071ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_735.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_735.C0 to */SLICE_735.F0 Packetiser/UART_Inst/SLICE_735
ROUTE         1   e 0.908 */SLICE_735.F0 to *_Tx_MGIOL.LSR N_128_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.068ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_163.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 Packetiser/SLICE_163
ROUTE         4   e 0.908 */SLICE_163.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.967ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_781.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_781.C0 to */SLICE_781.F0 Packetiser/UART_Inst/SLICE_781
ROUTE         1   e 0.908 */SLICE_781.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.909ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_780.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_780.B0 to */SLICE_780.F0 Packetiser/UART_Inst/SLICE_780
ROUTE         1   e 0.908 */SLICE_780.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.904ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_741.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_741.A0 to */SLICE_741.F0 Packetiser/SLICE_741
ROUTE         1   e 0.908 */SLICE_741.F0 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Streamer1/SLICE_264 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_264.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 Streamer1/SLICE_264
ROUTE         1   e 0.232 */SLICE_264.F1 to */SLICE_264.A0 Streamer1/N_656
CTOF_DEL    ---     0.238 */SLICE_264.A0 to */SLICE_264.F0 Streamer1/SLICE_264
ROUTE         1   e 0.001 */SLICE_264.F0 to *SLICE_264.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Packetiser/SLICE_218 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_218.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_218.D1 to */SLICE_218.F1 Packetiser/SLICE_218
ROUTE         1   e 0.232 */SLICE_218.F1 to */SLICE_218.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Packetiser/SLICE_218
ROUTE         1   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[0] to Register/SLICE_229 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_229.C0 ipBtn_c[0]
CTOOFX_DEL  ---     0.399 */SLICE_229.C0 to *LICE_229.OFX0 Register/SLICE_229
ROUTE         1   e 0.001 *LICE_229.OFX0 to *SLICE_229.DI0 Register/N_546 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[1] to Register/SLICE_230 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_230.C0 ipBtn_c[1]
CTOOFX_DEL  ---     0.399 */SLICE_230.C0 to *LICE_230.OFX0 Register/SLICE_230
ROUTE         1   e 0.001 *LICE_230.OFX0 to *SLICE_230.DI0 Register/N_547 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[2] to Register/SLICE_231 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_231.C0 ipBtn_c[2]
CTOOFX_DEL  ---     0.399 */SLICE_231.C0 to *LICE_231.OFX0 Register/SLICE_231
ROUTE         1   e 0.001 *LICE_231.OFX0 to *SLICE_231.DI0 Register/N_548 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[3] to Register/SLICE_232 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_232.C0 ipBtn_c[3]
CTOOFX_DEL  ---     0.399 */SLICE_232.C0 to *LICE_232.OFX0 Register/SLICE_232
ROUTE         1   e 0.001 *LICE_232.OFX0 to *SLICE_232.DI0 Register/N_549 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_128 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_128.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_173 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_173.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_277 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_277.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_3 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *1/SLICE_3.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_272 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_272.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_23 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_23.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_215 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_215.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_120 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_120.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_296 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_296.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_124 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_124.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_279 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_279.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_295 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_295.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_1 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *1/SLICE_1.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_21 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_21.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_127 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_127.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_118 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_118.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_24 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_24.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_121 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_121.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_125 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_125.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_129 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_129.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_174 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_174.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_155 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_155.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_175 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_175.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_4 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *1/SLICE_4.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_176 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_176.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_271 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_271.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_119 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_119.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_273 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_273.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_276 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_276.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_122 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_122.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_22 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_22.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_2 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *1/SLICE_2.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_256 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_256.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_278 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_278.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_257 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_257.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_274 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_274.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_162 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_162.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_297 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_297.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_126 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_126.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_743 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_743.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_123 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_123.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_298 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *SLICE_298.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_100 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_100.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_101 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_101.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_102 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_102.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_103 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_103.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_104 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_104.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_105 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_105.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_106 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_106.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_107 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_107.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_108 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_108.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_109 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_109.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_110 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_110.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_111 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_111.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_112 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_112.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_113 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_113.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_248 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to  SLICE_248.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_98 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_98.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_99 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_99.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_147 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_147.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_147.D0 to */SLICE_147.F0 Control/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F0 to *SLICE_147.DI0 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_193 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_193.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_193.C0 to */SLICE_193.F0 Packetiser/UART_Inst/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_221 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_221.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.D1 to */SLICE_221.F1 Packetiser/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F1 to *SLICE_221.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_204 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_204.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_204.D0 to */SLICE_204.F0 Packetiser/UART_Inst/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F0 to *SLICE_204.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_219 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_219.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_219.D1 to */SLICE_219.F1 Packetiser/SLICE_219
ROUTE         1   e 0.001 */SLICE_219.F1 to *SLICE_219.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_130 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_130.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_130.C1 to */SLICE_130.F1 Control/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 Control/OutputData_RNO[25] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_203 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_203.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_203.C1 to */SLICE_203.F1 Packetiser/UART_Inst/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F1 to *SLICE_203.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_132 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_132.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_132.C1 to */SLICE_132.F1 Control/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F1 to *SLICE_132.DI1 Control/OutputData_RNO[29] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_280 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_280.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 Packetiser/SLICE_280
ROUTE         1   e 0.001 */SLICE_280.F0 to *SLICE_280.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_201 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_201.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.D1 to */SLICE_201.F1 Packetiser/UART_Inst/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F1 to *SLICE_201.DI1 Packetiser/UART_Inst/N_369_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_191 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_191.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.C0 to */SLICE_191.F0 Packetiser/UART_Inst/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F0 to *SLICE_191.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_134 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_134.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_134.D0 to */SLICE_134.F0 Control/SLICE_134
ROUTE         1   e 0.001 */SLICE_134.F0 to *SLICE_134.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_147 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_147.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_147.D1 to */SLICE_147.F1 Control/SLICE_147
ROUTE         1   e 0.001 */SLICE_147.F1 to *SLICE_147.DI1 Control/N_33s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_191 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_191.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_191.C1 to */SLICE_191.F1 Packetiser/UART_Inst/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F1 to *SLICE_191.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_133 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_133.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_133.C1 to */SLICE_133.F1 Control/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F1 to *SLICE_133.DI1 Control/OutputData_RNO[31] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_202 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_202.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D1 to */SLICE_202.F1 Packetiser/UART_Inst/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F1 to *SLICE_202.DI1 Packetiser/UART_Inst/N_365_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_190 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_190.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_190.C0 to */SLICE_190.F0 Packetiser/UART_Inst/SLICE_190
ROUTE         1   e 0.001 */SLICE_190.F0 to *SLICE_190.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_192 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_192.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.C0 to */SLICE_192.F0 Packetiser/UART_Inst/SLICE_192
ROUTE         1   e 0.001 */SLICE_192.F0 to *SLICE_192.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_201 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_201.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.D0 to */SLICE_201.F0 Packetiser/UART_Inst/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 Packetiser/UART_Inst/N_371_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_203 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_203.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 Packetiser/UART_Inst/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F0 to *SLICE_203.DI0 Packetiser/UART_Inst/N_363_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_190 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_190.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_190.C1 to */SLICE_190.F1 Packetiser/UART_Inst/SLICE_190
ROUTE         1   e 0.001 */SLICE_190.F1 to *SLICE_190.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_131 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_131.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_131.C0 to */SLICE_131.F0 Control/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 Control/OutputData_RNO[26] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_219 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_219.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_219.C0 to */SLICE_219.F0 Packetiser/SLICE_219
ROUTE         1   e 0.001 */SLICE_219.F0 to *SLICE_219.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_133 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_133.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_133.C0 to */SLICE_133.F0 Control/SLICE_133
ROUTE         1   e 0.001 */SLICE_133.F0 to *SLICE_133.DI0 Control/OutputData_RNO[30] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_130 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_130.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_130.C0 to */SLICE_130.F0 Control/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 Control/OutputData_RNO[24] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_209 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_209.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 Packetiser/UART_Inst/SLICE_209
ROUTE         5   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_193 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_193.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 Packetiser/UART_Inst/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F1 to *SLICE_193.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_220 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_220.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_220.D0 to */SLICE_220.F0 Packetiser/SLICE_220
ROUTE         1   e 0.001 */SLICE_220.F0 to *SLICE_220.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_217 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_217.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_217.D0 to */SLICE_217.F0 Packetiser/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F0 to *SLICE_217.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_220 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_220.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_220.D1 to */SLICE_220.F1 Packetiser/SLICE_220
ROUTE         1   e 0.001 */SLICE_220.F1 to *SLICE_220.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_217 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_217.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_217.D1 to */SLICE_217.F1 Packetiser/SLICE_217
ROUTE         1   e 0.001 */SLICE_217.F1 to *SLICE_217.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_221 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_221.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_221.D0 to */SLICE_221.F0 Packetiser/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F0 to *SLICE_221.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_265 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_265.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_265.C0 to */SLICE_265.F0 Packetiser/SLICE_265
ROUTE         1   e 0.001 */SLICE_265.F0 to *SLICE_265.DI0 Packetiser/N_244_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_194 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_194.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_194.D0 to */SLICE_194.F0 Packetiser/UART_Inst/SLICE_194
ROUTE         1   e 0.001 */SLICE_194.F0 to *SLICE_194.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_275 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_275.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.D0 to */SLICE_275.F0 Packetiser/SLICE_275
ROUTE         1   e 0.001 */SLICE_275.F0 to *SLICE_275.DI0 Packetiser/N_131_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_163 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_163.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_163.B0 to */SLICE_163.F0 Packetiser/SLICE_163
ROUTE         4   e 0.001 */SLICE_163.F0 to *SLICE_163.DI0 Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_200 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_200.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Packetiser/UART_Inst/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 Packetiser/UART_Inst/N_373_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_202 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_202.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D0 to */SLICE_202.F0 Packetiser/UART_Inst/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 Packetiser/UART_Inst/N_367_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_131 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_131.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_131.C1 to */SLICE_131.F1 Control/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F1 to *SLICE_131.DI1 Control/OutputData_RNO[27] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_257 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_257.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.A0 to */SLICE_257.F0 Streamer1/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F0 to *SLICE_257.DI0 Streamer1/N_278_i_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_132 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_132.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_132.C0 to */SLICE_132.F0 Control/SLICE_132
ROUTE         1   e 0.001 */SLICE_132.F0 to *SLICE_132.DI0 Control/OutputData_RNO[28] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_262 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_262.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_262.C0 to */SLICE_262.F0 Streamer1/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F0 to *SLICE_262.DI0 Streamer1/N_26s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_200 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_200.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.D0 to */SLICE_200.F0 Packetiser/UART_Inst/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Packetiser/UART_Inst/N_375_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_192 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_192.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_192.C1 to */SLICE_192.F1 Packetiser/UART_Inst/SLICE_192
ROUTE         1   e 0.001 */SLICE_192.F1 to *SLICE_192.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_253 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to   SLICE_253.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_253.A0 to   SLICE_253.F0 SLICE_253
ROUTE         1   e 0.001   SLICE_253.F0 to  SLICE_253.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_285 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_285.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_186 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_186.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_290 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_290.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_188 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_188.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_270 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_270.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_189 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_189.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_185 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_185.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_187 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to */SLICE_187.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.922ns delay ipReset to ipUART_Rx_MGIOL (1.721ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMI_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *PWMI_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMQ_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to *PWMQ_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWM_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       185   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            6 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay NCO1/Sine/SLICE_228 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_228.CLK to */SLICE_228.Q0 NCO1/Sine/SLICE_228 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_228.Q0 to */SLICE_762.A0 Q[16]
CTOF_DEL    ---     0.238 */SLICE_762.A0 to */SLICE_762.F0 NCO1/Sine/SLICE_762
ROUTE         1   e 0.908 */SLICE_762.F0 to       38.PADDO Q_i[16]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay NCO1/Sine/SLICE_228 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_228.CLK to */SLICE_228.Q1 NCO1/Sine/SLICE_228 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_228.Q1 to */SLICE_763.A0 Q[17]
CTOF_DEL    ---     0.238 */SLICE_763.A0 to */SLICE_763.F0 NCO1/Sine/SLICE_763
ROUTE         1   e 0.908 */SLICE_763.F0 to       37.PADDO Q_i[17]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  162.048 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 257
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_1.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_2.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_3.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_4.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_21.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_22.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_27.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_43.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_44.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_45.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_46.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_47.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_48.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_49.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_50.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_51.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_52.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_53.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_98.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_99.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_100.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_101.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_102.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_103.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_104.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_105.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_106.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_107.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_108.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_109.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_110.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_111.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_112.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_113.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_135.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_136.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_137.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_138.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_139.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_140.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_141.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_142.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_143.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_144.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_145.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_146.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_155.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_161.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWM1/SLICE_162.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_164.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_165.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_166.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_167.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_168.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_169.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_170.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_171.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_179.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_180.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_217.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_229.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_230.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_231.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_232.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_233.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_234.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_235.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_236.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_237.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_238.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_239.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_240.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_241.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_242.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_243.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_244.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_245.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_246.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_247.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_248.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_253.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_258.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_259.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_260.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_261.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_266.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_267.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_268.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_269.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_276.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_277.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_278.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_279.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_281.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_282.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_283.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_284.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_286.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_287.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_288.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_289.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_291.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_292.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_293.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_294.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_295.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_296.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_297.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_298.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_253.F0 to        SLICE_253.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_1.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_2.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_3.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_4.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_21.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_22.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_23.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_24.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_84.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_85.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_85.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_86.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_86.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_87.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_87.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_88.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_88.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_89.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_89.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_98.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_99.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_100.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_101.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_102.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_103.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_104.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_105.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_106.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_107.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_108.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_109.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_110.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_111.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_112.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_113.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_118.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_119.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_120.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_121.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_122.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_123.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_124.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_125.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_126.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_127.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_128.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_129.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_130.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_130.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_131.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_131.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_132.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_132.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_133.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_133.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_134.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_134.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_147.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_147.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_155.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   PWM1/SLICE_162.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_163.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_173.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_174.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_175.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_176.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_185.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_186.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_187.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_188.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_189.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_190.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_190.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_191.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_191.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_192.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_192.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_193.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_193.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_194.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_195.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_195.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_196.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_196.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_197.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_197.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_198.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_198.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_199.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_199.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_200.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_200.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_201.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_201.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_202.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_202.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_203.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_203.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_204.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_209.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_215.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_216.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_217.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_217.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_218.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_219.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_219.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_220.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_220.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_221.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_221.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_248.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_253.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_256.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_256.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_257.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_257.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_257.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_262.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_264.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_264.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_265.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_270.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_271.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_272.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_273.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_274.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_275.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_276.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_277.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_278.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_279.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_280.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_280.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_285.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_290.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_295.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_296.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_297.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_298.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_724.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_725.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_729.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_730.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_732.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_733.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_734.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_735.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_736.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_737.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_738.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_739.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_740.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_741.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_742.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_743.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_743.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_746.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_747.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_749.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_751.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_752.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_753.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_759.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_760.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_761.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_780.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_781.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_784.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_786.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_787.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_788.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_789.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_792.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_794.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns O1/Sine/SLICE_228.Q1 to O1/Sine/SLICE_763.A0 Q[17]
  e 0.908ns O1/Sine/SLICE_228.Q0 to O1/Sine/SLICE_762.A0 Q[16]
  e 0.908ns O1/Sine/SLICE_762.F0 to       opLED[6].PADDO Q_i[16]
  e 0.908ns O1/Sine/SLICE_763.F0 to       opLED[7].PADDO Q_i[17]
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_232.C0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_231.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_230.C0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_229.C0 ipBtn_c[0]
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6681 paths, 1 nets, and 5588 connections (94.70% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jul 20 21:31:58 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_182 to Packetiser/UART_Inst/SLICE_182 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_182 to Packetiser/UART_Inst/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_182.CLK to */SLICE_182.Q0 Packetiser/UART_Inst/SLICE_182 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_182.Q0 to */SLICE_182.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_182.B1 to */SLICE_182.F1 Packetiser/UART_Inst/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 257
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.001ns         SLICE_253.F0 to        SLICE_253.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_1.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_2.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_3.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_4.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_21.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_22.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_23.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_24.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_84.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_85.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_85.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_86.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_86.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_87.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_87.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_88.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_88.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_89.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_89.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_98.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_99.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_100.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_101.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_102.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_103.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_104.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_105.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_106.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_107.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_108.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_109.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_110.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_111.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_112.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_113.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_118.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_119.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_120.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_121.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_122.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_123.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_124.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_125.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_126.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_127.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_128.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_129.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_130.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_130.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_131.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_131.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_132.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_132.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_133.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_133.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_134.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_134.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_147.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_147.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_155.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   PWM1/SLICE_162.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_163.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_173.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_174.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_175.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_176.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_185.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_186.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_187.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_188.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_189.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_190.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_190.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_191.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_191.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_192.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_192.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_193.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_193.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_194.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_195.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_195.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_196.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_196.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_197.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_197.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_198.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_198.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_199.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_199.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_200.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_200.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_201.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_201.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_202.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_202.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_203.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_203.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_204.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_209.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_215.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_216.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_217.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_217.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_218.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_219.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_219.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_220.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_220.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_221.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_221.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_248.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_253.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_256.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_256.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_257.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_257.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_257.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_262.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_264.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_264.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_265.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_270.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_271.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_272.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_273.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_274.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_275.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_276.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_277.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_278.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_279.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_280.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_280.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_285.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_290.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_295.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_296.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_297.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_298.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_724.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_725.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_729.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_730.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_732.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_733.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_734.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_735.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_736.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_737.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_738.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_739.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_740.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_741.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_742.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_743.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_743.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_746.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_747.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_749.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_751.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_752.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_753.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_759.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_760.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_761.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_780.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_781.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_784.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_786.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_787.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_788.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_789.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_792.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_794.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns O1/Sine/SLICE_228.Q1 to O1/Sine/SLICE_763.A0 Q[17]
  e 0.450ns O1/Sine/SLICE_228.Q0 to O1/Sine/SLICE_762.A0 Q[16]
  e 0.450ns O1/Sine/SLICE_762.F0 to       opLED[6].PADDO Q_i[16]
  e 0.450ns O1/Sine/SLICE_763.F0 to       opLED[7].PADDO Q_i[17]
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_232.C0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_231.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_230.C0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_229.C0 ipBtn_c[0]
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6681 paths, 1 nets, and 5701 connections (96.61% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
