--- verilog_synth_clean.tmp	2025-08-16 09:55:44.593277839 -0700
+++ uhdm_synth_clean.tmp	2025-08-16 09:55:44.593277839 -0700
@@ -14,6 +14,7 @@
 (* src = "dut.sv:4.18-4.23" *)
 input rst_n;
 wire rst_n;
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:9.5-15.8" *)
 \$_DFF_PN0_  q_reg /* _0_ */ (
