INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sources_1/new/HA.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2458] undeclared symbol s1, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sources_1/new/fulladder.v:26]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sources_1/new/fulladder.v:26]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sources_1/new/fulladder.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.srcs/sim_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/Full_Adder/Full_Adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
