vendor_name = ModelSim
source_file = 1, D:/egg/I/ep4c_uart 27m/uart_tx.v
source_file = 1, D:/egg/I/ep4c_uart 27m/uart_rx.v
source_file = 1, D:/egg/I/ep4c_uart 27m/clk_div.v
source_file = 1, D:/egg/I/ep4c_uart 27m/uart_test.v
source_file = 1, D:/egg/I/ep4c_uart 27m/db/uart_test.cbx.xml
design_name = uart_test
instance = comp, \tx~output , tx~output, uart_test, 1
instance = comp, \i_clk~input , i_clk~input, uart_test, 1
instance = comp, \i_clk~inputclkctrl , i_clk~inputclkctrl, uart_test, 1
instance = comp, \u1|Add0~4 , u1|Add0~4, uart_test, 1
instance = comp, \u1|Add0~6 , u1|Add0~6, uart_test, 1
instance = comp, \i_rst_n~input , i_rst_n~input, uart_test, 1
instance = comp, \i_rst_n~inputclkctrl , i_rst_n~inputclkctrl, uart_test, 1
instance = comp, \u1|cnt[3] , u1|cnt[3], uart_test, 1
instance = comp, \u1|Add0~8 , u1|Add0~8, uart_test, 1
instance = comp, \u1|cnt[4] , u1|cnt[4], uart_test, 1
instance = comp, \u1|Add0~10 , u1|Add0~10, uart_test, 1
instance = comp, \u1|cnt[5] , u1|cnt[5], uart_test, 1
instance = comp, \u1|Add0~12 , u1|Add0~12, uart_test, 1
instance = comp, \u1|cnt~3 , u1|cnt~3, uart_test, 1
instance = comp, \u1|cnt[6] , u1|cnt[6], uart_test, 1
instance = comp, \u1|Add0~14 , u1|Add0~14, uart_test, 1
instance = comp, \u1|cnt[7] , u1|cnt[7], uart_test, 1
instance = comp, \u1|Add0~16 , u1|Add0~16, uart_test, 1
instance = comp, \u1|cnt~2 , u1|cnt~2, uart_test, 1
instance = comp, \u1|cnt[8] , u1|cnt[8], uart_test, 1
instance = comp, \u1|Add0~18 , u1|Add0~18, uart_test, 1
instance = comp, \u1|cnt[9] , u1|cnt[9], uart_test, 1
instance = comp, \u1|Add0~20 , u1|Add0~20, uart_test, 1
instance = comp, \u1|cnt[10] , u1|cnt[10], uart_test, 1
instance = comp, \u1|Add0~22 , u1|Add0~22, uart_test, 1
instance = comp, \u1|cnt[11] , u1|cnt[11], uart_test, 1
instance = comp, \u1|Add0~24 , u1|Add0~24, uart_test, 1
instance = comp, \u1|cnt[12] , u1|cnt[12], uart_test, 1
instance = comp, \u1|Add0~26 , u1|Add0~26, uart_test, 1
instance = comp, \u1|cnt[13] , u1|cnt[13], uart_test, 1
instance = comp, \u1|Add0~28 , u1|Add0~28, uart_test, 1
instance = comp, \u1|cnt[14] , u1|cnt[14], uart_test, 1
instance = comp, \u1|Add0~30 , u1|Add0~30, uart_test, 1
instance = comp, \u1|cnt[15] , u1|cnt[15], uart_test, 1
instance = comp, \u1|Equal0~1 , u1|Equal0~1, uart_test, 1
instance = comp, \u1|Equal0~2 , u1|Equal0~2, uart_test, 1
instance = comp, \u1|Add0~0 , u1|Add0~0, uart_test, 1
instance = comp, \u1|cnt[0] , u1|cnt[0], uart_test, 1
instance = comp, \u1|Equal1~0 , u1|Equal1~0, uart_test, 1
instance = comp, \u1|Equal1~1 , u1|Equal1~1, uart_test, 1
instance = comp, \u1|Equal1~2 , u1|Equal1~2, uart_test, 1
instance = comp, \u1|Add0~2 , u1|Add0~2, uart_test, 1
instance = comp, \u1|cnt~0 , u1|cnt~0, uart_test, 1
instance = comp, \u1|cnt[1] , u1|cnt[1], uart_test, 1
instance = comp, \u1|cnt~1 , u1|cnt~1, uart_test, 1
instance = comp, \u1|cnt[2] , u1|cnt[2], uart_test, 1
instance = comp, \u1|Equal0~0 , u1|Equal0~0, uart_test, 1
instance = comp, \u1|Equal0~3 , u1|Equal0~3, uart_test, 1
instance = comp, \u1|Equal0~4 , u1|Equal0~4, uart_test, 1
instance = comp, \u1|clkout~0 , u1|clkout~0, uart_test, 1
instance = comp, \u1|clkout~feeder , u1|clkout~feeder, uart_test, 1
instance = comp, \u1|clkout , u1|clkout, uart_test, 1
instance = comp, \u1|clkout~clkctrl , u1|clkout~clkctrl, uart_test, 1
instance = comp, \u2|cnt~3 , u2|cnt~3, uart_test, 1
instance = comp, \u2|cnt~8 , u2|cnt~8, uart_test, 1
instance = comp, \u2|Add0~0 , u2|Add0~0, uart_test, 1
instance = comp, \u2|Equal0~1 , u2|Equal0~1, uart_test, 1
instance = comp, \u2|WideOr10~0 , u2|WideOr10~0, uart_test, 1
instance = comp, \u2|cnt[0]~13 , u2|cnt[0]~13, uart_test, 1
instance = comp, \u2|cnt~16 , u2|cnt~16, uart_test, 1
instance = comp, \u2|cnt[0] , u2|cnt[0], uart_test, 1
instance = comp, \u2|Add0~2 , u2|Add0~2, uart_test, 1
instance = comp, \u2|cnt~15 , u2|cnt~15, uart_test, 1
instance = comp, \u2|cnt[1] , u2|cnt[1], uart_test, 1
instance = comp, \u2|Add0~4 , u2|Add0~4, uart_test, 1
instance = comp, \u2|cnt~14 , u2|cnt~14, uart_test, 1
instance = comp, \u2|cnt[2] , u2|cnt[2], uart_test, 1
instance = comp, \u2|Equal0~0 , u2|Equal0~0, uart_test, 1
instance = comp, \u2|cnt[5]~1 , u2|cnt[5]~1, uart_test, 1
instance = comp, \u2|cnt~5 , u2|cnt~5, uart_test, 1
instance = comp, \u2|cnt~6 , u2|cnt~6, uart_test, 1
instance = comp, \u2|Add0~6 , u2|Add0~6, uart_test, 1
instance = comp, \u2|Add0~8 , u2|Add0~8, uart_test, 1
instance = comp, \u2|cnt~7 , u2|cnt~7, uart_test, 1
instance = comp, \u2|cnt[4] , u2|cnt[4], uart_test, 1
instance = comp, \u2|Add0~10 , u2|Add0~10, uart_test, 1
instance = comp, \u2|cnt~9 , u2|cnt~9, uart_test, 1
instance = comp, \u2|cnt[5] , u2|cnt[5], uart_test, 1
instance = comp, \u2|Add0~12 , u2|Add0~12, uart_test, 1
instance = comp, \u2|Add0~14 , u2|Add0~14, uart_test, 1
instance = comp, \u2|cnt~4 , u2|cnt~4, uart_test, 1
instance = comp, \u2|cnt[7] , u2|cnt[7], uart_test, 1
instance = comp, \u2|cnt~10 , u2|cnt~10, uart_test, 1
instance = comp, \u2|cnt~11 , u2|cnt~11, uart_test, 1
instance = comp, \u2|cnt[6] , u2|cnt[6], uart_test, 1
instance = comp, \u2|cnt[5]~0 , u2|cnt[5]~0, uart_test, 1
instance = comp, \u2|cnt[5]~2 , u2|cnt[5]~2, uart_test, 1
instance = comp, \u2|cnt~12 , u2|cnt~12, uart_test, 1
instance = comp, \u2|cnt[3] , u2|cnt[3], uart_test, 1
instance = comp, \u2|Equal0~2 , u2|Equal0~2, uart_test, 1
instance = comp, \u2|idle~0 , u2|idle~0, uart_test, 1
instance = comp, \u2|idle~1 , u2|idle~1, uart_test, 1
instance = comp, \u2|idle , u2|idle, uart_test, 1
instance = comp, \u3|Add0~0 , u3|Add0~0, uart_test, 1
instance = comp, \u3|cnt~13 , u3|cnt~13, uart_test, 1
instance = comp, \u3|cnt[0] , u3|cnt[0], uart_test, 1
instance = comp, \u3|Add0~2 , u3|Add0~2, uart_test, 1
instance = comp, \u3|cnt~12 , u3|cnt~12, uart_test, 1
instance = comp, \u3|cnt[1] , u3|cnt[1], uart_test, 1
instance = comp, \u3|Add0~4 , u3|Add0~4, uart_test, 1
instance = comp, \u3|cnt~11 , u3|cnt~11, uart_test, 1
instance = comp, \u3|cnt[2] , u3|cnt[2], uart_test, 1
instance = comp, \u3|cnt[2]~1 , u3|cnt[2]~1, uart_test, 1
instance = comp, \u3|cnt~15 , u3|cnt~15, uart_test, 1
instance = comp, \u3|cnt[3]~4 , u3|cnt[3]~4, uart_test, 1
instance = comp, \u3|Add0~6 , u3|Add0~6, uart_test, 1
instance = comp, \u3|Add0~8 , u3|Add0~8, uart_test, 1
instance = comp, \u3|cnt~16 , u3|cnt~16, uart_test, 1
instance = comp, \u3|cnt[4] , u3|cnt[4], uart_test, 1
instance = comp, \u3|Add0~10 , u3|Add0~10, uart_test, 1
instance = comp, \u3|Add0~12 , u3|Add0~12, uart_test, 1
instance = comp, \u3|Add0~14 , u3|Add0~14, uart_test, 1
instance = comp, \u3|cnt~14 , u3|cnt~14, uart_test, 1
instance = comp, \u3|cnt~7 , u3|cnt~7, uart_test, 1
instance = comp, \u3|cnt[7] , u3|cnt[7], uart_test, 1
instance = comp, \u3|cnt~0 , u3|cnt~0, uart_test, 1
instance = comp, \u3|cnt~5 , u3|cnt~5, uart_test, 1
instance = comp, \u3|cnt[6] , u3|cnt[6], uart_test, 1
instance = comp, \u3|cnt~2 , u3|cnt~2, uart_test, 1
instance = comp, \u3|cnt~3 , u3|cnt~3, uart_test, 1
instance = comp, \u3|cnt~6 , u3|cnt~6, uart_test, 1
instance = comp, \u3|cnt[5] , u3|cnt[5], uart_test, 1
instance = comp, \u3|cnt~8 , u3|cnt~8, uart_test, 1
instance = comp, \u3|cnt~9 , u3|cnt~9, uart_test, 1
instance = comp, \u3|cnt[3] , u3|cnt[3], uart_test, 1
instance = comp, \u3|WideOr10~0 , u3|WideOr10~0, uart_test, 1
instance = comp, \u3|cnt[2]~10 , u3|cnt[2]~10, uart_test, 1
instance = comp, \u3|idle~0 , u3|idle~0, uart_test, 1
instance = comp, \u3|idle , u3|idle, uart_test, 1
instance = comp, \rx~input , rx~input, uart_test, 1
instance = comp, \u3|rxbuf , u3|rxbuf, uart_test, 1
instance = comp, \u3|rxfall~0 , u3|rxfall~0, uart_test, 1
instance = comp, \u3|rxfall , u3|rxfall, uart_test, 1
instance = comp, \u3|always1~0 , u3|always1~0, uart_test, 1
instance = comp, \u3|Decoder0~0 , u3|Decoder0~0, uart_test, 1
instance = comp, \u3|Equal0~0 , u3|Equal0~0, uart_test, 1
instance = comp, \u3|receive~0 , u3|receive~0, uart_test, 1
instance = comp, \u3|receive , u3|receive, uart_test, 1
instance = comp, \u3|cnt[3]~17 , u3|cnt[3]~17, uart_test, 1
instance = comp, \u3|rdsig~0 , u3|rdsig~0, uart_test, 1
instance = comp, \u3|rdsig~1 , u3|rdsig~1, uart_test, 1
instance = comp, \u3|rdsig~2 , u3|rdsig~2, uart_test, 1
instance = comp, \u3|rdsig~3 , u3|rdsig~3, uart_test, 1
instance = comp, \u3|rdsig , u3|rdsig, uart_test, 1
instance = comp, \u2|wrsigbuf , u2|wrsigbuf, uart_test, 1
instance = comp, \u2|wrsigrise~0 , u2|wrsigrise~0, uart_test, 1
instance = comp, \u2|wrsigrise , u2|wrsigrise, uart_test, 1
instance = comp, \u2|send~0 , u2|send~0, uart_test, 1
instance = comp, \u2|send , u2|send, uart_test, 1
instance = comp, \u3|Decoder0~1 , u3|Decoder0~1, uart_test, 1
instance = comp, \u3|Decoder0~3 , u3|Decoder0~3, uart_test, 1
instance = comp, \u3|dataout[3]~1 , u3|dataout[3]~1, uart_test, 1
instance = comp, \u3|dataout[3] , u3|dataout[3], uart_test, 1
instance = comp, \u3|Decoder0~2 , u3|Decoder0~2, uart_test, 1
instance = comp, \u3|dataout[5]~0 , u3|dataout[5]~0, uart_test, 1
instance = comp, \u3|dataout[5] , u3|dataout[5], uart_test, 1
instance = comp, \u3|Decoder0~4 , u3|Decoder0~4, uart_test, 1
instance = comp, \u3|dataout[6]~2 , u3|dataout[6]~2, uart_test, 1
instance = comp, \u3|dataout[6] , u3|dataout[6], uart_test, 1
instance = comp, \u3|Decoder0~6 , u3|Decoder0~6, uart_test, 1
instance = comp, \u3|Decoder0~5 , u3|Decoder0~5, uart_test, 1
instance = comp, \u3|dataout[4]~3 , u3|dataout[4]~3, uart_test, 1
instance = comp, \u3|dataout[4] , u3|dataout[4], uart_test, 1
instance = comp, \u2|Selector5~0 , u2|Selector5~0, uart_test, 1
instance = comp, \u2|Selector5~1 , u2|Selector5~1, uart_test, 1
instance = comp, \u2|Selector5~2 , u2|Selector5~2, uart_test, 1
instance = comp, \u2|Selector5~3 , u2|Selector5~3, uart_test, 1
instance = comp, \u3|Decoder0~7 , u3|Decoder0~7, uart_test, 1
instance = comp, \u3|dataout[0]~4 , u3|dataout[0]~4, uart_test, 1
instance = comp, \u3|dataout[0] , u3|dataout[0], uart_test, 1
instance = comp, \u3|dataout[2]~5 , u3|dataout[2]~5, uart_test, 1
instance = comp, \u3|dataout[2] , u3|dataout[2], uart_test, 1
instance = comp, \u3|dataout[1]~6 , u3|dataout[1]~6, uart_test, 1
instance = comp, \u3|dataout[1] , u3|dataout[1], uart_test, 1
instance = comp, \u2|Selector5~4 , u2|Selector5~4, uart_test, 1
instance = comp, \u2|Selector5~5 , u2|Selector5~5, uart_test, 1
instance = comp, \u2|presult~6 , u2|presult~6, uart_test, 1
instance = comp, \u2|presult~7 , u2|presult~7, uart_test, 1
instance = comp, \u2|Selector5~11 , u2|Selector5~11, uart_test, 1
instance = comp, \u2|Selector5~10 , u2|Selector5~10, uart_test, 1
instance = comp, \u2|presult~1 , u2|presult~1, uart_test, 1
instance = comp, \u2|presult~2 , u2|presult~2, uart_test, 1
instance = comp, \u2|presult~0 , u2|presult~0, uart_test, 1
instance = comp, \u3|Decoder0~8 , u3|Decoder0~8, uart_test, 1
instance = comp, \u3|dataout[7]~7 , u3|dataout[7]~7, uart_test, 1
instance = comp, \u3|dataout[7] , u3|dataout[7], uart_test, 1
instance = comp, \u2|presult~3 , u2|presult~3, uart_test, 1
instance = comp, \u2|presult~4 , u2|presult~4, uart_test, 1
instance = comp, \u2|presult~5 , u2|presult~5, uart_test, 1
instance = comp, \u2|presult , u2|presult, uart_test, 1
instance = comp, \u2|Selector5~6 , u2|Selector5~6, uart_test, 1
instance = comp, \u2|Selector5~7 , u2|Selector5~7, uart_test, 1
instance = comp, \u2|Selector5~8 , u2|Selector5~8, uart_test, 1
instance = comp, \u2|Selector5~9 , u2|Selector5~9, uart_test, 1
instance = comp, \u2|tx~0 , u2|tx~0, uart_test, 1
instance = comp, \u2|tx , u2|tx, uart_test, 1
