{
    "types": {
	"I": [
                {"label": "op", "bitSize": 6}, 
		{"label": "rs", "bitSize": 5},
		{"label": "rt", "bitSize": 5},
		{"label": "imm", "bitSize": 16}
        ],
	"R": [
                {"label": "op", "bitSize": 6}, 
                {"label": "rs", "bitSize": 5},
		{"label": "rt", "bitSize": 5},
		{"label": "rd", "bitSize": 5},
		{"label": "shamt", "bitSize": 5},
		{"label": "func",  "bitSize": 6}
        ]
    },

    "instructions": {
        "add":  {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "32"}, "desc": "$t1 = $t2 + $t3"},
        "and":  {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "36"}, "desc": "$t1 = $t2 & $t3"},
        "div":  {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "26"}, "desc": "$t1 = t2 / t3"},
        "divu": {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "27"}, "desc": "$t1 = t2 / t3 (unsigned)"},
        "mul":  {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "24"}, "desc": "$t1 = t2 * t3"},
        "mulu": {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "25"}, "desc": "$t1 = t2 * t3 (unsigned)"},
        "nor":  {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "39"}, "desc": "$t1 = ~($t2 | $t3)"},
        "or":   {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "37"}, "desc": "$t1 = $t2 | $t3"},
        "sllv": {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "1" }, "desc": "$t1 = $t2 << $t3"},
        "srlv": {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "2" }, "desc": "$t1 = $t2 >> $t3"},
        "sub":  {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#2", "rt": "#3", "rd": "#1", "shamt": "0", "func": "34"}, "desc": "$t1 = $t2 - $t3"},
        "xor":  {"type": "R", "args": ["reg", "reg", "reg"],    "fields": {"op": "0", "rs": "#3", "rt": "#3", "rd": "#1", "shamt": "0", "func": "38"}, "desc": "$t1 = $t2 ^ $t3"},
        
        "addi": {"type": "I", "args": ["reg", "reg", "int"],    "fields": {"op": "8",  "rs": "#2", "rt": "#1", "imm": "#3"}, "desc": "$t1 = $t2 + 23"},
        "andi": {"type": "I", "args": ["reg", "reg", "int"],    "fields": {"op": "12", "rs": "#2", "rt": "#1", "imm": "#3"}, "desc": "$t1 = $t2 & 53"},
        "beq":  {"type": "I", "args": ["reg", "reg", "label"],  "fields": {"op": "4",  "rs": "#2", "rt": "#1", "imm": "#3"}, "desc": "PC += ($t1 != $t2) ? (offset * 4 + 4) : 4"},
        "bneq": {"type": "I", "args": ["reg", "reg", "label"],  "fields": {"op": "5",  "rs": "#2", "rt": "#1", "imm": "#3"}, "desc": "PC += ($t1 != $t2) ? (offset * 4 + 4) : 4"},
        "ori":  {"type": "I", "args": ["reg", "reg", "int"],    "fields": {"op": "13", "rs": "#2", "rt": "#1", "imm": "#3"}, "desc": "$t1 = $t2 | 66"},
        "xori": {"type": "I", "args": ["reg", "reg", "int"],    "fields": {"op": "14", "rs": "#2", "rt": "#1", "imm": "#3"}, "desc": "$t1 = $t2 ^ 641"},
        
        "li":   {"type": "I", "args": ["reg", "int"],           "fields": {"op": "36", "rs": "0", "rt": "#1", "imm": "#2" }, "desc": "$t1 = 69"},
        "lui":  {"type": "I", "args": ["reg", "int"],           "fields": {"op": "37", "rs": "0", "rt": "#1", "imm": "#2"}, "desc": "$t1 = 69"},
        
        "lw":   {"type": "I", "args": ["reg", "data"],          "fields": {"op": "35", "rs": "#2.offset", "rt": "#1", "imm": "#2.base"}, "desc": "$t1 = MEM[base + $t2]"},
        "sw":   {"type": "I", "args": ["reg", "data"],          "fields": {"op": "43", "rs": "#2.offset", "rt": "#1", "imm": "#2.base"}, "desc": "MEM[base + $t2] = $t1"}
    },

    "control": {
	"0":  {"AluOp":  0, "RegDest": 1, "AluSrc": 0, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
        
	"4":  {"AluOp":  2, "RegDest": 0, "AluSrc": 0, "MemRead": 0, "MemWrite": 0, "Branch": 1, "MemToReg": 0, "RegWrite": 0},
	"5":  {"AluOp": 11, "RegDest": 0, "AluSrc": 0, "MemRead": 0, "MemWrite": 0, "Branch": 1, "MemToReg": 0, "RegWrite": 0},
        
	"8":  {"AluOp":  1, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
	"9":  {"AluOp":  2, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
	"12": {"AluOp":  3, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
	"13": {"AluOp":  4, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
	"14": {"AluOp":  6, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
	"35": {"AluOp":  1, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
	"36": {"AluOp":  1, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
	"37": {"AluOp": 15, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 0, "Branch": 0, "MemToReg": 1, "RegWrite": 1},
        
	"43": {"AluOp":  1, "RegDest": 0, "AluSrc": 1, "MemRead": 0, "MemWrite": 1, "Branch": 0, "MemToReg": 1, "RegWrite": 0}
    },

    "alu" :{
        "funcToOperation": [
                {"func": 32, "operation": 1},
                {"func": 36, "operation": 3},
                {"func": 26, "operation": 9},
                {"func": 27, "operation": 10},
                {"func": 24, "operation": 7},
                {"func": 25, "operation": 8},
                {"func": 0, "operation": 0},
                {"func": 39, "operation": 5},
                {"func": 37, "operation": 4},
                {"func": 1, "operation": 13},
                {"func": 2, "operation": 14},
                {"func": 34, "operation": 2},
                {"func": 38, "operation": 6}
        ],
        "operations": {
                "1":  "add",
                "2":  "sub",
                "3":  "and",
                "4":  "or",
                "5":  "nor",
                "6":  "xor",
                "7":  "mul",
                "8":  "mulu",
                "9":  "div",
                "10": "divu",
                "11": "bneq",
                "13": "sllv",
                "14": "srlv",
                "15": "lui"
        }
    }
}
