#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 19 19:58:32 2022
# Process ID: 4680
# Current directory: /home/quangnd12/Migen/fpga_lab/lab1/s002/build
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/quangnd12/Migen/fpga_lab/lab1/s002/build/vivado.log
# Journal file: /home/quangnd12/Migen/fpga_lab/lab1/s002/build/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-csg324-1
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1311.270 ; gain = 32.023 ; free physical = 853 ; free virtual = 7962
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-csg324-1
Command: synth_design -directive default -top top -part xc7a100t-csg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4785 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1413.723 ; gain = 89.926 ; free physical = 663 ; free virtual = 7775
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.473 ; gain = 134.676 ; free physical = 671 ; free virtual = 7786
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1458.473 ; gain = 134.676 ; free physical = 680 ; free virtual = 7793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1458.473 ; gain = 134.676 ; free physical = 680 ; free virtual = 7793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {mr_ff == TRUE}'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:30]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:32]
Finished Parsing XDC File [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.363 ; gain = 0.000 ; free physical = 408 ; free virtual = 7549
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.363 ; gain = 0.000 ; free physical = 409 ; free virtual = 7550
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 7549
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.363 ; gain = 0.000 ; free physical = 405 ; free virtual = 7549
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 505 ; free virtual = 7644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 505 ; free virtual = 7644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 505 ; free virtual = 7644
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "user_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 463 ; free virtual = 7639
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "user_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 455 ; free virtual = 7635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 333 ; free virtual = 7497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 328 ; free virtual = 7492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 324 ; free virtual = 7491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.v:57]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 328 ; free virtual = 7489
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 328 ; free virtual = 7489
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 328 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 328 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 328 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 328 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT4   |     4|
|5     |LUT5   |    36|
|6     |FDRE   |    34|
|7     |IBUF   |     1|
|8     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    86|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 328 ; free virtual = 7489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1799.363 ; gain = 134.676 ; free physical = 376 ; free virtual = 7542
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1799.363 ; gain = 475.566 ; free physical = 376 ; free virtual = 7542
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {mr_ff == TRUE}'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:30]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc:32]
Finished Parsing XDC File [/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.363 ; gain = 0.000 ; free physical = 234 ; free virtual = 7443
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1799.363 ; gain = 488.094 ; free physical = 292 ; free virtual = 7502
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2251.602 ; gain = 91.031 ; free physical = 141 ; free virtual = 7247

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d1838b3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2251.602 ; gain = 0.000 ; free physical = 141 ; free virtual = 7247

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d1838b3b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 133 ; free virtual = 7170
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d1838b3b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 133 ; free virtual = 7169
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: aa8b9cc3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 132 ; free virtual = 7169
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: aa8b9cc3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 131 ; free virtual = 7168
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f40a7e79

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 124 ; free virtual = 7165
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f40a7e79

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 124 ; free virtual = 7165
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 123 ; free virtual = 7165
Ending Logic Optimization Task | Checksum: f40a7e79

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 123 ; free virtual = 7165

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f40a7e79

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 119 ; free virtual = 7161

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f40a7e79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 120 ; free virtual = 7162

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 120 ; free virtual = 7162
Ending Netlist Obfuscation Task | Checksum: f40a7e79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.586 ; gain = 0.000 ; free physical = 120 ; free virtual = 7162
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.602 ; gain = 0.000 ; free physical = 129 ; free virtual = 7161
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e6adfb3b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2292.602 ; gain = 0.000 ; free physical = 129 ; free virtual = 7161
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.602 ; gain = 0.000 ; free physical = 125 ; free virtual = 7161

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f46410eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2316.613 ; gain = 24.012 ; free physical = 126 ; free virtual = 7159

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17405f8ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2348.629 ; gain = 56.027 ; free physical = 125 ; free virtual = 7159

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17405f8ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2348.629 ; gain = 56.027 ; free physical = 125 ; free virtual = 7159
Phase 1 Placer Initialization | Checksum: 17405f8ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2348.629 ; gain = 56.027 ; free physical = 125 ; free virtual = 7159

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1506c4222

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2348.629 ; gain = 56.027 ; free physical = 119 ; free virtual = 7161

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.633 ; gain = 0.000 ; free physical = 138 ; free virtual = 7142

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1efe2fd57

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 138 ; free virtual = 7142
Phase 2 Global Placement | Checksum: 12831ac49

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 134 ; free virtual = 7142

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12831ac49

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 134 ; free virtual = 7142

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 214ec3320

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 134 ; free virtual = 7142

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f0dced39

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 134 ; free virtual = 7142

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f0dced39

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 134 ; free virtual = 7142

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 181f0b02f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 126 ; free virtual = 7140

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11de70705

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 126 ; free virtual = 7140

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11de70705

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 126 ; free virtual = 7140
Phase 3 Detail Placement | Checksum: 11de70705

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 126 ; free virtual = 7140

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a99cebdc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a99cebdc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 126 ; free virtual = 7140
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.646. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14dd24c7a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 126 ; free virtual = 7140
Phase 4.1 Post Commit Optimization | Checksum: 14dd24c7a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 126 ; free virtual = 7140

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14dd24c7a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 129 ; free virtual = 7142

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14dd24c7a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 129 ; free virtual = 7142

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.633 ; gain = 0.000 ; free physical = 129 ; free virtual = 7142
Phase 4.4 Final Placement Cleanup | Checksum: 12f85eb6f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 129 ; free virtual = 7142
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12f85eb6f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 129 ; free virtual = 7142
Ending Placer Task | Checksum: af2e16bc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.633 ; gain = 64.031 ; free physical = 142 ; free virtual = 7156
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2356.633 ; gain = 96.047 ; free physical = 142 ; free virtual = 7156
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2356.633 ; gain = 0.000 ; free physical = 148 ; free virtual = 7149
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2356.633 ; gain = 0.000 ; free physical = 138 ; free virtual = 7155
# report_clock_utilization -file top_clock_utilization.rpt
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 14269153 ConstDB: 0 ShapeSum: 9b078569 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147932a95

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 2451.293 ; gain = 94.660 ; free physical = 176 ; free virtual = 6991
Post Restoration Checksum: NetGraph: dacb505c NumContArr: 6cc7da39 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 147932a95

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 2470.289 ; gain = 113.656 ; free physical = 144 ; free virtual = 6964

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 147932a95

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 2501.289 ; gain = 144.656 ; free physical = 145 ; free virtual = 6933

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 147932a95

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 2501.289 ; gain = 144.656 ; free physical = 145 ; free virtual = 6933
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b2aff440

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 2519.578 ; gain = 162.945 ; free physical = 132 ; free virtual = 6925
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.560  | TNS=0.000  | WHS=-0.069 | THS=-0.123 |

Phase 2 Router Initialization | Checksum: 17955f1b2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 2519.578 ; gain = 162.945 ; free physical = 131 ; free virtual = 6924

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1983ca259

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 127 ; free virtual = 6921

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.583  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aab1b03d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6919
Phase 4 Rip-up And Reroute | Checksum: 1aab1b03d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6919

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1aab1b03d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6919

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1aab1b03d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6919
Phase 5 Delay and Skew Optimization | Checksum: 1aab1b03d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6919

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 172c4c23b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.679  | TNS=0.000  | WHS=0.247  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 172c4c23b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6919
Phase 6 Post Hold Fix | Checksum: 172c4c23b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6919

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00483092 %
  Global Horizontal Routing Utilization  = 0.00504405 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1141bec51

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6920

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1141bec51

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 121 ; free virtual = 6919

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cd25c5fa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 121 ; free virtual = 6919

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.679  | TNS=0.000  | WHS=0.247  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: cd25c5fa

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 122 ; free virtual = 6920
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 153 ; free virtual = 6956

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2523.426 ; gain = 166.793 ; free physical = 153 ; free virtual = 6956
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force top_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.426 ; gain = 0.000 ; free physical = 154 ; free virtual = 6957
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2523.426 ; gain = 0.000 ; free physical = 162 ; free virtual = 6965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.426 ; gain = 0.000 ; free physical = 162 ; free virtual = 6966
INFO: [Common 17-1381] The checkpoint '/home/quangnd12/Migen/fpga_lab/lab1/s002/build/top_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.681        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              5.681        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/quangnd12/Migen/fpga_lab/lab1/s002/build/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.777 ; gain = 21.344 ; free physical = 229 ; free virtual = 7032
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2882.703 ; gain = 216.836 ; free physical = 550 ; free virtual = 7090
# quit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 20:01:31 2022...
