$date
	Fri Jan 20 12:32:22 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gray_code_counter_tb $end
$var wire 2 ! res [1:0] $end
$var reg 1 " async_reset $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$scope module count $end
$var wire 1 " async_reset $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var reg 2 % count [1:0] $end
$var reg 2 & tmp [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b0 %
1$
0#
1"
b0 !
$end
#5
1#
#10
0"
0#
#15
b11 &
b1 !
b1 %
1#
#20
0#
#25
b10 &
b11 !
b11 %
1#
#30
0#
#35
b0 &
b10 !
b10 %
1#
#40
0#
#45
b1 &
b0 !
b0 %
1#
#50
0#
#55
b11 &
b1 !
b1 %
1#
#60
0#
#65
b10 &
b11 !
b11 %
1#
#70
0#
#75
b0 &
b10 !
b10 %
1#
#80
0#
#85
b1 &
b0 !
b0 %
1#
#90
0#
#95
b11 &
b1 !
b1 %
1#
#100
0#
