$comment
	File created using the following command:
		vcd file parallel_encoder.msim.vcd -direction
$end
$date
	Thu Nov 10 12:14:47 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module parallel_encoder_vhd_vec_tst $end
$var wire 1 ! m [3] $end
$var wire 1 " m [2] $end
$var wire 1 # m [1] $end
$var wire 1 $ m [0] $end
$var wire 1 % x [7] $end
$var wire 1 & x [6] $end
$var wire 1 ' x [5] $end
$var wire 1 ( x [4] $end
$var wire 1 ) x [3] $end
$var wire 1 * x [2] $end
$var wire 1 + x [1] $end
$var wire 1 , x [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_m [3] $end
$var wire 1 7 ww_m [2] $end
$var wire 1 8 ww_m [1] $end
$var wire 1 9 ww_m [0] $end
$var wire 1 : ww_x [7] $end
$var wire 1 ; ww_x [6] $end
$var wire 1 < ww_x [5] $end
$var wire 1 = ww_x [4] $end
$var wire 1 > ww_x [3] $end
$var wire 1 ? ww_x [2] $end
$var wire 1 @ ww_x [1] $end
$var wire 1 A ww_x [0] $end
$var wire 1 B \x[0]~output_o\ $end
$var wire 1 C \x[1]~output_o\ $end
$var wire 1 D \x[2]~output_o\ $end
$var wire 1 E \x[3]~output_o\ $end
$var wire 1 F \x[4]~output_o\ $end
$var wire 1 G \x[5]~output_o\ $end
$var wire 1 H \x[6]~output_o\ $end
$var wire 1 I \x[7]~output_o\ $end
$var wire 1 J \m[2]~input_o\ $end
$var wire 1 K \m[1]~input_o\ $end
$var wire 1 L \m[0]~input_o\ $end
$var wire 1 M \m[3]~input_o\ $end
$var wire 1 N \x7~0_combout\ $end
$var wire 1 O \x6~0_combout\ $end
$var wire 1 P \x5~0_combout\ $end
$var wire 1 Q \x4~0_combout\ $end
$var wire 1 R \x3~0_combout\ $end
$var wire 1 S \x2~0_combout\ $end
$var wire 1 T \x1~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1.
x/
10
11
12
13
14
15
0B
1C
1D
0E
0F
1G
1H
0I
1J
0K
0L
1M
0N
1O
1P
0Q
0R
1S
1T
1!
1"
0#
0$
16
17
08
09
0:
1;
1<
0=
0>
1?
1@
0A
0%
1&
1'
0(
0)
1*
1+
0,
$end
#1000000
