module one_Bit_ADC(reg in1, reg in2,reg vdd,reg out,reg vss);
input in1;
input in2;
input vdd;
input vss;

output out;
endmodule
