// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_retrans_pointer_table_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        qpif2retransPointerInit_dout,
        qpif2retransPointerInit_num_data_valid,
        qpif2retransPointerInit_fifo_cap,
        qpif2retransPointerInit_empty_n,
        qpif2retransPointerInit_read,
        rt_pointerUpdFifo_dout,
        rt_pointerUpdFifo_num_data_valid,
        rt_pointerUpdFifo_fifo_cap,
        rt_pointerUpdFifo_empty_n,
        rt_pointerUpdFifo_read,
        rt_pointerReqFifo_dout,
        rt_pointerReqFifo_num_data_valid,
        rt_pointerReqFifo_fifo_cap,
        rt_pointerReqFifo_empty_n,
        rt_pointerReqFifo_read,
        rt_pointerRspFifo_din,
        rt_pointerRspFifo_num_data_valid,
        rt_pointerRspFifo_fifo_cap,
        rt_pointerRspFifo_full_n,
        rt_pointerRspFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] qpif2retransPointerInit_dout;
input  [1:0] qpif2retransPointerInit_num_data_valid;
input  [1:0] qpif2retransPointerInit_fifo_cap;
input   qpif2retransPointerInit_empty_n;
output   qpif2retransPointerInit_read;
input  [63:0] rt_pointerUpdFifo_dout;
input  [1:0] rt_pointerUpdFifo_num_data_valid;
input  [1:0] rt_pointerUpdFifo_fifo_cap;
input   rt_pointerUpdFifo_empty_n;
output   rt_pointerUpdFifo_read;
input  [31:0] rt_pointerReqFifo_dout;
input  [1:0] rt_pointerReqFifo_num_data_valid;
input  [1:0] rt_pointerReqFifo_fifo_cap;
input   rt_pointerReqFifo_empty_n;
output   rt_pointerReqFifo_read;
output  [47:0] rt_pointerRspFifo_din;
input  [1:0] rt_pointerRspFifo_num_data_valid;
input  [1:0] rt_pointerRspFifo_fifo_cap;
input   rt_pointerRspFifo_full_n;
output   rt_pointerRspFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg qpif2retransPointerInit_read;
reg rt_pointerUpdFifo_read;
reg rt_pointerReqFifo_read;
reg[47:0] rt_pointerRspFifo_din;
reg rt_pointerRspFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_84_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_506;
wire   [0:0] tmp_90_i_nbreadreq_fu_98_p3;
reg    ap_predicate_op33_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_506_pp0_iter1_reg;
reg   [0:0] tmp_90_i_reg_515;
wire   [0:0] or_ln234_fu_353_p2;
reg    ap_predicate_op62_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_506_pp0_iter2_reg;
reg   [0:0] tmp_90_i_reg_515_pp0_iter2_reg;
reg   [0:0] or_ln234_reg_528;
reg   [0:0] tmp_reg_532;
reg    ap_predicate_op111_write_state4;
reg   [0:0] pt_isLocked_1_load_reg_524;
reg    ap_predicate_op118_write_state4;
reg   [0:0] or_ln253_reg_566;
reg    ap_predicate_op125_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [8:0] ptr_table_head_V_1_address0;
reg    ptr_table_head_V_1_ce0;
reg    ptr_table_head_V_1_we0;
reg   [15:0] ptr_table_head_V_1_d0;
reg   [8:0] ptr_table_head_V_1_address1;
reg    ptr_table_head_V_1_ce1;
wire   [15:0] ptr_table_head_V_1_q1;
reg   [8:0] ptr_table_tail_V_1_address0;
reg    ptr_table_tail_V_1_ce0;
reg    ptr_table_tail_V_1_we0;
reg   [15:0] ptr_table_tail_V_1_d0;
reg   [8:0] ptr_table_tail_V_1_address1;
reg    ptr_table_tail_V_1_ce1;
wire   [15:0] ptr_table_tail_V_1_q1;
reg   [8:0] ptr_table_valid_1_address0;
reg    ptr_table_valid_1_ce0;
reg    ptr_table_valid_1_we0;
reg   [0:0] ptr_table_valid_1_d0;
reg   [8:0] ptr_table_valid_1_address1;
reg    ptr_table_valid_1_ce1;
wire   [0:0] ptr_table_valid_1_q1;
reg   [15:0] pt_lockedQP_V_1;
reg   [0:0] pt_isLocked_1;
reg   [0:0] pt_wait_1;
reg   [15:0] pt_req_qpn_V_1;
reg    qpif2retransPointerInit_blk_n;
wire    ap_block_pp0_stage0;
reg    rt_pointerUpdFifo_blk_n;
reg    rt_pointerReqFifo_blk_n;
reg    rt_pointerRspFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] trunc_ln668_fu_283_p1;
reg   [15:0] trunc_ln668_reg_510;
wire   [15:0] upd_qpn_V_fu_287_p1;
reg   [15:0] upd_qpn_V_reg_519;
wire   [0:0] pt_isLocked_1_load_load_fu_339_p1;
wire   [0:0] tmp_fu_373_p3;
wire   [0:0] or_ln253_fu_419_p2;
wire   [63:0] zext_ln541_fu_322_p1;
wire   [63:0] zext_ln668_fu_329_p1;
wire   [63:0] zext_ln541_9_fu_381_p1;
wire   [63:0] zext_ln541_10_fu_388_p1;
wire   [63:0] zext_ln541_8_fu_425_p1;
wire   [15:0] trunc_ln236_fu_363_p1;
wire   [0:0] icmp_ln1019_fu_450_p2;
wire   [0:0] tmp_91_i_nbreadreq_fu_112_p3;
wire   [47:0] zext_ln244_fu_471_p1;
reg    ap_block_pp0_stage0_01001;
wire   [47:0] zext_ln244_1_fu_486_p1;
wire   [47:0] zext_ln256_fu_501_p1;
wire   [0:0] xor_ln234_fu_343_p2;
wire   [0:0] xor_ln253_fu_413_p2;
wire   [32:0] tmp_244_i_fu_461_p4;
wire   [32:0] tmp_246_i_fu_476_p4;
wire   [32:0] tmp_245_i_fu_491_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_441;
reg    ap_condition_439;
reg    ap_condition_447;
reg    ap_condition_196;
reg    ap_condition_297;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 pt_lockedQP_V_1 = 16'd0;
#0 pt_isLocked_1 = 1'd0;
#0 pt_wait_1 = 1'd0;
#0 pt_req_qpn_V_1 = 16'd0;
end

rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_1_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
ptr_table_head_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ptr_table_head_V_1_address0),
    .ce0(ptr_table_head_V_1_ce0),
    .we0(ptr_table_head_V_1_we0),
    .d0(ptr_table_head_V_1_d0),
    .address1(ptr_table_head_V_1_address1),
    .ce1(ptr_table_head_V_1_ce1),
    .q1(ptr_table_head_V_1_q1)
);

rocev2_top_retrans_pointer_table_0_s_ptr_table_head_V_1_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
ptr_table_tail_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ptr_table_tail_V_1_address0),
    .ce0(ptr_table_tail_V_1_ce0),
    .we0(ptr_table_tail_V_1_we0),
    .d0(ptr_table_tail_V_1_d0),
    .address1(ptr_table_tail_V_1_address1),
    .ce1(ptr_table_tail_V_1_ce1),
    .q1(ptr_table_tail_V_1_q1)
);

rocev2_top_retrans_pointer_table_0_s_ptr_table_valid_1_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
ptr_table_valid_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ptr_table_valid_1_address0),
    .ce0(ptr_table_valid_1_ce0),
    .we0(ptr_table_valid_1_we0),
    .d0(ptr_table_valid_1_d0),
    .address1(ptr_table_valid_1_address1),
    .ce1(ptr_table_valid_1_ce1),
    .q1(ptr_table_valid_1_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_90_i_reg_515 == 1'd1) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (icmp_ln1019_fu_450_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pt_isLocked_1 <= 1'd0;
    end else if ((((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_fu_373_p3 == 1'd1) & (pt_isLocked_1_load_load_fu_339_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln234_fu_353_p2 == 1'd1) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln253_fu_419_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        pt_isLocked_1 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_439)) begin
        if (((or_ln234_fu_353_p2 == 1'd1) & (or_ln253_fu_419_p2 == 1'd0))) begin
            pt_lockedQP_V_1 <= pt_req_qpn_V_1;
        end else if ((1'b1 == ap_condition_441)) begin
            pt_lockedQP_V_1 <= trunc_ln236_fu_363_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_439)) begin
        if (((or_ln234_fu_353_p2 == 1'd1) & (or_ln253_fu_419_p2 == 1'd0))) begin
            pt_wait_1 <= 1'd0;
        end else if ((1'b1 == ap_condition_447)) begin
            pt_wait_1 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln234_reg_528 <= or_ln234_fu_353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln234_fu_353_p2 == 1'd1) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln253_reg_566 <= or_ln253_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pt_isLocked_1_load_reg_524 <= pt_isLocked_1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pt_req_qpn_V_1 <= trunc_ln236_fu_363_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_506 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_90_i_reg_515 <= tmp_90_i_nbreadreq_fu_98_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_90_i_reg_515_pp0_iter2_reg <= tmp_90_i_reg_515;
        tmp_i_reg_506_pp0_iter2_reg <= tmp_i_reg_506_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_506 <= tmp_i_nbreadreq_fu_84_p3;
        tmp_i_reg_506_pp0_iter1_reg <= tmp_i_reg_506;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_532 <= rt_pointerReqFifo_dout[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_84_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln668_reg_510 <= trunc_ln668_fu_283_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        upd_qpn_V_reg_519 <= upd_qpn_V_fu_287_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_196)) begin
        if ((tmp_i_reg_506 == 1'd1)) begin
            ptr_table_head_V_1_address0 = zext_ln668_fu_329_p1;
        end else if (((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0))) begin
            ptr_table_head_V_1_address0 = zext_ln541_fu_322_p1;
        end else begin
            ptr_table_head_V_1_address0 = 'bx;
        end
    end else begin
        ptr_table_head_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((or_ln234_fu_353_p2 == 1'd1) & (or_ln253_fu_419_p2 == 1'd0))) begin
            ptr_table_head_V_1_address1 = zext_ln541_8_fu_425_p1;
        end else if ((1'b1 == ap_condition_441)) begin
            ptr_table_head_V_1_address1 = zext_ln541_10_fu_388_p1;
        end else if (((or_ln234_fu_353_p2 == 1'd0) & (tmp_fu_373_p3 == 1'd0))) begin
            ptr_table_head_V_1_address1 = zext_ln541_9_fu_381_p1;
        end else begin
            ptr_table_head_V_1_address1 = 'bx;
        end
    end else begin
        ptr_table_head_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_506 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_head_V_1_ce0 = 1'b1;
    end else begin
        ptr_table_head_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_fu_373_p3 == 1'd1) & (pt_isLocked_1_load_load_fu_339_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_fu_373_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln234_fu_353_p2 == 1'd1) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln253_fu_419_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_head_V_1_ce1 = 1'b1;
    end else begin
        ptr_table_head_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_196)) begin
        if ((tmp_i_reg_506 == 1'd1)) begin
            ptr_table_head_V_1_d0 = 16'd0;
        end else if (((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0))) begin
            ptr_table_head_V_1_d0 = {{rt_pointerUpdFifo_dout[31:16]}};
        end else begin
            ptr_table_head_V_1_d0 = 'bx;
        end
    end else begin
        ptr_table_head_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_506 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_head_V_1_we0 = 1'b1;
    end else begin
        ptr_table_head_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_196)) begin
        if ((tmp_i_reg_506 == 1'd1)) begin
            ptr_table_tail_V_1_address0 = zext_ln668_fu_329_p1;
        end else if (((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0))) begin
            ptr_table_tail_V_1_address0 = zext_ln541_fu_322_p1;
        end else begin
            ptr_table_tail_V_1_address0 = 'bx;
        end
    end else begin
        ptr_table_tail_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((or_ln234_fu_353_p2 == 1'd1) & (or_ln253_fu_419_p2 == 1'd0))) begin
            ptr_table_tail_V_1_address1 = zext_ln541_8_fu_425_p1;
        end else if ((1'b1 == ap_condition_441)) begin
            ptr_table_tail_V_1_address1 = zext_ln541_10_fu_388_p1;
        end else if (((or_ln234_fu_353_p2 == 1'd0) & (tmp_fu_373_p3 == 1'd0))) begin
            ptr_table_tail_V_1_address1 = zext_ln541_9_fu_381_p1;
        end else begin
            ptr_table_tail_V_1_address1 = 'bx;
        end
    end else begin
        ptr_table_tail_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_506 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_tail_V_1_ce0 = 1'b1;
    end else begin
        ptr_table_tail_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_fu_373_p3 == 1'd1) & (pt_isLocked_1_load_load_fu_339_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_fu_373_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln234_fu_353_p2 == 1'd1) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln253_fu_419_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_tail_V_1_ce1 = 1'b1;
    end else begin
        ptr_table_tail_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_196)) begin
        if ((tmp_i_reg_506 == 1'd1)) begin
            ptr_table_tail_V_1_d0 = 16'd0;
        end else if (((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0))) begin
            ptr_table_tail_V_1_d0 = {{rt_pointerUpdFifo_dout[47:32]}};
        end else begin
            ptr_table_tail_V_1_d0 = 'bx;
        end
    end else begin
        ptr_table_tail_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_506 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_tail_V_1_we0 = 1'b1;
    end else begin
        ptr_table_tail_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_196)) begin
        if ((tmp_i_reg_506 == 1'd1)) begin
            ptr_table_valid_1_address0 = zext_ln668_fu_329_p1;
        end else if (((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0))) begin
            ptr_table_valid_1_address0 = zext_ln541_fu_322_p1;
        end else begin
            ptr_table_valid_1_address0 = 'bx;
        end
    end else begin
        ptr_table_valid_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((or_ln234_fu_353_p2 == 1'd1) & (or_ln253_fu_419_p2 == 1'd0))) begin
            ptr_table_valid_1_address1 = zext_ln541_8_fu_425_p1;
        end else if ((1'b1 == ap_condition_441)) begin
            ptr_table_valid_1_address1 = zext_ln541_10_fu_388_p1;
        end else if (((or_ln234_fu_353_p2 == 1'd0) & (tmp_fu_373_p3 == 1'd0))) begin
            ptr_table_valid_1_address1 = zext_ln541_9_fu_381_p1;
        end else begin
            ptr_table_valid_1_address1 = 'bx;
        end
    end else begin
        ptr_table_valid_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_506 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_valid_1_ce0 = 1'b1;
    end else begin
        ptr_table_valid_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_fu_373_p3 == 1'd1) & (pt_isLocked_1_load_load_fu_339_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_fu_373_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln234_fu_353_p2 == 1'd1) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_ln253_fu_419_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_valid_1_ce1 = 1'b1;
    end else begin
        ptr_table_valid_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_196)) begin
        if ((tmp_i_reg_506 == 1'd1)) begin
            ptr_table_valid_1_d0 = 1'd0;
        end else if (((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0))) begin
            ptr_table_valid_1_d0 = rt_pointerUpdFifo_dout[64'd48];
        end else begin
            ptr_table_valid_1_d0 = 'bx;
        end
    end else begin
        ptr_table_valid_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_506 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ptr_table_valid_1_we0 = 1'b1;
    end else begin
        ptr_table_valid_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_84_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        qpif2retransPointerInit_blk_n = qpif2retransPointerInit_empty_n;
    end else begin
        qpif2retransPointerInit_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_84_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        qpif2retransPointerInit_read = 1'b1;
    end else begin
        qpif2retransPointerInit_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op62_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rt_pointerReqFifo_blk_n = rt_pointerReqFifo_empty_n;
    end else begin
        rt_pointerReqFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op62_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rt_pointerReqFifo_read = 1'b1;
    end else begin
        rt_pointerReqFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op125_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op118_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op111_write_state4 == 1'b1)))) begin
        rt_pointerRspFifo_blk_n = rt_pointerRspFifo_full_n;
    end else begin
        rt_pointerRspFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op125_write_state4 == 1'b1)) begin
            rt_pointerRspFifo_din = zext_ln256_fu_501_p1;
        end else if ((ap_predicate_op118_write_state4 == 1'b1)) begin
            rt_pointerRspFifo_din = zext_ln244_1_fu_486_p1;
        end else if ((ap_predicate_op111_write_state4 == 1'b1)) begin
            rt_pointerRspFifo_din = zext_ln244_fu_471_p1;
        end else begin
            rt_pointerRspFifo_din = 'bx;
        end
    end else begin
        rt_pointerRspFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op125_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op118_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op111_write_state4 == 1'b1)))) begin
        rt_pointerRspFifo_write = 1'b1;
    end else begin
        rt_pointerRspFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op33_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rt_pointerUpdFifo_blk_n = rt_pointerUpdFifo_empty_n;
    end else begin
        rt_pointerUpdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op33_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rt_pointerUpdFifo_read = 1'b1;
    end else begin
        rt_pointerUpdFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op62_read_state3 == 1'b1) & (rt_pointerReqFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op33_read_state2 == 1'b1) & (rt_pointerUpdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_84_p3 == 1'd1) & (qpif2retransPointerInit_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op125_write_state4 == 1'b1)) | ((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op118_write_state4 == 1'b1)) | ((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op111_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op62_read_state3 == 1'b1) & (rt_pointerReqFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op33_read_state2 == 1'b1) & (rt_pointerUpdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_84_p3 == 1'd1) & (qpif2retransPointerInit_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op125_write_state4 == 1'b1)) | ((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op118_write_state4 == 1'b1)) | ((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op111_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op62_read_state3 == 1'b1) & (rt_pointerReqFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op33_read_state2 == 1'b1) & (rt_pointerUpdFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_84_p3 == 1'd1) & (qpif2retransPointerInit_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op125_write_state4 == 1'b1)) | ((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op118_write_state4 == 1'b1)) | ((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op111_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_84_p3 == 1'd1) & (qpif2retransPointerInit_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op33_read_state2 == 1'b1) & (rt_pointerUpdFifo_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op62_read_state3 == 1'b1) & (rt_pointerReqFifo_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op125_write_state4 == 1'b1)) | ((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op118_write_state4 == 1'b1)) | ((rt_pointerRspFifo_full_n == 1'b0) & (ap_predicate_op111_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_condition_196 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_297 = ((tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_439 = ((tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_441 = ((or_ln234_fu_353_p2 == 1'd0) & (tmp_fu_373_p3 == 1'd1) & (pt_isLocked_1_load_load_fu_339_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_447 = ((or_ln234_fu_353_p2 == 1'd0) & (tmp_fu_373_p3 == 1'd1) & (pt_isLocked_1_load_load_fu_339_p1 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op111_write_state4 = ((tmp_reg_532 == 1'd0) & (or_ln234_reg_528 == 1'd0) & (tmp_90_i_reg_515_pp0_iter2_reg == 1'd0) & (tmp_i_reg_506_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op118_write_state4 = ((pt_isLocked_1_load_reg_524 == 1'd0) & (tmp_reg_532 == 1'd1) & (or_ln234_reg_528 == 1'd0) & (tmp_90_i_reg_515_pp0_iter2_reg == 1'd0) & (tmp_i_reg_506_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op125_write_state4 = ((or_ln253_reg_566 == 1'd0) & (or_ln234_reg_528 == 1'd1) & (tmp_90_i_reg_515_pp0_iter2_reg == 1'd0) & (tmp_i_reg_506_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op33_read_state2 = ((tmp_90_i_nbreadreq_fu_98_p3 == 1'd1) & (tmp_i_reg_506 == 1'd0));
end

always @ (*) begin
    ap_predicate_op62_read_state3 = ((or_ln234_fu_353_p2 == 1'd0) & (tmp_90_i_reg_515 == 1'd0) & (tmp_i_reg_506_pp0_iter1_reg == 1'd0));
end

assign icmp_ln1019_fu_450_p2 = ((pt_lockedQP_V_1 == upd_qpn_V_reg_519) ? 1'b1 : 1'b0);

assign or_ln234_fu_353_p2 = (xor_ln234_fu_343_p2 | pt_wait_1);

assign or_ln253_fu_419_p2 = (xor_ln253_fu_413_p2 | pt_isLocked_1);

assign pt_isLocked_1_load_load_fu_339_p1 = pt_isLocked_1;

assign tmp_244_i_fu_461_p4 = {{{ptr_table_valid_1_q1}, {ptr_table_tail_V_1_q1}}, {ptr_table_head_V_1_q1}};

assign tmp_245_i_fu_491_p4 = {{{ptr_table_valid_1_q1}, {ptr_table_tail_V_1_q1}}, {ptr_table_head_V_1_q1}};

assign tmp_246_i_fu_476_p4 = {{{ptr_table_valid_1_q1}, {ptr_table_tail_V_1_q1}}, {ptr_table_head_V_1_q1}};

assign tmp_90_i_nbreadreq_fu_98_p3 = rt_pointerUpdFifo_empty_n;

assign tmp_91_i_nbreadreq_fu_112_p3 = rt_pointerReqFifo_empty_n;

assign tmp_fu_373_p3 = rt_pointerReqFifo_dout[32'd16];

assign tmp_i_nbreadreq_fu_84_p3 = qpif2retransPointerInit_empty_n;

assign trunc_ln236_fu_363_p1 = rt_pointerReqFifo_dout[15:0];

assign trunc_ln668_fu_283_p1 = qpif2retransPointerInit_dout[15:0];

assign upd_qpn_V_fu_287_p1 = rt_pointerUpdFifo_dout[15:0];

assign xor_ln234_fu_343_p2 = (tmp_91_i_nbreadreq_fu_112_p3 ^ 1'd1);

assign xor_ln253_fu_413_p2 = (pt_wait_1 ^ 1'd1);

assign zext_ln244_1_fu_486_p1 = tmp_246_i_fu_476_p4;

assign zext_ln244_fu_471_p1 = tmp_244_i_fu_461_p4;

assign zext_ln256_fu_501_p1 = tmp_245_i_fu_491_p4;

assign zext_ln541_10_fu_388_p1 = trunc_ln236_fu_363_p1;

assign zext_ln541_8_fu_425_p1 = pt_req_qpn_V_1;

assign zext_ln541_9_fu_381_p1 = trunc_ln236_fu_363_p1;

assign zext_ln541_fu_322_p1 = upd_qpn_V_fu_287_p1;

assign zext_ln668_fu_329_p1 = trunc_ln668_reg_510;

endmodule //rocev2_top_retrans_pointer_table_0_s
