17:49:30 INFO  : Registering command handlers for SDK TCF services
17:49:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\HW6\HW6.sdk\temp_xsdb_launch_script.tcl
17:49:47 INFO  : XSCT server has started successfully.
17:50:03 INFO  : Successfully done setting XSCT server connection channel  
17:50:03 INFO  : Successfully done setting SDK workspace  
17:50:03 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper.hdf.
18:03:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\HW6\HW6.sdk\temp_xsdb_launch_script.tcl
18:03:19 INFO  : XSCT server has started successfully.
18:03:19 INFO  : Successfully done setting XSCT server connection channel  
18:03:25 INFO  : Successfully done setting SDK workspace  
18:03:27 INFO  : Registering command handlers for SDK TCF services
18:03:28 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper.hdf.
18:03:29 INFO  : Checking for hwspec changes in the project hw6_wrapper_hw_platform_0.
18:03:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544349692673,  Project:1544348842934
18:03:29 INFO  : The hardware specification for project 'hw6_wrapper_hw_platform_0' is different from C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper.hdf.
18:03:29 INFO  : Copied contents of C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper.hdf into \hw6_wrapper_hw_platform_0\system.hdf.
18:03:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:03:35 INFO  : Clearing existing target manager status.
18:03:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:03:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:25 INFO  : 'jtag frequency' command is executed.
18:20:25 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:20:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
18:20:27 INFO  : Context for 'APU' is selected.
18:20:28 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
18:20:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:28 INFO  : Context for 'APU' is selected.
18:20:28 INFO  : 'stop' command is executed.
18:20:28 INFO  : 'ps7_init' command is executed.
18:20:28 INFO  : 'ps7_post_config' command is executed.
18:20:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:29 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:29 INFO  : 'con' command is executed.
18:20:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:20:29 INFO  : Disconnected from the channel tcfchan#1.
18:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:21 INFO  : 'jtag frequency' command is executed.
18:22:21 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:22:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
18:22:24 INFO  : Context for 'APU' is selected.
18:22:29 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
18:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:29 INFO  : Context for 'APU' is selected.
18:22:30 INFO  : 'stop' command is executed.
18:22:30 INFO  : 'ps7_init' command is executed.
18:22:31 INFO  : 'ps7_post_config' command is executed.
18:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:31 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:31 INFO  : 'con' command is executed.
18:22:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:22:31 INFO  : Disconnected from the channel tcfchan#2.
18:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:23:38 INFO  : 'jtag frequency' command is executed.
18:23:38 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:23:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
18:23:40 INFO  : Context for 'APU' is selected.
18:23:41 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
18:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:41 INFO  : Context for 'APU' is selected.
18:23:41 INFO  : 'stop' command is executed.
18:23:41 INFO  : 'ps7_init' command is executed.
18:23:41 INFO  : 'ps7_post_config' command is executed.
18:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:42 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:42 INFO  : 'con' command is executed.
18:23:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:23:42 INFO  : Disconnected from the channel tcfchan#3.
18:24:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:10 INFO  : 'jtag frequency' command is executed.
18:24:10 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:24:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
18:24:12 INFO  : Context for 'APU' is selected.
18:24:12 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
18:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:13 INFO  : Context for 'APU' is selected.
18:24:13 INFO  : 'stop' command is executed.
18:24:13 INFO  : 'ps7_init' command is executed.
18:24:13 INFO  : 'ps7_post_config' command is executed.
18:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:14 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:14 INFO  : 'con' command is executed.
18:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:24:14 INFO  : Disconnected from the channel tcfchan#4.
18:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:27:44 INFO  : 'jtag frequency' command is executed.
18:27:44 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:27:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
18:27:46 INFO  : Context for 'APU' is selected.
18:27:46 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
18:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:46 INFO  : Context for 'APU' is selected.
18:27:46 INFO  : 'stop' command is executed.
18:27:47 INFO  : 'ps7_init' command is executed.
18:27:47 INFO  : 'ps7_post_config' command is executed.
18:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:47 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:47 INFO  : 'con' command is executed.
18:27:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:27:47 INFO  : Disconnected from the channel tcfchan#5.
18:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:29:12 INFO  : 'jtag frequency' command is executed.
18:29:12 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:29:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit"
18:29:14 INFO  : Context for 'APU' is selected.
18:29:15 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf'.
18:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:15 INFO  : Context for 'APU' is selected.
18:29:15 INFO  : 'stop' command is executed.
18:29:15 INFO  : 'ps7_init' command is executed.
18:29:15 INFO  : 'ps7_post_config' command is executed.
18:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:15 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:29:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/hw6_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/HW6/HW6.sdk/hw6/Debug/hw6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:16 INFO  : 'con' command is executed.
18:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:29:16 INFO  : Disconnected from the channel tcfchan#6.
