# do DE10_NANO_SoC_GHRD.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:25 on Jan 31,2020
# vlog -work work DE10_NANO_SoC_GHRD.vo 
# -- Compiling module DE10_NANO_SoC_GHRD
# 
# Top level modules:
# 	DE10_NANO_SoC_GHRD
# End time: 12:42:26 on Jan 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:26 on Jan 31,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module DE10_NANO_SoC_GHRD_vlg_vec_tst
# 
# Top level modules:
# 	DE10_NANO_SoC_GHRD_vlg_vec_tst
# End time: 12:42:26 on Jan 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DE10_NANO_SoC_GHRD_vlg_vec_tst 
# Start time: 12:42:26 on Jan 31,2020
# Loading work.DE10_NANO_SoC_GHRD_vlg_vec_tst
# Loading work.DE10_NANO_SoC_GHRD
# Loading cyclonev_ver.cyclonev_io_obuf
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(15256): Instantiation of 'cyclonev_hps_sdram_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# Loading cyclonev_ver.cyclonev_dll
# Loading cyclonev_ver.cyclonev_leveling_delay_chain
# Loading cyclonev_ver.cyclonev_clk_phase_select
# Loading cyclonev_ver.cyclonev_io_config
# Loading cyclonev_ver.cyclonev_read_fifo_read_clock_select
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_delay_chain
# Loading cyclonev_ver.cyclonev_ddio_in
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_ir_fifo_userdes
# Loading cyclonev_ver.cyclonev_mem_phy
# Loading altera_mf_ver.altsyncram
# Loading cyclonev_ver.cyclonev_dqs_config
# Loading cyclonev_ver.cyclonev_ddio_out
# Loading cyclonev_ver.cyclonev_mux21
# Loading cyclonev_ver.cyclonev_lfifo
# Loading cyclonev_ver.cyclonev_vfifo
# Loading cyclonev_ver.cyclonev_dqs_enable_ctrl
# Loading cyclonev_ver.cyclonev_dqs_delay_chain
# Loading cyclonev_ver.cyclonev_termination
# Loading cyclonev_ver.cyclonev_termination_logic
# Loading cyclonev_ver.cyclonev_pseudo_diff_out
# Loading cyclonev_ver.cyclonev_ddio_oe
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(27122): Instantiation of 'cyclonev_hps_peripheral_spi_master' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(27211): Instantiation of 'cyclonev_hps_peripheral_emac' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(27282): Instantiation of 'cyclonev_hps_peripheral_sdmmc' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(27418): Instantiation of 'cyclonev_hps_peripheral_usb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(27454): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(27486): Instantiation of 'cyclonev_hps_peripheral_i2c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(27562): Instantiation of 'cyclonev_hps_peripheral_gpio' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(29553): Instantiation of 'cyclonev_hps_peripheral_uart' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_jtag
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading cyclonev_ver.cyclonev_hps_interface_fpga2sdram
# ** Error: (vsim-3033) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(5005): Instantiation of 'hps_sdram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1/\u0|hps_0|fpga_interfaces|f2sdram  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(113186): Instantiation of 'cyclonev_hps_interface_fpga2hps' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(175857): Instantiation of 'cyclonev_hps_interface_hps2fpga_light_weight' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(239432): Instantiation of 'cyclonev_hps_interface_clocks_resets' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(239666): Instantiation of 'cyclonev_hps_interface_dbg_apb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(239685): Instantiation of 'cyclonev_hps_interface_stm_event' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(239691): Instantiation of 'cyclonev_hps_interface_tpiu_trace' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(239698): Instantiation of 'cyclonev_hps_interface_boot_from_fpga' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(239708): Instantiation of 'cyclonev_hps_interface_hps2fpga' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# ** Error: (vsim-3033) DE10_NANO_SoC_GHRD.vo(239753): Instantiation of 'cyclonev_hps_interface_interrupts' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE10_NANO_SoC_GHRD_vlg_vec_tst/i1 File: DE10_NANO_SoC_GHRD.vo
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/chenc/Google_Drive/Weinberg/FPGA/IGBT_DE10_Nano_Quartus_v1.0/simulation/qsim/work
# Error loading design
# End time: 12:42:27 on Jan 31,2020, Elapsed time: 0:00:01
# Errors: 19, Warnings: 0
