{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562609085281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562609085285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 20:04:45 2019 " "Processing started: Mon Jul 08 20:04:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562609085285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609085285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609085285 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ScreenBuffer.qip " "Tcl Script File ScreenBuffer.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ScreenBuffer.qip " "set_global_assignment -name QIP_FILE ScreenBuffer.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562609085462 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1562609085462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562609085907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562609085907 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDMatrixFPGA.v(167) " "Verilog HDL information at LEDMatrixFPGA.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562609093121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrixfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file ledmatrixfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDMatrixFPGA " "Found entity 1: LEDMatrixFPGA" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downclocker.v 1 1 " "Found 1 design units, including 1 entities, in source file downclocker.v" { { "Info" "ISGN_ENTITY_NAME" "1 Downclocker " "Found entity 1: Downclocker" {  } { { "Downclocker.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Downclocker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MatrixPresenter.v(88) " "Verilog HDL information at MatrixPresenter.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562609093159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixpresenter.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixpresenter.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixPresenter " "Found entity 1: matrixPresenter" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll1 " "Found entity 1: Pll1" {  } { { "Pll1.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_SRAM " "Found entity 1: PLL_SRAM" {  } { { "PLL_SRAM.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frameBuffer.v(185) " "Verilog HDL information at frameBuffer.v(185): always construct contains both blocking and non-blocking assignments" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 185 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562609093179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frameBuffer " "Found entity 1: frameBuffer" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_row_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_row_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MATRIX_ROW_BUFFER " "Found entity 1: MATRIX_ROW_BUFFER" {  } { { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2chandler.v 2 2 " "Found 2 design units, including 2 entities, in source file a2chandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 A2CHandler " "Found entity 1: A2CHandler" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093193 ""} { "Info" "ISGN_ENTITY_NAME" "2 PushButton_Debouncer " "Found entity 2: PushButton_Debouncer" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_a2c.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_a2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_A2C " "Found entity 1: FIFO_A2C" {  } { { "FIFO_A2C.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_row_buffer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_row_buffer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MATRIX_ROW_BUFFER_2 " "Found entity 1: MATRIX_ROW_BUFFER_2" {  } { { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093196 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mediaDataGatherer.v(126) " "Verilog HDL information at mediaDataGatherer.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562609093202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mediadatagatherer.v 1 1 " "Found 1 design units, including 1 entities, in source file mediadatagatherer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mediaDataGatherer " "Found entity 1: mediaDataGatherer" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiverowbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file receiverowbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceiveRowBuffer " "Found entity 1: ReceiveRowBuffer" {  } { { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rawrowbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file rawrowbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 RawRowBuffer " "Found entity 1: RawRowBuffer" {  } { { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609093206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609093206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk50 MatrixPresenter.v(31) " "Verilog HDL Implicit Net warning at MatrixPresenter.v(31): created implicit net for \"clk50\"" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609093207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDMatrixFPGA " "Elaborating entity \"LEDMatrixFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562609093781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delayCounter LEDMatrixFPGA.v(76) " "Verilog HDL or VHDL warning at LEDMatrixFPGA.v(76): object \"delayCounter\" assigned a value but never read" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609093862 "|LEDMatrixFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Downclocker Downclocker:downclocker1sec " "Elaborating entity \"Downclocker\" for hierarchy \"Downclocker:downclocker1sec\"" {  } { { "LEDMatrixFPGA.v" "downclocker1sec" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609093870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixPresenter matrixPresenter:matrixPresenter " "Elaborating entity \"matrixPresenter\" for hierarchy \"matrixPresenter:matrixPresenter\"" {  } { { "LEDMatrixFPGA.v" "matrixPresenter" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609093896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MatrixPresenter.v(34) " "Verilog HDL assignment warning at MatrixPresenter.v(34): truncated value with size 32 to match size of target (8)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609093933 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 MatrixPresenter.v(39) " "Verilog HDL assignment warning at MatrixPresenter.v(39): truncated value with size 16 to match size of target (5)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609093933 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MatrixPresenter.v(180) " "Verilog HDL assignment warning at MatrixPresenter.v(180): truncated value with size 32 to match size of target (16)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609093933 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MatrixPresenter.v(191) " "Verilog HDL assignment warning at MatrixPresenter.v(191): truncated value with size 32 to match size of target (16)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609093933 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MatrixPresenter.v(201) " "Verilog HDL assignment warning at MatrixPresenter.v(201): truncated value with size 32 to match size of target (2)" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609093933 "|LEDMatrixFPGA|matrixPresenter:matrixPresenter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll1 Pll1:pll1 " "Elaborating entity \"Pll1\" for hierarchy \"Pll1:pll1\"" {  } { { "LEDMatrixFPGA.v" "pll1" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609093940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Pll1:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Pll1:pll1\|altpll:altpll_component\"" {  } { { "Pll1.v" "altpll_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll1:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Pll1:pll1\|altpll:altpll_component\"" {  } { { "Pll1.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll1:pll1\|altpll:altpll_component " "Instantiated megafunction \"Pll1:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094175 ""}  } { { "Pll1.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562609094175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll1_altpll " "Found entity 1: Pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609094294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609094294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll1_altpll Pll1:pll1\|altpll:altpll_component\|Pll1_altpll:auto_generated " "Elaborating entity \"Pll1_altpll\" for hierarchy \"Pll1:pll1\|altpll:altpll_component\|Pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_SRAM PLL_SRAM:pllSDRAM " "Elaborating entity \"PLL_SRAM\" for hierarchy \"PLL_SRAM:pllSDRAM\"" {  } { { "LEDMatrixFPGA.v" "pllSDRAM" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_SRAM:pllSDRAM\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\"" {  } { { "PLL_SRAM.v" "altpll_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_SRAM:pllSDRAM\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\"" {  } { { "PLL_SRAM.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_SRAM:pllSDRAM\|altpll:altpll_component " "Instantiated megafunction \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_SRAM " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_SRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094422 ""}  } { { "PLL_SRAM.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562609094422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sram_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sram_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_SRAM_altpll " "Found entity 1: PLL_SRAM_altpll" {  } { { "db/pll_sram_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609094454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609094454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_SRAM_altpll PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated " "Elaborating entity \"PLL_SRAM_altpll\" for hierarchy \"PLL_SRAM:pllSDRAM\|altpll:altpll_component\|PLL_SRAM_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameBuffer frameBuffer:frameBuffer " "Elaborating entity \"frameBuffer\" for hierarchy \"frameBuffer:frameBuffer\"" {  } { { "LEDMatrixFPGA.v" "frameBuffer" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 frameBuffer.v(308) " "Verilog HDL assignment warning at frameBuffer.v(308): truncated value with size 12 to match size of target (8)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frameBuffer.v(415) " "Verilog HDL assignment warning at frameBuffer.v(415): truncated value with size 8 to match size of target (5)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(419) " "Verilog HDL assignment warning at frameBuffer.v(419): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(432) " "Verilog HDL assignment warning at frameBuffer.v(432): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frameBuffer.v(480) " "Verilog HDL assignment warning at frameBuffer.v(480): truncated value with size 32 to match size of target (8)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frameBuffer.v(498) " "Verilog HDL assignment warning at frameBuffer.v(498): truncated value with size 8 to match size of target (5)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(502) " "Verilog HDL assignment warning at frameBuffer.v(502): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(515) " "Verilog HDL assignment warning at frameBuffer.v(515): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 frameBuffer.v(573) " "Verilog HDL assignment warning at frameBuffer.v(573): truncated value with size 8 to match size of target (2)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frameBuffer.v(600) " "Verilog HDL assignment warning at frameBuffer.v(600): truncated value with size 32 to match size of target (8)" {  } { { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094497 "|LEDMatrixFPGA|frameBuffer:frameBuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MATRIX_ROW_BUFFER frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1 " "Elaborating entity \"MATRIX_ROW_BUFFER\" for hierarchy \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\"" {  } { { "frameBuffer.v" "rowBuffer1" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\"" {  } { { "MATRIX_ROW_BUFFER.v" "altsyncram_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\"" {  } { { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component " "Instantiated megafunction \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094659 ""}  } { { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562609094659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_chf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chf1 " "Found entity 1: altsyncram_chf1" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609094728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609094728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chf1 frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated " "Elaborating entity \"altsyncram_chf1\" for hierarchy \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MATRIX_ROW_BUFFER_2 frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2 " "Elaborating entity \"MATRIX_ROW_BUFFER_2\" for hierarchy \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\"" {  } { { "frameBuffer.v" "rowBuffer2" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mediaDataGatherer frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer " "Elaborating entity \"mediaDataGatherer\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\"" {  } { { "frameBuffer.v" "flashGatherer" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xStart mediaDataGatherer.v(68) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(68): object \"xStart\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yStart mediaDataGatherer.v(69) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(69): object \"yStart\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mediaID mediaDataGatherer.v(70) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(70): object \"mediaID\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mediaType mediaDataGatherer.v(116) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(116): object \"mediaType\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startingFlashRow mediaDataGatherer.v(117) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(117): object \"startingFlashRow\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mediaWidth mediaDataGatherer.v(118) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(118): object \"mediaWidth\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mediaHeight mediaDataGatherer.v(119) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(119): object \"mediaHeight\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frameNumber mediaDataGatherer.v(120) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(120): object \"frameNumber\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waitTime mediaDataGatherer.v(121) " "Verilog HDL or VHDL warning at mediaDataGatherer.v(121): object \"waitTime\" assigned a value but never read" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mediaDataGatherer.v(141) " "Verilog HDL assignment warning at mediaDataGatherer.v(141): truncated value with size 32 to match size of target (10)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mediaDataGatherer.v(166) " "Verilog HDL assignment warning at mediaDataGatherer.v(166): truncated value with size 32 to match size of target (5)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mediaDataGatherer.v(167) " "Verilog HDL assignment warning at mediaDataGatherer.v(167): truncated value with size 32 to match size of target (8)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mediaDataGatherer.v(176) " "Verilog HDL assignment warning at mediaDataGatherer.v(176): truncated value with size 32 to match size of target (11)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mediaDataGatherer.v(184) " "Verilog HDL Case Statement warning at mediaDataGatherer.v(184): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 184 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mediaDataGatherer.v(226) " "Verilog HDL assignment warning at mediaDataGatherer.v(226): truncated value with size 32 to match size of target (11)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 mediaDataGatherer.v(392) " "Verilog HDL assignment warning at mediaDataGatherer.v(392): truncated value with size 32 to match size of target (11)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mediaDataGatherer.v(457) " "Verilog HDL assignment warning at mediaDataGatherer.v(457): truncated value with size 32 to match size of target (3)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mediaDataGatherer.v(497) " "Verilog HDL assignment warning at mediaDataGatherer.v(497): truncated value with size 32 to match size of target (3)" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rowBufferAddress 0 mediaDataGatherer.v(105) " "Net \"rowBufferAddress\" at mediaDataGatherer.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rowBufferIN 0 mediaDataGatherer.v(106) " "Net \"rowBufferIN\" at mediaDataGatherer.v(106) has no driver or initial value, using a default initial value '0'" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 106 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1562609094847 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RawRowBuffer frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer " "Elaborating entity \"RawRowBuffer\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\"" {  } { { "mediaDataGatherer.v" "RAWrowBuffer" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\"" {  } { { "RawRowBuffer.v" "altsyncram_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\"" {  } { { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609094876 ""}  } { { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562609094876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oif1 " "Found entity 1: altsyncram_oif1" {  } { { "db/altsyncram_oif1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609094912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609094912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oif1 frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated " "Elaborating entity \"altsyncram_oif1\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiveRowBuffer frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer " "Elaborating entity \"ReceiveRowBuffer\" for hierarchy \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\"" {  } { { "mediaDataGatherer.v" "rowBuffer" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2CHandler A2CHandler:handler " "Elaborating entity \"A2CHandler\" for hierarchy \"A2CHandler:handler\"" {  } { { "LEDMatrixFPGA.v" "handler" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastCKstate A2CHandler.v(9) " "Verilog HDL or VHDL warning at A2CHandler.v(9): object \"lastCKstate\" assigned a value but never read" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094989 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACKcount A2CHandler.v(42) " "Verilog HDL or VHDL warning at A2CHandler.v(42): object \"ACKcount\" assigned a value but never read" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094989 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastCLK A2CHandler.v(69) " "Verilog HDL or VHDL warning at A2CHandler.v(69): object \"lastCLK\" assigned a value but never read" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094989 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "retry A2CHandler.v(70) " "Verilog HDL or VHDL warning at A2CHandler.v(70): object \"retry\" assigned a value but never read" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562609094989 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 A2CHandler.v(59) " "Verilog HDL assignment warning at A2CHandler.v(59): truncated value with size 32 to match size of target (7)" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609094989 "|LEDMatrixFPGA|A2CHandler:handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_A2C A2CHandler:handler\|FIFO_A2C:a2c_fifo " "Elaborating entity \"FIFO_A2C\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\"" {  } { { "A2CHandler.v" "a2c_fifo" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609094994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\"" {  } { { "FIFO_A2C.v" "scfifo_component" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\"" {  } { { "FIFO_A2C.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609095231 ""}  } { { "FIFO_A2C.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562609095231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tq11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tq11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tq11 " "Found entity 1: scfifo_tq11" {  } { { "db/scfifo_tq11.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/scfifo_tq11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609095284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609095284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tq11 A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated " "Elaborating entity \"scfifo_tq11\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4121.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4121.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4121 " "Found entity 1: a_dpfifo_4121" {  } { { "db/a_dpfifo_4121.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609095308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609095308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4121 A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo " "Elaborating entity \"a_dpfifo_4121\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\"" {  } { { "db/scfifo_tq11.tdf" "dpfifo" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/scfifo_tq11.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_18e " "Found entity 1: a_fefifo_18e" {  } { { "db/a_fefifo_18e.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_fefifo_18e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609095324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609095324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_18e A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|a_fefifo_18e:fifo_state " "Elaborating entity \"a_fefifo_18e\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|a_fefifo_18e:fifo_state\"" {  } { { "db/a_dpfifo_4121.tdf" "fifo_state" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_537.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_537.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_537 " "Found entity 1: cntr_537" {  } { { "db/cntr_537.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/cntr_537.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609095383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609095383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_537 A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|a_fefifo_18e:fifo_state\|cntr_537:count_usedw " "Elaborating entity \"cntr_537\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|a_fefifo_18e:fifo_state\|cntr_537:count_usedw\"" {  } { { "db/a_fefifo_18e.tdf" "count_usedw" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_fefifo_18e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2m1 " "Found entity 1: altsyncram_a2m1" {  } { { "db/altsyncram_a2m1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_a2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609095428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609095428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2m1 A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|altsyncram_a2m1:FIFOram " "Elaborating entity \"altsyncram_a2m1\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|altsyncram_a2m1:FIFOram\"" {  } { { "db/a_dpfifo_4121.tdf" "FIFOram" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p2b " "Found entity 1: cntr_p2b" {  } { { "db/cntr_p2b.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/cntr_p2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609095467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609095467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p2b A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|cntr_p2b:rd_ptr_count " "Elaborating entity \"cntr_p2b\" for hierarchy \"A2CHandler:handler\|FIFO_A2C:a2c_fifo\|scfifo:scfifo_component\|scfifo_tq11:auto_generated\|a_dpfifo_4121:dpfifo\|cntr_p2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_4121.tdf" "rd_ptr_count" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer A2CHandler:handler\|PushButton_Debouncer:deb " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"A2CHandler:handler\|PushButton_Debouncer:deb\"" {  } { { "A2CHandler.v" "deb" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609095499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 A2CHandler.v(180) " "Verilog HDL assignment warning at A2CHandler.v(180): truncated value with size 32 to match size of target (2)" {  } { { "A2CHandler.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562609095504 "|LEDMatrixFPGA|A2CHandler:handler|PushButton_Debouncer:deb"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[4\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[5\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[6\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[7\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[8\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[9\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[10\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[11\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[12\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[13\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[14\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[15\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|ReceiveRowBuffer:rowBuffer\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ReceiveRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 103 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[5\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_oif1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 95 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[6\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_oif1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 95 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[7\] " "Synthesized away node \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|RawRowBuffer:RAWrowBuffer\|altsyncram:altsyncram_component\|altsyncram_oif1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_oif1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RawRowBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v" 85 0 0 } } { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 95 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 87 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096078 "|LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562609096078 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562609096078 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pll1:pll1\|altpll:altpll_component\|Pll1_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"Pll1:pll1\|altpll:altpll_component\|Pll1_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll1_altpll.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/pll1_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "Pll1.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v" 90 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609096080 "|LEDMatrixFPGA|Pll1:pll1|altpll:altpll_component|Pll1_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562609096080 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562609096080 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097095 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097095 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097095 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER:rowBuffer1\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 73 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097095 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097095 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097095 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097095 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\] " "Synthesized away node \"frameBuffer:frameBuffer\|MATRIX_ROW_BUFFER_2:rowBuffer2\|altsyncram:altsyncram_component\|altsyncram_chf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_chf1.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MATRIX_ROW_BUFFER_2.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v" 85 0 0 } } { "frameBuffer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v" 74 0 0 } } { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097095 "|LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562609097095 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562609097095 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "matrixPresenter:matrixPresenter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrixPresenter:matrixPresenter\|Mult0\"" {  } { { "MatrixPresenter.v" "Mult0" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|Mod0\"" {  } { { "mediaDataGatherer.v" "Mod0" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|Div0\"" {  } { { "mediaDataGatherer.v" "Div0" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609097103 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1562609097103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrixPresenter:matrixPresenter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrixPresenter:matrixPresenter\|lpm_mult:Mult0\"" {  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609097192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrixPresenter:matrixPresenter\|lpm_mult:Mult0 " "Instantiated megafunction \"matrixPresenter:matrixPresenter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097192 ""}  } { { "MatrixPresenter.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562609097192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_brs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_brs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_brs " "Found entity 1: mult_brs" {  } { { "db/mult_brs.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/mult_brs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609097247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609097247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Mod0\"" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609097326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Mod0 " "Instantiated megafunction \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097326 ""}  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562609097326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vll " "Found entity 1: lpm_divide_vll" {  } { { "db/lpm_divide_vll.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/lpm_divide_vll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609097368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609097368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609097391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609097391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/alt_u_div_6ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609097423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609097423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609097496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609097496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609097551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609097551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Div0\"" {  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609097603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Div0 " "Instantiated megafunction \"frameBuffer:frameBuffer\|mediaDataGatherer:flashGatherer\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562609097603 ""}  } { { "mediaDataGatherer.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562609097603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/db/lpm_divide_stl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562609097636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609097636 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "39 " "Ignored 39 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1562609098115 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1562609098115 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_SO " "bidirectional pin \"FLASH_SO\" has no driver" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1562609098131 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1562609098131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562609098503 "|LEDMatrixFPGA|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[8\] GND " "Pin \"SDRAM_A\[8\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562609098503 "|LEDMatrixFPGA|SDRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[9\] GND " "Pin \"SDRAM_A\[9\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562609098503 "|LEDMatrixFPGA|SDRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[11\] GND " "Pin \"SDRAM_A\[11\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562609098503 "|LEDMatrixFPGA|SDRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A\[12\] GND " "Pin \"SDRAM_A\[12\]\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562609098503 "|LEDMatrixFPGA|SDRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562609098503 "|LEDMatrixFPGA|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQMH GND " "Pin \"SDRAM_DQMH\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562609098503 "|LEDMatrixFPGA|SDRAM_DQMH"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQML GND " "Pin \"SDRAM_DQML\" is stuck at GND" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562609098503 "|LEDMatrixFPGA|SDRAM_DQML"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562609098503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562609098654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562609099563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sync/Programacion/LEDMatrix/FPGA/output_files/LEDMatrixFPGA.map.smsg " "Generated suppressed messages file D:/Sync/Programacion/LEDMatrix/FPGA/output_files/LEDMatrixFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609099892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562609100424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562609100424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609101068 "|LEDMatrixFPGA|button[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "No output dependent on input pin \"button\[1\]\"" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609101068 "|LEDMatrixFPGA|button[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[2\] " "No output dependent on input pin \"button\[2\]\"" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609101068 "|LEDMatrixFPGA|button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[3\] " "No output dependent on input pin \"button\[3\]\"" {  } { { "LEDMatrixFPGA.v" "" { Text "D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562609101068 "|LEDMatrixFPGA|button[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562609101068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1671 " "Implemented 1671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562609101069 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562609101069 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1562609101069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1522 " "Implemented 1522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562609101069 ""} { "Info" "ICUT_CUT_TM_RAMS" "69 " "Implemented 69 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562609101069 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1562609101069 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1562609101069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562609101069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562609101108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 20:05:01 2019 " "Processing ended: Mon Jul 08 20:05:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562609101108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562609101108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562609101108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562609101108 ""}
