Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul 19 13:05:13 2023
| Host         : PORTATIL-JAVIER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.697ns  (logic 5.074ns (52.325%)  route 4.623ns (47.675%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.966     3.414    btn_IBUF[0]
    SLICE_X113Y26        LUT1 (Prop_lut1_I0_O)        0.124     3.538 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.657     6.195    led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.502     9.697 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.697    led[0]
    U14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 5.374ns (61.937%)  route 3.302ns (38.063%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.423     2.914    btn_IBUF[1]
    SLICE_X113Y50        LUT3 (Prop_lut3_I0_O)        0.150     3.064 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.879     4.943    led_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         3.733     8.676 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.676    led[2]
    W22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 5.134ns (61.241%)  route 3.249ns (38.759%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.473     1.473 r  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           1.378     2.851    btn_IBUF[2]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.871     4.846    led_OBUF[3]
    V22                  OBUF (Prop_obuf_I_O)         3.537     8.383 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.383    led[3]
    V22                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 5.127ns (63.588%)  route 2.936ns (36.412%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.255     2.746    btn_IBUF[1]
    SLICE_X113Y50        LUT2 (Prop_lut2_I0_O)        0.124     2.870 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.681     4.551    led_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.512     8.063 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.063    led[1]
    U19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.499ns (68.885%)  route 0.677ns (31.115%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 f  btn_IBUF[2]_inst/O
                         net (fo=3, routed)           0.346     0.587    btn_IBUF[2]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.045     0.632 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.963    led_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.213     2.176 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.176    led[1]
    U19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.510ns (62.567%)  route 0.903ns (37.433%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.485     0.712    btn_IBUF[3]
    SLICE_X113Y50        LUT2 (Prop_lut2_I1_O)        0.045     0.757 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.176    led_OBUF[3]
    V22                  OBUF (Prop_obuf_I_O)         1.238     2.414 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.414    led[3]
    V22                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.563ns (63.536%)  route 0.897ns (36.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.485     0.712    btn_IBUF[3]
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.042     0.754 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.167    led_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         1.294     2.461 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.461    led[2]
    W22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.008ns  (logic 1.464ns (48.674%)  route 1.544ns (51.326%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.780     0.996    btn_IBUF[0]
    SLICE_X113Y26        LUT1 (Prop_lut1_I0_O)        0.045     1.041 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.764     1.805    led_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.008 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.008    led[0]
    U14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





