head	4.4;
access;
symbols
	Boot-1_26:4.4
	Boot-1_25:4.4
	Boot-1_24:4.4
	Boot-1_23:4.4
	Boot-1_22:4.4
	Boot-1_21:4.4
	Boot-1_20:4.4
	Boot-1_19:4.4
	Boot-1_18:4.4
	Boot-1_17:4.4
	Boot-1_16:4.4
	Boot-1_15:4.4
	Boot-1_14:4.4
	Boot-1_13:4.4
	Boot-1_12:4.4
	Boot-1_11:4.4
	Boot-1_10:4.4
	Boot-1_09:4.4
	Boot-1_08:4.4
	Boot-1_07:4.4
	Boot-1_06:4.4
	Boot-1_05:4.4
	Boot-1_04:4.4
	Boot-1_03:4.4
	Boot-1_02:4.4
	Boot-1_01:4.4
	Boot-1_00:4.4
	Boot-0_99:4.4
	Boot-0_98:4.4
	Boot-0_97:4.4
	Boot-0_96:4.3
	Boot-0_95:4.3
	Boot-0_94:4.3
	Boot-0_93:4.3
	Boot-0_92:4.3
	Boot-0_91:4.3
	Boot-0_90:4.2
	Boot-0_89:4.2
	Boot-0_88:4.2
	Boot-0_87:4.2
	Boot-0_86:4.2
	Boot-0_85:4.2
	Boot-0_84:4.2
	Boot-0_83:4.2
	Boot-0_82:4.2
	Boot-0_81:4.2
	Boot-0_80:4.2
	Boot-0_79:4.2
	Boot-0_78:4.2
	Boot-0_77:4.2
	Boot-0_76:4.2
	Boot-0_75:4.2
	Boot-0_74:4.2
	Boot-0_73:4.2
	Boot-0_72:4.2
	Boot-0_71:4.2
	Boot-0_70:4.2
	Boot-0_69:4.2
	Boot-0_68:4.2
	Boot-0_67:4.2
	nbingham_boot_991007:4.2
	mstphens_UrsulaRiscPCBuild_20Nov98:4.2
	Ursula_RiscPC:4.2.0.6
	rthornb_UrsulaBuild-19Aug1998:4.2
	UrsulaBuild_FinalSoftload:4.2
	rthornb_UrsulaBuild-12Aug1998:4.2
	aglover_UrsulaBuild-05Aug1998:4.2
	rthornb_UrsulaBuild-29Jul1998:4.2
	rthornb_UrsulaBuild-22Jul1998:4.2
	rthornb_UrsulaBuild-15Jul1998:4.2
	rthornb_UrsulaBuild-07Jul1998:4.2
	rthornb_UrsulaBuild-17Jun1998:4.2
	rthornb_UrsulaBuild-03Jun1998:4.2
	rthornb_UrsulaBuild-27May1998:4.2
	rthornb_UrsulaBuild-21May1998:4.2
	rthornb_UrsulaBuild_01May1998:4.2
	Daytona:4.2.0.4
	Daytona_bp:4.2
	Ursula:4.2.0.2
	Ursula_bp:4.2
	RO_3_71:4.1.3.2
	ART_bp:4.1.1.1
	ART:4.1.1.1.0.2
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	RO_3_60:4.1.1.1
	StrongARM:4.1.3
	Black:4.1.1;
locks; strict;
comment	@# @;


4.4
date	2012.08.12.16.41.36;	author rsprowson;	state Exp;
branches;
next	4.3;
commitid	OHKH6pQmli54ghgw;

4.3
date	2012.07.19.11.36.11;	author rsprowson;	state Exp;
branches;
next	4.2;
commitid	x6wvxB4CUBaPkadw;

4.2
date	97.05.06.11.22.50;	author kbracey;	state Exp;
branches;
next	4.1;

4.1
date	96.11.05.09.51.54;	author nturton;	state Exp;
branches
	4.1.1.1
	4.1.3.1;
next	;

4.1.1.1
date	96.11.05.09.51.54;	author nturton;	state Exp;
branches;
next	;

4.1.3.1
date	96.11.06.03.38.36;	author nturton;	state Exp;
branches
	4.1.3.1.2.1;
next	4.1.3.2;

4.1.3.2
date	97.05.06.09.48.53;	author kbracey;	state Exp;
branches;
next	;

4.1.3.1.2.1
date	97.04.30.18.18.40;	author kbracey;	state Exp;
branches;
next	;


desc
@@


4.4
log
@Adjust for VIDCBandwidthLimit and VIDCBandLimit
RO350Hook and RO360Hook these were still containing an obey file 'BandLimit' however the corresponding !Configure had been modified (for 3.7x) to instead use the alias VIDCBandLimit. Adjusted obey files accordingly.
RO500Hook and RO510Hook now use 'X' to supress errors when VIDCBandwidthLimit is absent. From RO520Hook onwards this can be removed permanently.
Additionally RO500Hook and RO510Hook were not running ClrMonitor so on a CMOS reset the (potentially wrong) monitor would be selected.
Updated comment in BandLimit/BandLimit.c.
Updated ClrMonitor/main.c to use central defines. Put old copy in attic to reduce confusion.

Version 0.97. Tagged as 'Boot-0_97'
@
text
@Set Alias$VIDCBandLimit VIDCBandwidthLimit 38000000 76000000 152000000
VIDCBandLimit
/<Obey$Dir>.SetPreDesk
/BootResources:Configure.ClrMonitor
/<PreDesk$Configure>
@


4.3
log
@Try again - CVS bombed out.
Manually tagged as Boot-0_91.
@
text
@d1 2
@


4.2
log
@Version RO_3_71 merged
@
text
@a0 1
/<Obey$Dir>.BandLimit 38000 76000 152000 80000
@


4.1
log
@Initial revision
@
text
@d1 1
@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@@


4.1.3.2
log
@Version RO_3_71 taken
@
text
@a0 1
/<Obey$Dir>.BandLimit 38000 76000 152000 80000
@


4.1.3.1.2.1
log
@Merged from 3.71 CD
@
text
@a0 1
/<Obey$Dir>.BandLimit 38000 76000 152000 80000
@


4.1.1.1
log
@Import from cleaned 360 CD
@
text
@@
