==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.297 ; gain = 119.523
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:262:16)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 311.691 ; gain = 221.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.973 seconds; current allocated memory: 252.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 252.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 252.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 253.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 253.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 253.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 253.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 253.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 254.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 254.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 255.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 255.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 255.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 256.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 256.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 257.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 257.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 257.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 258.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 258.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 259.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 259.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 260.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 261.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 261.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 262.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 263.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 263.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 264.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 264.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 265.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 266.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 267.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 268.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 269.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 270.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 271.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 273.163 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 369.137 ; gain = 279.363
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.908 seconds; peak allocated memory: 273.163 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.160 ; gain = 120.801
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:262:16)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 312.023 ; gain = 222.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.923 seconds; current allocated memory: 252.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 252.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 252.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 253.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 253.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 253.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 253.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 253.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 254.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 254.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 255.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 255.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 256.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 256.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 257.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 257.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 257.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 258.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 258.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 259.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 259.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 260.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 261.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 261.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 262.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 263.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 263.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 264.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 264.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 265.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 266.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 267.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 268.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 269.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 270.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 271.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 273.163 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 370.012 ; gain = 280.652
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.732 seconds; peak allocated memory: 273.163 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.500 ; gain = 120.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.500 ; gain = 120.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.500 ; gain = 120.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 209.500 ; gain = 120.262
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 209.500 ; gain = 120.262
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:262:16)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 312.301 ; gain = 223.063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.629 seconds; current allocated memory: 252.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 252.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 252.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 253.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 253.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 253.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 253.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 254.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 254.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 254.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 255.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 255.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 255.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 256.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 256.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 257.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 257.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 257.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 258.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 258.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 259.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 259.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 260.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 261.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 261.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 262.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 263.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 263.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 264.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 264.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 265.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 266.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 267.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 268.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 269.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 270.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 271.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 273.085 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 370.484 ; gain = 281.246
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.842 seconds; peak allocated memory: 273.085 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.266 ; gain = 120.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.266 ; gain = 120.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.266 ; gain = 120.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.266 ; gain = 120.691
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.266 ; gain = 120.691
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 311.789 ; gain = 222.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.84 seconds; current allocated memory: 252.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 252.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 252.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 252.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 252.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 253.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 253.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 253.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 254.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 254.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 254.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 255.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 255.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 255.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 255.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 256.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 256.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 257.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 257.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 257.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 258.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 258.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 259.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 260.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 260.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 261.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 262.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 262.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 262.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 263.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 264.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 265.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 265.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 266.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 267.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 268.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 269.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 271.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 272.404 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:07 . Memory (MB): peak = 369.305 ; gain = 279.730
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.451 seconds; peak allocated memory: 272.404 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.781 ; gain = 119.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.781 ; gain = 119.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.781 ; gain = 119.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:186) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:186) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.781 ; gain = 119.203
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:186) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:186) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.781 ; gain = 119.203
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:337:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:244:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:246:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:264:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:4)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:341:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:343:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:356:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:358:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 311.148 ; gain = 220.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.668 seconds; current allocated memory: 251.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 251.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 252.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 252.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 252.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 252.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 252.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 253.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 253.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 253.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 253.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 253.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 254.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 254.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 254.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 254.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 255.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 255.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 256.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 256.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 257.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 257.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 258.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 258.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 259.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 259.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 260.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 261.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 261.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 262.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 262.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 263.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 264.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 264.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 265.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 266.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 268.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 269.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 270.747 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 365.547 ; gain = 274.969
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.575 seconds; peak allocated memory: 270.747 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.723 ; gain = 119.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.723 ; gain = 119.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.723 ; gain = 119.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:186) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:186) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.723 ; gain = 119.832
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:186) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:186) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.723 ; gain = 119.832
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:338:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:245:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:247:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:265:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:4)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:342:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:344:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:357:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:359:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 311.180 ; gain = 221.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.573 seconds; current allocated memory: 251.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 251.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 252.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 252.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 252.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 252.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 252.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 253.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 253.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 253.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 253.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 254.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 254.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 254.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 254.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 254.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 255.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 255.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 256.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 256.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 257.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 257.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 258.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 258.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 259.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 259.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 260.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 261.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 261.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 262.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 262.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 263.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 264.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 264.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 265.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 266.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 268.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 269.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 270.766 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 366.344 ; gain = 276.453
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.041 seconds; peak allocated memory: 270.766 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.855 ; gain = 119.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.855 ; gain = 119.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.855 ; gain = 119.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:325) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:435) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 209.855 ; gain = 119.840
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:325) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:435) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:436) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:422)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 209.855 ; gain = 119.840
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:275:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:229:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:230:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:232:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:291:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:292:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:306:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:307:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:308:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:325:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:326:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:327:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:328:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:291:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:292:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:306:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:307:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:308:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:261:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:345:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:360:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:362:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 311.582 ; gain = 221.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.502 seconds; current allocated memory: 251.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 252.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 252.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 252.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 252.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 253.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 253.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 253.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 253.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 254.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 254.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 254.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 254.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 255.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 255.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 255.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 255.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 256.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 256.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 257.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 257.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 258.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 258.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 259.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 260.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 260.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 261.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 262.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 262.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 263.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 263.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 264.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 264.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 265.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 266.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 267.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_mathbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 268.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 269.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypamb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 271.195 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempfYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_mathbi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypalbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 367.516 ; gain = 277.500
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.594 seconds; peak allocated memory: 271.195 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.984 ; gain = 120.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.984 ; gain = 120.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.984 ; gain = 120.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.984 ; gain = 120.664
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.984 ; gain = 120.664
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:345:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:360:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:362:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 311.105 ; gain = 221.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.619 seconds; current allocated memory: 251.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 252.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 252.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 252.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 252.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 253.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 253.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 253.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 254.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 254.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 254.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 254.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 254.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 255.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 255.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 255.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 256.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 256.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 257.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 257.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 258.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 258.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 259.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 259.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 260.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 261.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 261.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 262.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 262.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 263.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 264.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 264.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 265.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 266.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 267.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_mathbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 268.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 269.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypamb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 270.999 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempfYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_mathbi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypalbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 366.980 ; gain = 277.660
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.456 seconds; peak allocated memory: 270.999 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.344 ; gain = 118.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.344 ; gain = 118.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 209.344 ; gain = 118.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:335) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:453) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.344 ; gain = 118.762
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:335) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:453) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:321)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.344 ; gain = 118.762
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:336:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:340:4)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:345:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:360:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:362:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 320.355 ; gain = 229.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.481 seconds; current allocated memory: 261.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 262.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 262.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 262.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 262.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 262.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 262.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 262.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 263.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 263.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 263.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 263.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 264.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 264.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 264.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 264.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 264.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 265.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 265.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 265.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 266.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 266.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 267.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 267.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 268.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 269.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 269.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 269.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 271.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 271.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 271.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 272.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 272.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 273.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 273.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 274.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 274.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 275.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 276.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_mathbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 278.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 279.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypamb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 280.790 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempfYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_mathbi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypalbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:07 . Memory (MB): peak = 376.438 ; gain = 285.855
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.77 seconds; peak allocated memory: 280.790 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.563 ; gain = 120.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.563 ; gain = 120.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.563 ; gain = 120.277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.563 ; gain = 120.277
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.563 ; gain = 120.277
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:345:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:360:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:362:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 311.191 ; gain = 221.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.516 seconds; current allocated memory: 251.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 252.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 252.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 252.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 252.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 252.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 253.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 253.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 253.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 254.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 254.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 254.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 254.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 254.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 255.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 255.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 255.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 256.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 256.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 257.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 257.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 258.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 258.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 259.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 259.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 260.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 261.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 261.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 262.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 262.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 263.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 264.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 264.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 265.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 266.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 267.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_mathbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 268.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 269.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypamb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 270.999 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempfYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_mathbi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypalbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 366.363 ; gain = 277.078
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.772 seconds; peak allocated memory: 270.999 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 119.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 119.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.488 ; gain = 119.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.488 ; gain = 119.934
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.488 ; gain = 119.934
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:368:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:372:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:374:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:387:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:389:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 311.277 ; gain = 220.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.544 seconds; current allocated memory: 251.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 252.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 252.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 252.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 252.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 252.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 253.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 253.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 253.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 254.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 254.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 254.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 254.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 254.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 255.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 255.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 255.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 256.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 256.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 257.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 257.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 258.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 258.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 259.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 259.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 260.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 261.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 261.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 262.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 262.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 263.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 264.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 264.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 265.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 266.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 267.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_mathbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 268.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 269.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypamb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 270.999 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempfYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_mathbi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypalbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:06 . Memory (MB): peak = 367.063 ; gain = 276.508
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.406 seconds; peak allocated memory: 270.999 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.508 ; gain = 120.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.508 ; gain = 120.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.508 ; gain = 120.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.508 ; gain = 120.484
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.508 ; gain = 120.484
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:289:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:291:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:304:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:306:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.785 ; gain = 211.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.39 seconds; current allocated memory: 242.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 243.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 243.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 243.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 243.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 244.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 244.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 244.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 244.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 245.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 245.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 246.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 246.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 247.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 247.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 247.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 248.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 248.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 249.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 250.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 251.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 252.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 252.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 253.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 253.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 254.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 255.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 256.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 257.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 258.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 259.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 260.990 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 355.793 ; gain = 265.770
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.258 seconds; peak allocated memory: 260.990 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.609 ; gain = 119.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.609 ; gain = 119.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.609 ; gain = 119.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.609 ; gain = 119.914
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:153) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.609 ; gain = 119.914
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:249:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:251:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:269:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:4)
WARNING: [HLS 200-463] Ignoring allocation pragma because function '1' is missing or was optimized away (NIST-KATs/rng.c:147:1)
WARNING: [HLS 200-463] Ignoring allocation pragma because function '1' is missing or was optimized away (NIST-KATs/rng.c:147:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 302.199 ; gain = 212.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.477 seconds; current allocated memory: 242.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 243.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 243.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 243.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 243.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 243.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 244.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 244.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 244.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 244.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 245.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 245.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 245.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 246.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 246.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 247.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 247.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 248.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 248.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 249.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 249.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 250.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 250.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 251.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 252.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 252.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 253.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 253.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 254.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 255.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 256.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 257.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 258.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 259.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 261.155 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 356.520 ; gain = 266.824
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.19 seconds; peak allocated memory: 261.155 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.203 ; gain = 120.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.203 ; gain = 120.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.203 ; gain = 120.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.203 ; gain = 120.785
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.203 ; gain = 120.785
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:339:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:343:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:345:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:358:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:360:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 311.637 ; gain = 222.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.33 seconds; current allocated memory: 251.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 252.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 252.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 252.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 252.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 252.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 253.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 253.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 253.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 254.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 254.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 254.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 254.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 254.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 255.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 255.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 255.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 256.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 256.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 257.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 257.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 258.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 258.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 259.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 259.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 260.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 261.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 261.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 262.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 262.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 263.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 264.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 264.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 265.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 266.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 267.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_mathbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 268.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 269.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypamb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 270.999 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UeOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempfYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_mathbi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypalbW_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 367.484 ; gain = 278.066
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.392 seconds; peak allocated memory: 270.999 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.395 ; gain = 120.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.395 ; gain = 120.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.395 ; gain = 120.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.395 ; gain = 120.637
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.395 ; gain = 120.637
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.715 ; gain = 211.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.321 seconds; current allocated memory: 242.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 242.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 243.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 243.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 243.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 244.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 244.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 244.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 244.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 244.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 245.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 245.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 246.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 246.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 247.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 247.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 247.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 248.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 248.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 249.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 250.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 250.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 251.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 252.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 252.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 253.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 253.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 254.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 255.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 256.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 257.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 258.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 259.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 260.990 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.418 ; gain = 266.660
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.907 seconds; peak allocated memory: 260.990 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:685:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1633:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.441 ; gain = 119.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.441 ; gain = 119.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.441 ; gain = 119.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.441 ; gain = 119.926
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.441 ; gain = 119.926
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'array' (picnic_impl.c:130:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:137:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 302.090 ; gain = 211.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.126 seconds; current allocated memory: 242.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 243.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 243.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 243.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 243.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 243.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 243.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 244.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 244.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 244.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 244.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 245.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 245.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 245.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 246.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 246.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 247.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 247.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 248.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 248.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 249.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 249.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 250.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 250.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 251.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 252.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 252.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 253.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 253.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 254.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 255.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 256.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 257.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 258.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 259.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 261.105 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_array_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.184 ; gain = 265.668
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.263 seconds; peak allocated memory: 261.105 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:684:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1632:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 210.387 ; gain = 125.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 210.387 ; gain = 125.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 210.387 ; gain = 125.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 210.387 ; gain = 125.047
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 210.387 ; gain = 125.047
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'array' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:136:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:165:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:184:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:212:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 301.805 ; gain = 216.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.816 seconds; current allocated memory: 242.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 243.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 243.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 243.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 243.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 244.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 244.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 244.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 245.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 245.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 245.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 246.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 246.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 247.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 247.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 248.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 248.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 249.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 249.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 250.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 250.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 251.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 252.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 252.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 253.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 253.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 254.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 255.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 256.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 257.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 258.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 259.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 261.105 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_array_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:08 . Memory (MB): peak = 355.777 ; gain = 270.438
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.178 seconds; peak allocated memory: 261.105 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:684:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1632:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.461 ; gain = 120.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.461 ; gain = 120.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.461 ; gain = 120.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.461 ; gain = 120.563
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.461 ; gain = 120.563
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:225:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'array' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:136:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:165:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:184:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:212:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 301.727 ; gain = 211.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.888 seconds; current allocated memory: 242.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 243.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 243.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 243.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 243.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 244.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 244.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 244.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 244.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 245.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 245.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 245.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 246.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 246.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 247.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 247.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 248.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 248.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 249.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 249.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 250.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 251.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 252.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 252.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 253.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 253.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 254.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 255.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 256.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 257.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 258.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 259.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 261.119 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_array_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.563 ; gain = 266.664
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.982 seconds; peak allocated memory: 261.119 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:684:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1632:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.316 ; gain = 120.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.316 ; gain = 120.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.316 ; gain = 120.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.316 ; gain = 120.152
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.316 ; gain = 120.152
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:234:6)
INFO: [HLS 200-472] Inferring partial write operation for 'array' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:136:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:165:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:184:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:212:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 301.988 ; gain = 211.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.767 seconds; current allocated memory: 242.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 243.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 243.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 243.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 243.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 244.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 244.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 244.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 244.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 245.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 245.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 245.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 246.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 246.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 247.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 247.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 248.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 248.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 249.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 249.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 250.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 250.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 251.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 252.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 252.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 253.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 254.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 255.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 256.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 257.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 258.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 259.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 261.072 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_array_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:05 . Memory (MB): peak = 356.152 ; gain = 265.988
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.434 seconds; peak allocated memory: 261.072 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:684:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1632:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.199 ; gain = 121.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.199 ; gain = 121.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.199 ; gain = 121.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.199 ; gain = 121.043
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:526) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.199 ; gain = 121.043
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:234:6)
INFO: [HLS 200-472] Inferring partial write operation for 'array' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:136:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:165:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:184:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:212:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.809 ; gain = 212.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-223] Checking resource limit in 'picnic_keygen': cannot find any operation of 'udiv'.
WARNING: [SYN 201-223] Checking resource limit in 'picnic_keygen': cannot find any operation of 'udiv'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.575 seconds; current allocated memory: 242.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 243.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 243.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 243.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 243.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 244.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 244.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 244.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 244.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 245.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 245.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 245.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 246.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 246.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 247.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 247.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 248.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 248.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 249.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 249.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 250.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 250.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 251.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 252.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 252.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 253.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 254.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 255.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 256.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 257.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 258.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 259.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 261.165 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_array_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 356.898 ; gain = 267.742
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.282 seconds; peak allocated memory: 261.165 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:687:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1635:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:758:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:761:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.727 ; gain = 119.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.727 ; gain = 119.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.727 ; gain = 119.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:527) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:598) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.727 ; gain = 119.559
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:527) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:598) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.727 ; gain = 119.559
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:123) with offset 64 into array 'array' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:234:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:235:6)
INFO: [HLS 200-472] Inferring partial write operation for 'array' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:136:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:165:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:187:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 301.633 ; gain = 211.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-223] Checking resource limit in 'LowMCEnc': cannot find any operation of 'udiv'.
WARNING: [SYN 201-223] Checking resource limit in 'picnic_keygen': cannot find any operation of 'udiv'.
WARNING: [SYN 201-223] Checking resource limit in 'picnic_keygen': cannot find any operation of 'udiv'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.019 seconds; current allocated memory: 242.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 243.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 243.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 243.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 243.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 244.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 244.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 244.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 244.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 245.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 245.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 245.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 246.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 246.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 247.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 247.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 248.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 248.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 249.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 249.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 250.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 250.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 251.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 252.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 252.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 253.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 254.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 254.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 255.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 256.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 257.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 258.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 259.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 261.155 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_array_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.266 ; gain = 266.098
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66 seconds; peak allocated memory: 261.155 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:685:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1633:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.141 ; gain = 120.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.141 ; gain = 120.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.141 ; gain = 120.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.141 ; gain = 120.758
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.141 ; gain = 120.758
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:225:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:233:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:185:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.348 ; gain = 211.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-223] Checking resource limit in 'LowMCEnc': cannot find any operation of 'udiv'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.456 seconds; current allocated memory: 242.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 243.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 243.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 243.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 243.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 243.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 244.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 244.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 244.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 245.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 245.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 245.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 246.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 246.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 247.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 247.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 248.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 248.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 249.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 249.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 250.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 250.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 251.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 252.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 252.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 253.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 253.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 254.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 255.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 256.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 257.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 258.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 259.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 261.084 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.051 ; gain = 266.668
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.72 seconds; peak allocated memory: 261.084 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:689:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1637:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.570 ; gain = 119.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.570 ; gain = 119.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.570 ; gain = 119.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.570 ; gain = 119.379
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.570 ; gain = 119.379
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:125:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:125:6) in function 'matrix_mul' : 

more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:217:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 301.711 ; gain = 211.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.875 seconds; current allocated memory: 242.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 243.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 243.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 243.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 243.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 244.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 244.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 244.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 244.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 245.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 245.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 245.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type add(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'add' operation ('j', picnic_impl.c:126) due to limited resources (II = 2).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 246.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type add(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'add' operation ('j', picnic_impl.c:126) due to limited resources (II = 2).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 247.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 247.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 248.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 248.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 249.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 249.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 250.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 250.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 251.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 252.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 252.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 253.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 254.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 255.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 256.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 257.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 258.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 259.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 261.042 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 357.129 ; gain = 266.938
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.085 seconds; peak allocated memory: 261.042 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:689:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1637:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.684 ; gain = 120.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.684 ; gain = 120.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.684 ; gain = 120.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.684 ; gain = 120.203
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.684 ; gain = 120.203
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:125:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:125:6) in function 'matrix_mul' : 

more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:217:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 302.020 ; gain = 212.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.74 seconds; current allocated memory: 242.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 243.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 243.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 243.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 243.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 244.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 244.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 244.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 245.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 245.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 245.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type add(II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 246.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 246.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type add(II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 247.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 247.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 248.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 248.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 249.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 249.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 250.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 250.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 251.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 252.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 252.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 253.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 253.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 254.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 255.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 256.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 257.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 258.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 259.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 261.058 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 357.223 ; gain = 267.742
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.753 seconds; peak allocated memory: 261.058 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:687:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1635:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.574 ; gain = 119.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.574 ; gain = 119.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.574 ; gain = 119.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.574 ; gain = 119.195
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.574 ; gain = 119.195
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:136:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:165:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:187:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 301.535 ; gain = 211.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.718 seconds; current allocated memory: 242.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 242.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 243.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 243.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 243.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 244.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 244.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 244.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 244.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 245.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 245.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 246.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 246.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 247.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 247.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 247.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 248.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 248.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 249.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 250.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 250.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 251.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 252.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 252.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 253.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 253.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 254.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 255.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 256.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 257.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 258.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 259.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 260.990 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.777 ; gain = 266.398
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.839 seconds; peak allocated memory: 260.990 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:687:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1635:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.426 ; gain = 119.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.426 ; gain = 119.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.426 ; gain = 119.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.426 ; gain = 119.285
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:170) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.426 ; gain = 119.285
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:136:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:165:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:187:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.793 ; gain = 211.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.634 seconds; current allocated memory: 242.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 242.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 243.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 243.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 243.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 243.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 244.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 244.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 244.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 244.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 244.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 245.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 245.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 246.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 246.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 247.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 247.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 247.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 248.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 248.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 249.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 250.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 250.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 251.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 252.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 252.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 253.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 253.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 254.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 255.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 256.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 257.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 258.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 259.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 260.987 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.379 ; gain = 266.238
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.806 seconds; peak allocated memory: 260.987 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from picnic_impl.c:1:
picnic_impl.c:93:9: error: use of undeclared identifier 'uint_8'
    for(uint_8 i = 2; i <= 16; i = i * 2)
        ^
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from picnic_impl.c:1:
picnic_impl.c:93:17: error: redefinition of 'i' with a different type
    for(uint8_t i = 2; i <= 16; i = i * 2)
                ^
picnic_impl.c:84:17: note: previous definition is here
    for (size_t i = 1; i < len; i++)
                ^
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from picnic_impl.c:1:
picnic_impl.c:93:16: error: redefinition of 'i'
    for(size_t i = 2; i <= 16; i = i * 2)
               ^
picnic_impl.c:84:17: note: previous definition is here
    for (size_t i = 1; i < len; i++)
                ^
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.586 ; gain = 119.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.586 ; gain = 119.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.586 ; gain = 119.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.586 ; gain = 119.230
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.586 ; gain = 119.230
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 301.688 ; gain = 211.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.696 seconds; current allocated memory: 242.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 242.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 242.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 243.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 243.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 244.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 244.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 244.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 244.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 245.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 245.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 246.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 246.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 246.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 247.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 247.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 248.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 248.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 249.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 249.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 250.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 251.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 251.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 251.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 252.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 253.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 254.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 254.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 255.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 256.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 257.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 259.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 260.342 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 356.461 ; gain = 266.105
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.507 seconds; peak allocated memory: 260.342 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:688:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1636:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.371 ; gain = 118.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.371 ; gain = 118.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.371 ; gain = 118.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.371 ; gain = 118.840
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.371 ; gain = 118.840
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:130:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:137:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:187:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:216:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.441 ; gain = 210.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.554 seconds; current allocated memory: 242.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 243.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 243.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 244.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 244.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 244.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 244.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 244.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 245.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 245.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 246.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 246.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 247.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 247.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 247.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 248.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 248.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 249.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 250.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 250.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 251.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 252.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 252.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 253.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 254.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 255.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 256.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 257.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 258.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 259.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.048 seconds; current allocated memory: 260.990 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.645 ; gain = 266.113
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.932 seconds; peak allocated memory: 260.990 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:689:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1637:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.617 ; gain = 121.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.617 ; gain = 121.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.617 ; gain = 121.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.617 ; gain = 121.145
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.617 ; gain = 121.145
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:217:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 301.563 ; gain = 212.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.697 seconds; current allocated memory: 242.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 243.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 243.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 243.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 244.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 244.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 244.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 244.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 245.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 245.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 245.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 246.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 246.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 247.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 247.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 247.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 248.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 249.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 249.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 250.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 250.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 251.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 252.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 252.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 253.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 253.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 254.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 255.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 256.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 257.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 258.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 259.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 261.038 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 356.789 ; gain = 267.316
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.555 seconds; peak allocated memory: 261.038 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.047 ; gain = 120.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.047 ; gain = 120.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.047 ; gain = 120.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.047 ; gain = 120.309
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:116)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.047 ; gain = 120.309
INFO: [HLS 200-472] Inferring partial write operation for 'out' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 321.203 ; gain = 231.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'xor_array.1' to 'xor_array_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.718 seconds; current allocated memory: 261.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 262.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 262.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 262.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 262.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 262.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 262.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 263.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 263.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 263.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 263.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 264.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 264.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 264.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 265.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 265.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 265.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 265.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 266.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 266.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 266.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 266.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 267.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 267.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 268.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 268.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 269.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 269.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 270.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 271.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 271.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 272.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 272.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 273.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 274.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 275.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 275.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 276.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xor_array_1_temp_matrix3' to 'xor_array_1_temp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array_1'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 276.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 277.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 279.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 280.427 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'xor_array_1_temp_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 376.508 ; gain = 286.770
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.706 seconds; peak allocated memory: 280.427 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:688:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1636:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.824 ; gain = 120.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.824 ; gain = 120.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.824 ; gain = 120.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.824 ; gain = 120.559
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:132) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.824 ; gain = 120.559
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:130:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:137:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:187:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:216:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 301.875 ; gain = 212.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.687 seconds; current allocated memory: 242.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 242.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 243.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 243.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 244.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 244.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 244.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 244.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 244.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 245.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 245.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 246.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 246.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 247.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 247.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 247.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 248.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 248.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 249.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 250.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 250.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 251.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 252.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 252.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 253.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 253.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 254.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 255.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 256.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 257.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 258.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 259.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 260.992 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 356.828 ; gain = 267.563
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.424 seconds; peak allocated memory: 260.992 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 210.523 ; gain = 122.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 210.523 ; gain = 122.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 210.523 ; gain = 122.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 210.523 ; gain = 122.133
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:116)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 210.523 ; gain = 122.133
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:116) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 302.090 ; gain = 213.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.671 seconds; current allocated memory: 242.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 243.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 243.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 243.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 243.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 243.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 244.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 244.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 244.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 245.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 245.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 245.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 246.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 246.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 247.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 247.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 248.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 248.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 249.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 249.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 250.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 250.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 251.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 252.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 252.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 253.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 253.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 254.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 255.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 256.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 257.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 258.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 259.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 261.157 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:08 . Memory (MB): peak = 356.484 ; gain = 268.094
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.338 seconds; peak allocated memory: 261.157 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.676 ; gain = 120.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.676 ; gain = 120.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.676 ; gain = 120.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.676 ; gain = 120.555
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:116)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.676 ; gain = 120.555
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:182:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 20 for loop 'Loop-2' in function 'LowMCEnc'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 20 for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:220:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:116) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:159) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 302.160 ; gain = 212.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.846 seconds; current allocated memory: 242.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 243.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 243.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 243.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 243.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 243.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 244.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 244.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 244.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 244.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 245.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 245.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 245.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 246.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 246.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 247.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 247.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 3.2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:206) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:206 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:202) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:206) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:206 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:202) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 248.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 248.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 249.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 249.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 250.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 250.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 251.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 252.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 252.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 253.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 254.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 254.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 255.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 256.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 257.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 258.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 260.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 261.271 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 357.199 ; gain = 267.078
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.485 seconds; peak allocated memory: 261.271 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:691:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1639:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.578 ; gain = 120.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.578 ; gain = 120.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.578 ; gain = 120.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:224) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.578 ; gain = 120.758
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:224) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:116)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.578 ; gain = 120.758
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:182:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:116) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:159) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 302.230 ; gain = 212.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.031 seconds; current allocated memory: 242.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 243.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 243.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 243.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 243.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 243.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 244.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 244.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 244.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 244.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 245.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 245.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 245.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 246.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 246.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 247.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 247.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 3.2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 248.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 248.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 249.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 249.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 250.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 251.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 252.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 252.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 253.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 253.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 254.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 255.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 256.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 257.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 258.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 259.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 261.214 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 357.605 ; gain = 267.785
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.349 seconds; peak allocated memory: 261.214 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:691:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1639:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.000 ; gain = 120.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.000 ; gain = 120.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.000 ; gain = 120.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:224) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.000 ; gain = 120.773
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:224) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:116)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.000 ; gain = 120.773
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:182:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:116) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:159) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 301.738 ; gain = 212.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.715 seconds; current allocated memory: 242.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 243.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 243.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 243.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 243.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 244.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 244.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 244.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 244.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 245.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 245.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 245.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 246.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 246.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 247.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 247.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 3.2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 248.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 248.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 249.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 249.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 250.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 250.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 251.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 252.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 252.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 253.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 254.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 255.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 256.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 258.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 259.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 261.217 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:06 . Memory (MB): peak = 356.535 ; gain = 267.309
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.952 seconds; peak allocated memory: 261.217 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:691:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1639:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.715 ; gain = 119.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.715 ; gain = 119.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.715 ; gain = 119.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.715 ; gain = 119.730
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:116)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 209.715 ; gain = 119.730
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (picnic_impl.c:182:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-1' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (picnic_impl.c:111:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [XFORM 203-531] Rewinding loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array.1'.
INFO: [XFORM 203-531] Rewinding loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array'.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:116) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:159) contains multiple loops.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'xor_array_label4' in function 'xor_array.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'xor_array_label4' in function 'xor_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 320.883 ; gain = 230.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'xor_array.1' to 'xor_array_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.671 seconds; current allocated memory: 261.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 262.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 262.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 262.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 262.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 262.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 262.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 263.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 263.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 263.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 263.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 264.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 264.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 264.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 265.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 265.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 265.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 266.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 266.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 266.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 266.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 267.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 267.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 268.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 268.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 269.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 269.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 270.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 271.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 271.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 271.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 272.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 273.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 273.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 274.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 275.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 276.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 277.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xor_array_1_temp_matrix3' to 'xor_array_1_temp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array_1'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 277.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 278.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 279.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 281.003 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'xor_array_1_temp_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 377.566 ; gain = 287.582
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.431 seconds; peak allocated memory: 281.003 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:691:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1639:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 120.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 120.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.488 ; gain = 120.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.488 ; gain = 120.375
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:116)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.488 ; gain = 120.375
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (picnic_impl.c:182:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-1' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (picnic_impl.c:111:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:248:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:268:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:290:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:292:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:305:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [XFORM 203-531] Rewinding loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array.1'.
INFO: [XFORM 203-531] Rewinding loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array'.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:116) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:159) contains multiple loops.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'xor_array_label4' in function 'xor_array.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'xor_array_label4' in function 'xor_array'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 320.918 ; gain = 230.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'xor_array.1' to 'xor_array_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.865 seconds; current allocated memory: 261.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 262.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 262.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 262.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 262.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 262.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 262.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 263.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 263.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 263.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 263.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 264.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 264.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 264.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 265.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 265.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 265.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 266.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 266.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 266.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 266.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 267.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 2.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:205) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:205 on array 'temp', picnic_impl.c:180 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:201) on array 'temp', picnic_impl.c:180.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:180 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 267.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 268.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 268.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 269.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 269.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 270.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 271.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 271.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 271.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 272.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 273.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 273.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 274.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 275.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 276.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 276.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xor_array_1_temp_matrix3' to 'xor_array_1_temp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array_1'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 277.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 278.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 279.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 280.836 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'xor_array_1_temp_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:07 . Memory (MB): peak = 376.707 ; gain = 286.594
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.424 seconds; peak allocated memory: 280.836 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:691:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1639:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.480 ; gain = 119.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.480 ; gain = 119.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.480 ; gain = 119.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:224) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
ERROR: [SYNCHK 200-61] picnic_impl.c:67: unsupported memory access on variable 'bytes' which is (or contains) an array with unknown size at compile time.
ERROR: [SYNCHK 200-41] picnic_impl.c:134: unsupported pointer reinterpretation from type '[64 x i32]*' to type 'i8*' on variable 'temp'.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:691:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1639:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.828 ; gain = 119.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.828 ; gain = 119.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.828 ; gain = 119.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:224) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
ERROR: [SYNCHK 200-61] picnic_impl.c:67: unsupported memory access on variable 'bytes' which is (or contains) an array with unknown size at compile time.
ERROR: [SYNCHK 200-41] picnic_impl.c:134: unsupported pointer reinterpretation from type '[64 x i32]*' to type 'i8*' on variable 'temp'.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.637 ; gain = 120.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.637 ; gain = 120.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.637 ; gain = 120.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.637 ; gain = 120.293
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.637 ; gain = 120.293
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:181:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:271:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:294:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:296:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:310:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:313:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'randombytes' (NIST-KATs/rng.c:239) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:115) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:158) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 302.063 ; gain = 212.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.766 seconds; current allocated memory: 242.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 243.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 243.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 243.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 243.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 243.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 244.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 244.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 244.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 245.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 245.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 245.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 246.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 246.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 247.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 247.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:202) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:202 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:198) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 248.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 248.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 249.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 250.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 250.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 250.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 252.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 252.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 252.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 253.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 254.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 254.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 255.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 256.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 257.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 259.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 260.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 261.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 357.328 ; gain = 267.984
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.268 seconds; peak allocated memory: 261.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.684 ; gain = 120.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.684 ; gain = 120.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 209.684 ; gain = 120.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:443) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.684 ; gain = 120.141
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:443) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:444) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:430)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.684 ; gain = 120.141
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:181:24) in function 'LowMCEnc' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'KeyExpansion_label4' (NIST-KATs/aes.c:159:4) in function 'KeyExpansion'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'KeyExpansion_label5' (NIST-KATs/aes.c:173:4) in function 'KeyExpansion' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (NIST-KATs/rng.c:164:9) in function 'AES256_ECB.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (NIST-KATs/rng.c:192:9) in function 'AES256_ECB.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (NIST-KATs/rng.c:164:9) in function 'AES256_ECB'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (NIST-KATs/rng.c:192:9) in function 'AES256_ECB'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'KeyExpansion_label5' in function 'KeyExpansion'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 52 for loop 'KeyExpansion_label5' in function 'KeyExpansion'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 52 for loop 'KeyExpansion_label5' in function 'KeyExpansion'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:254:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:272:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:297:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:311:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:308:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:313:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:333:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:334:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:335:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:336:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:308:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:313:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:269:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:115) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:158) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'KeyExpansion' (NIST-KATs/aes.c:152) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'AES256_ECB.1' (NIST-KATs/rng.c:147:1) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'AES256_ECB' (NIST-KATs/rng.c:145) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 301.559 ; gain = 212.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'KeyExpansion_label4_L'.
INFO: [SCHED 204-61] Pipelining loop 'KeyExpansion_label4_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'KeyExpansion_label5.1'.
INFO: [SCHED 204-61] Pipelining loop 'KeyExpansion_label5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'KeyExpansion_label5.2'.
INFO: [SCHED 204-61] Pipelining loop 'KeyExpansion_label5.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'KeyExpansion_label5.4'.
INFO: [SCHED 204-61] Pipelining loop 'KeyExpansion_label5.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.856 seconds; current allocated memory: 242.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 243.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 243.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 243.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 244.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 244.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 244.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 245.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 245.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 245.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 246.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 246.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 247.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 247.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 248.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:202) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:202 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:198) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 248.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 249.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 249.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 250.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 250.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 251.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 252.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 253.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 253.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 254.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 254.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 255.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 256.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 257.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 258.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 259.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 261.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 262.407 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:07 . Memory (MB): peak = 358.855 ; gain = 269.313
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.711 seconds; peak allocated memory: 262.407 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.371 ; gain = 120.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.371 ; gain = 120.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.371 ; gain = 120.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:330) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.371 ; gain = 120.137
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:330) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:321)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.371 ; gain = 120.137
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:181:24) in function 'LowMCEnc' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (NIST-KATs/rng.c:164:9) in function 'AES256_ECB.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (NIST-KATs/rng.c:192:9) in function 'AES256_ECB.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (NIST-KATs/rng.c:164:9) in function 'AES256_ECB'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (NIST-KATs/rng.c:192:9) in function 'AES256_ECB'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:254:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:272:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:297:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:311:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:333:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:115) contains multiple loops.
INFO: [XFORM 203-531] Rewinding loop 'MixColumns_label2' (NIST-KATs/aes.c:326) in function 'MixColumns'.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:158) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'AES256_ECB.1' (NIST-KATs/rng.c:147:1) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'AES256_ECB' (NIST-KATs/rng.c:145) contains multiple loops.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'MixColumns_label2' in function 'MixColumns'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 311.461 ; gain = 221.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.777 seconds; current allocated memory: 252.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 252.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 252.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 253.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 253.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 253.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'MixColumns_label2'.
INFO: [SCHED 204-61] Pipelining loop 'MixColumns_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state_load_2', NIST-KATs/aes.c:329) on array 'state' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 253.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 253.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 253.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 254.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 254.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 254.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 254.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 255.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 255.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 255.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 256.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 256.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 257.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 257.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:202) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:202 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:198) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 258.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 258.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 259.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 259.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 260.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 260.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 262.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 262.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 262.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 263.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 263.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 264.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 265.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 265.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 266.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 268.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 269.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 270.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 271.865 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:07 . Memory (MB): peak = 369.133 ; gain = 278.898
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.297 seconds; peak allocated memory: 271.865 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.836 ; gain = 121.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.836 ; gain = 121.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.836 ; gain = 121.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.836 ; gain = 121.301
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.836 ; gain = 121.301
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:181:24) in function 'LowMCEnc' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (NIST-KATs/rng.c:164:9) in function 'AES256_ECB.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (NIST-KATs/rng.c:192:9) in function 'AES256_ECB.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (NIST-KATs/rng.c:164:9) in function 'AES256_ECB'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (NIST-KATs/rng.c:192:9) in function 'AES256_ECB'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:254:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:272:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:297:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:311:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:115) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:158) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'AES256_ECB.1' (NIST-KATs/rng.c:147:1) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'AES256_ECB' (NIST-KATs/rng.c:145) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 302.250 ; gain = 212.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.731 seconds; current allocated memory: 242.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 243.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 243.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 243.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 243.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 243.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 244.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 244.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 244.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 245.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 245.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 245.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 246.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 246.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 247.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 247.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 247.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:202) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:202 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:198) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 248.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 249.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 249.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 250.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 250.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 251.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 252.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 252.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 252.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 253.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 254.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 255.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 256.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 257.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 258.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 259.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 260.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.908 seconds; current allocated memory: 261.976 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 357.840 ; gain = 268.305
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.282 seconds; peak allocated memory: 261.976 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.613 ; gain = 120.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.613 ; gain = 120.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.613 ; gain = 120.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.613 ; gain = 120.414
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.613 ; gain = 120.414
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:6) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:181:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:66:62) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:115) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:158) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.797 ; gain = 211.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.655 seconds; current allocated memory: 242.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 243.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 243.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 243.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 243.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 244.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 244.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 244.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 245.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 245.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 245.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 246.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 246.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 247.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 247.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:202) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:202 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:198) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 248.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 248.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 249.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 249.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 250.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 250.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 251.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 252.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 252.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 253.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 253.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 254.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 255.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 256.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 257.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 258.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 259.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 261.216 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:06 . Memory (MB): peak = 356.559 ; gain = 266.359
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.932 seconds; peak allocated memory: 261.216 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:690:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1638:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.383 ; gain = 120.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.383 ; gain = 120.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.383 ; gain = 120.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.383 ; gain = 120.914
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:198) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:223) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.383 ; gain = 120.914
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:181:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:218:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:158) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.484 ; gain = 212.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.494 seconds; current allocated memory: 242.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 243.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 243.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 243.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 243.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 243.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 244.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 244.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 244.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 245.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 245.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 246.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 246.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 247.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 247.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_6_write_ln66', picnic_impl.c:66->picnic_impl.c:202) of variable 'or_ln66', picnic_impl.c:66->picnic_impl.c:202 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load', picnic_impl.c:54->picnic_impl.c:198) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln66', picnic_impl.c:66->picnic_impl.c:203) of variable 'or_ln66_1', picnic_impl.c:66->picnic_impl.c:203 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln66', picnic_impl.c:66->picnic_impl.c:204) of variable 'or_ln66_2', picnic_impl.c:66->picnic_impl.c:204 on array 'temp', picnic_impl.c:179 and 'load' operation ('temp_load_5', picnic_impl.c:54->picnic_impl.c:200) on array 'temp', picnic_impl.c:179.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_4', picnic_impl.c:54->picnic_impl.c:199) on array 'temp', picnic_impl.c:179 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 248.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 248.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 249.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 249.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 250.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 251.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 252.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 252.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 253.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 253.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 254.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 255.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 256.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 257.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 258.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 259.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 261.148 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 357.285 ; gain = 267.816
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.457 seconds; peak allocated memory: 261.148 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:689:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1637:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.605 ; gain = 119.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.605 ; gain = 119.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.605 ; gain = 119.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.605 ; gain = 119.172
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.605 ; gain = 119.172
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:217:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.668 ; gain = 211.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.324 seconds; current allocated memory: 242.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 242.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 243.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 243.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 243.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 243.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 243.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 244.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 244.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 244.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 244.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 244.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 245.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 245.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 246.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 246.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 247.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 247.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 247.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 248.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 248.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 249.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 250.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 250.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 251.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 252.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 252.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 253.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 253.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 254.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 255.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 256.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 257.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 258.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 259.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 260.991 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 356.270 ; gain = 265.836
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.45 seconds; peak allocated memory: 260.991 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:689:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1637:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.609 ; gain = 120.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.609 ; gain = 120.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.609 ; gain = 120.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.609 ; gain = 120.121
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:172) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:201) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:115)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.609 ; gain = 120.121
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:138:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:167:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:217:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:110:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.816 ; gain = 212.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.392 seconds; current allocated memory: 242.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 242.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 243.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 243.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 243.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 244.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 244.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 244.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 244.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 244.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 245.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 245.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 246.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 246.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 247.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 247.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 247.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 248.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 248.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 249.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 250.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 250.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 251.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 252.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 252.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 253.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 253.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 254.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 255.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 256.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 257.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 258.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 259.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 260.991 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 356.586 ; gain = 267.098
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.185 seconds; peak allocated memory: 260.991 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.484 ; gain = 121.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.484 ; gain = 121.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.484 ; gain = 121.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.484 ; gain = 121.031
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.484 ; gain = 121.031
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:170:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:220:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 301.848 ; gain = 212.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.825 seconds; current allocated memory: 242.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 242.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 243.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 243.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 243.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 244.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 244.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 244.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 244.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 244.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 245.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 245.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 246.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 246.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 247.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 247.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 247.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 248.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 248.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 249.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 250.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 250.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 251.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 252.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 252.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 253.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 254.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 255.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 256.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 257.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 258.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 259.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 260.992 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.906 ; gain = 267.453
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.823 seconds; peak allocated memory: 260.992 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.594 ; gain = 119.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.594 ; gain = 119.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.594 ; gain = 119.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.594 ; gain = 119.359
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.594 ; gain = 119.359
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:170:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:220:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 302.152 ; gain = 211.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.394 seconds; current allocated memory: 242.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 242.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 243.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 243.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 243.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 244.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 244.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 244.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 244.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 245.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 245.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 245.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 246.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 246.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 247.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 247.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 247.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 248.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 249.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 249.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 250.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 250.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 251.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 252.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 252.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 253.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 253.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 254.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 255.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 256.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 257.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 258.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 259.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 261.003 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 356.293 ; gain = 266.059
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.192 seconds; peak allocated memory: 261.003 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:697:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1645:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.719 ; gain = 119.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.719 ; gain = 119.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.719 ; gain = 119.797
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:230) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.719 ; gain = 119.797
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:230) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.719 ; gain = 119.797
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:225:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 301.637 ; gain = 211.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.634 seconds; current allocated memory: 242.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 242.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 243.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 243.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 243.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 244.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 244.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 244.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 244.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 245.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 245.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 246.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 246.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 247.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 247.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 247.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 248.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 249.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 249.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 250.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 250.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 251.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 252.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 252.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 253.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 253.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 254.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 255.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 256.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 257.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 258.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 259.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 260.996 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 355.727 ; gain = 265.805
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.471 seconds; peak allocated memory: 260.996 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.621 ; gain = 121.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.621 ; gain = 121.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.621 ; gain = 121.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.621 ; gain = 121.027
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.621 ; gain = 121.027
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 301.926 ; gain = 212.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.887 seconds; current allocated memory: 242.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 242.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 243.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 243.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 243.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 243.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 244.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 244.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 244.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 244.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 245.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 245.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 246.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 246.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 247.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 247.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 247.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 248.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 248.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 249.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 250.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 250.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 251.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 252.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 252.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 253.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 253.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 254.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 255.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 256.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 257.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 258.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 259.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 260.994 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:06 . Memory (MB): peak = 357.297 ; gain = 267.703
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.082 seconds; peak allocated memory: 260.994 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:755:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:758:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.574 ; gain = 119.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.574 ; gain = 119.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.574 ; gain = 119.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.574 ; gain = 119.164
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:595) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.574 ; gain = 119.164
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 302.063 ; gain = 211.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.483 seconds; current allocated memory: 242.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 243.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 243.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 243.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 243.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 244.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 244.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 244.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 245.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 245.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 245.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 246.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 246.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 247.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 247.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 247.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 248.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 249.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 249.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 250.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 251.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 252.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 252.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 253.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 253.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 254.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 255.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 256.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 257.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 258.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 259.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 261.025 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 356.445 ; gain = 266.035
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.622 seconds; peak allocated memory: 261.025 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:757:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:760:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.488 ; gain = 118.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.488 ; gain = 118.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.488 ; gain = 118.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.488 ; gain = 118.742
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.488 ; gain = 118.742
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 301.609 ; gain = 210.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.406 seconds; current allocated memory: 242.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 243.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 243.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 243.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 243.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 243.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 244.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 244.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 244.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 244.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 245.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 245.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 245.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 246.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 246.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 247.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 247.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 248.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 248.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 249.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 249.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 250.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 251.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 252.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 252.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 253.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 253.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 254.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 255.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 256.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 257.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 258.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 259.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 261.224 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 357.281 ; gain = 266.535
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.393 seconds; peak allocated memory: 261.224 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 211.090 ; gain = 120.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 211.090 ; gain = 120.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 211.090 ; gain = 120.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 211.090 ; gain = 120.559
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 211.090 ; gain = 120.559
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 301.664 ; gain = 211.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.165 seconds; current allocated memory: 242.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 242.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 243.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 243.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 243.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 243.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 244.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 244.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 244.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 244.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 244.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 245.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 245.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 246.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 246.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 247.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 247.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 247.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 248.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 249.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 249.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 250.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 250.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 251.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 252.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 252.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 253.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 253.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 254.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 255.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 256.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 257.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 258.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 259.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.007 seconds; current allocated memory: 261.162 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 356.363 ; gain = 265.832
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 64.976 seconds; peak allocated memory: 261.162 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 209.789 ; gain = 142.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 209.789 ; gain = 142.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 209.789 ; gain = 142.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 209.789 ; gain = 142.645
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 209.789 ; gain = 142.645
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 302.453 ; gain = 235.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.723 seconds; current allocated memory: 242.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 243.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 243.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 243.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 243.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 244.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 244.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 244.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 244.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 245.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 245.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 245.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 246.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 246.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 247.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 247.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 248.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 248.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 249.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 249.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 250.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 250.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 251.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 252.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 252.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 253.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 253.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 254.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 255.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 256.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 257.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 258.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 259.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 261.211 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:10 . Memory (MB): peak = 357.898 ; gain = 290.754
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 69.783 seconds; peak allocated memory: 261.211 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.781 ; gain = 119.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.781 ; gain = 119.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.781 ; gain = 119.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 209.781 ; gain = 119.633
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 209.781 ; gain = 119.633
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 302.219 ; gain = 212.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.356 seconds; current allocated memory: 242.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 243.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 243.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 243.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 243.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 243.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 244.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 244.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 244.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 244.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 245.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 245.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 245.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 246.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 246.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 247.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 247.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 248.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 248.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 249.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 249.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 250.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 250.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 251.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 252.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 252.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 253.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 253.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 254.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 255.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 256.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 257.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 258.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 260.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 261.245 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.41 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 357.414 ; gain = 267.266
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.322 seconds; peak allocated memory: 261.245 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.086 ; gain = 116.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.086 ; gain = 116.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 209.086 ; gain = 116.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 209.086 ; gain = 116.648
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 209.086 ; gain = 116.648
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 302.313 ; gain = 209.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.691 seconds; current allocated memory: 242.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 243.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 243.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 243.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 243.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 243.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 243.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 244.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 244.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 244.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 244.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 245.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 245.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 245.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 246.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 246.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 247.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 247.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 248.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 248.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 249.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 249.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 250.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 250.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 251.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 252.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 252.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 253.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 254.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 255.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 256.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 257.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 258.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 259.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 261.195 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 357.215 ; gain = 264.777
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.245 seconds; peak allocated memory: 261.195 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:692:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1640:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.281 ; gain = 120.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.281 ; gain = 120.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.281 ; gain = 120.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:330) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.281 ; gain = 120.930
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:330) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:441) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:203) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:427)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.281 ; gain = 120.930
INFO: [XFORM 203-541] Flattening a loop nest 'SubBytes_label1' (NIST-KATs/aes.c:276:4) in function 'SubBytes'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:190:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:219:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:302:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:306:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:313:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:333:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:302:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:306:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:313:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 302.738 ; gain = 213.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.474 seconds; current allocated memory: 242.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 243.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 243.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 243.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 243.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 243.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 244.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 244.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 244.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 244.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 245.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 245.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 245.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 246.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 246.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 247.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 247.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 248.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 248.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 249.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 249.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 250.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 250.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 252.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 252.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 252.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 253.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 254.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 254.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 255.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 256.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 257.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 258.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 260.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 261.405 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 357.652 ; gain = 268.301
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.295 seconds; peak allocated memory: 261.405 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:693:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1641:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
ERROR: [HLS 200-70] option 'off' cannot work with mode 'inline all' for the directive:
ERROR: [HLS 200-70] '#pragma HLS INLINE recursive off' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:693:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1641:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.727 ; gain = 120.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.727 ; gain = 120.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.727 ; gain = 120.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.727 ; gain = 120.559
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.727 ; gain = 120.559
INFO: [HLS 200-472] Inferring partial write operation for 'out' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:170:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:220:10)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 321.875 ; gain = 232.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'xor_array.1' to 'xor_array_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.612 seconds; current allocated memory: 261.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 262.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 262.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 262.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 262.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 262.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 263.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 263.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 263.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 263.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 264.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 264.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 264.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 265.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 265.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 265.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 266.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 266.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 266.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 267.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 267.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 267.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 267.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 268.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 268.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 269.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 269.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 270.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 271.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 271.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 271.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 272.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 273.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 273.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 274.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 275.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 276.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 276.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xor_array_1_temp_matrix3' to 'xor_array_1_temp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array_1'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 277.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 278.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 279.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 280.759 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'xor_array_1_temp_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 377.859 ; gain = 288.691
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 66.258 seconds; peak allocated memory: 280.759 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:693:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1641:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.754 ; gain = 120.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.754 ; gain = 120.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.754 ; gain = 120.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.754 ; gain = 120.602
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.754 ; gain = 120.602
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:170:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:220:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 302.465 ; gain = 213.313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.301 seconds; current allocated memory: 242.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 243.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 243.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 243.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 243.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 243.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 243.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 244.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 244.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 244.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 244.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 245.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 245.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 245.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 246.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 246.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 247.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 247.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 248.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 248.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 249.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 249.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 250.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 250.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 251.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 252.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 252.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 253.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 253.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 254.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 255.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 256.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 257.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 258.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 259.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 261.164 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 356.871 ; gain = 267.719
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.028 seconds; peak allocated memory: 261.164 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:693:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1641:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO: [XFORM 203-102] Automatically partitioning small array 'tempa' (NIST-KATs/aes.c:155) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'tempa' (NIST-KATs/aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:329) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:440) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:175) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:204) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:524) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:426)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.340 ; gain = 119.000
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:250:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:252:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:270:11)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:293:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:295:21)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:307:10)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:309:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:213:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:224:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:170:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:191:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:220:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:329:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:330:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:331:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:332:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:304:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:305:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:309:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:310:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:311:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:312:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:265:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 302.867 ; gain = 212.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.404 seconds; current allocated memory: 242.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 243.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 243.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 243.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 243.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 243.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 243.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 244.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 244.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 244.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 244.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 245.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 245.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 245.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 246.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 246.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 247.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 247.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 248.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 248.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 249.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 249.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 250.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 250.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_mux_42_8_1_1' to 'crypto_sign_keypabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'crypto_sign_keypabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 251.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 252.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 252.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 253.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 253.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_RodEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 254.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 255.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 256.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 257.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 258.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 259.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 261.164 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_RodEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 357.152 ; gain = 266.813
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 65.083 seconds; peak allocated memory: 261.164 MB.
