#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* D0 */
#define D0__0__INTTYPE CYREG_PICU3_INTTYPE6
#define D0__0__MASK 0x40u
#define D0__0__PC CYREG_PRT3_PC6
#define D0__0__PORT 3u
#define D0__0__SHIFT 6u
#define D0__AG CYREG_PRT3_AG
#define D0__AMUX CYREG_PRT3_AMUX
#define D0__BIE CYREG_PRT3_BIE
#define D0__BIT_MASK CYREG_PRT3_BIT_MASK
#define D0__BYP CYREG_PRT3_BYP
#define D0__CTL CYREG_PRT3_CTL
#define D0__DM0 CYREG_PRT3_DM0
#define D0__DM1 CYREG_PRT3_DM1
#define D0__DM2 CYREG_PRT3_DM2
#define D0__DR CYREG_PRT3_DR
#define D0__INP_DIS CYREG_PRT3_INP_DIS
#define D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define D0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define D0__LCD_EN CYREG_PRT3_LCD_EN
#define D0__MASK 0x40u
#define D0__PORT 3u
#define D0__PRT CYREG_PRT3_PRT
#define D0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define D0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define D0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define D0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define D0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define D0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define D0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define D0__PS CYREG_PRT3_PS
#define D0__SHIFT 6u
#define D0__SLW CYREG_PRT3_SLW

/* D1 */
#define D1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define D1__0__MASK 0x80u
#define D1__0__PC CYREG_PRT3_PC7
#define D1__0__PORT 3u
#define D1__0__SHIFT 7u
#define D1__AG CYREG_PRT3_AG
#define D1__AMUX CYREG_PRT3_AMUX
#define D1__BIE CYREG_PRT3_BIE
#define D1__BIT_MASK CYREG_PRT3_BIT_MASK
#define D1__BYP CYREG_PRT3_BYP
#define D1__CTL CYREG_PRT3_CTL
#define D1__DM0 CYREG_PRT3_DM0
#define D1__DM1 CYREG_PRT3_DM1
#define D1__DM2 CYREG_PRT3_DM2
#define D1__DR CYREG_PRT3_DR
#define D1__INP_DIS CYREG_PRT3_INP_DIS
#define D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define D1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define D1__LCD_EN CYREG_PRT3_LCD_EN
#define D1__MASK 0x80u
#define D1__PORT 3u
#define D1__PRT CYREG_PRT3_PRT
#define D1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define D1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define D1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define D1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define D1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define D1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define D1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define D1__PS CYREG_PRT3_PS
#define D1__SHIFT 7u
#define D1__SLW CYREG_PRT3_SLW

/* PTK */
#define PTK_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PTK_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define PTK_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define PTK_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define PTK_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define PTK_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define PTK_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define PTK_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define PTK_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define PTK_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PTK_ChannelCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define PTK_ChannelCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define PTK_ChannelCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define PTK_ChannelCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define PTK_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PTK_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PTK_ChannelCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define PTK_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PTK_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define PTK_ChannelCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define PTK_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PTK_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define PTK_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PTK_ChannelCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define PTK_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define PTK_ChannelCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define PTK_CtrlReg__0__MASK 0x01u
#define PTK_CtrlReg__0__POS 0
#define PTK_CtrlReg__1__MASK 0x02u
#define PTK_CtrlReg__1__POS 1
#define PTK_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PTK_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PTK_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PTK_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PTK_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PTK_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PTK_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PTK_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PTK_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PTK_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PTK_CtrlReg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PTK_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PTK_CtrlReg__COUNT_REG CYREG_B0_UDB12_CTL
#define PTK_CtrlReg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PTK_CtrlReg__MASK 0x03u
#define PTK_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PTK_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PTK_CtrlReg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PTK_EOCSts__0__MASK 0x01u
#define PTK_EOCSts__0__POS 0
#define PTK_EOCSts__MASK 0x01u
#define PTK_EOCSts__MASK_REG CYREG_B1_UDB11_MSK
#define PTK_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PTK_EOCSts__STATUS_REG CYREG_B1_UDB11_ST

/* USB_arb_int */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 4u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_bus_reset */
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 4u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_Dm */
#define USB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7u
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7u
#define USB_Dm__SLW CYREG_PRT15_SLW

/* USB_Dp */
#define USB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6u
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6u
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USB_dp_int */
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 4u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_0 */
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 4u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_1 */
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x20u
#define USB_ep_1__INTC_NUMBER 5u
#define USB_ep_1__INTC_PRIOR_NUM 4u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_2 */
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x40u
#define USB_ep_2__INTC_NUMBER 6u
#define USB_ep_2__INTC_PRIOR_NUM 7u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_8 */
#define USB_ep_8__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_8__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_8__INTC_MASK 0x80u
#define USB_ep_8__INTC_NUMBER 7u
#define USB_ep_8__INTC_PRIOR_NUM 4u
#define USB_ep_8__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USB_ep_8__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_8__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_USB */
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* ADC0_ADC_SAR */
#define ADC0_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC0_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC0_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC0_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC0_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC0_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC0_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC0_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC0_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC0_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC0_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC0_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC0_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC0_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC0_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC0_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC0_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC0_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC0_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC0_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC0_ExtVref */
#define ADC0_ExtVref__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC0_ExtVref__0__MASK 0x04u
#define ADC0_ExtVref__0__PC CYREG_PRT0_PC2
#define ADC0_ExtVref__0__PORT 0u
#define ADC0_ExtVref__0__SHIFT 2u
#define ADC0_ExtVref__AG CYREG_PRT0_AG
#define ADC0_ExtVref__AMUX CYREG_PRT0_AMUX
#define ADC0_ExtVref__BIE CYREG_PRT0_BIE
#define ADC0_ExtVref__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC0_ExtVref__BYP CYREG_PRT0_BYP
#define ADC0_ExtVref__CTL CYREG_PRT0_CTL
#define ADC0_ExtVref__DM0 CYREG_PRT0_DM0
#define ADC0_ExtVref__DM1 CYREG_PRT0_DM1
#define ADC0_ExtVref__DM2 CYREG_PRT0_DM2
#define ADC0_ExtVref__DR CYREG_PRT0_DR
#define ADC0_ExtVref__INP_DIS CYREG_PRT0_INP_DIS
#define ADC0_ExtVref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC0_ExtVref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC0_ExtVref__LCD_EN CYREG_PRT0_LCD_EN
#define ADC0_ExtVref__MASK 0x04u
#define ADC0_ExtVref__PORT 0u
#define ADC0_ExtVref__PRT CYREG_PRT0_PRT
#define ADC0_ExtVref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC0_ExtVref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC0_ExtVref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC0_ExtVref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC0_ExtVref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC0_ExtVref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC0_ExtVref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC0_ExtVref__PS CYREG_PRT0_PS
#define ADC0_ExtVref__SHIFT 2u
#define ADC0_ExtVref__SLW CYREG_PRT0_SLW

/* ADC0_IRQ */
#define ADC0_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC0_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC0_IRQ__INTC_MASK 0x08u
#define ADC0_IRQ__INTC_NUMBER 3u
#define ADC0_IRQ__INTC_PRIOR_NUM 7u
#define ADC0_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ADC0_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC0_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC1_ADC_SAR */
#define ADC1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC1_ExtVref */
#define ADC1_ExtVref__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC1_ExtVref__0__MASK 0x10u
#define ADC1_ExtVref__0__PC CYREG_PRT0_PC4
#define ADC1_ExtVref__0__PORT 0u
#define ADC1_ExtVref__0__SHIFT 4u
#define ADC1_ExtVref__AG CYREG_PRT0_AG
#define ADC1_ExtVref__AMUX CYREG_PRT0_AMUX
#define ADC1_ExtVref__BIE CYREG_PRT0_BIE
#define ADC1_ExtVref__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC1_ExtVref__BYP CYREG_PRT0_BYP
#define ADC1_ExtVref__CTL CYREG_PRT0_CTL
#define ADC1_ExtVref__DM0 CYREG_PRT0_DM0
#define ADC1_ExtVref__DM1 CYREG_PRT0_DM1
#define ADC1_ExtVref__DM2 CYREG_PRT0_DM2
#define ADC1_ExtVref__DR CYREG_PRT0_DR
#define ADC1_ExtVref__INP_DIS CYREG_PRT0_INP_DIS
#define ADC1_ExtVref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC1_ExtVref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC1_ExtVref__LCD_EN CYREG_PRT0_LCD_EN
#define ADC1_ExtVref__MASK 0x10u
#define ADC1_ExtVref__PORT 0u
#define ADC1_ExtVref__PRT CYREG_PRT0_PRT
#define ADC1_ExtVref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC1_ExtVref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC1_ExtVref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC1_ExtVref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC1_ExtVref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC1_ExtVref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC1_ExtVref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC1_ExtVref__PS CYREG_PRT0_PS
#define ADC1_ExtVref__SHIFT 4u
#define ADC1_ExtVref__SLW CYREG_PRT0_SLW

/* ADC1_IRQ */
#define ADC1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC1_IRQ__INTC_MASK 0x10u
#define ADC1_IRQ__INTC_NUMBER 4u
#define ADC1_IRQ__INTC_PRIOR_NUM 7u
#define ADC1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define ADC1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Buf0 */
#define Buf0__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Buf0__DRQ_NUMBER 0u
#define Buf0__NUMBEROF_TDS 0u
#define Buf0__PRIORITY 2u
#define Buf0__TERMIN_EN 0u
#define Buf0__TERMIN_SEL 0u
#define Buf0__TERMOUT0_EN 1u
#define Buf0__TERMOUT0_SEL 0u
#define Buf0__TERMOUT1_EN 0u
#define Buf0__TERMOUT1_SEL 0u

/* Buf1 */
#define Buf1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Buf1__DRQ_NUMBER 1u
#define Buf1__NUMBEROF_TDS 0u
#define Buf1__PRIORITY 2u
#define Buf1__TERMIN_EN 0u
#define Buf1__TERMIN_SEL 0u
#define Buf1__TERMOUT0_EN 1u
#define Buf1__TERMOUT0_SEL 1u
#define Buf1__TERMOUT1_EN 0u
#define Buf1__TERMOUT1_SEL 0u

/* Cols */
#define Cols__0__AG CYREG_PRT0_AG
#define Cols__0__AMUX CYREG_PRT0_AMUX
#define Cols__0__BIE CYREG_PRT0_BIE
#define Cols__0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Cols__0__BYP CYREG_PRT0_BYP
#define Cols__0__CTL CYREG_PRT0_CTL
#define Cols__0__DM0 CYREG_PRT0_DM0
#define Cols__0__DM1 CYREG_PRT0_DM1
#define Cols__0__DM2 CYREG_PRT0_DM2
#define Cols__0__DR CYREG_PRT0_DR
#define Cols__0__INP_DIS CYREG_PRT0_INP_DIS
#define Cols__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Cols__0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Cols__0__LCD_EN CYREG_PRT0_LCD_EN
#define Cols__0__MASK 0x01u
#define Cols__0__PC CYREG_PRT0_PC0
#define Cols__0__PORT 0u
#define Cols__0__PRT CYREG_PRT0_PRT
#define Cols__0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Cols__0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Cols__0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Cols__0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Cols__0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Cols__0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Cols__0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Cols__0__PS CYREG_PRT0_PS
#define Cols__0__SHIFT 0u
#define Cols__0__SLW CYREG_PRT0_SLW
#define Cols__1__AG CYREG_PRT0_AG
#define Cols__1__AMUX CYREG_PRT0_AMUX
#define Cols__1__BIE CYREG_PRT0_BIE
#define Cols__1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Cols__1__BYP CYREG_PRT0_BYP
#define Cols__1__CTL CYREG_PRT0_CTL
#define Cols__1__DM0 CYREG_PRT0_DM0
#define Cols__1__DM1 CYREG_PRT0_DM1
#define Cols__1__DM2 CYREG_PRT0_DM2
#define Cols__1__DR CYREG_PRT0_DR
#define Cols__1__INP_DIS CYREG_PRT0_INP_DIS
#define Cols__1__INTTYPE CYREG_PICU0_INTTYPE1
#define Cols__1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Cols__1__LCD_EN CYREG_PRT0_LCD_EN
#define Cols__1__MASK 0x02u
#define Cols__1__PC CYREG_PRT0_PC1
#define Cols__1__PORT 0u
#define Cols__1__PRT CYREG_PRT0_PRT
#define Cols__1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Cols__1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Cols__1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Cols__1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Cols__1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Cols__1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Cols__1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Cols__1__PS CYREG_PRT0_PS
#define Cols__1__SHIFT 1u
#define Cols__1__SLW CYREG_PRT0_SLW
#define Cols__10__AG CYREG_PRT2_AG
#define Cols__10__AMUX CYREG_PRT2_AMUX
#define Cols__10__BIE CYREG_PRT2_BIE
#define Cols__10__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cols__10__BYP CYREG_PRT2_BYP
#define Cols__10__CTL CYREG_PRT2_CTL
#define Cols__10__DM0 CYREG_PRT2_DM0
#define Cols__10__DM1 CYREG_PRT2_DM1
#define Cols__10__DM2 CYREG_PRT2_DM2
#define Cols__10__DR CYREG_PRT2_DR
#define Cols__10__INP_DIS CYREG_PRT2_INP_DIS
#define Cols__10__INTTYPE CYREG_PICU2_INTTYPE2
#define Cols__10__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cols__10__LCD_EN CYREG_PRT2_LCD_EN
#define Cols__10__MASK 0x04u
#define Cols__10__PC CYREG_PRT2_PC2
#define Cols__10__PORT 2u
#define Cols__10__PRT CYREG_PRT2_PRT
#define Cols__10__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cols__10__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cols__10__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cols__10__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cols__10__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cols__10__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cols__10__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cols__10__PS CYREG_PRT2_PS
#define Cols__10__SHIFT 2u
#define Cols__10__SLW CYREG_PRT2_SLW
#define Cols__11__AG CYREG_PRT2_AG
#define Cols__11__AMUX CYREG_PRT2_AMUX
#define Cols__11__BIE CYREG_PRT2_BIE
#define Cols__11__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cols__11__BYP CYREG_PRT2_BYP
#define Cols__11__CTL CYREG_PRT2_CTL
#define Cols__11__DM0 CYREG_PRT2_DM0
#define Cols__11__DM1 CYREG_PRT2_DM1
#define Cols__11__DM2 CYREG_PRT2_DM2
#define Cols__11__DR CYREG_PRT2_DR
#define Cols__11__INP_DIS CYREG_PRT2_INP_DIS
#define Cols__11__INTTYPE CYREG_PICU2_INTTYPE3
#define Cols__11__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cols__11__LCD_EN CYREG_PRT2_LCD_EN
#define Cols__11__MASK 0x08u
#define Cols__11__PC CYREG_PRT2_PC3
#define Cols__11__PORT 2u
#define Cols__11__PRT CYREG_PRT2_PRT
#define Cols__11__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cols__11__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cols__11__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cols__11__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cols__11__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cols__11__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cols__11__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cols__11__PS CYREG_PRT2_PS
#define Cols__11__SHIFT 3u
#define Cols__11__SLW CYREG_PRT2_SLW
#define Cols__12__AG CYREG_PRT2_AG
#define Cols__12__AMUX CYREG_PRT2_AMUX
#define Cols__12__BIE CYREG_PRT2_BIE
#define Cols__12__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cols__12__BYP CYREG_PRT2_BYP
#define Cols__12__CTL CYREG_PRT2_CTL
#define Cols__12__DM0 CYREG_PRT2_DM0
#define Cols__12__DM1 CYREG_PRT2_DM1
#define Cols__12__DM2 CYREG_PRT2_DM2
#define Cols__12__DR CYREG_PRT2_DR
#define Cols__12__INP_DIS CYREG_PRT2_INP_DIS
#define Cols__12__INTTYPE CYREG_PICU2_INTTYPE4
#define Cols__12__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cols__12__LCD_EN CYREG_PRT2_LCD_EN
#define Cols__12__MASK 0x10u
#define Cols__12__PC CYREG_PRT2_PC4
#define Cols__12__PORT 2u
#define Cols__12__PRT CYREG_PRT2_PRT
#define Cols__12__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cols__12__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cols__12__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cols__12__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cols__12__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cols__12__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cols__12__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cols__12__PS CYREG_PRT2_PS
#define Cols__12__SHIFT 4u
#define Cols__12__SLW CYREG_PRT2_SLW
#define Cols__13__AG CYREG_PRT2_AG
#define Cols__13__AMUX CYREG_PRT2_AMUX
#define Cols__13__BIE CYREG_PRT2_BIE
#define Cols__13__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cols__13__BYP CYREG_PRT2_BYP
#define Cols__13__CTL CYREG_PRT2_CTL
#define Cols__13__DM0 CYREG_PRT2_DM0
#define Cols__13__DM1 CYREG_PRT2_DM1
#define Cols__13__DM2 CYREG_PRT2_DM2
#define Cols__13__DR CYREG_PRT2_DR
#define Cols__13__INP_DIS CYREG_PRT2_INP_DIS
#define Cols__13__INTTYPE CYREG_PICU2_INTTYPE5
#define Cols__13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cols__13__LCD_EN CYREG_PRT2_LCD_EN
#define Cols__13__MASK 0x20u
#define Cols__13__PC CYREG_PRT2_PC5
#define Cols__13__PORT 2u
#define Cols__13__PRT CYREG_PRT2_PRT
#define Cols__13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cols__13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cols__13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cols__13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cols__13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cols__13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cols__13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cols__13__PS CYREG_PRT2_PS
#define Cols__13__SHIFT 5u
#define Cols__13__SLW CYREG_PRT2_SLW
#define Cols__14__AG CYREG_PRT2_AG
#define Cols__14__AMUX CYREG_PRT2_AMUX
#define Cols__14__BIE CYREG_PRT2_BIE
#define Cols__14__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cols__14__BYP CYREG_PRT2_BYP
#define Cols__14__CTL CYREG_PRT2_CTL
#define Cols__14__DM0 CYREG_PRT2_DM0
#define Cols__14__DM1 CYREG_PRT2_DM1
#define Cols__14__DM2 CYREG_PRT2_DM2
#define Cols__14__DR CYREG_PRT2_DR
#define Cols__14__INP_DIS CYREG_PRT2_INP_DIS
#define Cols__14__INTTYPE CYREG_PICU2_INTTYPE6
#define Cols__14__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cols__14__LCD_EN CYREG_PRT2_LCD_EN
#define Cols__14__MASK 0x40u
#define Cols__14__PC CYREG_PRT2_PC6
#define Cols__14__PORT 2u
#define Cols__14__PRT CYREG_PRT2_PRT
#define Cols__14__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cols__14__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cols__14__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cols__14__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cols__14__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cols__14__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cols__14__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cols__14__PS CYREG_PRT2_PS
#define Cols__14__SHIFT 6u
#define Cols__14__SLW CYREG_PRT2_SLW
#define Cols__15__AG CYREG_PRT1_AG
#define Cols__15__AMUX CYREG_PRT1_AMUX
#define Cols__15__BIE CYREG_PRT1_BIE
#define Cols__15__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cols__15__BYP CYREG_PRT1_BYP
#define Cols__15__CTL CYREG_PRT1_CTL
#define Cols__15__DM0 CYREG_PRT1_DM0
#define Cols__15__DM1 CYREG_PRT1_DM1
#define Cols__15__DM2 CYREG_PRT1_DM2
#define Cols__15__DR CYREG_PRT1_DR
#define Cols__15__INP_DIS CYREG_PRT1_INP_DIS
#define Cols__15__INTTYPE CYREG_PICU1_INTTYPE0
#define Cols__15__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cols__15__LCD_EN CYREG_PRT1_LCD_EN
#define Cols__15__MASK 0x01u
#define Cols__15__PC CYREG_PRT1_PC0
#define Cols__15__PORT 1u
#define Cols__15__PRT CYREG_PRT1_PRT
#define Cols__15__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cols__15__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cols__15__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cols__15__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cols__15__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cols__15__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cols__15__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cols__15__PS CYREG_PRT1_PS
#define Cols__15__SHIFT 0u
#define Cols__15__SLW CYREG_PRT1_SLW
#define Cols__16__AG CYREG_PRT1_AG
#define Cols__16__AMUX CYREG_PRT1_AMUX
#define Cols__16__BIE CYREG_PRT1_BIE
#define Cols__16__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cols__16__BYP CYREG_PRT1_BYP
#define Cols__16__CTL CYREG_PRT1_CTL
#define Cols__16__DM0 CYREG_PRT1_DM0
#define Cols__16__DM1 CYREG_PRT1_DM1
#define Cols__16__DM2 CYREG_PRT1_DM2
#define Cols__16__DR CYREG_PRT1_DR
#define Cols__16__INP_DIS CYREG_PRT1_INP_DIS
#define Cols__16__INTTYPE CYREG_PICU1_INTTYPE1
#define Cols__16__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cols__16__LCD_EN CYREG_PRT1_LCD_EN
#define Cols__16__MASK 0x02u
#define Cols__16__PC CYREG_PRT1_PC1
#define Cols__16__PORT 1u
#define Cols__16__PRT CYREG_PRT1_PRT
#define Cols__16__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cols__16__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cols__16__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cols__16__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cols__16__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cols__16__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cols__16__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cols__16__PS CYREG_PRT1_PS
#define Cols__16__SHIFT 1u
#define Cols__16__SLW CYREG_PRT1_SLW
#define Cols__17__AG CYREG_PRT1_AG
#define Cols__17__AMUX CYREG_PRT1_AMUX
#define Cols__17__BIE CYREG_PRT1_BIE
#define Cols__17__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cols__17__BYP CYREG_PRT1_BYP
#define Cols__17__CTL CYREG_PRT1_CTL
#define Cols__17__DM0 CYREG_PRT1_DM0
#define Cols__17__DM1 CYREG_PRT1_DM1
#define Cols__17__DM2 CYREG_PRT1_DM2
#define Cols__17__DR CYREG_PRT1_DR
#define Cols__17__INP_DIS CYREG_PRT1_INP_DIS
#define Cols__17__INTTYPE CYREG_PICU1_INTTYPE2
#define Cols__17__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cols__17__LCD_EN CYREG_PRT1_LCD_EN
#define Cols__17__MASK 0x04u
#define Cols__17__PC CYREG_PRT1_PC2
#define Cols__17__PORT 1u
#define Cols__17__PRT CYREG_PRT1_PRT
#define Cols__17__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cols__17__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cols__17__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cols__17__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cols__17__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cols__17__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cols__17__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cols__17__PS CYREG_PRT1_PS
#define Cols__17__SHIFT 2u
#define Cols__17__SLW CYREG_PRT1_SLW
#define Cols__18__AG CYREG_PRT1_AG
#define Cols__18__AMUX CYREG_PRT1_AMUX
#define Cols__18__BIE CYREG_PRT1_BIE
#define Cols__18__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cols__18__BYP CYREG_PRT1_BYP
#define Cols__18__CTL CYREG_PRT1_CTL
#define Cols__18__DM0 CYREG_PRT1_DM0
#define Cols__18__DM1 CYREG_PRT1_DM1
#define Cols__18__DM2 CYREG_PRT1_DM2
#define Cols__18__DR CYREG_PRT1_DR
#define Cols__18__INP_DIS CYREG_PRT1_INP_DIS
#define Cols__18__INTTYPE CYREG_PICU1_INTTYPE3
#define Cols__18__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cols__18__LCD_EN CYREG_PRT1_LCD_EN
#define Cols__18__MASK 0x08u
#define Cols__18__PC CYREG_PRT1_PC3
#define Cols__18__PORT 1u
#define Cols__18__PRT CYREG_PRT1_PRT
#define Cols__18__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cols__18__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cols__18__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cols__18__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cols__18__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cols__18__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cols__18__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cols__18__PS CYREG_PRT1_PS
#define Cols__18__SHIFT 3u
#define Cols__18__SLW CYREG_PRT1_SLW
#define Cols__19__AG CYREG_PRT1_AG
#define Cols__19__AMUX CYREG_PRT1_AMUX
#define Cols__19__BIE CYREG_PRT1_BIE
#define Cols__19__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cols__19__BYP CYREG_PRT1_BYP
#define Cols__19__CTL CYREG_PRT1_CTL
#define Cols__19__DM0 CYREG_PRT1_DM0
#define Cols__19__DM1 CYREG_PRT1_DM1
#define Cols__19__DM2 CYREG_PRT1_DM2
#define Cols__19__DR CYREG_PRT1_DR
#define Cols__19__INP_DIS CYREG_PRT1_INP_DIS
#define Cols__19__INTTYPE CYREG_PICU1_INTTYPE4
#define Cols__19__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cols__19__LCD_EN CYREG_PRT1_LCD_EN
#define Cols__19__MASK 0x10u
#define Cols__19__PC CYREG_PRT1_PC4
#define Cols__19__PORT 1u
#define Cols__19__PRT CYREG_PRT1_PRT
#define Cols__19__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cols__19__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cols__19__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cols__19__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cols__19__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cols__19__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cols__19__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cols__19__PS CYREG_PRT1_PS
#define Cols__19__SHIFT 4u
#define Cols__19__SLW CYREG_PRT1_SLW
#define Cols__2__AG CYREG_PRT0_AG
#define Cols__2__AMUX CYREG_PRT0_AMUX
#define Cols__2__BIE CYREG_PRT0_BIE
#define Cols__2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Cols__2__BYP CYREG_PRT0_BYP
#define Cols__2__CTL CYREG_PRT0_CTL
#define Cols__2__DM0 CYREG_PRT0_DM0
#define Cols__2__DM1 CYREG_PRT0_DM1
#define Cols__2__DM2 CYREG_PRT0_DM2
#define Cols__2__DR CYREG_PRT0_DR
#define Cols__2__INP_DIS CYREG_PRT0_INP_DIS
#define Cols__2__INTTYPE CYREG_PICU0_INTTYPE3
#define Cols__2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Cols__2__LCD_EN CYREG_PRT0_LCD_EN
#define Cols__2__MASK 0x08u
#define Cols__2__PC CYREG_PRT0_PC3
#define Cols__2__PORT 0u
#define Cols__2__PRT CYREG_PRT0_PRT
#define Cols__2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Cols__2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Cols__2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Cols__2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Cols__2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Cols__2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Cols__2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Cols__2__PS CYREG_PRT0_PS
#define Cols__2__SHIFT 3u
#define Cols__2__SLW CYREG_PRT0_SLW
#define Cols__20__AG CYREG_PRT1_AG
#define Cols__20__AMUX CYREG_PRT1_AMUX
#define Cols__20__BIE CYREG_PRT1_BIE
#define Cols__20__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cols__20__BYP CYREG_PRT1_BYP
#define Cols__20__CTL CYREG_PRT1_CTL
#define Cols__20__DM0 CYREG_PRT1_DM0
#define Cols__20__DM1 CYREG_PRT1_DM1
#define Cols__20__DM2 CYREG_PRT1_DM2
#define Cols__20__DR CYREG_PRT1_DR
#define Cols__20__INP_DIS CYREG_PRT1_INP_DIS
#define Cols__20__INTTYPE CYREG_PICU1_INTTYPE5
#define Cols__20__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cols__20__LCD_EN CYREG_PRT1_LCD_EN
#define Cols__20__MASK 0x20u
#define Cols__20__PC CYREG_PRT1_PC5
#define Cols__20__PORT 1u
#define Cols__20__PRT CYREG_PRT1_PRT
#define Cols__20__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cols__20__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cols__20__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cols__20__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cols__20__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cols__20__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cols__20__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cols__20__PS CYREG_PRT1_PS
#define Cols__20__SHIFT 5u
#define Cols__20__SLW CYREG_PRT1_SLW
#define Cols__21__AG CYREG_PRT1_AG
#define Cols__21__AMUX CYREG_PRT1_AMUX
#define Cols__21__BIE CYREG_PRT1_BIE
#define Cols__21__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cols__21__BYP CYREG_PRT1_BYP
#define Cols__21__CTL CYREG_PRT1_CTL
#define Cols__21__DM0 CYREG_PRT1_DM0
#define Cols__21__DM1 CYREG_PRT1_DM1
#define Cols__21__DM2 CYREG_PRT1_DM2
#define Cols__21__DR CYREG_PRT1_DR
#define Cols__21__INP_DIS CYREG_PRT1_INP_DIS
#define Cols__21__INTTYPE CYREG_PICU1_INTTYPE6
#define Cols__21__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cols__21__LCD_EN CYREG_PRT1_LCD_EN
#define Cols__21__MASK 0x40u
#define Cols__21__PC CYREG_PRT1_PC6
#define Cols__21__PORT 1u
#define Cols__21__PRT CYREG_PRT1_PRT
#define Cols__21__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cols__21__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cols__21__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cols__21__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cols__21__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cols__21__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cols__21__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cols__21__PS CYREG_PRT1_PS
#define Cols__21__SHIFT 6u
#define Cols__21__SLW CYREG_PRT1_SLW
#define Cols__22__AG CYREG_PRT1_AG
#define Cols__22__AMUX CYREG_PRT1_AMUX
#define Cols__22__BIE CYREG_PRT1_BIE
#define Cols__22__BIT_MASK CYREG_PRT1_BIT_MASK
#define Cols__22__BYP CYREG_PRT1_BYP
#define Cols__22__CTL CYREG_PRT1_CTL
#define Cols__22__DM0 CYREG_PRT1_DM0
#define Cols__22__DM1 CYREG_PRT1_DM1
#define Cols__22__DM2 CYREG_PRT1_DM2
#define Cols__22__DR CYREG_PRT1_DR
#define Cols__22__INP_DIS CYREG_PRT1_INP_DIS
#define Cols__22__INTTYPE CYREG_PICU1_INTTYPE7
#define Cols__22__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Cols__22__LCD_EN CYREG_PRT1_LCD_EN
#define Cols__22__MASK 0x80u
#define Cols__22__PC CYREG_PRT1_PC7
#define Cols__22__PORT 1u
#define Cols__22__PRT CYREG_PRT1_PRT
#define Cols__22__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Cols__22__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Cols__22__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Cols__22__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Cols__22__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Cols__22__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Cols__22__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Cols__22__PS CYREG_PRT1_PS
#define Cols__22__SHIFT 7u
#define Cols__22__SLW CYREG_PRT1_SLW
#define Cols__23__AG CYREG_PRT15_AG
#define Cols__23__AMUX CYREG_PRT15_AMUX
#define Cols__23__BIE CYREG_PRT15_BIE
#define Cols__23__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cols__23__BYP CYREG_PRT15_BYP
#define Cols__23__CTL CYREG_PRT15_CTL
#define Cols__23__DM0 CYREG_PRT15_DM0
#define Cols__23__DM1 CYREG_PRT15_DM1
#define Cols__23__DM2 CYREG_PRT15_DM2
#define Cols__23__DR CYREG_PRT15_DR
#define Cols__23__INP_DIS CYREG_PRT15_INP_DIS
#define Cols__23__INTTYPE CYREG_PICU15_INTTYPE0
#define Cols__23__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cols__23__LCD_EN CYREG_PRT15_LCD_EN
#define Cols__23__MASK 0x01u
#define Cols__23__PC CYREG_IO_PC_PRT15_PC0
#define Cols__23__PORT 15u
#define Cols__23__PRT CYREG_PRT15_PRT
#define Cols__23__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cols__23__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cols__23__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cols__23__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cols__23__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cols__23__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cols__23__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cols__23__PS CYREG_PRT15_PS
#define Cols__23__SHIFT 0u
#define Cols__23__SLW CYREG_PRT15_SLW
#define Cols__3__AG CYREG_PRT0_AG
#define Cols__3__AMUX CYREG_PRT0_AMUX
#define Cols__3__BIE CYREG_PRT0_BIE
#define Cols__3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Cols__3__BYP CYREG_PRT0_BYP
#define Cols__3__CTL CYREG_PRT0_CTL
#define Cols__3__DM0 CYREG_PRT0_DM0
#define Cols__3__DM1 CYREG_PRT0_DM1
#define Cols__3__DM2 CYREG_PRT0_DM2
#define Cols__3__DR CYREG_PRT0_DR
#define Cols__3__INP_DIS CYREG_PRT0_INP_DIS
#define Cols__3__INTTYPE CYREG_PICU0_INTTYPE5
#define Cols__3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Cols__3__LCD_EN CYREG_PRT0_LCD_EN
#define Cols__3__MASK 0x20u
#define Cols__3__PC CYREG_PRT0_PC5
#define Cols__3__PORT 0u
#define Cols__3__PRT CYREG_PRT0_PRT
#define Cols__3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Cols__3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Cols__3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Cols__3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Cols__3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Cols__3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Cols__3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Cols__3__PS CYREG_PRT0_PS
#define Cols__3__SHIFT 5u
#define Cols__3__SLW CYREG_PRT0_SLW
#define Cols__4__AG CYREG_PRT0_AG
#define Cols__4__AMUX CYREG_PRT0_AMUX
#define Cols__4__BIE CYREG_PRT0_BIE
#define Cols__4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Cols__4__BYP CYREG_PRT0_BYP
#define Cols__4__CTL CYREG_PRT0_CTL
#define Cols__4__DM0 CYREG_PRT0_DM0
#define Cols__4__DM1 CYREG_PRT0_DM1
#define Cols__4__DM2 CYREG_PRT0_DM2
#define Cols__4__DR CYREG_PRT0_DR
#define Cols__4__INP_DIS CYREG_PRT0_INP_DIS
#define Cols__4__INTTYPE CYREG_PICU0_INTTYPE6
#define Cols__4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Cols__4__LCD_EN CYREG_PRT0_LCD_EN
#define Cols__4__MASK 0x40u
#define Cols__4__PC CYREG_PRT0_PC6
#define Cols__4__PORT 0u
#define Cols__4__PRT CYREG_PRT0_PRT
#define Cols__4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Cols__4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Cols__4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Cols__4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Cols__4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Cols__4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Cols__4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Cols__4__PS CYREG_PRT0_PS
#define Cols__4__SHIFT 6u
#define Cols__4__SLW CYREG_PRT0_SLW
#define Cols__5__AG CYREG_PRT0_AG
#define Cols__5__AMUX CYREG_PRT0_AMUX
#define Cols__5__BIE CYREG_PRT0_BIE
#define Cols__5__BIT_MASK CYREG_PRT0_BIT_MASK
#define Cols__5__BYP CYREG_PRT0_BYP
#define Cols__5__CTL CYREG_PRT0_CTL
#define Cols__5__DM0 CYREG_PRT0_DM0
#define Cols__5__DM1 CYREG_PRT0_DM1
#define Cols__5__DM2 CYREG_PRT0_DM2
#define Cols__5__DR CYREG_PRT0_DR
#define Cols__5__INP_DIS CYREG_PRT0_INP_DIS
#define Cols__5__INTTYPE CYREG_PICU0_INTTYPE7
#define Cols__5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Cols__5__LCD_EN CYREG_PRT0_LCD_EN
#define Cols__5__MASK 0x80u
#define Cols__5__PC CYREG_PRT0_PC7
#define Cols__5__PORT 0u
#define Cols__5__PRT CYREG_PRT0_PRT
#define Cols__5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Cols__5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Cols__5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Cols__5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Cols__5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Cols__5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Cols__5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Cols__5__PS CYREG_PRT0_PS
#define Cols__5__SHIFT 7u
#define Cols__5__SLW CYREG_PRT0_SLW
#define Cols__6__AG CYREG_PRT15_AG
#define Cols__6__AMUX CYREG_PRT15_AMUX
#define Cols__6__BIE CYREG_PRT15_BIE
#define Cols__6__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cols__6__BYP CYREG_PRT15_BYP
#define Cols__6__CTL CYREG_PRT15_CTL
#define Cols__6__DM0 CYREG_PRT15_DM0
#define Cols__6__DM1 CYREG_PRT15_DM1
#define Cols__6__DM2 CYREG_PRT15_DM2
#define Cols__6__DR CYREG_PRT15_DR
#define Cols__6__INP_DIS CYREG_PRT15_INP_DIS
#define Cols__6__INTTYPE CYREG_PICU15_INTTYPE4
#define Cols__6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cols__6__LCD_EN CYREG_PRT15_LCD_EN
#define Cols__6__MASK 0x10u
#define Cols__6__PC CYREG_IO_PC_PRT15_PC4
#define Cols__6__PORT 15u
#define Cols__6__PRT CYREG_PRT15_PRT
#define Cols__6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cols__6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cols__6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cols__6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cols__6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cols__6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cols__6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cols__6__PS CYREG_PRT15_PS
#define Cols__6__SHIFT 4u
#define Cols__6__SLW CYREG_PRT15_SLW
#define Cols__7__AG CYREG_PRT15_AG
#define Cols__7__AMUX CYREG_PRT15_AMUX
#define Cols__7__BIE CYREG_PRT15_BIE
#define Cols__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cols__7__BYP CYREG_PRT15_BYP
#define Cols__7__CTL CYREG_PRT15_CTL
#define Cols__7__DM0 CYREG_PRT15_DM0
#define Cols__7__DM1 CYREG_PRT15_DM1
#define Cols__7__DM2 CYREG_PRT15_DM2
#define Cols__7__DR CYREG_PRT15_DR
#define Cols__7__INP_DIS CYREG_PRT15_INP_DIS
#define Cols__7__INTTYPE CYREG_PICU15_INTTYPE5
#define Cols__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cols__7__LCD_EN CYREG_PRT15_LCD_EN
#define Cols__7__MASK 0x20u
#define Cols__7__PC CYREG_IO_PC_PRT15_PC5
#define Cols__7__PORT 15u
#define Cols__7__PRT CYREG_PRT15_PRT
#define Cols__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cols__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cols__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cols__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cols__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cols__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cols__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cols__7__PS CYREG_PRT15_PS
#define Cols__7__SHIFT 5u
#define Cols__7__SLW CYREG_PRT15_SLW
#define Cols__8__AG CYREG_PRT2_AG
#define Cols__8__AMUX CYREG_PRT2_AMUX
#define Cols__8__BIE CYREG_PRT2_BIE
#define Cols__8__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cols__8__BYP CYREG_PRT2_BYP
#define Cols__8__CTL CYREG_PRT2_CTL
#define Cols__8__DM0 CYREG_PRT2_DM0
#define Cols__8__DM1 CYREG_PRT2_DM1
#define Cols__8__DM2 CYREG_PRT2_DM2
#define Cols__8__DR CYREG_PRT2_DR
#define Cols__8__INP_DIS CYREG_PRT2_INP_DIS
#define Cols__8__INTTYPE CYREG_PICU2_INTTYPE0
#define Cols__8__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cols__8__LCD_EN CYREG_PRT2_LCD_EN
#define Cols__8__MASK 0x01u
#define Cols__8__PC CYREG_PRT2_PC0
#define Cols__8__PORT 2u
#define Cols__8__PRT CYREG_PRT2_PRT
#define Cols__8__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cols__8__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cols__8__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cols__8__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cols__8__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cols__8__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cols__8__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cols__8__PS CYREG_PRT2_PS
#define Cols__8__SHIFT 0u
#define Cols__8__SLW CYREG_PRT2_SLW
#define Cols__9__AG CYREG_PRT2_AG
#define Cols__9__AMUX CYREG_PRT2_AMUX
#define Cols__9__BIE CYREG_PRT2_BIE
#define Cols__9__BIT_MASK CYREG_PRT2_BIT_MASK
#define Cols__9__BYP CYREG_PRT2_BYP
#define Cols__9__CTL CYREG_PRT2_CTL
#define Cols__9__DM0 CYREG_PRT2_DM0
#define Cols__9__DM1 CYREG_PRT2_DM1
#define Cols__9__DM2 CYREG_PRT2_DM2
#define Cols__9__DR CYREG_PRT2_DR
#define Cols__9__INP_DIS CYREG_PRT2_INP_DIS
#define Cols__9__INTTYPE CYREG_PICU2_INTTYPE1
#define Cols__9__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Cols__9__LCD_EN CYREG_PRT2_LCD_EN
#define Cols__9__MASK 0x02u
#define Cols__9__PC CYREG_PRT2_PC1
#define Cols__9__PORT 2u
#define Cols__9__PRT CYREG_PRT2_PRT
#define Cols__9__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Cols__9__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Cols__9__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Cols__9__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Cols__9__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Cols__9__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Cols__9__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Cols__9__PS CYREG_PRT2_PS
#define Cols__9__SHIFT 1u
#define Cols__9__SLW CYREG_PRT2_SLW

/* Rows0 */
#define Rows0__0__AG CYREG_PRT3_AG
#define Rows0__0__AMUX CYREG_PRT3_AMUX
#define Rows0__0__BIE CYREG_PRT3_BIE
#define Rows0__0__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rows0__0__BYP CYREG_PRT3_BYP
#define Rows0__0__CTL CYREG_PRT3_CTL
#define Rows0__0__DM0 CYREG_PRT3_DM0
#define Rows0__0__DM1 CYREG_PRT3_DM1
#define Rows0__0__DM2 CYREG_PRT3_DM2
#define Rows0__0__DR CYREG_PRT3_DR
#define Rows0__0__INP_DIS CYREG_PRT3_INP_DIS
#define Rows0__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Rows0__0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rows0__0__LCD_EN CYREG_PRT3_LCD_EN
#define Rows0__0__MASK 0x02u
#define Rows0__0__PC CYREG_PRT3_PC1
#define Rows0__0__PORT 3u
#define Rows0__0__PRT CYREG_PRT3_PRT
#define Rows0__0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rows0__0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rows0__0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rows0__0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rows0__0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rows0__0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rows0__0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rows0__0__PS CYREG_PRT3_PS
#define Rows0__0__SHIFT 1u
#define Rows0__0__SLW CYREG_PRT3_SLW
#define Rows0__1__AG CYREG_PRT3_AG
#define Rows0__1__AMUX CYREG_PRT3_AMUX
#define Rows0__1__BIE CYREG_PRT3_BIE
#define Rows0__1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rows0__1__BYP CYREG_PRT3_BYP
#define Rows0__1__CTL CYREG_PRT3_CTL
#define Rows0__1__DM0 CYREG_PRT3_DM0
#define Rows0__1__DM1 CYREG_PRT3_DM1
#define Rows0__1__DM2 CYREG_PRT3_DM2
#define Rows0__1__DR CYREG_PRT3_DR
#define Rows0__1__INP_DIS CYREG_PRT3_INP_DIS
#define Rows0__1__INTTYPE CYREG_PICU3_INTTYPE2
#define Rows0__1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rows0__1__LCD_EN CYREG_PRT3_LCD_EN
#define Rows0__1__MASK 0x04u
#define Rows0__1__PC CYREG_PRT3_PC2
#define Rows0__1__PORT 3u
#define Rows0__1__PRT CYREG_PRT3_PRT
#define Rows0__1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rows0__1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rows0__1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rows0__1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rows0__1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rows0__1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rows0__1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rows0__1__PS CYREG_PRT3_PS
#define Rows0__1__SHIFT 2u
#define Rows0__1__SLW CYREG_PRT3_SLW
#define Rows0__2__AG CYREG_PRT3_AG
#define Rows0__2__AMUX CYREG_PRT3_AMUX
#define Rows0__2__BIE CYREG_PRT3_BIE
#define Rows0__2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rows0__2__BYP CYREG_PRT3_BYP
#define Rows0__2__CTL CYREG_PRT3_CTL
#define Rows0__2__DM0 CYREG_PRT3_DM0
#define Rows0__2__DM1 CYREG_PRT3_DM1
#define Rows0__2__DM2 CYREG_PRT3_DM2
#define Rows0__2__DR CYREG_PRT3_DR
#define Rows0__2__INP_DIS CYREG_PRT3_INP_DIS
#define Rows0__2__INTTYPE CYREG_PICU3_INTTYPE3
#define Rows0__2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rows0__2__LCD_EN CYREG_PRT3_LCD_EN
#define Rows0__2__MASK 0x08u
#define Rows0__2__PC CYREG_PRT3_PC3
#define Rows0__2__PORT 3u
#define Rows0__2__PRT CYREG_PRT3_PRT
#define Rows0__2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rows0__2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rows0__2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rows0__2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rows0__2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rows0__2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rows0__2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rows0__2__PS CYREG_PRT3_PS
#define Rows0__2__SHIFT 3u
#define Rows0__2__SLW CYREG_PRT3_SLW
#define Rows0__3__AG CYREG_PRT3_AG
#define Rows0__3__AMUX CYREG_PRT3_AMUX
#define Rows0__3__BIE CYREG_PRT3_BIE
#define Rows0__3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rows0__3__BYP CYREG_PRT3_BYP
#define Rows0__3__CTL CYREG_PRT3_CTL
#define Rows0__3__DM0 CYREG_PRT3_DM0
#define Rows0__3__DM1 CYREG_PRT3_DM1
#define Rows0__3__DM2 CYREG_PRT3_DM2
#define Rows0__3__DR CYREG_PRT3_DR
#define Rows0__3__INP_DIS CYREG_PRT3_INP_DIS
#define Rows0__3__INTTYPE CYREG_PICU3_INTTYPE4
#define Rows0__3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rows0__3__LCD_EN CYREG_PRT3_LCD_EN
#define Rows0__3__MASK 0x10u
#define Rows0__3__PC CYREG_PRT3_PC4
#define Rows0__3__PORT 3u
#define Rows0__3__PRT CYREG_PRT3_PRT
#define Rows0__3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rows0__3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rows0__3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rows0__3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rows0__3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rows0__3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rows0__3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rows0__3__PS CYREG_PRT3_PS
#define Rows0__3__SHIFT 4u
#define Rows0__3__SLW CYREG_PRT3_SLW
#define Rows0__4__AG CYREG_PRT15_AG
#define Rows0__4__AMUX CYREG_PRT15_AMUX
#define Rows0__4__BIE CYREG_PRT15_BIE
#define Rows0__4__BIT_MASK CYREG_PRT15_BIT_MASK
#define Rows0__4__BYP CYREG_PRT15_BYP
#define Rows0__4__CTL CYREG_PRT15_CTL
#define Rows0__4__DM0 CYREG_PRT15_DM0
#define Rows0__4__DM1 CYREG_PRT15_DM1
#define Rows0__4__DM2 CYREG_PRT15_DM2
#define Rows0__4__DR CYREG_PRT15_DR
#define Rows0__4__INP_DIS CYREG_PRT15_INP_DIS
#define Rows0__4__INTTYPE CYREG_PICU15_INTTYPE2
#define Rows0__4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Rows0__4__LCD_EN CYREG_PRT15_LCD_EN
#define Rows0__4__MASK 0x04u
#define Rows0__4__PC CYREG_IO_PC_PRT15_PC2
#define Rows0__4__PORT 15u
#define Rows0__4__PRT CYREG_PRT15_PRT
#define Rows0__4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Rows0__4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Rows0__4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Rows0__4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Rows0__4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Rows0__4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Rows0__4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Rows0__4__PS CYREG_PRT15_PS
#define Rows0__4__SHIFT 2u
#define Rows0__4__SLW CYREG_PRT15_SLW
#define Rows0__5__AG CYREG_PRT15_AG
#define Rows0__5__AMUX CYREG_PRT15_AMUX
#define Rows0__5__BIE CYREG_PRT15_BIE
#define Rows0__5__BIT_MASK CYREG_PRT15_BIT_MASK
#define Rows0__5__BYP CYREG_PRT15_BYP
#define Rows0__5__CTL CYREG_PRT15_CTL
#define Rows0__5__DM0 CYREG_PRT15_DM0
#define Rows0__5__DM1 CYREG_PRT15_DM1
#define Rows0__5__DM2 CYREG_PRT15_DM2
#define Rows0__5__DR CYREG_PRT15_DR
#define Rows0__5__INP_DIS CYREG_PRT15_INP_DIS
#define Rows0__5__INTTYPE CYREG_PICU15_INTTYPE3
#define Rows0__5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Rows0__5__LCD_EN CYREG_PRT15_LCD_EN
#define Rows0__5__MASK 0x08u
#define Rows0__5__PC CYREG_IO_PC_PRT15_PC3
#define Rows0__5__PORT 15u
#define Rows0__5__PRT CYREG_PRT15_PRT
#define Rows0__5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Rows0__5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Rows0__5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Rows0__5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Rows0__5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Rows0__5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Rows0__5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Rows0__5__PS CYREG_PRT15_PS
#define Rows0__5__SHIFT 3u
#define Rows0__5__SLW CYREG_PRT15_SLW
#define Rows0__6__AG CYREG_PRT15_AG
#define Rows0__6__AMUX CYREG_PRT15_AMUX
#define Rows0__6__BIE CYREG_PRT15_BIE
#define Rows0__6__BIT_MASK CYREG_PRT15_BIT_MASK
#define Rows0__6__BYP CYREG_PRT15_BYP
#define Rows0__6__CTL CYREG_PRT15_CTL
#define Rows0__6__DM0 CYREG_PRT15_DM0
#define Rows0__6__DM1 CYREG_PRT15_DM1
#define Rows0__6__DM2 CYREG_PRT15_DM2
#define Rows0__6__DR CYREG_PRT15_DR
#define Rows0__6__INP_DIS CYREG_PRT15_INP_DIS
#define Rows0__6__INTTYPE CYREG_PICU15_INTTYPE1
#define Rows0__6__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Rows0__6__LCD_EN CYREG_PRT15_LCD_EN
#define Rows0__6__MASK 0x02u
#define Rows0__6__PC CYREG_IO_PC_PRT15_PC1
#define Rows0__6__PORT 15u
#define Rows0__6__PRT CYREG_PRT15_PRT
#define Rows0__6__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Rows0__6__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Rows0__6__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Rows0__6__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Rows0__6__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Rows0__6__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Rows0__6__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Rows0__6__PS CYREG_PRT15_PS
#define Rows0__6__SHIFT 1u
#define Rows0__6__SLW CYREG_PRT15_SLW
#define Rows0__7__AG CYREG_PRT3_AG
#define Rows0__7__AMUX CYREG_PRT3_AMUX
#define Rows0__7__BIE CYREG_PRT3_BIE
#define Rows0__7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rows0__7__BYP CYREG_PRT3_BYP
#define Rows0__7__CTL CYREG_PRT3_CTL
#define Rows0__7__DM0 CYREG_PRT3_DM0
#define Rows0__7__DM1 CYREG_PRT3_DM1
#define Rows0__7__DM2 CYREG_PRT3_DM2
#define Rows0__7__DR CYREG_PRT3_DR
#define Rows0__7__INP_DIS CYREG_PRT3_INP_DIS
#define Rows0__7__INTTYPE CYREG_PICU3_INTTYPE0
#define Rows0__7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rows0__7__LCD_EN CYREG_PRT3_LCD_EN
#define Rows0__7__MASK 0x01u
#define Rows0__7__PC CYREG_PRT3_PC0
#define Rows0__7__PORT 3u
#define Rows0__7__PRT CYREG_PRT3_PRT
#define Rows0__7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rows0__7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rows0__7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rows0__7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rows0__7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rows0__7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rows0__7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rows0__7__PS CYREG_PRT3_PS
#define Rows0__7__SHIFT 0u
#define Rows0__7__SLW CYREG_PRT3_SLW

/* Analog */
#define Analog__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Analog__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Analog__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Analog__CFG2_SRC_SEL_MASK 0x07u
#define Analog__INDEX 0x00u
#define Analog__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Analog__PM_ACT_MSK 0x01u
#define Analog__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Analog__PM_STBY_MSK 0x01u

/* BootIRQ */
#define BootIRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define BootIRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define BootIRQ__INTC_MASK 0x01u
#define BootIRQ__INTC_NUMBER 0u
#define BootIRQ__INTC_PRIOR_NUM 0u
#define BootIRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define BootIRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define BootIRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BootPin */
#define BootPin__0__INTTYPE CYREG_PICU3_INTTYPE5
#define BootPin__0__MASK 0x20u
#define BootPin__0__PC CYREG_PRT3_PC5
#define BootPin__0__PORT 3u
#define BootPin__0__SHIFT 5u
#define BootPin__AG CYREG_PRT3_AG
#define BootPin__AMUX CYREG_PRT3_AMUX
#define BootPin__BIE CYREG_PRT3_BIE
#define BootPin__BIT_MASK CYREG_PRT3_BIT_MASK
#define BootPin__BYP CYREG_PRT3_BYP
#define BootPin__CTL CYREG_PRT3_CTL
#define BootPin__DM0 CYREG_PRT3_DM0
#define BootPin__DM1 CYREG_PRT3_DM1
#define BootPin__DM2 CYREG_PRT3_DM2
#define BootPin__DR CYREG_PRT3_DR
#define BootPin__INP_DIS CYREG_PRT3_INP_DIS
#define BootPin__INTSTAT CYREG_PICU3_INTSTAT
#define BootPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define BootPin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BootPin__LCD_EN CYREG_PRT3_LCD_EN
#define BootPin__MASK 0x20u
#define BootPin__PORT 3u
#define BootPin__PRT CYREG_PRT3_PRT
#define BootPin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BootPin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BootPin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BootPin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BootPin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BootPin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BootPin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BootPin__PS CYREG_PRT3_PS
#define BootPin__SHIFT 5u
#define BootPin__SLW CYREG_PRT3_SLW
#define BootPin__SNAP CYREG_PICU3_SNAP

/* HWState */
#define HWState_sts_intr_sts_reg__0__MASK 0x01u
#define HWState_sts_intr_sts_reg__0__POS 0
#define HWState_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define HWState_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define HWState_sts_intr_sts_reg__MASK 0x01u
#define HWState_sts_intr_sts_reg__MASK_REG CYREG_B0_UDB11_MSK
#define HWState_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HWState_sts_intr_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HWState_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define HWState_sts_intr_sts_reg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define HWState_sts_intr_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define HWState_sts_intr_sts_reg__STATUS_REG CYREG_B0_UDB11_ST

/* SenseReg */
#define SenseReg_Sync_ctrl_reg__0__MASK 0x01u
#define SenseReg_Sync_ctrl_reg__0__POS 0
#define SenseReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SenseReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SenseReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SenseReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SenseReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SenseReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define SenseReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SenseReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define SenseReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SenseReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SenseReg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define SenseReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define SenseReg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define SenseReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define SenseReg_Sync_ctrl_reg__MASK 0x01u
#define SenseReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SenseReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SenseReg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* SysTimer_TimerHW */
#define SysTimer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define SysTimer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define SysTimer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define SysTimer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define SysTimer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define SysTimer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define SysTimer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define SysTimer_TimerHW__PER0 CYREG_TMR0_PER0
#define SysTimer_TimerHW__PER1 CYREG_TMR0_PER1
#define SysTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define SysTimer_TimerHW__PM_ACT_MSK 0x01u
#define SysTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define SysTimer_TimerHW__PM_STBY_MSK 0x01u
#define SysTimer_TimerHW__RT0 CYREG_TMR0_RT0
#define SysTimer_TimerHW__RT1 CYREG_TMR0_RT1
#define SysTimer_TimerHW__SR0 CYREG_TMR0_SR0

/* TimerIRQ */
#define TimerIRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TimerIRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TimerIRQ__INTC_MASK 0x04u
#define TimerIRQ__INTC_NUMBER 2u
#define TimerIRQ__INTC_PRIOR_NUM 5u
#define TimerIRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define TimerIRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TimerIRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DirveReg3 */
#define DirveReg3_Sync_ctrl_reg__0__MASK 0x01u
#define DirveReg3_Sync_ctrl_reg__0__POS 0
#define DirveReg3_Sync_ctrl_reg__1__MASK 0x02u
#define DirveReg3_Sync_ctrl_reg__1__POS 1
#define DirveReg3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define DirveReg3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define DirveReg3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define DirveReg3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define DirveReg3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define DirveReg3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define DirveReg3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define DirveReg3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define DirveReg3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define DirveReg3_Sync_ctrl_reg__2__MASK 0x04u
#define DirveReg3_Sync_ctrl_reg__2__POS 2
#define DirveReg3_Sync_ctrl_reg__3__MASK 0x08u
#define DirveReg3_Sync_ctrl_reg__3__POS 3
#define DirveReg3_Sync_ctrl_reg__4__MASK 0x10u
#define DirveReg3_Sync_ctrl_reg__4__POS 4
#define DirveReg3_Sync_ctrl_reg__5__MASK 0x20u
#define DirveReg3_Sync_ctrl_reg__5__POS 5
#define DirveReg3_Sync_ctrl_reg__6__MASK 0x40u
#define DirveReg3_Sync_ctrl_reg__6__POS 6
#define DirveReg3_Sync_ctrl_reg__7__MASK 0x80u
#define DirveReg3_Sync_ctrl_reg__7__POS 7
#define DirveReg3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define DirveReg3_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define DirveReg3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define DirveReg3_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define DirveReg3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define DirveReg3_Sync_ctrl_reg__MASK 0xFFu
#define DirveReg3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define DirveReg3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define DirveReg3_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* DriveReg0 */
#define DriveReg0_Sync_ctrl_reg__0__MASK 0x01u
#define DriveReg0_Sync_ctrl_reg__0__POS 0
#define DriveReg0_Sync_ctrl_reg__1__MASK 0x02u
#define DriveReg0_Sync_ctrl_reg__1__POS 1
#define DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define DriveReg0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define DriveReg0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define DriveReg0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define DriveReg0_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define DriveReg0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define DriveReg0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define DriveReg0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define DriveReg0_Sync_ctrl_reg__2__MASK 0x04u
#define DriveReg0_Sync_ctrl_reg__2__POS 2
#define DriveReg0_Sync_ctrl_reg__3__MASK 0x08u
#define DriveReg0_Sync_ctrl_reg__3__POS 3
#define DriveReg0_Sync_ctrl_reg__4__MASK 0x10u
#define DriveReg0_Sync_ctrl_reg__4__POS 4
#define DriveReg0_Sync_ctrl_reg__5__MASK 0x20u
#define DriveReg0_Sync_ctrl_reg__5__POS 5
#define DriveReg0_Sync_ctrl_reg__6__MASK 0x40u
#define DriveReg0_Sync_ctrl_reg__6__POS 6
#define DriveReg0_Sync_ctrl_reg__7__MASK 0x80u
#define DriveReg0_Sync_ctrl_reg__7__POS 7
#define DriveReg0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define DriveReg0_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define DriveReg0_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define DriveReg0_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define DriveReg0_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define DriveReg0_Sync_ctrl_reg__MASK 0xFFu
#define DriveReg0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define DriveReg0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define DriveReg0_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* DriveReg1 */
#define DriveReg1_Sync_ctrl_reg__0__MASK 0x01u
#define DriveReg1_Sync_ctrl_reg__0__POS 0
#define DriveReg1_Sync_ctrl_reg__1__MASK 0x02u
#define DriveReg1_Sync_ctrl_reg__1__POS 1
#define DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define DriveReg1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define DriveReg1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define DriveReg1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define DriveReg1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define DriveReg1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define DriveReg1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define DriveReg1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define DriveReg1_Sync_ctrl_reg__2__MASK 0x04u
#define DriveReg1_Sync_ctrl_reg__2__POS 2
#define DriveReg1_Sync_ctrl_reg__3__MASK 0x08u
#define DriveReg1_Sync_ctrl_reg__3__POS 3
#define DriveReg1_Sync_ctrl_reg__4__MASK 0x10u
#define DriveReg1_Sync_ctrl_reg__4__POS 4
#define DriveReg1_Sync_ctrl_reg__5__MASK 0x20u
#define DriveReg1_Sync_ctrl_reg__5__POS 5
#define DriveReg1_Sync_ctrl_reg__6__MASK 0x40u
#define DriveReg1_Sync_ctrl_reg__6__POS 6
#define DriveReg1_Sync_ctrl_reg__7__MASK 0x80u
#define DriveReg1_Sync_ctrl_reg__7__POS 7
#define DriveReg1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define DriveReg1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define DriveReg1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define DriveReg1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define DriveReg1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define DriveReg1_Sync_ctrl_reg__MASK 0xFFu
#define DriveReg1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define DriveReg1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define DriveReg1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* DriveReg2 */
#define DriveReg2_Sync_ctrl_reg__0__MASK 0x01u
#define DriveReg2_Sync_ctrl_reg__0__POS 0
#define DriveReg2_Sync_ctrl_reg__1__MASK 0x02u
#define DriveReg2_Sync_ctrl_reg__1__POS 1
#define DriveReg2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define DriveReg2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define DriveReg2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define DriveReg2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define DriveReg2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define DriveReg2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define DriveReg2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define DriveReg2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define DriveReg2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define DriveReg2_Sync_ctrl_reg__2__MASK 0x04u
#define DriveReg2_Sync_ctrl_reg__2__POS 2
#define DriveReg2_Sync_ctrl_reg__3__MASK 0x08u
#define DriveReg2_Sync_ctrl_reg__3__POS 3
#define DriveReg2_Sync_ctrl_reg__4__MASK 0x10u
#define DriveReg2_Sync_ctrl_reg__4__POS 4
#define DriveReg2_Sync_ctrl_reg__5__MASK 0x20u
#define DriveReg2_Sync_ctrl_reg__5__POS 5
#define DriveReg2_Sync_ctrl_reg__6__MASK 0x40u
#define DriveReg2_Sync_ctrl_reg__6__POS 6
#define DriveReg2_Sync_ctrl_reg__7__MASK 0x80u
#define DriveReg2_Sync_ctrl_reg__7__POS 7
#define DriveReg2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define DriveReg2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define DriveReg2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define DriveReg2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define DriveReg2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define DriveReg2_Sync_ctrl_reg__MASK 0xFFu
#define DriveReg2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define DriveReg2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define DriveReg2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* HWStateIRQ */
#define HWStateIRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HWStateIRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HWStateIRQ__INTC_MASK 0x02u
#define HWStateIRQ__INTC_NUMBER 1u
#define HWStateIRQ__INTC_PRIOR_NUM 3u
#define HWStateIRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define HWStateIRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HWStateIRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ChargeDelay_PWMUDB */
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ChargeDelay_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 36000000U
#define BCLK__BUS_CLK__KHZ 36000U
#define BCLK__BUS_CLK__MHZ 36U
#define CY_PROJECT_NAME "Firmware"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E109069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000019u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
