\hypertarget{group___m_p_u___peripheral___access___layer}{}\doxysection{MPU Peripheral Access Layer}
\label{group___m_p_u___peripheral___access___layer}\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
Collaboration diagram for MPU Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___m_p_u___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___m_p_u___register___masks}{MPU Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em MPU -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaede95f5b619d44a23385d208d8463ee6}{MPU\+\_\+\+EAR\+\_\+\+EDR\+\_\+\+COUNT}}~5u
\begin{DoxyCompactList}\small\item\em MPU -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_ga50a1987748ccc3a679c3c470c8a0e6f7}{MPU\+\_\+\+RGD\+\_\+\+COUNT}}~16u
\item 
\#define \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_ga3c9e3005f465d9c7fa3eac67cc8e2890}{MPU\+\_\+\+RGDAAC\+\_\+\+COUNT}}~16u
\item 
\#define \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gacb2ba9cd393ca45929e4c8062616ce4b}{MPU\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the MPU module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}}~(0x4000\+D000u)
\begin{DoxyCompactList}\small\item\em Peripheral MPU base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{MPU}}~((\mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral MPU base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_ga05c682e671650e23a7103fb69e46ce86}{MPU\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of MPU peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_ga78460c4504e0b1effc8715d3fdb92f25}{MPU\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{MPU}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of MPU peripheral base pointers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gae30dba501b3da4beef962e366777d2e0}{MPU\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_gaad8182e72fe5037a6ba1eb65a1554e0b}\label{group___m_p_u___peripheral___access___layer_gaad8182e72fe5037a6ba1eb65a1554e0b}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU@{MPU}}
\index{MPU@{MPU}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU}{MPU}}
{\footnotesize\ttfamily \#define MPU~((\mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}})}



Peripheral MPU base pointer. 

\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_gaa0805ccd2bc4e42d63adb0618d2af571}\label{group___m_p_u___peripheral___access___layer_gaa0805ccd2bc4e42d63adb0618d2af571}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU\_BASE@{MPU\_BASE}}
\index{MPU\_BASE@{MPU\_BASE}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU\_BASE}{MPU\_BASE}}
{\footnotesize\ttfamily \#define MPU\+\_\+\+BASE~(0x4000\+D000u)}



Peripheral MPU base address. 

\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_ga05c682e671650e23a7103fb69e46ce86}\label{group___m_p_u___peripheral___access___layer_ga05c682e671650e23a7103fb69e46ce86}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU\_BASE\_ADDRS@{MPU\_BASE\_ADDRS}}
\index{MPU\_BASE\_ADDRS@{MPU\_BASE\_ADDRS}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU\_BASE\_ADDRS}{MPU\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define MPU\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaa0805ccd2bc4e42d63adb0618d2af571}{MPU\+\_\+\+BASE}} \}}



Array initializer of MPU peripheral base addresses. 

\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_ga78460c4504e0b1effc8715d3fdb92f25}\label{group___m_p_u___peripheral___access___layer_ga78460c4504e0b1effc8715d3fdb92f25}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU\_BASE\_PTRS@{MPU\_BASE\_PTRS}}
\index{MPU\_BASE\_PTRS@{MPU\_BASE\_PTRS}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU\_BASE\_PTRS}{MPU\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define MPU\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{MPU}} \}}



Array initializer of MPU peripheral base pointers. 

\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_gaede95f5b619d44a23385d208d8463ee6}\label{group___m_p_u___peripheral___access___layer_gaede95f5b619d44a23385d208d8463ee6}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU\_EAR\_EDR\_COUNT@{MPU\_EAR\_EDR\_COUNT}}
\index{MPU\_EAR\_EDR\_COUNT@{MPU\_EAR\_EDR\_COUNT}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU\_EAR\_EDR\_COUNT}{MPU\_EAR\_EDR\_COUNT}}
{\footnotesize\ttfamily \#define MPU\+\_\+\+EAR\+\_\+\+EDR\+\_\+\+COUNT~5u}



MPU -\/ Size of Registers Arrays. 

\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_gacb2ba9cd393ca45929e4c8062616ce4b}\label{group___m_p_u___peripheral___access___layer_gacb2ba9cd393ca45929e4c8062616ce4b}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU\_INSTANCE\_COUNT@{MPU\_INSTANCE\_COUNT}}
\index{MPU\_INSTANCE\_COUNT@{MPU\_INSTANCE\_COUNT}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU\_INSTANCE\_COUNT}{MPU\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define MPU\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the MPU module. 

\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_ga50a1987748ccc3a679c3c470c8a0e6f7}\label{group___m_p_u___peripheral___access___layer_ga50a1987748ccc3a679c3c470c8a0e6f7}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU\_RGD\_COUNT@{MPU\_RGD\_COUNT}}
\index{MPU\_RGD\_COUNT@{MPU\_RGD\_COUNT}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU\_RGD\_COUNT}{MPU\_RGD\_COUNT}}
{\footnotesize\ttfamily \#define MPU\+\_\+\+RGD\+\_\+\+COUNT~16u}

\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_ga3c9e3005f465d9c7fa3eac67cc8e2890}\label{group___m_p_u___peripheral___access___layer_ga3c9e3005f465d9c7fa3eac67cc8e2890}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU\_RGDAAC\_COUNT@{MPU\_RGDAAC\_COUNT}}
\index{MPU\_RGDAAC\_COUNT@{MPU\_RGDAAC\_COUNT}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU\_RGDAAC\_COUNT}{MPU\_RGDAAC\_COUNT}}
{\footnotesize\ttfamily \#define MPU\+\_\+\+RGDAAC\+\_\+\+COUNT~16u}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___m_p_u___peripheral___access___layer_gae30dba501b3da4beef962e366777d2e0}\label{group___m_p_u___peripheral___access___layer_gae30dba501b3da4beef962e366777d2e0}} 
\index{MPU Peripheral Access Layer@{MPU Peripheral Access Layer}!MPU\_MemMapPtr@{MPU\_MemMapPtr}}
\index{MPU\_MemMapPtr@{MPU\_MemMapPtr}!MPU Peripheral Access Layer@{MPU Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{MPU\_MemMapPtr}{MPU\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_m_p_u___type}{MPU\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gae30dba501b3da4beef962e366777d2e0}{MPU\+\_\+\+Mem\+Map\+Ptr}}}

