// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLPLIC(
  input         clock,
                reset,
                auto_int_in_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_int_out_1_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_0_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [8:0]  out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [22:0] in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]  completerDev;	// src/main/scala/devices/tilelink/Plic.scala:264:28
  wire        _out_back_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [22:0] _out_back_q_io_deq_bits_index;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [63:0] _out_back_q_io_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _out_back_q_io_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _fanin_1_io_dev;	// src/main/scala/devices/tilelink/Plic.scala:184:27
  wire [1:0]  _fanin_1_io_max;	// src/main/scala/devices/tilelink/Plic.scala:184:27
  wire [1:0]  _fanin_io_dev;	// src/main/scala/devices/tilelink/Plic.scala:184:27
  wire [1:0]  _fanin_io_max;	// src/main/scala/devices/tilelink/Plic.scala:184:27
  wire        _gateways_gateway_1_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        auto_int_in_0_0 = auto_int_in_0;
  wire        auto_int_in_1_0 = auto_int_in_1;
  wire        auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]  auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]  auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [1:0]  auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [8:0]  auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [27:0] auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]  auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0] auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire        auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire        auto_in_d_ready_0 = auto_in_d_ready;
  wire        out_rifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire        out_wifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire        out_rofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire        out_wofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire        out_iready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_oready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        auto_in_d_bits_sink = 1'h0;
  wire        auto_in_d_bits_denied = 1'h0;
  wire        auto_in_d_bits_corrupt = 1'h0;
  wire        nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire        nodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire        nodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]  auto_in_d_bits_param = 2'h0;
  wire [1:0]  nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [22:0] out_maskMatch = 23'h7BF9EE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  nodeIn_d_bits_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [63:0] nodeIn_d_bits_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire        intnodeIn_0 = auto_int_in_0_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        intnodeIn_1 = auto_int_in_1_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [27:0] nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_valid = nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]  in_bits_extra_tlrr_extra_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [8:0]  in_bits_extra_tlrr_extra_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [7:0]  in_bits_mask = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [63:0] in_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        out_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_d_size;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]  auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  nodeIn_d_bits_d_source;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [8:0]  auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] out_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0] auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_int_out_0_0_0 = intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_int_out_1_0_0 = x1_intnodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  reg  [1:0]  priority_0;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [1:0]  priority_1;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [1:0]  threshold_0;	// src/main/scala/devices/tilelink/Plic.scala:165:31
  reg  [1:0]  threshold_1;	// src/main/scala/devices/tilelink/Plic.scala:165:31
  reg         pending_0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_1;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg  [1:0]  enables_0_0;	// src/main/scala/devices/tilelink/Plic.scala:173:26
  wire [1:0]  enableVec_0 = enables_0_0;	// src/main/scala/devices/tilelink/Plic.scala:173:26, :177:28
  reg  [1:0]  enables_1_0;	// src/main/scala/devices/tilelink/Plic.scala:173:26
  wire [1:0]  enableVec_1 = enables_1_0;	// src/main/scala/devices/tilelink/Plic.scala:173:26, :177:28
  wire [2:0]  enableVec0_0 = {enableVec_0, 1'h0};	// src/main/scala/devices/tilelink/Plic.scala:177:28, :178:{29,52}
  wire [2:0]  enableVec0_1 = {enableVec_1, 1'h0};	// src/main/scala/devices/tilelink/Plic.scala:177:28, :178:{29,52}
  reg  [1:0]  maxDevs_0;	// src/main/scala/devices/tilelink/Plic.scala:180:22
  reg  [1:0]  maxDevs_1;	// src/main/scala/devices/tilelink/Plic.scala:180:22
  wire [1:0]  pendingUInt = {pending_1, pending_0};	// src/main/scala/devices/tilelink/Plic.scala:167:26, :181:26
  reg  [1:0]  intnodeOut_0_REG;	// src/main/scala/devices/tilelink/Plic.scala:188:45
  assign intnodeOut_0 = intnodeOut_0_REG > threshold_0;	// src/main/scala/devices/tilelink/Plic.scala:165:31, :188:{45,60}, src/main/scala/diplomacy/Nodes.scala:1205:17
  reg  [1:0]  intnodeOut_0_REG_1;	// src/main/scala/devices/tilelink/Plic.scala:188:45
  assign x1_intnodeOut_0 = intnodeOut_0_REG_1 > threshold_1;	// src/main/scala/devices/tilelink/Plic.scala:165:31, :188:{45,60}, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_f_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        claimer_0;	// src/main/scala/devices/tilelink/Plic.scala:245:23
  wire        claimer_1;	// src/main/scala/devices/tilelink/Plic.scala:245:23
  wire [1:0]  claiming = (claimer_0 ? maxDevs_0 : 2'h0) | (claimer_1 ? maxDevs_1 : 2'h0);	// src/main/scala/devices/tilelink/Plic.scala:180:22, :245:23, :247:{49,92}
  wire [1:0]  claimedDevs_shiftAmount = claiming;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/devices/tilelink/Plic.scala:247:92
  wire        claimedDevs_0 = claimedDevs_shiftAmount == 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_1 = claimedDevs_shiftAmount == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        claimedDevs_2 = claimedDevs_shiftAmount == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:27, src/main/scala/devices/tilelink/Plic.scala:248:{30,62}
  wire        completer_0;	// src/main/scala/devices/tilelink/Plic.scala:262:25
  wire        completer_1;	// src/main/scala/devices/tilelink/Plic.scala:262:25
  wire [1:0]  completedDevs_shiftAmount = completerDev;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/devices/tilelink/Plic.scala:264:28
  wire [3:0]  _completedDevs_T_1 = 4'h1 << completedDevs_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]  completedDevs = completer_0 | completer_1 ? _completedDevs_T_1[2:0] : 3'h0;	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/devices/tilelink/Plic.scala:262:25, :265:{28,48}
  wire        out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_a_ready = in_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire        out_front_valid = in_valid;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire        out_front_bits_read = in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [22:0] out_front_bits_index = in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [63:0] out_front_bits_data = in_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [7:0]  out_front_bits_mask = in_bits_mask;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [8:0]  out_front_bits_extra_tlrr_extra_source = in_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [1:0]  out_front_bits_extra_tlrr_extra_size = in_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign in_bits_read = nodeIn_a_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18, :69:36
  assign in_bits_index = nodeIn_a_bits_address[25:3];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:68:18, :70:19
  assign nodeIn_d_valid = out_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_data = out_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_d_source = out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_d_size = out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign in_ready = out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [22:0] out_findex = out_front_bits_index & 23'h7BF9EE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [22:0] out_bindex = _out_back_q_io_deq_bits_index & 23'h7BF9EE;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_T_12 = out_findex == 23'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_T_13 = out_bindex == 23'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_frontMask_lo_lo =
    {{8{out_front_bits_mask[1]}}, {8{out_front_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_frontMask_lo_hi =
    {{8{out_front_bits_mask[3]}}, {8{out_front_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] out_frontMask_lo = {out_frontMask_lo_hi, out_frontMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_frontMask_hi_lo =
    {{8{out_front_bits_mask[5]}}, {8{out_front_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_frontMask_hi_hi =
    {{8{out_front_bits_mask[7]}}, {8{out_front_bits_mask[6]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] out_frontMask_hi = {out_frontMask_hi_hi, out_frontMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0] out_frontMask = {out_frontMask_hi, out_frontMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_backMask_lo_lo =
    {{8{_out_back_q_io_deq_bits_mask[1]}}, {8{_out_back_q_io_deq_bits_mask[0]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_backMask_lo_hi =
    {{8{_out_back_q_io_deq_bits_mask[3]}}, {8{_out_back_q_io_deq_bits_mask[2]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] out_backMask_lo = {out_backMask_lo_hi, out_backMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_backMask_hi_lo =
    {{8{_out_back_q_io_deq_bits_mask[5]}}, {8{_out_back_q_io_deq_bits_mask[4]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0] out_backMask_hi_hi =
    {{8{_out_back_q_io_deq_bits_mask[7]}}, {8{_out_back_q_io_deq_bits_mask[6]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] out_backMask_hi = {out_backMask_hi_hi, out_backMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0] out_backMask = {out_backMask_hi, out_backMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_3 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_3 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_12 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_12 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_3 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_3 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_12 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_12 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid = out_rivalid_0 & out_rimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready = out_roready_0 & out_romask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid = out_wivalid_0 & out_wimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready = out_woready_0 & out_womask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_1 = |(out_frontMask[2:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_1 = &(out_frontMask[2:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_1 = |(out_backMask[2:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_1 = &(out_backMask[2:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_1 = out_rivalid_1 & out_rimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_1 = out_roready_1 & out_romask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_1 = out_wivalid_1 & out_wimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_1 = out_woready_1 & out_womask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_prepend = {enables_1_0, 1'h0};	// src/main/scala/devices/tilelink/Plic.scala:173:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_2 = |(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_2 = &(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_2 = |(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_2 = &(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_2 = out_rivalid_2 & out_rimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_2 = out_roready_2 & out_romask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_2 = out_wivalid_2 & out_wimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_2 = out_woready_2 & out_womask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_3 = out_rivalid_3 & out_rimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_3 = out_roready_3 & out_romask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_3 = out_wivalid_3 & out_wimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_3 = out_woready_3 & out_womask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_4 = out_frontMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_4 = out_frontMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_4 = out_backMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_4 = out_backMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_4 = out_rivalid_4 & out_rimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_4 = out_roready_4 & out_romask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_4 = out_wivalid_4 & out_wimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_4 = out_woready_4 & out_womask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_prepend_1 = {pending_0, 1'h0};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_5 = out_frontMask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_5 = out_frontMask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_5 = out_backMask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_5 = out_backMask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_5 = out_rivalid_5 & out_rimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_5 = out_roready_5 & out_romask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_5 = out_wivalid_5 & out_wimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_5 = out_woready_5 & out_womask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_prepend_2 = {pending_1, out_prepend_1};	// src/main/scala/devices/tilelink/Plic.scala:167:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_6 = |(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_6 = &(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_6 = |(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_6 = &(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_6 = out_rivalid_6 & out_rimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_6 = out_roready_6 & out_romask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_6 = out_wivalid_6 & out_wimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_6 = out_woready_6 & out_womask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_7 = |(out_frontMask[31:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_7 = &(out_frontMask[31:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_7 = |(out_backMask[31:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_7 = &(out_backMask[31:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_7 = out_rivalid_7 & out_rimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_7 = out_roready_7 & out_romask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_7 = out_wivalid_7 & out_wimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_7 = out_woready_7 & out_womask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_prepend_3 = {1'h0, threshold_1};	// src/main/scala/devices/tilelink/Plic.scala:165:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_8 = |(out_frontMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_8 = &(out_frontMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_8 = |(out_backMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_8 = &(out_backMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_8 = out_rivalid_8 & out_rimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_8 = out_roready_8 & out_romask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign claimer_1 = out_f_roready_8;	// src/main/scala/devices/tilelink/Plic.scala:245:23, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_8 = out_wivalid_8 & out_wimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_8 = out_woready_8 & out_womask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  _GEN = {1'h0, completerDev};	// src/main/scala/devices/tilelink/Plic.scala:264:28, :296:51
  wire [2:0]  _out_completer_1_T = enableVec0_1 >> _GEN;	// src/main/scala/devices/tilelink/Plic.scala:178:29, :296:51
  assign completer_1 = out_f_woready_8 & _out_completer_1_T[0];	// src/main/scala/devices/tilelink/Plic.scala:262:25, :296:{35,51}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [33:0] out_prepend_4 = {maxDevs_1, 29'h0, out_prepend_3};	// src/main/scala/devices/tilelink/Plic.scala:180:22, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_9 = |(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_9 = &(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_9 = |(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_9 = &(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_9 = out_rivalid_9 & out_rimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_9 = out_roready_9 & out_romask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_9 = out_wivalid_9 & out_wimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_9 = out_woready_9 & out_womask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_10 = |(out_frontMask[31:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_10 = &(out_frontMask[31:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_10 = |(out_backMask[31:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_10 = &(out_backMask[31:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_10 = out_rivalid_10 & out_rimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_10 = out_roready_10 & out_romask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_10 = out_wivalid_10 & out_wimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_10 = out_woready_10 & out_womask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_prepend_5 = {1'h0, threshold_0};	// src/main/scala/devices/tilelink/Plic.scala:165:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_11 = |(out_frontMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_11 = &(out_frontMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_11 = |(out_backMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_11 = &(out_backMask[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_11 = out_rivalid_11 & out_rimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_11 = out_roready_11 & out_romask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign claimer_0 = out_f_roready_11;	// src/main/scala/devices/tilelink/Plic.scala:245:23, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_11 = out_wivalid_11 & out_wimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_11 = out_woready_11 & out_womask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign completerDev = _out_back_q_io_deq_bits_data[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:264:28, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/package.scala:163:13
  `ifndef SYNTHESIS	// src/main/scala/devices/tilelink/Plic.scala:246:11
    always @(posedge clock) begin	// src/main/scala/devices/tilelink/Plic.scala:246:11
      automatic logic [1:0] _GEN_0 = {claimer_1, claimer_0};	// src/main/scala/devices/tilelink/Plic.scala:245:23, :246:21
      automatic logic [1:0] _GEN_1 = {completer_1, completer_0};	// src/main/scala/devices/tilelink/Plic.scala:262:25, :263:23
      if (~reset & (|(_GEN_0 & _GEN_0 - 2'h1))) begin	// src/main/scala/devices/tilelink/Plic.scala:246:{11,21,28,46,54}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/tilelink/Plic.scala:246:11
          $error("Assertion failed\n    at Plic.scala:246 assert((claimer.asUInt & (claimer.asUInt - 1.U)) === 0.U) // One-Hot\n");	// src/main/scala/devices/tilelink/Plic.scala:246:11
        if (`STOP_COND_)	// src/main/scala/devices/tilelink/Plic.scala:246:11
          $fatal;	// src/main/scala/devices/tilelink/Plic.scala:246:11
      end
      if (~reset & (|(_GEN_1 & _GEN_1 - 2'h1))) begin	// src/main/scala/devices/tilelink/Plic.scala:246:11, :263:{11,23,30,50,58}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/tilelink/Plic.scala:263:11
          $error("Assertion failed\n    at Plic.scala:263 assert((completer.asUInt & (completer.asUInt - 1.U)) === 0.U) // One-Hot\n");	// src/main/scala/devices/tilelink/Plic.scala:263:11
        if (`STOP_COND_)	// src/main/scala/devices/tilelink/Plic.scala:263:11
          $fatal;	// src/main/scala/devices/tilelink/Plic.scala:263:11
      end
      if (~reset & completerDev != _out_back_q_io_deq_bits_data[33:32]) begin	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:264:28, :293:{19,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/package.scala:163:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/tilelink/Plic.scala:293:19
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:293 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// src/main/scala/devices/tilelink/Plic.scala:293:19
        if (`STOP_COND_)	// src/main/scala/devices/tilelink/Plic.scala:293:19
          $fatal;	// src/main/scala/devices/tilelink/Plic.scala:293:19
      end
      if (~reset & completerDev != completerDev) begin	// src/main/scala/devices/tilelink/Plic.scala:264:28, :293:{19,33}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/tilelink/Plic.scala:293:19
          $error("Assertion failed: completerDev should be consistent for all harts\n    at Plic.scala:293 assert(completerDev === data.extract(log2Ceil(nDevices+1)-1, 0),\n");	// src/main/scala/devices/tilelink/Plic.scala:293:19
        if (`STOP_COND_)	// src/main/scala/devices/tilelink/Plic.scala:293:19
          $fatal;	// src/main/scala/devices/tilelink/Plic.scala:293:19
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [2:0]  _out_completer_0_T = enableVec0_0 >> _GEN;	// src/main/scala/devices/tilelink/Plic.scala:178:29, :296:51
  assign completer_0 = out_f_woready_11 & _out_completer_0_T[0];	// src/main/scala/devices/tilelink/Plic.scala:262:25, :296:{35,51}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [33:0] out_prepend_6 = {maxDevs_0, 29'h0, out_prepend_5};	// src/main/scala/devices/tilelink/Plic.scala:180:22, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_12 = out_rivalid_12 & out_rimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_12 = out_roready_12 & out_romask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_12 = out_wivalid_12 & out_wimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_12 = out_woready_12 & out_womask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_13 = |(out_frontMask[2:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_13 = &(out_frontMask[2:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_13 = |(out_backMask[2:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_13 = &(out_backMask[2:1]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_13 = out_rivalid_13 & out_rimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_13 = out_roready_13 & out_romask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_13 = out_wivalid_13 & out_wimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_13 = out_woready_13 & out_womask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_prepend_7 = {enables_0_0, 1'h0};	// src/main/scala/devices/tilelink/Plic.scala:173:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rimask_14 = |(out_frontMask[33:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wimask_14 = &(out_frontMask[33:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_romask_14 = |(out_backMask[33:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_womask_14 = &(out_backMask[33:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_rivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_rivalid_14 = out_rivalid_14 & out_rimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_roready_14 = out_roready_14 & out_romask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_wivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_wivalid_14 = out_wivalid_14 & out_wimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_f_woready_14 = out_woready_14 & out_womask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [33:0] out_prepend_8 = {priority_0, 32'h0};	// src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_iindex_lo = {out_front_bits_index[4], out_front_bits_index[0]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_iindex_hi_hi = {out_front_bits_index[18], out_front_bits_index[10]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_iindex_hi = {out_iindex_hi_hi, out_front_bits_index[9]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]  out_iindex = {out_iindex_hi, out_iindex_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_oindex_lo =
    {_out_back_q_io_deq_bits_index[4], _out_back_q_io_deq_bits_index[0]};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  out_oindex_hi_hi =
    {_out_back_q_io_deq_bits_index[18], _out_back_q_io_deq_bits_index[10]};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]  out_oindex_hi = {out_oindex_hi_hi, _out_back_q_io_deq_bits_index[9]};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]  out_oindex = {out_oindex_hi, out_oindex_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_0 = out_iindex == 5'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_1 = out_iindex == 5'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_2 = out_iindex == 5'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_3 = out_iindex == 5'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_4 = out_iindex == 5'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_5 = out_iindex == 5'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_6 = out_iindex == 5'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_7 = out_iindex == 5'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_8 = out_iindex == 5'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_9 = out_iindex == 5'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_10 = out_iindex == 5'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_11 = out_iindex == 5'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_12 = out_iindex == 5'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_13 = out_iindex == 5'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_14 = out_iindex == 5'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_15 = out_iindex == 5'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_16 = out_iindex == 5'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_17 = out_iindex == 5'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_18 = out_iindex == 5'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_19 = out_iindex == 5'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_20 = out_iindex == 5'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_21 = out_iindex == 5'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_22 = out_iindex == 5'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_23 = out_iindex == 5'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_24 = out_iindex == 5'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_25 = out_iindex == 5'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_26 = out_iindex == 5'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_27 = out_iindex == 5'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_28 = out_iindex == 5'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_29 = out_iindex == 5'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_30 = out_iindex == 5'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_frontSel_31 = &out_iindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_0 = out_oindex == 5'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_1 = out_oindex == 5'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_2 = out_oindex == 5'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_3 = out_oindex == 5'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_4 = out_oindex == 5'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_5 = out_oindex == 5'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_6 = out_oindex == 5'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_7 = out_oindex == 5'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_8 = out_oindex == 5'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_9 = out_oindex == 5'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_10 = out_oindex == 5'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_11 = out_oindex == 5'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_12 = out_oindex == 5'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_13 = out_oindex == 5'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_14 = out_oindex == 5'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_15 = out_oindex == 5'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_16 = out_oindex == 5'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_17 = out_oindex == 5'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_18 = out_oindex == 5'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_19 = out_oindex == 5'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_20 = out_oindex == 5'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_21 = out_oindex == 5'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_22 = out_oindex == 5'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_23 = out_oindex == 5'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_24 = out_oindex == 5'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_25 = out_oindex == 5'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_26 = out_oindex == 5'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_27 = out_oindex == 5'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_28 = out_oindex == 5'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_29 = out_oindex == 5'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_30 = out_oindex == 5'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_31 = &out_oindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T = in_valid & out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire        _out_rifireMux_T_1 = _out_wifireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_14 = _out_rifireMux_T_1 & out_frontSel_0 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_2 = _out_rifireMux_T_1 & out_frontSel_1 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_19 = _out_rifireMux_T_1 & out_frontSel_4 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_3 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_4 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_5 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_35 = _out_rifireMux_T_1 & out_frontSel_8 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_12 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_13 = _out_rifireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_43 = _out_rifireMux_T_1 & out_frontSel_10 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_0 = _out_rifireMux_T_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1 = _out_rifireMux_T_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_67 = _out_rifireMux_T_1 & out_frontSel_16 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_9 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_10 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_11 = _out_rifireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rifireMux_T_83 = _out_rifireMux_T_1 & out_frontSel_20 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_6 = _out_rifireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_7 = _out_rifireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_8 = _out_rifireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_2 = _out_wifireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_14 = _out_wifireMux_T_2 & out_frontSel_0 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_2 = _out_wifireMux_T_2 & out_frontSel_1 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_20 = _out_wifireMux_T_2 & out_frontSel_4 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_3 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_4 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_5 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_36 = _out_wifireMux_T_2 & out_frontSel_8 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_12 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_13 = _out_wifireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_44 = _out_wifireMux_T_2 & out_frontSel_10 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_0 = _out_wifireMux_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1 = _out_wifireMux_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_68 = _out_wifireMux_T_2 & out_frontSel_16 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_9 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_10 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_11 = _out_wifireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wifireMux_T_84 = _out_wifireMux_T_2 & out_frontSel_20 & _out_T_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_6 = _out_wifireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_7 = _out_wifireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_8 = _out_wifireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T = _out_back_q_io_deq_valid & out_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_1 = _out_wofireMux_T & _out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_14 = _out_rofireMux_T_1 & out_backSel_0 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_2 = _out_rofireMux_T_1 & out_backSel_1 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_19 = _out_rofireMux_T_1 & out_backSel_4 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_3 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_4 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_5 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_35 = _out_rofireMux_T_1 & out_backSel_8 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_12 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_13 = _out_rofireMux_T_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_43 = _out_rofireMux_T_1 & out_backSel_10 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_0 = _out_rofireMux_T_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1 = _out_rofireMux_T_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_67 = _out_rofireMux_T_1 & out_backSel_16 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_9 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_10 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_11 = _out_rofireMux_T_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_83 = _out_rofireMux_T_1 & out_backSel_20 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_6 = _out_rofireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_7 = _out_rofireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_8 = _out_rofireMux_T_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_2 = _out_wofireMux_T & ~_out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_14 = _out_wofireMux_T_2 & out_backSel_0 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_2 = _out_wofireMux_T_2 & out_backSel_1 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_20 = _out_wofireMux_T_2 & out_backSel_4 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_3 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_4 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_5 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_36 = _out_wofireMux_T_2 & out_backSel_8 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_12 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_13 = _out_wofireMux_T_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_44 = _out_wofireMux_T_2 & out_backSel_10 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_0 = _out_wofireMux_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1 = _out_wofireMux_T_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_68 = _out_wofireMux_T_2 & out_backSel_16 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_10 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_11 = _out_wofireMux_T_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_84 = _out_wofireMux_T_2 & out_backSel_20 & _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_6 = _out_wofireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_7 = _out_wofireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_8 = _out_wofireMux_T_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_out_bits_data_T_7 = out_oindex == 5'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:54:22
  wire        out_out_bits_data_out =
    ~(_out_out_bits_data_T_7 | out_oindex == 5'h1 | out_oindex == 5'h4
      | out_oindex == 5'h8 | out_oindex == 5'hA | out_oindex == 5'h10
      | out_oindex == 5'h14) | _out_T_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
  wire [63:0] out_out_bits_data_out_1 =
    _out_out_bits_data_T_7
      ? {30'h0, out_prepend_8}
      : out_oindex == 5'h1
          ? {62'h0, priority_1}
          : out_oindex == 5'h4
              ? {61'h0, out_prepend_2}
              : out_oindex == 5'h8
                  ? {61'h0, out_prepend_7}
                  : out_oindex == 5'hA
                      ? {61'h0, out_prepend}
                      : out_oindex == 5'h10
                          ? {30'h0, out_prepend_6}
                          : out_oindex == 5'h14 ? {30'h0, out_prepend_4} : 64'h0;	// src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
  assign out_bits_data = out_out_bits_data_out ? out_out_bits_data_out_1 : 64'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28
  assign nodeIn_d_bits_size = nodeIn_d_bits_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign nodeIn_d_bits_source = nodeIn_d_bits_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  wire        out_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign nodeIn_d_bits_opcode = {2'h0, out_bits_read};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24, :100:19
  wire        claimed = claimer_0 & (|maxDevs_0);	// src/main/scala/devices/tilelink/Plic.scala:180:22, :245:23, :313:{32,46}
  reg         r;	// src/main/scala/devices/tilelink/Plic.scala:315:42
  reg         r_1;	// src/main/scala/devices/tilelink/Plic.scala:316:44
  wire [1:0]  ep = enables_0_0 & pendingUInt;	// src/main/scala/devices/tilelink/Plic.scala:173:26, :181:26, :318:34
  reg  [1:0]  ep2;	// src/main/scala/devices/tilelink/Plic.scala:319:24
  wire [1:0]  diff = ep & ~ep2;	// src/main/scala/devices/tilelink/Plic.scala:318:34, :319:24, :320:{21,23}
  always @(posedge clock) begin
    if (out_f_woready_14)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_0 <= _out_back_q_io_deq_bits_data[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_2)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_1 <= _out_back_q_io_deq_bits_data[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_9)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      threshold_0 <= _out_back_q_io_deq_bits_data[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:165:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_6)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      threshold_1 <= _out_back_q_io_deq_bits_data[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:165:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_13)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      enables_0_0 <= _out_back_q_io_deq_bits_data[2:1];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:173:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_f_woready_1)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
      enables_1_0 <= _out_back_q_io_deq_bits_data[2:1];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:173:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
    maxDevs_0 <= _fanin_io_dev;	// src/main/scala/devices/tilelink/Plic.scala:180:22, :184:27
    maxDevs_1 <= _fanin_1_io_dev;	// src/main/scala/devices/tilelink/Plic.scala:180:22, :184:27
    intnodeOut_0_REG <= _fanin_io_max;	// src/main/scala/devices/tilelink/Plic.scala:184:27, :188:45
    intnodeOut_0_REG_1 <= _fanin_1_io_max;	// src/main/scala/devices/tilelink/Plic.scala:184:27, :188:45
    ep2 <= ep;	// src/main/scala/devices/tilelink/Plic.scala:318:34, :319:24
    if (reset) begin
      pending_0 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_1 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      r <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:315:42
      r_1 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:316:44
    end
    else begin
      if (claimedDevs_1 | _gateways_gateway_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_0 <= ~claimedDevs_1;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimedDevs_2 | _gateways_gateway_1_io_plic_valid)	// src/main/scala/devices/tilelink/Plic.scala:155:27, :248:30, :252:15
        pending_1 <= ~claimedDevs_2;	// src/main/scala/devices/tilelink/Plic.scala:167:26, :248:30, :252:34
      if (claimed | completer_0) begin	// src/main/scala/devices/tilelink/Plic.scala:262:25, :313:32, :315:69
        r <= claimed;	// src/main/scala/devices/tilelink/Plic.scala:313:32, :315:42
        r_1 <= completer_0;	// src/main/scala/devices/tilelink/Plic.scala:262:25, :316:44
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        priority_0 = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        priority_1 = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/devices/tilelink/Plic.scala:162:31
        threshold_0 = _RANDOM[/*Zero width*/ 1'b0][5:4];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :165:31
        threshold_1 = _RANDOM[/*Zero width*/ 1'b0][7:6];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :165:31
        pending_0 = _RANDOM[/*Zero width*/ 1'b0][8];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :167:26
        pending_1 = _RANDOM[/*Zero width*/ 1'b0][9];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :167:26
        enables_0_0 = _RANDOM[/*Zero width*/ 1'b0][11:10];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :173:26
        enables_1_0 = _RANDOM[/*Zero width*/ 1'b0][13:12];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :173:26
        maxDevs_0 = _RANDOM[/*Zero width*/ 1'b0][15:14];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :180:22
        maxDevs_1 = _RANDOM[/*Zero width*/ 1'b0][17:16];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :180:22
        intnodeOut_0_REG = _RANDOM[/*Zero width*/ 1'b0][19:18];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :188:45
        intnodeOut_0_REG_1 = _RANDOM[/*Zero width*/ 1'b0][21:20];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :188:45
        r = _RANDOM[/*Zero width*/ 1'b0][22];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :315:42
        r_1 = _RANDOM[/*Zero width*/ 1'b0][23];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :316:44
        ep2 = _RANDOM[/*Zero width*/ 1'b0][25:24];	// src/main/scala/devices/tilelink/Plic.scala:162:31, :319:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_26 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  LevelGateway gateways_gateway (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_0),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_io_plic_valid),
    .io_plic_ready    (~pending_0),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[1])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );
  LevelGateway_1 gateways_gateway_1 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (intnodeIn_1),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_plic_valid    (_gateways_gateway_1_io_plic_valid),
    .io_plic_ready    (~pending_1),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[2])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );
  PLICFanIn fanin (	// src/main/scala/devices/tilelink/Plic.scala:184:27
    .io_prio_0 (priority_0),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_1 (priority_1),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_ip     (enableVec_0 & pendingUInt),	// src/main/scala/devices/tilelink/Plic.scala:177:28, :181:26, :186:40
    .io_dev    (_fanin_io_dev),
    .io_max    (_fanin_io_max)
  );
  PLICFanIn_1 fanin_1 (	// src/main/scala/devices/tilelink/Plic.scala:184:27
    .io_prio_0 (priority_0),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_1 (priority_1),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_ip     (enableVec_1 & pendingUInt),	// src/main/scala/devices/tilelink/Plic.scala:177:28, :181:26, :186:40
    .io_dev    (_fanin_1_io_dev),
    .io_max    (_fanin_1_io_max)
  );
  Queue_83 out_back_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_ready                        (out_front_ready),
    .io_enq_valid                        (out_front_valid),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_read                    (out_front_bits_read),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_index                   (out_front_bits_index),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_data                    (out_front_bits_data),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_mask                    (out_front_bits_mask),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_extra_tlrr_extra_source (out_front_bits_extra_tlrr_extra_source),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_enq_bits_extra_tlrr_extra_size   (out_front_bits_extra_tlrr_extra_size),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_deq_ready                        (out_ready),	// src/main/scala/tilelink/RegisterRouter.scala:82:24
    .io_deq_valid                        (_out_back_q_io_deq_valid),
    .io_deq_bits_read                    (_out_back_q_io_deq_bits_read),
    .io_deq_bits_index                   (_out_back_q_io_deq_bits_index),
    .io_deq_bits_data                    (_out_back_q_io_deq_bits_data),
    .io_deq_bits_mask                    (_out_back_q_io_deq_bits_mask),
    .io_deq_bits_extra_tlrr_extra_source (out_bits_extra_tlrr_extra_source),
    .io_deq_bits_extra_tlrr_extra_size   (out_bits_extra_tlrr_extra_size)
  );
  assign out_valid = _out_back_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bits_read = _out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign auto_int_out_1_0 = auto_int_out_1_0_0;
  assign auto_int_out_0_0 = auto_int_out_0_0_0;
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
endmodule

