// Seed: 1564306241
module module_0 (
    output supply1 id_0
);
  logic id_2;
  ;
  genvar id_3;
  assign module_1.id_8 = 0;
  id_4 :
  assert property (@(id_2) -1'h0);
endmodule
module module_1 #(
    parameter id_8 = 32'd70
) (
    input wand id_0,
    output logic id_1,
    output supply0 id_2,
    input wand id_3,
    input supply1 id_4
);
  logic id_6;
  assign id_6 = id_3;
  logic id_7;
  logic _id_8;
  always @(posedge -1) id_1 <= -1'b0;
  module_0 modCall_1 (id_2);
  assign id_6 = "";
  assign id_7 = id_0;
  parameter [id_8 : 1] id_9 = !1;
endmodule
