--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml principal.twx principal.ncd -o principal.twr principal.pcf
-ucf principal.ucf

Design file:              principal.ncd
Physical constraint file: principal.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1552 paths analyzed, 110 endpoints analyzed, 110 failing endpoints
 209 timing errors detected. (110 setup errors, 0 hold errors, 99 component switching limit errors)
 Minimum period is   5.384ns.
--------------------------------------------------------------------------------

Paths for end point count_20 (SLICE_X0Y38.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_20 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.384ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.XQ       Tcko                  0.592   count<2>
                                                       count_2
    SLICE_X1Y36.G3       net (fanout=2)        1.227   count<2>
    SLICE_X1Y36.COUT     Topcyg                1.001   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<5>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y38.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y38.CLK      Tsrck                 0.910   count<20>
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      5.384ns (2.621ns logic, 2.763ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_20 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.283ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.YQ       Tcko                  0.652   count<2>
                                                       count_3
    SLICE_X1Y36.F3       net (fanout=2)        0.905   count<3>
    SLICE_X1Y36.COUT     Topcyf                1.162   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y38.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y38.CLK      Tsrck                 0.910   count<20>
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (2.842ns logic, 2.441ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          count_20 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.281ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_5 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.YQ       Tcko                  0.652   count<4>
                                                       count_5
    SLICE_X1Y35.F1       net (fanout=2)        0.785   count<5>
    SLICE_X1Y35.COUT     Topcyf                1.162   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<2>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X1Y36.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X1Y36.COUT     Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y38.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y38.CLK      Tsrck                 0.910   count<20>
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (2.960ns logic, 2.321ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point count_21 (SLICE_X0Y38.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_21 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.384ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.XQ       Tcko                  0.592   count<2>
                                                       count_2
    SLICE_X1Y36.G3       net (fanout=2)        1.227   count<2>
    SLICE_X1Y36.COUT     Topcyg                1.001   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<5>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y38.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y38.CLK      Tsrck                 0.910   count<20>
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      5.384ns (2.621ns logic, 2.763ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_21 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.283ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.YQ       Tcko                  0.652   count<2>
                                                       count_3
    SLICE_X1Y36.F3       net (fanout=2)        0.905   count<3>
    SLICE_X1Y36.COUT     Topcyf                1.162   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y38.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y38.CLK      Tsrck                 0.910   count<20>
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (2.842ns logic, 2.441ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          count_21 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.281ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_5 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.YQ       Tcko                  0.652   count<4>
                                                       count_5
    SLICE_X1Y35.F1       net (fanout=2)        0.785   count<5>
    SLICE_X1Y35.COUT     Topcyf                1.162   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<2>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X1Y36.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X1Y36.COUT     Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y38.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y38.CLK      Tsrck                 0.910   count<20>
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (2.960ns logic, 2.321ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point count_22 (SLICE_X0Y39.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_22 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.384ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.XQ       Tcko                  0.592   count<2>
                                                       count_2
    SLICE_X1Y36.G3       net (fanout=2)        1.227   count<2>
    SLICE_X1Y36.COUT     Topcyg                1.001   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<5>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y39.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y39.CLK      Tsrck                 0.910   count<22>
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      5.384ns (2.621ns logic, 2.763ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_22 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.283ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.YQ       Tcko                  0.652   count<2>
                                                       count_3
    SLICE_X1Y36.F3       net (fanout=2)        0.905   count<3>
    SLICE_X1Y36.COUT     Topcyf                1.162   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_lut<4>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y39.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y39.CLK      Tsrck                 0.910   count<22>
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (2.842ns logic, 2.441ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          count_22 (FF)
  Requirement:          0.020ns
  Data Path Delay:      5.281ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.000ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_5 to count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y30.YQ       Tcko                  0.652   count<4>
                                                       count_5
    SLICE_X1Y35.F1       net (fanout=2)        0.785   count<5>
    SLICE_X1Y35.COUT     Topcyf                1.162   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<2>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X1Y36.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X1Y36.COUT     Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.CIN      net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X1Y37.COUT     Tbyp                  0.118   count_cmp_eq0000
                                                       count_cmp_eq0000_wg_cy<6>
                                                       count_cmp_eq0000_wg_cy<7>
    SLICE_X0Y39.SR       net (fanout=17)       1.536   count_cmp_eq0000
    SLICE_X0Y39.CLK      Tsrck                 0.910   count<22>
                                                       count_22
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (2.960ns logic, 2.321ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_26 (SLICE_X0Y41.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_26 (FF)
  Destination:          count_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_26 to count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.XQ       Tcko                  0.474   count<26>
                                                       count_26
    SLICE_X0Y41.F4       net (fanout=2)        0.333   count<26>
    SLICE_X0Y41.CLK      Tckf        (-Th)    -0.847   count<26>
                                                       count<26>_rt
                                                       Mcount_count_xor<26>
                                                       count_26
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (1.321ns logic, 0.333ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point count_28 (SLICE_X0Y42.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_28 (FF)
  Destination:          count_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_28 to count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.XQ       Tcko                  0.474   count<28>
                                                       count_28
    SLICE_X0Y42.F4       net (fanout=2)        0.340   count<28>
    SLICE_X0Y42.CLK      Tckf        (-Th)    -0.847   count<28>
                                                       count<28>_rt
                                                       Mcount_count_xor<28>
                                                       count_28
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (1.321ns logic, 0.340ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point count_20 (SLICE_X0Y38.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_20 (FF)
  Destination:          count_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_20 to count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.XQ       Tcko                  0.474   count<20>
                                                       count_20
    SLICE_X0Y38.F3       net (fanout=2)        0.355   count<20>
    SLICE_X0Y38.CLK      Tckf        (-Th)    -0.847   count<20>
                                                       count<20>_rt
                                                       Mcount_count_xor<20>
                                                       count_20
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (1.321ns logic, 0.355ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk1 = PERIOD TIMEGRP "clk1" 0.02 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -1.632ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: count<0>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------
Slack: -1.632ns (period - (min high pulse limit / (high pulse / period)))
  Period: 0.020ns
  High pulse: 0.010ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: count<0>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------
Slack: -1.632ns (period - min period limit)
  Period: 0.020ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: count<0>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk1_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 794 paths analyzed, 90 endpoints analyzed, 90 failing endpoints
 219 timing errors detected. (90 setup errors, 0 hold errors, 129 component switching limit errors)
 Minimum period is   6.524ns.
--------------------------------------------------------------------------------

Paths for end point hour_5 (SLICE_X22Y19.G2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               min_3 (FF)
  Destination:          hour_5 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.284ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.240ns (0.981 - 1.221)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: min_3 to hour_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.YQ      Tcko                  0.587   min<3>
                                                       min_3
    SLICE_X23Y25.G3      net (fanout=11)       0.688   min<3>
    SLICE_X23Y25.Y       Tilo                  0.704   hour_or00244
                                                       min_cmp_gt00001
    SLICE_X23Y25.F4      net (fanout=10)       0.139   min_cmp_gt0000
    SLICE_X23Y25.X       Tilo                  0.704   hour_or00244
                                                       hour_or00244
    SLICE_X22Y22.F3      net (fanout=5)        0.573   hour_or00244
    SLICE_X22Y22.X       Tilo                  0.759   hour_or002413
                                                       hour_or002413_1
    SLICE_X22Y19.F1      net (fanout=1)        0.369   hour_or002413
    SLICE_X22Y19.X       Tilo                  0.759   hour<5>
                                                       hour_mux0019<5>92_SW0
    SLICE_X22Y19.G2      net (fanout=1)        0.110   hour_mux0019<5>92_SW0/O
    SLICE_X22Y19.CLK     Tgck                  0.892   hour<5>
                                                       hour_Q_mux0000<5>1
                                                       hour_5
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (4.405ns logic, 1.879ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               min_4 (FF)
  Destination:          hour_5 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.253ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (0.981 - 1.228)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: min_4 to hour_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y24.YQ      Tcko                  0.587   min<4>
                                                       min_4
    SLICE_X23Y25.G1      net (fanout=8)        0.657   min<4>
    SLICE_X23Y25.Y       Tilo                  0.704   hour_or00244
                                                       min_cmp_gt00001
    SLICE_X23Y25.F4      net (fanout=10)       0.139   min_cmp_gt0000
    SLICE_X23Y25.X       Tilo                  0.704   hour_or00244
                                                       hour_or00244
    SLICE_X22Y22.F3      net (fanout=5)        0.573   hour_or00244
    SLICE_X22Y22.X       Tilo                  0.759   hour_or002413
                                                       hour_or002413_1
    SLICE_X22Y19.F1      net (fanout=1)        0.369   hour_or002413
    SLICE_X22Y19.X       Tilo                  0.759   hour<5>
                                                       hour_mux0019<5>92_SW0
    SLICE_X22Y19.G2      net (fanout=1)        0.110   hour_mux0019<5>92_SW0/O
    SLICE_X22Y19.CLK     Tgck                  0.892   hour<5>
                                                       hour_Q_mux0000<5>1
                                                       hour_5
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (4.405ns logic, 1.848ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               min_2 (FF)
  Destination:          hour_5 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.189ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.247ns (0.981 - 1.228)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: min_2 to hour_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.XQ      Tcko                  0.592   min<2>
                                                       min_2
    SLICE_X23Y25.G4      net (fanout=11)       0.588   min<2>
    SLICE_X23Y25.Y       Tilo                  0.704   hour_or00244
                                                       min_cmp_gt00001
    SLICE_X23Y25.F4      net (fanout=10)       0.139   min_cmp_gt0000
    SLICE_X23Y25.X       Tilo                  0.704   hour_or00244
                                                       hour_or00244
    SLICE_X22Y22.F3      net (fanout=5)        0.573   hour_or00244
    SLICE_X22Y22.X       Tilo                  0.759   hour_or002413
                                                       hour_or002413_1
    SLICE_X22Y19.F1      net (fanout=1)        0.369   hour_or002413
    SLICE_X22Y19.X       Tilo                  0.759   hour<5>
                                                       hour_mux0019<5>92_SW0
    SLICE_X22Y19.G2      net (fanout=1)        0.110   hour_mux0019<5>92_SW0/O
    SLICE_X22Y19.CLK     Tgck                  0.892   hour<5>
                                                       hour_Q_mux0000<5>1
                                                       hour_5
    -------------------------------------------------  ---------------------------
    Total                                      6.189ns (4.410ns logic, 1.779ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point hour_3 (SLICE_X23Y17.BX), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sec_3 (FF)
  Destination:          hour_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.369ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.154ns (0.667 - 0.821)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sec_3 to hour_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.YQ      Tcko                  0.652   sec<3>
                                                       sec_3
    SLICE_X22Y28.G1      net (fanout=8)        0.749   sec<3>
    SLICE_X22Y28.Y       Tilo                  0.759   N15
                                                       mux0000_cmp_gt00001
    SLICE_X22Y21.BX      net (fanout=15)       0.973   mux0000_cmp_gt0000
    SLICE_X22Y21.X       Tbxx                  0.806   N147
                                                       hour_or002413_SW1
    SLICE_X22Y20.G2      net (fanout=1)        0.110   N147
    SLICE_X22Y20.Y       Tilo                  0.759   hour_or0024131
                                                       hour_Q_mux0000<0>1
    SLICE_X23Y17.BX      net (fanout=4)        0.689   N5
    SLICE_X23Y17.CLK     Tdick                 0.872   hour<3>
                                                       hour_Q_mux0000<3>1
                                                       hour_3
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (3.848ns logic, 2.521ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               min_3 (FF)
  Destination:          hour_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.103ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.237ns (0.984 - 1.221)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: min_3 to hour_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y22.YQ      Tcko                  0.587   min<3>
                                                       min_3
    SLICE_X23Y25.G3      net (fanout=11)       0.688   min<3>
    SLICE_X23Y25.Y       Tilo                  0.704   hour_or00244
                                                       min_cmp_gt00001
    SLICE_X23Y25.F4      net (fanout=10)       0.139   min_cmp_gt0000
    SLICE_X23Y25.X       Tilo                  0.704   hour_or00244
                                                       hour_or00244
    SLICE_X22Y20.G3      net (fanout=5)        0.961   hour_or00244
    SLICE_X22Y20.Y       Tilo                  0.759   hour_or0024131
                                                       hour_Q_mux0000<0>1
    SLICE_X23Y17.BX      net (fanout=4)        0.689   N5
    SLICE_X23Y17.CLK     Tdick                 0.872   hour<3>
                                                       hour_Q_mux0000<3>1
                                                       hour_3
    -------------------------------------------------  ---------------------------
    Total                                      6.103ns (3.626ns logic, 2.477ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sec_4 (FF)
  Destination:          hour_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.169ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.150ns (0.667 - 0.817)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sec_4 to hour_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.YQ      Tcko                  0.587   sec<4>
                                                       sec_4
    SLICE_X22Y28.G3      net (fanout=8)        0.614   sec<4>
    SLICE_X22Y28.Y       Tilo                  0.759   N15
                                                       mux0000_cmp_gt00001
    SLICE_X22Y21.BX      net (fanout=15)       0.973   mux0000_cmp_gt0000
    SLICE_X22Y21.X       Tbxx                  0.806   N147
                                                       hour_or002413_SW1
    SLICE_X22Y20.G2      net (fanout=1)        0.110   N147
    SLICE_X22Y20.Y       Tilo                  0.759   hour_or0024131
                                                       hour_Q_mux0000<0>1
    SLICE_X23Y17.BX      net (fanout=4)        0.689   N5
    SLICE_X23Y17.CLK     Tdick                 0.872   hour<3>
                                                       hour_Q_mux0000<3>1
                                                       hour_3
    -------------------------------------------------  ---------------------------
    Total                                      6.169ns (3.783ns logic, 2.386ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point hour_3 (SLICE_X23Y17.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sec_3 (FF)
  Destination:          hour_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.258ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.154ns (0.667 - 0.821)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sec_3 to hour_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.YQ      Tcko                  0.652   sec<3>
                                                       sec_3
    SLICE_X22Y28.G1      net (fanout=8)        0.749   sec<3>
    SLICE_X22Y28.Y       Tilo                  0.759   N15
                                                       mux0000_cmp_gt00001
    SLICE_X22Y24.G4      net (fanout=15)       0.483   mux0000_cmp_gt0000
    SLICE_X22Y24.Y       Tilo                  0.759   min_and0000
                                                       hour_and0000111
    SLICE_X22Y25.G4      net (fanout=2)        0.107   N10
    SLICE_X22Y25.Y       Tilo                  0.759   hour_and0000
                                                       hour_and000033
    SLICE_X22Y25.F3      net (fanout=1)        0.023   hour_and000033/O
    SLICE_X22Y25.X       Tilo                  0.759   hour_and0000
                                                       hour_and000042
    SLICE_X23Y17.CE      net (fanout=6)        0.653   hour_and0000
    SLICE_X23Y17.CLK     Tceck                 0.555   hour<3>
                                                       hour_3
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (4.243ns logic, 2.015ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sec_4 (FF)
  Destination:          hour_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.058ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.150ns (0.667 - 0.817)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sec_4 to hour_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.YQ      Tcko                  0.587   sec<4>
                                                       sec_4
    SLICE_X22Y28.G3      net (fanout=8)        0.614   sec<4>
    SLICE_X22Y28.Y       Tilo                  0.759   N15
                                                       mux0000_cmp_gt00001
    SLICE_X22Y24.G4      net (fanout=15)       0.483   mux0000_cmp_gt0000
    SLICE_X22Y24.Y       Tilo                  0.759   min_and0000
                                                       hour_and0000111
    SLICE_X22Y25.G4      net (fanout=2)        0.107   N10
    SLICE_X22Y25.Y       Tilo                  0.759   hour_and0000
                                                       hour_and000033
    SLICE_X22Y25.F3      net (fanout=1)        0.023   hour_and000033/O
    SLICE_X22Y25.X       Tilo                  0.759   hour_and0000
                                                       hour_and000042
    SLICE_X23Y17.CE      net (fanout=6)        0.653   hour_and0000
    SLICE_X23Y17.CLK     Tceck                 0.555   hour<3>
                                                       hour_3
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (4.178ns logic, 1.880ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sec_2 (FF)
  Destination:          hour_3 (FF)
  Requirement:          0.020ns
  Data Path Delay:      6.121ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.085ns (0.307 - 0.392)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sec_2 to hour_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.YQ      Tcko                  0.652   sec<2>
                                                       sec_2
    SLICE_X22Y28.G2      net (fanout=10)       0.612   sec<2>
    SLICE_X22Y28.Y       Tilo                  0.759   N15
                                                       mux0000_cmp_gt00001
    SLICE_X22Y24.G4      net (fanout=15)       0.483   mux0000_cmp_gt0000
    SLICE_X22Y24.Y       Tilo                  0.759   min_and0000
                                                       hour_and0000111
    SLICE_X22Y25.G4      net (fanout=2)        0.107   N10
    SLICE_X22Y25.Y       Tilo                  0.759   hour_and0000
                                                       hour_and000033
    SLICE_X22Y25.F3      net (fanout=1)        0.023   hour_and000033/O
    SLICE_X22Y25.X       Tilo                  0.759   hour_and0000
                                                       hour_and000042
    SLICE_X23Y17.CE      net (fanout=6)        0.653   hour_and0000
    SLICE_X23Y17.CLK     Tceck                 0.555   hour<3>
                                                       hour_3
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (4.243ns logic, 1.878ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X3Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk1_BUFGP rising at 0.020ns
  Destination Clock:    clk1_BUFGP rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.YQ       Tcko                  0.470   clk
                                                       clk
    SLICE_X3Y30.BY       net (fanout=19)       0.428   clk
    SLICE_X3Y30.CLK      Tckdi       (-Th)    -0.135   clk
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.605ns logic, 0.428ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point sec_4 (SLICE_X25Y29.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sec_4 (FF)
  Destination:          sec_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.020ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sec_4 to sec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.YQ      Tcko                  0.470   sec<4>
                                                       sec_4
    SLICE_X25Y29.G2      net (fanout=8)        0.534   sec<4>
    SLICE_X25Y29.CLK     Tckg        (-Th)    -0.516   sec<4>
                                                       sec_Q_mux0000<4>1
                                                       sec_4
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.986ns logic, 0.534ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point sec_1 (SLICE_X25Y31.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sec_0 (FF)
  Destination:          sec_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.005 - 0.000)
  Source Clock:         clk rising at 0.020ns
  Destination Clock:    clk rising at 0.020ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sec_0 to sec_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.YQ      Tcko                  0.522   sec<0>
                                                       sec_0
    SLICE_X25Y31.G2      net (fanout=11)       0.509   sec<0>
    SLICE_X25Y31.CLK     Tckg        (-Th)    -0.516   sec<1>
                                                       sec_Q_mux0000<1>1
                                                       sec_1
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (1.038ns logic, 0.509ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: hour<3>/BY
  Logical resource: hour_3/REV
  Location pin: SLICE_X23Y17.BY
  Clock network: hour_3__and0001
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 0.020ns
  High pulse: 0.010ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: hour<3>/BY
  Logical resource: hour_3/REV
  Location pin: SLICE_X23Y17.BY
  Clock network: hour_3__and0001
--------------------------------------------------------------------------------
Slack: -3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 0.020ns
  Low pulse: 0.010ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: hour<3>/SR
  Logical resource: hour_3/SR
  Location pin: SLICE_X23Y17.SR
  Clock network: hour_3__and0000
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk1                        |      0.020ns|      5.384ns|      6.524ns|          209|          219|         1552|          794|
| TS_clk                        |      0.020ns|      6.524ns|          N/A|          219|            0|          794|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    5.384|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 428  Score: 1318426  (Setup/Max: 837634, Hold: 0, Component Switching Limit: 480792)

Constraints cover 2346 paths, 0 nets, and 491 connections

Design statistics:
   Minimum period:   6.524ns{1}   (Maximum frequency: 153.280MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar  2 21:43:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 343 MB



