{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554321321656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554321321662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 15:55:21 2019 " "Processing started: Wed Apr  3 15:55:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554321321662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321321662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappy_dot -c flappy_dot " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappy_dot -c flappy_dot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321321662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1554321322283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase ERASE dot_obj.v(99) " "Verilog HDL Declaration information at dot_obj.v(99): object \"erase\" differs only in case from object \"ERASE\" in the same scope" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554321330649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_obj.v 3 3 " "Found 3 design units, including 3 entities, in source file dot_obj.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_obj " "Found entity 1: dot_obj" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330653 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath_dot " "Found entity 2: datapath_dot" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330653 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_dot " "Found entity 3: control_dot" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rate_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file rate_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 rate_divider " "Found entity 1: rate_divider" {  } { { "rate_divider.v" "" { Text "/cmshome/nguy1924/cscb58/project/rate_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_cord.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_cord.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_cord " "Found entity 1: dot_cord" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "/cmshome/nguy1924/cscb58/project/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "columns.v 4 4 " "Found 4 design units, including 4 entities, in source file columns.v" { { "Info" "ISGN_ENTITY_NAME" "1 columns " "Found entity 1: columns" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330694 ""} { "Info" "ISGN_ENTITY_NAME" "2 col_control " "Found entity 2: col_control" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330694 ""} { "Info" "ISGN_ENTITY_NAME" "3 col_datapath " "Found entity 3: col_datapath" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330694 ""} { "Info" "ISGN_ENTITY_NAME" "4 eight_bit_counter " "Found entity 4: eight_bit_counter" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_num_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file random_num_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330699 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip " "Found entity 2: flip" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330699 ""} { "Info" "ISGN_ENTITY_NAME" "3 flip1 " "Found entity 3: flip1" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_dot.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_dot.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_dot " "Found entity 1: flappy_dot" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detect " "Found entity 1: collision_detect" {  } { { "collision_detector.v" "" { Text "/cmshome/nguy1924/cscb58/project/collision_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "/cmshome/nguy1924/cscb58/project/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_input_choice.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_input_choice.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_input_choice " "Found entity 1: vga_input_choice" {  } { { "vga_input_choice.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_input_choice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330718 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flying_timer.v(10) " "Verilog HDL information at flying_timer.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "flying_timer.v" "" { Text "/cmshome/nguy1924/cscb58/project/flying_timer.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554321330721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flying_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file flying_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 flying_timer " "Found entity 1: flying_timer" {  } { { "flying_timer.v" "" { Text "/cmshome/nguy1924/cscb58/project/flying_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_score_keeper.v 1 1 " "Found 1 design units, including 1 entities, in source file high_score_keeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 high_score_keeper " "Found entity 1: high_score_keeper" {  } { { "high_score_keeper.v" "" { Text "/cmshome/nguy1924/cscb58/project/high_score_keeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321330726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321330726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t0 random_num_generator.v(5) " "Verilog HDL Implicit Net warning at random_num_generator.v(5): created implicit net for \"t0\"" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321330726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 random_num_generator.v(6) " "Verilog HDL Implicit Net warning at random_num_generator.v(6): created implicit net for \"t1\"" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321330726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 random_num_generator.v(7) " "Verilog HDL Implicit Net warning at random_num_generator.v(7): created implicit net for \"t2\"" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321330726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 random_num_generator.v(8) " "Verilog HDL Implicit Net warning at random_num_generator.v(8): created implicit net for \"t3\"" {  } { { "random_num_generator.v" "" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321330726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_col flappy_dot.v(70) " "Verilog HDL Implicit Net warning at flappy_dot.v(70): created implicit net for \"done_col\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321330726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw flappy_dot.v(71) " "Verilog HDL Implicit Net warning at flappy_dot.v(71): created implicit net for \"draw\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321330726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dot_obj.v(39) " "Verilog HDL Instantiation warning at dot_obj.v(39): instance has no name" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dot_obj.v(46) " "Verilog HDL Instantiation warning at dot_obj.v(46): instance has no name" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dot_obj.v(53) " "Verilog HDL Instantiation warning at dot_obj.v(53): instance has no name" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dot_obj.v(112) " "Verilog HDL Instantiation warning at dot_obj.v(112): instance has no name" {  } { { "dot_obj.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 112 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "columns.v(73) " "Verilog HDL Instantiation warning at columns.v(73): instance has no name" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330729 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "columns.v(79) " "Verilog HDL Instantiation warning at columns.v(79): instance has no name" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330729 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flappy_dot.v(81) " "Verilog HDL Instantiation warning at flappy_dot.v(81): instance has no name" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330729 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flappy_dot.v(96) " "Verilog HDL Instantiation warning at flappy_dot.v(96): instance has no name" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330729 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flappy_dot.v(108) " "Verilog HDL Instantiation warning at flappy_dot.v(108): instance has no name" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 108 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330729 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "flappy_dot.v(122) " "Verilog HDL Instantiation warning at flappy_dot.v(122): instance has no name" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 122 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554321330730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappy_dot " "Elaborating entity \"flappy_dot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554321330990 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR flappy_dot.v(34) " "Output port \"LEDR\" at flappy_dot.v(34) has no driver" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554321330992 "|flappy_dot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "flappy_dot.v" "VGA" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331254 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554321331254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/nguy1924/cscb58/project/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321331357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/cmshome/nguy1924/cscb58/project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321331437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/cmshome/nguy1924/cscb58/project/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/cmshome/nguy1924/cscb58/project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321331484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/cmshome/nguy1924/cscb58/project/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/cmshome/nguy1924/cscb58/project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554321331532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/cmshome/nguy1924/cscb58/project/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321331608 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554321331608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/cmshome/nguy1924/cscb58/project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "columns columns:comb_3 " "Elaborating entity \"columns\" for hierarchy \"columns:comb_3\"" {  } { { "flappy_dot.v" "comb_3" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "col_datapath columns:comb_3\|col_datapath:D0 " "Elaborating entity \"col_datapath\" for hierarchy \"columns:comb_3\|col_datapath:D0\"" {  } { { "columns.v" "D0" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "col_control columns:comb_3\|col_control:C0 " "Elaborating entity \"col_control\" for hierarchy \"columns:comb_3\|col_control:C0\"" {  } { { "columns.v" "C0" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "random columns.v(55) " "Verilog HDL or VHDL warning at columns.v(55): object \"random\" assigned a value but never read" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554321331652 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_start columns.v(129) " "Verilog HDL Always Construct warning at columns.v(129): inferring latch(es) for variable \"col_start\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554321331653 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opening_pos columns.v(129) " "Verilog HDL Always Construct warning at columns.v(129): inferring latch(es) for variable \"opening_pos\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554321331653 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col1_op columns.v(129) " "Verilog HDL Always Construct warning at columns.v(129): inferring latch(es) for variable \"col1_op\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554321331653 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col2_op columns.v(129) " "Verilog HDL Always Construct warning at columns.v(129): inferring latch(es) for variable \"col2_op\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554321331653 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col3_op columns.v(129) " "Verilog HDL Always Construct warning at columns.v(129): inferring latch(es) for variable \"col3_op\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554321331653 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col4_op columns.v(129) " "Verilog HDL Always Construct warning at columns.v(129): inferring latch(es) for variable \"col4_op\", which holds its previous value in one or more paths through the always construct" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554321331653 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[0\] columns.v(129) " "Inferred latch for \"col4_op\[0\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[1\] columns.v(129) " "Inferred latch for \"col4_op\[1\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[2\] columns.v(129) " "Inferred latch for \"col4_op\[2\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[3\] columns.v(129) " "Inferred latch for \"col4_op\[3\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[4\] columns.v(129) " "Inferred latch for \"col4_op\[4\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[5\] columns.v(129) " "Inferred latch for \"col4_op\[5\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col4_op\[6\] columns.v(129) " "Inferred latch for \"col4_op\[6\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[0\] columns.v(129) " "Inferred latch for \"col3_op\[0\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[1\] columns.v(129) " "Inferred latch for \"col3_op\[1\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[2\] columns.v(129) " "Inferred latch for \"col3_op\[2\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[3\] columns.v(129) " "Inferred latch for \"col3_op\[3\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331654 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[4\] columns.v(129) " "Inferred latch for \"col3_op\[4\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[5\] columns.v(129) " "Inferred latch for \"col3_op\[5\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col3_op\[6\] columns.v(129) " "Inferred latch for \"col3_op\[6\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[0\] columns.v(129) " "Inferred latch for \"col2_op\[0\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[1\] columns.v(129) " "Inferred latch for \"col2_op\[1\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[2\] columns.v(129) " "Inferred latch for \"col2_op\[2\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[3\] columns.v(129) " "Inferred latch for \"col2_op\[3\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[4\] columns.v(129) " "Inferred latch for \"col2_op\[4\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[5\] columns.v(129) " "Inferred latch for \"col2_op\[5\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col2_op\[6\] columns.v(129) " "Inferred latch for \"col2_op\[6\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[0\] columns.v(129) " "Inferred latch for \"col1_op\[0\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[1\] columns.v(129) " "Inferred latch for \"col1_op\[1\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[2\] columns.v(129) " "Inferred latch for \"col1_op\[2\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[3\] columns.v(129) " "Inferred latch for \"col1_op\[3\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[4\] columns.v(129) " "Inferred latch for \"col1_op\[4\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[5\] columns.v(129) " "Inferred latch for \"col1_op\[5\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col1_op\[6\] columns.v(129) " "Inferred latch for \"col1_op\[6\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[0\] columns.v(129) " "Inferred latch for \"opening_pos\[0\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[1\] columns.v(129) " "Inferred latch for \"opening_pos\[1\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[2\] columns.v(129) " "Inferred latch for \"opening_pos\[2\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331655 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[3\] columns.v(129) " "Inferred latch for \"opening_pos\[3\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[4\] columns.v(129) " "Inferred latch for \"opening_pos\[4\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[5\] columns.v(129) " "Inferred latch for \"opening_pos\[5\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_pos\[6\] columns.v(129) " "Inferred latch for \"opening_pos\[6\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[0\] columns.v(129) " "Inferred latch for \"col_start\[0\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[1\] columns.v(129) " "Inferred latch for \"col_start\[1\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[2\] columns.v(129) " "Inferred latch for \"col_start\[2\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[3\] columns.v(129) " "Inferred latch for \"col_start\[3\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[4\] columns.v(129) " "Inferred latch for \"col_start\[4\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[5\] columns.v(129) " "Inferred latch for \"col_start\[5\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[6\] columns.v(129) " "Inferred latch for \"col_start\[6\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_start\[7\] columns.v(129) " "Inferred latch for \"col_start\[7\]\" at columns.v(129)" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321331656 "|flappy_dot|columns:comb_3|col_control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_counter columns:comb_3\|col_control:C0\|eight_bit_counter:comb_13 " "Elaborating entity \"eight_bit_counter\" for hierarchy \"columns:comb_3\|col_control:C0\|eight_bit_counter:comb_13\"" {  } { { "columns.v" "comb_13" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random columns:comb_3\|col_control:C0\|random:comb_14 " "Elaborating entity \"random\" for hierarchy \"columns:comb_3\|col_control:C0\|random:comb_14\"" {  } { { "columns.v" "comb_14" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip columns:comb_3\|col_control:C0\|random:comb_14\|flip:u1 " "Elaborating entity \"flip\" for hierarchy \"columns:comb_3\|col_control:C0\|random:comb_14\|flip:u1\"" {  } { { "random_num_generator.v" "u1" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip1 columns:comb_3\|col_control:C0\|random:comb_14\|flip1:u2 " "Elaborating entity \"flip1\" for hierarchy \"columns:comb_3\|col_control:C0\|random:comb_14\|flip1:u2\"" {  } { { "random_num_generator.v" "u2" { Text "/cmshome/nguy1924/cscb58/project/random_num_generator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_obj dot_obj:comb_4 " "Elaborating entity \"dot_obj\" for hierarchy \"dot_obj:comb_4\"" {  } { { "flappy_dot.v" "comb_4" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_cord dot_obj:comb_4\|dot_cord:dc " "Elaborating entity \"dot_cord\" for hierarchy \"dot_obj:comb_4\|dot_cord:dc\"" {  } { { "dot_obj.v" "dc" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dot_cord.v(31) " "Verilog HDL assignment warning at dot_cord.v(31): truncated value with size 32 to match size of target (7)" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554321331776 "|flappy_dot|dot_obj:comb_4|dot_cord:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dot_cord.v(32) " "Verilog HDL assignment warning at dot_cord.v(32): truncated value with size 32 to match size of target (8)" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554321331776 "|flappy_dot|dot_obj:comb_4|dot_cord:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dot_cord.v(37) " "Verilog HDL assignment warning at dot_cord.v(37): truncated value with size 32 to match size of target (7)" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554321331776 "|flappy_dot|dot_obj:comb_4|dot_cord:dc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dot_cord.v(38) " "Verilog HDL assignment warning at dot_cord.v(38): truncated value with size 32 to match size of target (8)" {  } { { "dot_cord.v" "" { Text "/cmshome/nguy1924/cscb58/project/dot_cord.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554321331776 "|flappy_dot|dot_obj:comb_4|dot_cord:dc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score dot_obj:comb_4\|score:comb_18 " "Elaborating entity \"score\" for hierarchy \"dot_obj:comb_4\|score:comb_18\"" {  } { { "dot_obj.v" "comb_18" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_score_keeper dot_obj:comb_4\|high_score_keeper:comb_19 " "Elaborating entity \"high_score_keeper\" for hierarchy \"dot_obj:comb_4\|high_score_keeper:comb_19\"" {  } { { "dot_obj.v" "comb_19" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flying_timer dot_obj:comb_4\|flying_timer:comb_20 " "Elaborating entity \"flying_timer\" for hierarchy \"dot_obj:comb_4\|flying_timer:comb_20\"" {  } { { "dot_obj.v" "comb_20" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_dot dot_obj:comb_4\|datapath_dot:d0 " "Elaborating entity \"datapath_dot\" for hierarchy \"dot_obj:comb_4\|datapath_dot:d0\"" {  } { { "dot_obj.v" "d0" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_dot dot_obj:comb_4\|control_dot:c0 " "Elaborating entity \"control_dot\" for hierarchy \"dot_obj:comb_4\|control_dot:c0\"" {  } { { "dot_obj.v" "c0" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider dot_obj:comb_4\|control_dot:c0\|rate_divider:comb_3 " "Elaborating entity \"rate_divider\" for hierarchy \"dot_obj:comb_4\|control_dot:c0\|rate_divider:comb_3\"" {  } { { "dot_obj.v" "comb_3" { Text "/cmshome/nguy1924/cscb58/project/dot_obj.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detect collision_detect:comb_5 " "Elaborating entity \"collision_detect\" for hierarchy \"collision_detect:comb_5\"" {  } { { "flappy_dot.v" "comb_5" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_input_choice vga_input_choice:comb_6 " "Elaborating entity \"vga_input_choice\" for hierarchy \"vga_input_choice:comb_6\"" {  } { { "flappy_dot.v" "comb_6" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:first_score_dig " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:first_score_dig\"" {  } { { "flappy_dot.v" "first_score_dig" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321331862 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554321332917 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "columns:comb_3\|col_control:C0\|opening_pos\[3\] columns:comb_3\|col_control:C0\|opening_pos\[5\] " "Duplicate LATCH primitive \"columns:comb_3\|col_control:C0\|opening_pos\[3\]\" merged with LATCH primitive \"columns:comb_3\|col_control:C0\|opening_pos\[5\]\"" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321332934 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "columns:comb_3\|col_control:C0\|col4_op\[3\] columns:comb_3\|col_control:C0\|col4_op\[5\] " "Duplicate LATCH primitive \"columns:comb_3\|col_control:C0\|col4_op\[3\]\" merged with LATCH primitive \"columns:comb_3\|col_control:C0\|col4_op\[5\]\"" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321332934 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "columns:comb_3\|col_control:C0\|col3_op\[3\] columns:comb_3\|col_control:C0\|col3_op\[5\] " "Duplicate LATCH primitive \"columns:comb_3\|col_control:C0\|col3_op\[3\]\" merged with LATCH primitive \"columns:comb_3\|col_control:C0\|col3_op\[5\]\"" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321332934 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "columns:comb_3\|col_control:C0\|col2_op\[3\] columns:comb_3\|col_control:C0\|col2_op\[5\] " "Duplicate LATCH primitive \"columns:comb_3\|col_control:C0\|col2_op\[3\]\" merged with LATCH primitive \"columns:comb_3\|col_control:C0\|col2_op\[5\]\"" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321332934 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "columns:comb_3\|col_control:C0\|col1_op\[3\] columns:comb_3\|col_control:C0\|col1_op\[5\] " "Duplicate LATCH primitive \"columns:comb_3\|col_control:C0\|col1_op\[3\]\" merged with LATCH primitive \"columns:comb_3\|col_control:C0\|col1_op\[5\]\"" {  } { { "columns.v" "" { Text "/cmshome/nguy1924/cscb58/project/columns.v" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1554321332934 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1554321332934 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554321333045 "|flappy_dot|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554321333045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554321333129 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554321333781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/nguy1924/cscb58/project/output_files/flappy_dot.map.smsg " "Generated suppressed messages file /cmshome/nguy1924/cscb58/project/output_files/flappy_dot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321334008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554321334360 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554321334360 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "flappy_dot.v" "" { Text "/cmshome/nguy1924/cscb58/project/flappy_dot.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554321334914 "|flappy_dot|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554321334914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "583 " "Implemented 583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554321334915 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554321334915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "469 " "Implemented 469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554321334915 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554321334915 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1554321334915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554321334915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1262 " "Peak virtual memory: 1262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554321334959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  3 15:55:34 2019 " "Processing ended: Wed Apr  3 15:55:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554321334959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554321334959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554321334959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554321334959 ""}
