/*
 * arch/arm/mach-omap2/serial.c
 *
 * OMAP2 serial support.
 *
 * Copyright (C) 2005-2008 Nokia Corporation
 * Author: Paul Mundt <paul.mundt@nokia.com>
 *
 * Major rework for PM support by Kevin Hilman
 *
 * Based off of arch/arm/mach-omap/omap1/serial.c
 *
 * Copyright (C) 2009 Texas Instruments
 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License. See the file "COPYING" in the main directory of this archive
 * for more details.
 */
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/serial_8250.h>
#include <linux/serial_reg.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/delay.h>
#include <linux/platform_device.h>
#include <linux/serial_8250.h>

#include <plat/omap-serial.h>

#include <plat/common.h>
#include <plat/board.h>
#include <plat/clock.h>
#include <plat/control.h>
#include <plat/dma.h>
#include <plat/omap_hwmod.h>
#include <plat/omap_device.h>

#include "mux.h"
#include "prm.h"
#include "pm.h"
#include "cm.h"
#include "prm-regbits-34xx.h"

#define UART_OMAP_NO_EMPTY_FIFO_READ_IP_REV	0x52
#define UART_OMAP_WER		0x17	/* Wake-up enable register */

#define DEFAULT_TIMEOUT (5 * HZ)

#define MAX_UART_HWMOD_NAME_LEN		16

extern int omap_uart_active(int num);
struct omap_uart_state {
	int num;
	int can_sleep;
	struct timer_list timer;
	u32 timeout;

	void __iomem *wk_st;
	void __iomem *wk_en;
	u32 wk_mask;
	u32 padconf;
	u32 dma_enabled;

	u32 rts_padconf;
	int rts_override;
	u16 rts_padvalue;

	struct clk *ick;
	struct clk *fck;
	int clocked;

	int irq;
	int regshift;
	int irqflags;
	void __iomem *membase;
	resource_size_t mapbase;

	struct list_head node;
	struct omap_hwmod *oh;
	struct platform_device *pdev;

#if defined(CONFIG_ARCH_OMAP3) && defined(CONFIG_PM)
	int context_valid;

	/* Registers to be saved/restored for OFF-mode */
	u16 dll;
	u16 dlh;
	u16 ier;
	u16 sysc;
	u16 scr;
	u16 wer;
	u16 mcr;
#endif
};

static LIST_HEAD(uart_list);

static u8 num_uarts;

static struct omap_device_pm_latency omap_uart_latency[] = {
	{
		.deactivate_func = omap_device_idle_hwmods,
		.activate_func   = omap_device_enable_hwmods,
		.flags = OMAP_DEVICE_LATENCY_AUTO_ADJUST,
	},
};

static inline unsigned int __serial_read_reg(struct uart_port *up,
					int offset)
{
	offset <<= up->regshift;
	return (unsigned int)__raw_readb(up->membase + offset);
}

static inline void __serial_write_reg(struct uart_port *up, int offset,
					int value)
{
	offset <<= up->regshift;
	__raw_writeb(value, up->membase + offset);
}

static inline unsigned int serial_read_reg(struct omap_uart_state *up,
					   int offset)
{
	offset <<= up->regshift;
	return (unsigned int)__raw_readb(up->membase + offset);
}

static inline void serial_write_reg(struct omap_uart_state *up, int offset,
				    int value)
{
	offset <<= up->regshift;
	__raw_writeb(value, up->membase + offset);
}

/*
 * Internal UARTs need to be initialized for the 8250 autoconfig to work
 * properly. Note that the TX watermark initialization may not be needed
 * once the 8250.c watermark handling code is merged.
 */

static inline void __init omap_uart_reset(struct omap_uart_state *p)
{
	serial_write_reg(p, UART_OMAP_MDR1, 0x07);
	serial_write_reg(p, UART_OMAP_SCR, 0x08);
	serial_write_reg(p, UART_OMAP_MDR1, 0x00);
}

#ifdef CONFIG_PM
static inline void omap_uart_disable_rtspullup(struct omap_uart_state *uart)
{
	if (!uart->rts_padconf || !uart->rts_override)
		return;
	omap_ctrl_writew(uart->rts_padvalue, uart->rts_padconf);
	uart->rts_override = 0;
}

static inline void omap_uart_enable_rtspullup(struct omap_uart_state *uart)
{
	if (!uart->rts_padconf || uart->rts_override)
		return;

	uart->rts_padvalue = omap_ctrl_readw(uart->rts_padconf);
	omap_ctrl_writew(0x118 | 0x7, uart->rts_padconf);
	uart->rts_override = 1;
}
#if defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3)

static void omap_uart_save_context(struct omap_uart_state *uart)
{
	u16 lcr = 0;

	if (!enable_off_mode)
		return;

	lcr = serial_read_reg(uart, UART_LCR);
	serial_write_reg(uart, UART_LCR, 0xBF);
	uart->dll = serial_read_reg(uart, UART_DLL);
	uart->dlh = serial_read_reg(uart, UART_DLM);
	serial_write_reg(uart, UART_LCR, lcr);
	uart->ier = serial_read_reg(uart, UART_IER);
	uart->sysc = serial_read_reg(uart, UART_OMAP_SYSC);
	uart->scr = serial_read_reg(uart, UART_OMAP_SCR);
	uart->wer = serial_read_reg(uart, UART_OMAP_WER);
	lcr = serial_read_reg(uart, UART_LCR);
	serial_write_reg(uart, UART_LCR, 0x80);
	uart->mcr = serial_read_reg(uart, UART_MCR);
	serial_write_reg(uart, UART_LCR, lcr);

	uart->context_valid = 1;
}

static void omap_uart_restore_context(struct omap_uart_state *uart)
{
	u16 efr = 0;

	if (!enable_off_mode)
		return;

	if (!uart->context_valid)
		return;

	uart->context_valid = 0;
	if (cpu_is_omap44xx()) {
		serial_write_reg(uart, UART_OMAP_MDR1, 0x7);
	} else {
		/* Disable the UART first, then configure */
		if (uart->dma_enabled)
			/* This enables the DMA Mode, the FIFO,the Rx and
			 * Tx FIFO levels. Keeping the UARt disabled in
			 * MDR1 Register.
			 */
			omap_uart_mdr1_errataset(uart->num, 0x07,
					(UART_FCR_DMA_SELECT | 0x51));
		else
			/* This enables the FIFO, the Rx and Tx FIFO levels.
			 * Keeping the UARt Disabled in MDR1 Register.
			 */
			omap_uart_mdr1_errataset(uart->num, 0x07, 0x51);
	}
	serial_write_reg(uart, UART_LCR, 0xBF); /* Config B mode */
	efr = serial_read_reg(uart, UART_EFR);
	serial_write_reg(uart, UART_EFR, UART_EFR_ECB);
	serial_write_reg(uart, UART_LCR, 0x0); /* Operational mode */
	serial_write_reg(uart, UART_IER, 0x0);
	serial_write_reg(uart, UART_LCR, 0xBF); /* Config B mode */
	serial_write_reg(uart, UART_DLL, uart->dll);
	serial_write_reg(uart, UART_DLM, uart->dlh);
	serial_write_reg(uart, UART_LCR, 0x0); /* Operational mode */
	serial_write_reg(uart, UART_IER, uart->ier);
	if (cpu_is_omap44xx()){
		if (uart->dma_enabled)
			serial_write_reg(uart, UART_FCR,
					UART_FCR_DMA_SELECT | 0x51);
		else
			serial_write_reg(uart, UART_FCR, 0x51);
	}
	serial_write_reg(uart, UART_LCR, 0x80);
	serial_write_reg(uart, UART_MCR, uart->mcr);
	serial_write_reg(uart, UART_LCR, 0xBF); /* Config B mode */
	serial_write_reg(uart, UART_EFR, efr);
	serial_write_reg(uart, UART_LCR, UART_LCR_WLEN8);
	serial_write_reg(uart, UART_OMAP_SCR, uart->scr);
	serial_write_reg(uart, UART_OMAP_WER, uart->wer);
	serial_write_reg(uart, UART_OMAP_SYSC, uart->sysc);
	if (cpu_is_omap44xx()){
		serial_write_reg(uart, UART_OMAP_MDR1, 0x00); /* UART 16x mode */
	} else {
	/* Enable the UART finally */
	if (uart->dma_enabled)
		/* This enables the DMA Mode, the FIFO,the Rx and
		 * Tx FIFO levels. Keeping the UARt Enabled in
		 * MDR1 Register.
		 */
		omap_uart_mdr1_errataset(uart->num, 0x00, \
					(UART_FCR_DMA_SELECT | 0x51));
	else
		/* This enables the FIFO, the Rx and Tx FIFO levels.
		 * Keeping the UARt Enabled in MDR1 Register.
			 */
			omap_uart_mdr1_errataset(uart->num, 0x00, 0x51);
	}
}
#else
static inline void omap_uart_save_context(struct omap_uart_state *uart) {}
static inline void omap_uart_restore_context(struct omap_uart_state *uart) {}
#endif /* CONFIG_PM && CONFIG_ARCH_OMAP3 */

static inline void omap_uart_enable_clocks(struct omap_uart_state *uart)
{
	struct omap_device *od;
      	struct omap_hwmod *oh;
       	struct omap_hwmod_ocp_if *os;

        if (uart->clocked)
                return;

       od = container_of(uart->pdev, struct omap_device, pdev);
       oh = *od->hwmods;
       os = *oh->slaves;

       if (cpu_is_omap44xx()) {
               omap_device_enable(uart->pdev);
       } else {
               clk_enable(oh->_clk);
               clk_enable(os->_clk);
	}
	uart->clocked = 1;
	omap_uart_restore_context(uart);
}
static inline void omap_uart_disable_clocks(struct omap_uart_state *uart)
{
       struct omap_device *od;
       struct omap_hwmod *oh;
       struct omap_hwmod_ocp_if *os;

        if (!uart->clocked)
                return;

       od = container_of(uart->pdev, struct omap_device, pdev);
       oh = *od->hwmods;
       os = *oh->slaves;

        omap_uart_save_context(uart);
        uart->clocked = 0;

       if (cpu_is_omap44xx()) {
               omap_device_idle(uart->pdev);
       } else {
               clk_disable(oh->_clk);
               clk_disable(os->_clk);
       }

}

static void omap_uart_enable_wakeup(struct omap_uart_state *uart)
{
	/* Set wake-enable bit */
	if (uart->wk_en && uart->wk_mask) {
		u32 v = __raw_readl(uart->wk_en);
		v |= uart->wk_mask;
		__raw_writel(v, uart->wk_en);
	}

	/* Ensure IOPAD wake-enables are set */
	if (cpu_is_omap34xx() && uart->padconf) {
		u16 v = omap_ctrl_readw(uart->padconf);
		v |= OMAP3_PADCONF_WAKEUPENABLE0;
		omap_ctrl_writew(v, uart->padconf);
	}
}

static void omap_uart_disable_wakeup(struct omap_uart_state *uart)
{
	/* Clear wake-enable bit */
	if (uart->wk_en && uart->wk_mask) {
		u32 v = __raw_readl(uart->wk_en);
		v &= ~uart->wk_mask;
		__raw_writel(v, uart->wk_en);
	}

	/* Ensure IOPAD wake-enables are cleared */
	if (cpu_is_omap34xx() && uart->padconf) {
		u16 v = omap_ctrl_readw(uart->padconf);
		v &= ~OMAP3_PADCONF_WAKEUPENABLE0;
		omap_ctrl_writew(v, uart->padconf);
	}
}

static inline int omap_uart_smart_idle_enable(struct omap_uart_state *p,
					       int enable)
{
	u32 sysc;
	u32 sidle_mask;
	u8 sidle_shift;

	if (!p->oh->sysconfig->sysc_fields) {
		WARN(!p->oh->sysconfig->sysc_fields, "offset struct for "
				"sysconfig not provided!\n");
		return -EINVAL;
	}

	sidle_shift = p->oh->sysconfig->sysc_fields->sidle_shift;
	sidle_mask = (0x3 << sidle_shift);

	sysc = omap_hwmod_read_sysc(p->oh);
	sysc &= ~sidle_mask;

	if (enable) {
		/**
		 * Errata 2.15: [UART]:Cannot Acknowledge Idle Requests
		 * in Smartidle Mode When Configured for DMA Operations.
		 */
		if (p->dma_enabled)
			sysc |= 0x0 << sidle_shift;
		else
			sysc |= 0x2 << sidle_shift;
	} else {
		sysc |= 0x1 << sidle_shift;
	}
	omap_hwmod_write_sysc(sysc, p->oh);

	return 0;
}

static void omap_uart_block_sleep(struct omap_uart_state *uart)
{
	omap_uart_enable_clocks(uart);

	omap_uart_smart_idle_enable(uart, 0);
	uart->can_sleep = 0;
	if (uart->timeout)
		mod_timer(&uart->timer, jiffies + uart->timeout);
	else
		del_timer(&uart->timer);
}

static void omap_uart_allow_sleep(struct omap_uart_state *uart)
{
	if (device_may_wakeup(&uart->pdev->dev))
		omap_uart_enable_wakeup(uart);
	else
		omap_uart_disable_wakeup(uart);

	if (!uart->clocked)
		return;

	omap_uart_smart_idle_enable(uart, 1);
	uart->can_sleep = 1;
	del_timer(&uart->timer);
}

static void omap_uart_idle_timer(unsigned long data)
{
	struct omap_uart_state *uart = (struct omap_uart_state *)data;

#ifdef CONFIG_SERIAL_OMAP
	/* check if the uart port is active
	 * if port is active then dont allow
	 * sleep.
	 */
	if (omap_uart_active(uart->num)) {
		omap_uart_block_sleep(uart);
		return;
	}
#endif
//	if(uart->num != 2)
	omap_uart_allow_sleep(uart);
}

/*void omap_console_activity(int num)
{
       struct omap_uart_state *uart;

       list_for_each_entry(uart, &uart_list, node)
               if (num == uart->num) {
                       omap_uart_block_sleep(uart);
                       return;
               }
}
EXPORT_SYMBOL(omap_console_activity);*/


void omap_uart_prepare_idle(int num)
{
	struct omap_uart_state *uart;

	list_for_each_entry(uart, &uart_list, node) {
		if (num == uart->num && uart->can_sleep) {
			omap_uart_enable_rtspullup(uart);
			omap_uart_disable_clocks(uart);
			return;
		}
	}
}

void omap_uart_resume_idle(int num)
{
	struct omap_uart_state *uart;

	list_for_each_entry(uart, &uart_list, node) {
		if (num == uart->num) {
			omap_uart_enable_clocks(uart);
			omap_uart_disable_rtspullup(uart);

			/* Check for IO pad wakeup */
			if (cpu_is_omap34xx() && uart->padconf) {
				u16 p = omap_ctrl_readw(uart->padconf);

				if (p & OMAP3_PADCONF_WAKEUPEVENT0)
					omap_uart_block_sleep(uart);
			}

			/* Check for normal UART wakeup */
			if (uart->wk_st && uart->wk_mask)
				if(__raw_readl(uart->wk_st) & uart->wk_mask)
					omap_uart_block_sleep(uart);
			return;
		}
	}
}

void omap_uart_prepare_suspend(void)
{
	struct omap_uart_state *uart;

	list_for_each_entry(uart, &uart_list, node) {
		omap_uart_allow_sleep(uart);
	}
}

int omap_uart_can_sleep(void)
{
	struct omap_uart_state *uart;
	int can_sleep = 1;

	list_for_each_entry(uart, &uart_list, node) {
		if (!uart->clocked)
			continue;

		if (!uart->can_sleep) {
			can_sleep = 0;
			continue;
		}
#if 0
#ifdef CONFIG_SERIAL_OMAP
		/*
		 * Check if console uart can idle. For ZOOM boards console uart
		 * is on debug board (quad uart), which is not an instance in
		 * omap_uart_state list.
		 * So, need to check explicitly for cosole uart state as well.
		 * On ZOOM, UART 0 to 2 are on OMAP and 3rd Uart which will be
		 * Quart is on debug board.
		 * Note: quart is not covered by iactivity timeout. Only OMAP
		 * Uart's are in inact timeout.
		 *
		 * REVISIT: Instead of hardcoding the quart number,
		 * dynamically detect console uart.
		 */
		if (omap_uart_active(2))
			can_sleep = 0;
#endif
#endif

		/* This UART can now safely sleep. */
		omap_uart_allow_sleep(uart);
	}

	return can_sleep;
}

/**
 * omap_uart_interrupt()
 *
 * This handler is used only to detect that *any* UART interrupt has
 * occurred.  It does _nothing_ to handle the interrupt.  Rather,
 * any UART interrupt will trigger the inactivity timer so the
 * UART will not idle or sleep for its timeout period.
 *
 **/
/* static int first_interrupt; */
static irqreturn_t omap_uart_interrupt(int irq, void *dev_id)
{
	struct omap_uart_state *uart = dev_id;

	omap_uart_block_sleep(uart);

	return IRQ_NONE;
}

int omap_uart_cts_wakeup(int uart_no, int state)
{
	u32 padconf_cts;
	u16 v;

	if (unlikely(uart_no < 0 || uart_no > OMAP_MAX_HSUART_PORTS)) {
		printk(KERN_INFO "Bad uart id %d \n", uart_no);
		return -EPERM;
	}

	if (state) {
		/*
		 * Enable the CTS for io pad wakeup
		 */
		switch (uart_no) {
		case UART1:
			printk(KERN_INFO "Enabling CTS wakeup for UART1");
			padconf_cts = 0x180;
			v = omap_ctrl_readw(padconf_cts);
			break;
		case UART2:
			printk(KERN_INFO "Enabling CTS wakeup for UART2");
			padconf_cts = 0x174;
			v = omap_ctrl_readw(padconf_cts);
			break;
		default:
			printk(KERN_ERR
			"Wakeup on Uart%d is not supported\n", uart_no);
			return -EPERM;
		}

		v |= ((OMAP_WAKEUP_EN | OMAP_OFF_PULL_EN |
			OMAP_OFFOUT_VAL | OMAP_OFFOUT_EN |
			OMAP_OFF_EN | OMAP_PULL_UP |
			OMAP34XX_MUX_MODE0));

		omap_ctrl_writew(v, padconf_cts);
	} else {
		/*
		 * Disable the CTS capability for io pad wakeup
		 */
		switch (uart_no) {
		case UART1:
			padconf_cts = 0x180;
			v = omap_ctrl_readw(padconf_cts);
			break;
		case UART2:
			padconf_cts = 0x174;
			v = omap_ctrl_readw(padconf_cts);
			break;
		default:
			printk(KERN_ERR
			"Wakeup on Uart%d is not supported\n", uart_no);
			return -EPERM;
		}

		v &= (u32)(~(OMAP_WAKEUP_EN | OMAP_OFF_PULL_EN |
				OMAP_OFF_EN | OMAP_OFFOUT_EN));

		omap_ctrl_writew(v, padconf_cts);
	}

	omap_uart_cts_wakeup_event(uart_no, state);

	return 0;
}
EXPORT_SYMBOL(omap_uart_cts_wakeup);

/*
 * This function enabled clock. This is exported function
 * hence call be called by other module to enable the UART
 * clocks.
 */
void omap_uart_enable_clock_from_irq(int uart_num)
{
	struct omap_uart_state *uart;

	list_for_each_entry(uart, &uart_list, node) {
		if (uart_num == uart->num) {
			if (uart->clocked)
				break;
			omap_uart_block_sleep(uart);
			break;
		}
	}
	return;
}
EXPORT_SYMBOL(omap_uart_enable_clock_from_irq);

static void omap_uart_rtspad_init(struct omap_uart_state *uart)
{
	if (!cpu_is_omap34xx())
		return;
	switch (uart->num) {
	// KMJ_db26
	// Masking codes for preventing these codes to raise TSP_EN pin to high
//#ifndef CONFIG_MACH_NOWPLUS
	case 0:
		uart->rts_padconf = 0x17e;
		break;
//#endif		
	case 1:
		uart->rts_padconf = 0x176;
		break;
	default:
		uart->rts_padconf = 0;
		break;
	}
}

static void omap_uart_idle_init(struct omap_uart_state *uart)
{
	int ret;

	uart->can_sleep = 0;
	uart->timeout = DEFAULT_TIMEOUT;
	setup_timer(&uart->timer, omap_uart_idle_timer,
		    (unsigned long) uart);
	if (uart->timeout)
		mod_timer(&uart->timer, jiffies + uart->timeout);
	omap_uart_smart_idle_enable(uart, 0);

	if (cpu_is_omap34xx()) {
		u32 mod = (uart->num == 2) ? OMAP3430_PER_MOD : CORE_MOD;
		u32 wk_mask = 0;
		u32 padconf = 0;

		uart->wk_en = OMAP34XX_PRM_REGADDR(mod, PM_WKEN1);
		uart->wk_st = OMAP34XX_PRM_REGADDR(mod, PM_WKST1);
		switch (uart->num) {
		case 0:
			wk_mask = OMAP3430_ST_UART1_MASK;
			padconf = 0x182;
			break;
		case 1:
			wk_mask = OMAP3430_ST_UART2_MASK;
			padconf = 0x17a;
			break;
		case 2:
			wk_mask = OMAP3430_ST_UART3_MASK;
			padconf = 0x19e;
			break;
		}
		uart->wk_mask = wk_mask;
		uart->padconf = padconf;
	} else if (cpu_is_omap24xx()) {
		u32 wk_mask = 0;

		if (cpu_is_omap2430()) {
			uart->wk_en = OMAP2430_PRM_REGADDR(CORE_MOD, PM_WKEN1);
			uart->wk_st = OMAP2430_PRM_REGADDR(CORE_MOD, PM_WKST1);
		} else if (cpu_is_omap2420()) {
			uart->wk_en = OMAP2420_PRM_REGADDR(CORE_MOD, PM_WKEN1);
			uart->wk_st = OMAP2420_PRM_REGADDR(CORE_MOD, PM_WKST1);
		}
		switch (uart->num) {
		case 0:
			wk_mask = OMAP24XX_ST_UART1_MASK;
			break;
		case 1:
			wk_mask = OMAP24XX_ST_UART2_MASK;
			break;
		case 2:
			wk_mask = OMAP24XX_ST_UART3_MASK;
			break;
		}
		uart->wk_mask = wk_mask;

	} else {
		uart->wk_en = 0;
		uart->wk_st = 0;
		uart->wk_mask = 0;
		uart->padconf = 0;
	}

	uart->irqflags |= IRQF_SHARED;
	ret = request_threaded_irq(uart->irq, NULL, omap_uart_interrupt,
				   IRQF_SHARED, "serial idle", (void *)uart);
	WARN_ON(ret);
}

void omap_uart_enable_irqs(int enable)
{
	int ret;
	struct omap_uart_state *uart;

	list_for_each_entry(uart, &uart_list, node) {
		if (enable)
			ret = request_threaded_irq(uart->irq, NULL,
						   omap_uart_interrupt,
						   IRQF_SHARED,
						   "serial idle",
						   (void *)uart);
		else
			free_irq(uart->irq, (void *)uart);
	}
}

static ssize_t sleep_timeout_show(struct device *dev,
				  struct device_attribute *attr,
				  char *buf)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct omap_device *odev = to_omap_device(pdev);
	struct omap_uart_state *uart = odev->hwmods[0]->dev_attr;

	return sprintf(buf, "%u\n", uart->timeout / HZ);
}

static ssize_t sleep_timeout_store(struct device *dev,
				   struct device_attribute *attr,
				   const char *buf, size_t n)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct omap_device *odev = to_omap_device(pdev);
	struct omap_uart_state *uart = odev->hwmods[0]->dev_attr;
	unsigned int value;

	if (sscanf(buf, "%u", &value) != 1) {
		printk(KERN_ERR "sleep_timeout_store: Invalid value\n");
		return -EINVAL;
	}

	uart->timeout = value * HZ;
	if (uart->timeout)
		mod_timer(&uart->timer, jiffies + uart->timeout);
	else
		/* A zero value means disable timeout feature */
		omap_uart_block_sleep(uart);

	return n;
}

DEVICE_ATTR(sleep_timeout, 0644, sleep_timeout_show, sleep_timeout_store);
#define DEV_CREATE_FILE(dev, attr) WARN_ON(device_create_file(dev, attr))
#else
static inline void omap_uart_idle_init(struct omap_uart_state *uart)
{
}
static void omap_uart_block_sleep(struct omap_uart_state *uart)
{
}
#define DEV_CREATE_FILE(dev, attr)
#endif /* CONFIG_PM */

#ifdef CONFIG_SERIAL_8250
/*
 * Override the default 8250 read handler: mem_serial_in()
 * Empty RX fifo read causes an abort on omap3630 and omap4
 * This function makes sure that an empty rx fifo is not read on these silicons
 * (OMAP1/2/3430 are not affected)
 */
static unsigned int serial_in_override(struct uart_port *up, int offset)
{
	if (UART_RX == offset) {
		unsigned int lsr;
		lsr = __serial_read_reg(up, UART_LSR);
		if (!(lsr & UART_LSR_DR))
			return -EPERM;
	}
	return __serial_read_reg(up, offset);
}
#endif

void __init omap_serial_early_init(void)
{
	int i = 0;

	do {
		char oh_name[MAX_UART_HWMOD_NAME_LEN];
		struct omap_hwmod *oh;
		struct omap_uart_state *uart;

		snprintf(oh_name, MAX_UART_HWMOD_NAME_LEN,
			 "uart%d", i + 1);
		oh = omap_hwmod_lookup(oh_name);
		if (!oh)
			break;

		uart = kzalloc(sizeof(struct omap_uart_state), GFP_KERNEL);
		if (WARN_ON(!uart))
			return;

		uart->oh = oh;
		uart->num = i++;
		list_add_tail(&uart->node, &uart_list);
		num_uarts++;

		/* NOTE: omap_hwmod_init() has not yet been called,
		 *       so no hwmod functions will work yet. */
#ifdef CONFIG_DEBUG_LL
		/* For DEBUG_LL, don't reset/idle the UARTs otherwise
		 * early UART access will fault. */
		uart->oh->flags |= HWMOD_INIT_NO_IDLE;
#endif
	} while(1);

}

/**
 * omap_serial_init_port() - initialize single serial port
 * @port: serial port number (0-3)
 *
 * This function initialies serial driver for given @port only.
 * Platforms can call this function instead of omap_serial_init()
 * if they don't plan to use all available UARTs as serial ports.
 *
 * Don't mix calls to omap_serial_init_port() and omap_serial_init(),
 * use only one of the two.
 */
void __init omap_serial_init_port(int port)
{
	struct omap_uart_state *uart;
	struct omap_hwmod *oh;
	struct omap_device *od;
	void *pdata = NULL;
	u32 pdata_size = 0;
	char *name;
#ifdef CONFIG_SERIAL_8250
	struct plat_serial8250_port ports[2] = {
		{},
		{.flags = 0},
	};
	struct plat_serial8250_port *p = &ports[0];
#endif
#ifdef CONFIG_SERIAL_OMAP
	struct omap_uart_port_info omap_up;
#endif

	BUG_ON(port < 0);
	BUG_ON(port >= num_uarts);

	list_for_each_entry(uart, &uart_list, node)
		if (port == uart->num)
			break;
	{
		oh = uart->oh;
		uart->dma_enabled = 0;
#ifdef CONFIG_SERIAL_8250
		name = "serial8250";

		/*
		 * !! 8250 driver does not use standard IORESOURCE* It
		 * has it's own custom pdata that can be taken from
		 * the hwmod resource data.  But, this needs to be
		 * done after the build.
		 *
		 * ?? does it have to be done before the register ??
		 * YES, because platform_device_data_add() copies
		 * pdata, it does not use a pointer.
		 */
		p->flags = UPF_BOOT_AUTOCONF;
		p->iotype = UPIO_MEM;
		p->regshift = 2;
		p->uartclk = OMAP24XX_BASE_BAUD * 16;
		p->irq = oh->mpu_irqs[0].irq;
		p->mapbase = oh->slaves[0]->addr->pa_start;
		p->membase = oh->_rt_va;
		p->irqflags = IRQF_SHARED;
		p->private_data = uart;

		/* omap44xx: Never read empty UART fifo
		 * omap3xxx: Never read empty UART fifo on UARTs
		 * with IP rev >=0x52
		 */
		if (cpu_is_omap44xx())
			p->serial_in = serial_in_override;

		pdata = &ports[0];
		pdata_size = 2 * sizeof(struct plat_serial8250_port);
#endif
#ifdef CONFIG_SERIAL_OMAP
		name = DRIVER_NAME;

		omap_up.dma_enabled = uart->dma_enabled;
		omap_up.uartclk = OMAP24XX_BASE_BAUD * 16;
		omap_up.mapbase = oh->slaves[0]->addr->pa_start;
		omap_up.membase = oh->_rt_va;
		omap_up.irqflags = IRQF_SHARED;
		omap_up.flags = UPF_BOOT_AUTOCONF | UPF_SHARE_IRQ;
		omap_up.regshift = 2;

		pdata = &omap_up;
		pdata_size = sizeof(struct omap_uart_port_info);
#endif

		if (WARN_ON(!oh))
			return;

		od = omap_device_build(name, uart->num, oh, pdata, pdata_size,
				       omap_uart_latency,
				       ARRAY_SIZE(omap_uart_latency), 0);
		WARN(IS_ERR(od), "Could not build omap_device for %s: %s.\n",
		     name, oh->name);

		uart->irq = oh->mpu_irqs[0].irq;
		uart->regshift = 2;
		uart->mapbase = oh->slaves[0]->addr->pa_start;
		uart->membase = oh->_rt_va;
		uart->pdev = &od->pdev;

		oh->dev_attr = uart;

#ifdef CONFIG_DEBUG_LL
		/*
		 * Because of earlyprintk output, UART did not get idled
		 * on init.  Now that omap_device is ready, ensure full idle
		 * before doing omap_device_enable().
		 */
		omap_hwmod_idle(uart->oh);
#endif
		omap_device_enable(uart->pdev);
		omap_uart_rtspad_init(uart);
		omap_uart_idle_init(uart);
		omap_uart_reset(uart);
		omap_hwmod_enable_wakeup(uart->oh);
		omap_device_idle(uart->pdev);

		/*
		 * Need to block sleep long enough for interrupt driven
		 * driver to start.  Console driver is in polling mode
		 * so device needs to be kept enabled while polling driver
		 * is in use.
		 */
		uart->timeout = (30 * HZ);
		omap_uart_block_sleep(uart);
		uart->timeout = DEFAULT_TIMEOUT;

		if ((cpu_is_omap34xx() && uart->padconf) ||
		    (uart->wk_en && uart->wk_mask)) {
			device_init_wakeup(&od->pdev.dev, true);
			DEV_CREATE_FILE(&od->pdev.dev, &dev_attr_sleep_timeout);
		}
	}
}

/**
 * omap_serial_init() - intialize all supported serial ports
 *
 * Initializes all available UARTs as serial ports. Platforms
 * can call this function when they want to have default behaviour
 * for serial ports (e.g initialize them all as serial ports).
 */
void __init omap_serial_init(void)
{
	struct omap_uart_state *uart;

	list_for_each_entry(uart, &uart_list, node)
		omap_serial_init_port(uart->num);
}
