<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3817045</Best-caseLatency>
            <Average-caseLatency>3817045</Average-caseLatency>
            <Worst-caseLatency>3817045</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.711 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.711 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>12.711 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>3612687</DataflowPipelineThroughput>
            <Interval-min>3612687</Interval-min>
            <Interval-max>3612687</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:23</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>997</BRAM_18K>
            <DSP>12</DSP>
            <FF>3290</FF>
            <LUT>4704</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v0_address0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_ce0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_d0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_q0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_we0</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_address1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_ce1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_d1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_q1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_we1</name>
            <Object>v0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_address0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_ce0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_d0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_q0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_we0</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_address1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_ce1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_d1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_q1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_we1</name>
            <Object>v1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_address0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_ce0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_d0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_q0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_we0</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_address1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_ce1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_d1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_q1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_we1</name>
            <Object>v2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_address0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_ce0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_d0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_q0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_we0</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_address1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_ce1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_d1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_q1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_we1</name>
            <Object>v3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_loop0_proc_U0</InstName>
                    <ModuleName>Loop_loop0_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>70</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_loop0_proc_Pipeline_loop0_loop1_loop2_fu_18</InstName>
                            <ModuleName>Loop_loop0_proc_Pipeline_loop0_loop1_loop2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>18</ID>
                            <BindInstances>add_ln25_1_fu_118_p2 add_ln25_fu_130_p2 add_ln26_fu_209_p2 mul_4ns_8ns_11_1_1_U1 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2 add_ln27_fu_245_p2 add_ln26_1_fu_150_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_loop0_proc_Pipeline_loop3_loop4_loop5_fu_24</InstName>
                            <ModuleName>Loop_loop0_proc_Pipeline_loop3_loop4_loop5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>24</ID>
                            <BindInstances>add_ln34_1_fu_146_p2 add_ln34_fu_158_p2 indvars_iv_next11318_fu_220_p2 indvars_iv_next113_dup_fu_250_p2 indvars_iv_next113_mid1_fu_269_p2 mul_4ns_8ns_11_1_1_U6 sub_ln39_fu_338_p2 add_ln39_fu_351_p2 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 add_ln40_fu_300_p2 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7 add_ln35_fu_178_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Loop_loop6_proc1_U0</InstName>
                    <ModuleName>Loop_loop6_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>78</ID>
                    <BindInstances>v12_U add_ln48_1_fu_274_p2 add_ln48_fu_567_p2 add_ln49_fu_745_p2 add_ln50_fu_396_p2 add_ln51_fu_592_p2 mul_4ns_8ns_11_1_1_U14 sub_ln56_fu_631_p2 empty_27_fu_787_p2 empty_28_fu_797_p2 add_ln56_fu_641_p2 empty_32_fu_647_p2 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U15 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U15 add_ln55_fu_840_p2 ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U13 fadd_32ns_32ns_32_5_no_dsp_1_U12 add_ln52_fu_482_p2 add_ln51_1_fu_494_p2 add_ln50_1_fu_508_p2 add_ln49_1_fu_522_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop11_proc2_U0</InstName>
                    <ModuleName>Loop_loop11_proc2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>86</ID>
                    <BindInstances>v26_U v14_U add_ln76_1_fu_248_p2 add_ln76_fu_266_p2 add_ln77_fu_334_p2 add_ln78_fu_386_p2 empty_33_fu_536_p2 empty_34_fu_549_p2 add_ln87_fu_599_p2 sub_ln86_fu_448_p2 add_ln86_fu_613_p2 fmul_32ns_32ns_32_4_max_dsp_1_U23 fadd_32ns_32ns_32_5_no_dsp_1_U22 add_ln79_fu_675_p2 add_ln78_1_fu_454_p2 add_ln77_1_fu_468_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop15_proc3_U0</InstName>
                    <ModuleName>Loop_loop15_proc3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>94</ID>
                    <BindInstances>add_ln105_fu_81_p2 fmul_32ns_32ns_32_4_max_dsp_1_U28</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_loop18_proc4_U0</InstName>
                    <ModuleName>Loop_loop18_proc4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>100</ID>
                    <BindInstances>add_ln122_1_fu_137_p2 add_ln122_fu_149_p2 add_ln123_fu_228_p2 sub_ln128_fu_277_p2 add_ln128_fu_291_p2 add_ln124_fu_301_p2 add_ln123_1_fu_169_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v4_U v13_U v27_U v39_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_loop0_proc_Pipeline_loop0_loop1_loop2</Name>
            <Loops>
                <loop0_loop1_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103974</Best-caseLatency>
                    <Average-caseLatency>103974</Average-caseLatency>
                    <Worst-caseLatency>103974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.346 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.346 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.346 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103974</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1_loop2>
                        <Name>loop0_loop1_loop2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>103968</TripCount>
                        <Latency>103972</Latency>
                        <AbsoluteTimeLatency>0.346 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1_loop2>
                            <Name>loop0_loop1_loop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:25</SourceLocation>
                        </loop0_loop1_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>155</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>335</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_118_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_130_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_209_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U1" SOURCE="src/DepthwiseSeparableConvBlock.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_245_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_150_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop0_proc_Pipeline_loop3_loop4_loop5</Name>
            <Loops>
                <loop3_loop4_loop5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100358</Best-caseLatency>
                    <Average-caseLatency>100358</Average-caseLatency>
                    <Worst-caseLatency>100358</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.334 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.334 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.334 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100358</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop3_loop4_loop5>
                        <Name>loop3_loop4_loop5</Name>
                        <Slack>2.43</Slack>
                        <TripCount>100352</TripCount>
                        <Latency>100356</Latency>
                        <AbsoluteTimeLatency>0.334 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop3_loop4_loop5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop3_loop4_loop5>
                            <Name>loop3_loop4_loop5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:34</SourceLocation>
                        </loop3_loop4_loop5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>222</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>450</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_146_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_158_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next11318_fu_220_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next11318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next113_dup_fu_250_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next113_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next113_mid1_fu_269_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next113_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U6" SOURCE="src/DepthwiseSeparableConvBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_338_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_351_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7" SOURCE="src/DepthwiseSeparableConvBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4_loop5" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7" SOURCE="src/DepthwiseSeparableConvBlock.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_300_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U7" SOURCE="src/DepthwiseSeparableConvBlock.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop3_loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_178_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop0_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>204335</Best-caseLatency>
                    <Average-caseLatency>204335</Average-caseLatency>
                    <Worst-caseLatency>204335</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.680 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.680 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>204335</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>384</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>878</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Loop_loop6_proc1</Name>
            <Loops>
                <loop6_loop7_loop8_loop9_loop10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3612686</Best-caseLatency>
                    <Average-caseLatency>3612686</Average-caseLatency>
                    <Worst-caseLatency>3612686</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.030 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.030 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3612686</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop6_loop7_loop8_loop9_loop10>
                        <Name>loop6_loop7_loop8_loop9_loop10</Name>
                        <Slack>2.43</Slack>
                        <TripCount>903168</TripCount>
                        <Latency>3612684</Latency>
                        <AbsoluteTimeLatency>12.030 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop6_loop7_loop8_loop9_loop10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop6_loop7_loop8_loop9_loop10>
                            <Name>loop6_loop7_loop8_loop9_loop10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:51</SourceLocation>
                        </loop6_loop7_loop8_loop9_loop10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>196</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1191</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1572</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="196" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v12_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:44" STORAGESIZE="32 100352 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_274_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_567_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_745_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_396_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_592_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U14" SOURCE="src/DepthwiseSeparableConvBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_fu_631_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="sub" PRAGMA="" RTLNAME="empty_27_fu_787_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_797_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_641_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_647_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U15" SOURCE="src/DepthwiseSeparableConvBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U15" SOURCE="src/DepthwiseSeparableConvBlock.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_840_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_7ns_7ns_7ns_17_4_1_U15" SOURCE="src/DepthwiseSeparableConvBlock.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U13" SOURCE="src/DepthwiseSeparableConvBlock.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="v23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U12" SOURCE="src/DepthwiseSeparableConvBlock.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="v24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_482_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_494_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_508_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7_loop8_loop9_loop10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_522_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop11_proc2</Name>
            <Loops>
                <loop11_loop12_loop13_loop14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3211275</Best-caseLatency>
                    <Average-caseLatency>3211275</Average-caseLatency>
                    <Worst-caseLatency>3211275</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.694 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.694 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.694 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3211275</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop11_loop12_loop13_loop14>
                        <Name>loop11_loop12_loop13_loop14</Name>
                        <Slack>2.43</Slack>
                        <TripCount>802816</TripCount>
                        <Latency>3211273</Latency>
                        <AbsoluteTimeLatency>10.694 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop11_loop12_loop13_loop14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop11_loop12_loop13_loop14>
                            <Name>loop11_loop12_loop13_loop14</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:78</SourceLocation>
                        </loop11_loop12_loop13_loop14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>392</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>999</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1361</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="196" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v26_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:73" STORAGESIZE="32 100352 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v26"/>
                <BindNode BINDTYPE="storage" BRAM="196" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v14_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:47" STORAGESIZE="32 100352 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_248_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_266_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_334_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_386_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="sub" PRAGMA="" RTLNAME="empty_33_fu_536_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_549_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_599_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_fu_448_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_613_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop11_loop12_loop13_loop14" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U23" SOURCE="src/DepthwiseSeparableConvBlock.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="v36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="loop11_loop12_loop13_loop14" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_no_dsp_1_U22" SOURCE="src/DepthwiseSeparableConvBlock.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="v37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_675_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_454_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop11_loop12_loop13_loop14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_468_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop15_proc3</Name>
            <Loops>
                <loop15_loop16_loop17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100361</Best-caseLatency>
                    <Average-caseLatency>100361</Average-caseLatency>
                    <Worst-caseLatency>100361</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.334 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.334 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.334 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100361</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop15_loop16_loop17>
                        <Name>loop15_loop16_loop17</Name>
                        <Slack>2.43</Slack>
                        <TripCount>100352</TripCount>
                        <Latency>100359</Latency>
                        <AbsoluteTimeLatency>0.334 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop15_loop16_loop17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop15_loop16_loop17>
                            <Name>loop15_loop16_loop17</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:105</SourceLocation>
                        </loop15_loop16_loop17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>306</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>229</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop15_loop16_loop17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_81_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop15_loop16_loop17" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U28" SOURCE="src/DepthwiseSeparableConvBlock.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="v47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_loop18_proc4</Name>
            <Loops>
                <loop18_loop19_loop20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.615</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100355</Best-caseLatency>
                    <Average-caseLatency>100355</Average-caseLatency>
                    <Worst-caseLatency>100355</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.334 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.334 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.334 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100355</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop18_loop19_loop20>
                        <Name>loop18_loop19_loop20</Name>
                        <Slack>2.43</Slack>
                        <TripCount>100352</TripCount>
                        <Latency>100353</Latency>
                        <AbsoluteTimeLatency>0.334 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop18_loop19_loop20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:124</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop18_loop19_loop20>
                            <Name>loop18_loop19_loop20</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:122</SourceLocation>
                        </loop18_loop19_loop20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>122</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>387</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_137_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_149_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_228_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln128_fu_277_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_291_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_301_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop18_loop19_loop20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_169_p2" SOURCE="src/DepthwiseSeparableConvBlock.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3817045</Best-caseLatency>
                    <Average-caseLatency>3817045</Average-caseLatency>
                    <Worst-caseLatency>3817045</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.711 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.711 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.711 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3612687</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3612687</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/DepthwiseSeparableConvBlock.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>997</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>24</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3290</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4704</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="406" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v4_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:24" STORAGESIZE="32 103968 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="v4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v13_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:45" STORAGESIZE="32 100352 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v27_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:74" STORAGESIZE="32 100352 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v39_U" SOURCE="src/DepthwiseSeparableConvBlock.cpp:103" STORAGESIZE="32 100352 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v39"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v13_U</Name>
            <ParentInst/>
            <StaticDepth>100352</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v27_U</Name>
            <ParentInst/>
            <StaticDepth>100352</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v39_U</Name>
            <ParentInst/>
            <StaticDepth>100352</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v0_address0" name="v0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_ce0" name="v0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_d0" name="v0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_q0" name="v0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_we0" name="v0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_address1" name="v0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v0_ce1" name="v0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v0_d1" name="v0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v0_q1" name="v0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v0_we1" name="v0_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v1_address0" name="v1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v1_ce0" name="v1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_d0" name="v1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v1_q0" name="v1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v1_we0" name="v1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_address1" name="v1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v1_ce1" name="v1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v1_d1" name="v1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v1_q1" name="v1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v1_we1" name="v1_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v2_address0" name="v2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v2_ce0" name="v2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_d0" name="v2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v2_q0" name="v2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v2_we0" name="v2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_address1" name="v2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v2_ce1" name="v2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v2_d1" name="v2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v2_q1" name="v2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v2_we1" name="v2_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v3_address0" name="v3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_ce0" name="v3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_d0" name="v3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_q0" name="v3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_we0" name="v3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_address1" name="v3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v3_ce1" name="v3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v3_d1" name="v3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v3_q1" name="v3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v3_we1" name="v3_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="v0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="v0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="v1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="v1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="v2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="v3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="v3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v0_address0">out, 17</column>
                    <column name="v0_address1">out, 17</column>
                    <column name="v0_d0">out, 32</column>
                    <column name="v0_d1">out, 32</column>
                    <column name="v0_q0">in, 32</column>
                    <column name="v0_q1">in, 32</column>
                    <column name="v1_address0">out, 6</column>
                    <column name="v1_address1">out, 6</column>
                    <column name="v1_d0">out, 32</column>
                    <column name="v1_d1">out, 32</column>
                    <column name="v1_q0">in, 32</column>
                    <column name="v1_q1">in, 32</column>
                    <column name="v2_address0">out, 7</column>
                    <column name="v2_address1">out, 7</column>
                    <column name="v2_d0">out, 32</column>
                    <column name="v2_d1">out, 32</column>
                    <column name="v2_q0">in, 32</column>
                    <column name="v2_q1">in, 32</column>
                    <column name="v3_address0">out, 17</column>
                    <column name="v3_address1">out, 17</column>
                    <column name="v3_d0">out, 32</column>
                    <column name="v3_d1">out, 32</column>
                    <column name="v3_q0">in, 32</column>
                    <column name="v3_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float*</column>
                    <column name="v1">in, float*</column>
                    <column name="v2">in, float*</column>
                    <column name="v3">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v0">v0_address0, port, offset</column>
                    <column name="v0">v0_ce0, port, </column>
                    <column name="v0">v0_d0, port, </column>
                    <column name="v0">v0_q0, port, </column>
                    <column name="v0">v0_we0, port, </column>
                    <column name="v0">v0_address1, port, offset</column>
                    <column name="v0">v0_ce1, port, </column>
                    <column name="v0">v0_d1, port, </column>
                    <column name="v0">v0_q1, port, </column>
                    <column name="v0">v0_we1, port, </column>
                    <column name="v1">v1_address0, port, offset</column>
                    <column name="v1">v1_ce0, port, </column>
                    <column name="v1">v1_d0, port, </column>
                    <column name="v1">v1_q0, port, </column>
                    <column name="v1">v1_we0, port, </column>
                    <column name="v1">v1_address1, port, offset</column>
                    <column name="v1">v1_ce1, port, </column>
                    <column name="v1">v1_d1, port, </column>
                    <column name="v1">v1_q1, port, </column>
                    <column name="v1">v1_we1, port, </column>
                    <column name="v2">v2_address0, port, offset</column>
                    <column name="v2">v2_ce0, port, </column>
                    <column name="v2">v2_d0, port, </column>
                    <column name="v2">v2_q0, port, </column>
                    <column name="v2">v2_we0, port, </column>
                    <column name="v2">v2_address1, port, offset</column>
                    <column name="v2">v2_ce1, port, </column>
                    <column name="v2">v2_d1, port, </column>
                    <column name="v2">v2_q1, port, </column>
                    <column name="v2">v2_we1, port, </column>
                    <column name="v3">v3_address0, port, offset</column>
                    <column name="v3">v3_ce0, port, </column>
                    <column name="v3">v3_d0, port, </column>
                    <column name="v3">v3_q0, port, </column>
                    <column name="v3">v3_we0, port, </column>
                    <column name="v3">v3_address1, port, offset</column>
                    <column name="v3">v3_ce1, port, </column>
                    <column name="v3">v3_d1, port, </column>
                    <column name="v3">v3_q1, port, </column>
                    <column name="v3">v3_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="dataflow" location="src/DepthwiseSeparableConvBlock.cpp:23" status="warning" parentFunction="forward" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:28" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:29" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:37" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:38" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:46" status="valid" parentFunction="forward" variable="v13" isDirective="0" options="variable=v13 depth=100352"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:53" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:54" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:75" status="valid" parentFunction="forward" variable="v27" isDirective="0" options="variable=v27 depth=100352"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:80" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:81" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/DepthwiseSeparableConvBlock.cpp:104" status="valid" parentFunction="forward" variable="v39" isDirective="0" options="variable=v39 depth=100352"/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:108" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:109" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/DepthwiseSeparableConvBlock.cpp:125" status="valid" parentFunction="forward" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/DepthwiseSeparableConvBlock.cpp:126" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

