Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  1 23:44:09 2024
| Host         : LAPTOP-END1HUJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clkIn (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: debouncer0/q1_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: debouncer0/q2_reg/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[0]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[10]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[11]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[12]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[13]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[14]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[15]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[16]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[17]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[18]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[19]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[20]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[2]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[3]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[4]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[5]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[6]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[7]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[8]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[9]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[0]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[10]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[11]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[12]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[13]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[14]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[15]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[16]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[17]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[18]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[19]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[20]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[21]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[22]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[23]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[24]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[25]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[26]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[27]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[28]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[29]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[2]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[30]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[31]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[3]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[4]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[5]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[6]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[7]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[8]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[9]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[0]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[10]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[11]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[12]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[13]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[14]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[15]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[16]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[17]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[18]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[19]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[20]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[21]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[22]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[23]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[24]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[25]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[26]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[27]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[28]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[29]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[2]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[30]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[31]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[3]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[4]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[5]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[6]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[7]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[8]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[9]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/chip_sel_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: useg/curdata_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: usegclk/clk_2ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.331        0.000                      0                 1619        0.179        0.000                      0                 1619        3.000        0.000                       0                  1146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
ucpuclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clock_cpu  {0.000 21.739}     43.478          23.000          
  clkfbout_clock_cpu  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ucpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clock_cpu        5.331        0.000                      0                 1619        0.179        0.000                      0                 1619       21.239        0.000                       0                  1142  
  clkfbout_clock_cpu                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ucpuclk/inst/clk_in1
  To Clock:  ucpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ucpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ucpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_cpu
  To Clock:  clk_out1_clock_cpu

Setup :            0  Failing Endpoints,  Worst Slack        5.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.709ns  (logic 5.069ns (32.268%)  route 10.640ns (67.732%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 23.211 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.537    17.310    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.472    23.211    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.078    23.289    
                         clock uncertainty           -0.116    23.173    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.641    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.641    
                         arrival time                         -17.310    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 5.069ns (32.470%)  route 10.542ns (67.530%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 23.220 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.439    17.212    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.481    23.220    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.220    
                         clock uncertainty           -0.116    23.104    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.572    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.572    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.569ns  (logic 5.069ns (32.558%)  route 10.500ns (67.442%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 23.224 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.397    17.170    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.485    23.224    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.224    
                         clock uncertainty           -0.116    23.108    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.576    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.576    
                         arrival time                         -17.170    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 5.069ns (32.944%)  route 10.318ns (67.056%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 23.226 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.214    16.987    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.487    23.226    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.226    
                         clock uncertainty           -0.116    23.110    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.578    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.578    
                         arrival time                         -16.987    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.424ns  (logic 5.069ns (32.864%)  route 10.355ns (67.136%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 23.214 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.252    17.025    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.475    23.214    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.078    23.292    
                         clock uncertainty           -0.116    23.176    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.644    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                         -17.025    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        15.067ns  (logic 5.069ns (33.643%)  route 9.998ns (66.357%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 23.216 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          1.895    16.668    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.477    23.216    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.078    23.294    
                         clock uncertainty           -0.116    23.178    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.646    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.646    
                         arrival time                         -16.668    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        14.773ns  (logic 5.069ns (34.312%)  route 9.704ns (65.688%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 23.215 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          1.601    16.374    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.476    23.215    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.215    
                         clock uncertainty           -0.116    23.099    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.567    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.567    
                         arrival time                         -16.374    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        14.786ns  (logic 5.069ns (34.283%)  route 9.717ns (65.717%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 23.228 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          1.613    16.386    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y9          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.489    23.228    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.228    
                         clock uncertainty           -0.116    23.112    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.580    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                         -16.386    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        14.857ns  (logic 4.471ns (30.094%)  route 10.386ns (69.906%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 23.216 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.910 f  uAlu/p_2_out_carry__2/O[3]
                         net (fo=1, routed)           0.415    11.325    uIFetch/data0[15]
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.306    11.631 f  uIFetch/udata_i_28/O
                         net (fo=1, routed)           0.566    12.197    uIFetch/udata_i_28_n_2
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.321 f  uIFetch/udata_i_3/O
                         net (fo=11, routed)          1.401    13.722    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.124    13.846 r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.611    16.457    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y3          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.477    23.216    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.216    
                         clock uncertainty           -0.116    23.100    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.657    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.657    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu rise@0.000ns)
  Data Path Delay:        14.518ns  (logic 5.069ns (34.916%)  route 9.449ns (65.084%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 23.222 - 21.739 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.600     1.600    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.054 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.650     5.705    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[7]
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.829 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=26, routed)          2.518     8.347    uIFetch/inst[12]
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.471 r  uIFetch/p_2_out_carry_i_1/O
                         net (fo=140, routed)         1.224     9.695    uIFetch/ALUControl[0]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.819 r  uIFetch/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.819    uAlu/S[1]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.369 r  uAlu/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.369    uAlu/p_2_out_carry_n_2
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  uAlu/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.483    uAlu/p_2_out_carry__0_n_2
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  uAlu/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.597    uAlu/p_2_out_carry__1_n_2
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  uAlu/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.711    uAlu/p_2_out_carry__2_n_2
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  uAlu/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.825    uAlu/p_2_out_carry__3_n_2
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  uAlu/p_2_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.939    uAlu/p_2_out_carry__4_n_2
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  uAlu/p_2_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.053    uAlu/p_2_out_carry__5_n_2
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.387 f  uAlu/p_2_out_carry__6/O[1]
                         net (fo=1, routed)           0.495    11.882    uIFetch/data0[29]
    SLICE_X37Y29         LUT6 (Prop_lut6_I0_O)        0.303    12.185 f  uIFetch/udata_i_165/O
                         net (fo=1, routed)           0.615    12.800    uIFetch/udata_i_165_n_2
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.924 f  uIFetch/udata_i_82/O
                         net (fo=3, routed)           0.820    13.744    uIFetch/ALUResult__0[29]
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.868 r  uIFetch/udata_i_22/O
                         net (fo=1, routed)           0.781    14.649    uIFetch/udata_i_22_n_2
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          1.346    16.118    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y2          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    23.197    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        1.483    23.222    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    23.222    
                         clock uncertainty           -0.116    23.106    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    22.574    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.574    
                         arrival time                         -16.118    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.370%)  route 0.113ns (43.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 22.302 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.563    22.302    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X33Y43         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.146    22.448 r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.113    22.561    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X33Y43         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.832    22.571    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X33Y43         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.266    22.305    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.077    22.382    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.382    
                         arrival time                          22.561    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 22.302 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.563    22.302    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X33Y43         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.146    22.448 r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    22.564    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X33Y43         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.832    22.571    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X33Y43         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.266    22.305    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.073    22.378    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.378    
                         arrival time                          22.564    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 22.558 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.552    22.291    uIFetch/lopt
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    22.437 r  uIFetch/pc_reg[0]/Q
                         net (fo=2, routed)           0.067    22.504    uIFetch/pc_reg_n_2_[0]
    SLICE_X47Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    22.628 r  uIFetch/pc_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    22.628    uIFetch/pc_reg[0]_i_2_n_8
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.819    22.558    uIFetch/lopt
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.264    22.294    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.112    22.406    uIFetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.406    
                         arrival time                          22.628    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.354ns  (logic 0.273ns (77.219%)  route 0.081ns (22.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 22.558 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.552    22.291    uIFetch/lopt
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    22.437 r  uIFetch/pc_reg[2]/Q
                         net (fo=17, routed)          0.081    22.517    uIFetch/pc_reg[2]
    SLICE_X47Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    22.644 r  uIFetch/pc_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    22.644    uIFetch/pc_reg[0]_i_2_n_6
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.819    22.558    uIFetch/lopt
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.264    22.294    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.112    22.406    uIFetch/pc_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.406    
                         arrival time                          22.644    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.354ns  (logic 0.273ns (77.038%)  route 0.081ns (22.961%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 22.562 - 21.739 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 22.294 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.555    22.294    uIFetch/lopt
    SLICE_X47Y29         FDRE                                         r  uIFetch/pc_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.146    22.440 r  uIFetch/pc_reg[14]/Q
                         net (fo=10, routed)          0.081    22.521    uIFetch/pc_reg[14]
    SLICE_X47Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    22.648 r  uIFetch/pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.648    uIFetch/pc_reg[12]_i_1_n_6
    SLICE_X47Y29         FDRE                                         r  uIFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.823    22.562    uIFetch/lopt
    SLICE_X47Y29         FDRE                                         r  uIFetch/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.265    22.297    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.112    22.409    uIFetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                        -22.409    
                         arrival time                          22.648    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.357ns  (logic 0.273ns (76.513%)  route 0.084ns (23.487%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.554    22.293    uIFetch/lopt
    SLICE_X47Y27         FDRE                                         r  uIFetch/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.146    22.439 r  uIFetch/pc_reg[6]/Q
                         net (fo=17, routed)          0.084    22.523    uIFetch/pc_reg[6]
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    22.650 r  uIFetch/pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.650    uIFetch/pc_reg[4]_i_1_n_6
    SLICE_X47Y27         FDRE                                         r  uIFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.821    22.560    uIFetch/lopt
    SLICE_X47Y27         FDRE                                         r  uIFetch/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.264    22.296    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.112    22.408    uIFetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                        -22.408    
                         arrival time                          22.650    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.359ns  (logic 0.292ns (81.336%)  route 0.067ns (18.663%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 22.558 - 21.739 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 22.291 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.552    22.291    uIFetch/lopt
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.146    22.437 r  uIFetch/pc_reg[1]/Q
                         net (fo=2, routed)           0.067    22.504    uIFetch/pc_reg_n_2_[1]
    SLICE_X47Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    22.650 r  uIFetch/pc_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    22.650    uIFetch/pc_reg[0]_i_2_n_7
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.819    22.558    uIFetch/lopt
    SLICE_X47Y26         FDRE                                         r  uIFetch/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.264    22.294    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.112    22.406    uIFetch/pc_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.406    
                         arrival time                          22.650    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.365ns  (logic 0.270ns (73.991%)  route 0.095ns (26.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 22.562 - 21.739 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 22.294 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.555    22.294    uIFetch/lopt
    SLICE_X47Y29         FDRE                                         r  uIFetch/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.146    22.440 r  uIFetch/pc_reg[12]/Q
                         net (fo=17, routed)          0.095    22.535    uIFetch/pc_reg[12]
    SLICE_X47Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    22.659 r  uIFetch/pc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.659    uIFetch/pc_reg[12]_i_1_n_8
    SLICE_X47Y29         FDRE                                         r  uIFetch/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.823    22.562    uIFetch/lopt
    SLICE_X47Y29         FDRE                                         r  uIFetch/pc_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.265    22.297    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.112    22.409    uIFetch/pc_reg[13]
  -------------------------------------------------------------------
                         required time                        -22.409    
                         arrival time                          22.659    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.365ns  (logic 0.270ns (73.991%)  route 0.095ns (26.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 22.560 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.554    22.293    uIFetch/lopt
    SLICE_X47Y27         FDRE                                         r  uIFetch/pc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.146    22.439 r  uIFetch/pc_reg[4]/Q
                         net (fo=17, routed)          0.095    22.534    uIFetch/pc_reg[4]
    SLICE_X47Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    22.658 r  uIFetch/pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.658    uIFetch/pc_reg[4]_i_1_n_8
    SLICE_X47Y27         FDRE                                         r  uIFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.821    22.560    uIFetch/lopt
    SLICE_X47Y27         FDRE                                         r  uIFetch/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.264    22.296    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.112    22.408    uIFetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                        -22.408    
                         arrival time                          22.658    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_cpu  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clock_cpu
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_cpu fall@21.739ns - clk_out1_clock_cpu fall@21.739ns)
  Data Path Delay:        0.366ns  (logic 0.270ns (73.824%)  route 0.096ns (26.176%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 22.561 - 21.739 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 22.293 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549    22.288    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.554    22.293    uIFetch/lopt
    SLICE_X47Y28         FDRE                                         r  uIFetch/pc_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.146    22.439 r  uIFetch/pc_reg[8]/Q
                         net (fo=17, routed)          0.096    22.534    uIFetch/pc_reg[8]
    SLICE_X47Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    22.658 r  uIFetch/pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.658    uIFetch/pc_reg[8]_i_1_n_8
    SLICE_X47Y28         FDRE                                         r  uIFetch/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_cpu fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    21.739 f  clkIn_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817    22.556    ucpuclk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    ucpuclk/inst/clk_out1_clock_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  ucpuclk/inst/clkout1_buf/O
                         net (fo=1140, routed)        0.822    22.561    uIFetch/lopt
    SLICE_X47Y28         FDRE                                         r  uIFetch/pc_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.265    22.296    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.112    22.408    uIFetch/pc_reg[9]
  -------------------------------------------------------------------
                         required time                        -22.408    
                         arrival time                          22.658    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_cpu
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { ucpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y1      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y1      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y7      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y7      uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y25     debouncer0/q1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X34Y43     uDecoder/register_reg[29][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X32Y33     uDecoder/register_reg[2][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X32Y33     uDecoder/register_reg[2][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X32Y33     uDecoder/register_reg[2][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X32Y33     uDecoder/register_reg[2][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y42     uDecoder/register_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y42     uDecoder/register_reg[2][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y44     uDecoder/register_reg[2][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y44     uDecoder/register_reg[2][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y29     uDecoder/register_reg[5][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X35Y29     uDecoder/register_reg[5][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y30     uDecoder/rs2Data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y30     uDecoder/register_reg[6][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y30     uDecoder/register_reg[11][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X37Y30     uDecoder/register_reg[6][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X30Y30     uDecoder/register_reg[11][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X33Y30     uDecoder/rs2Data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X36Y30     uDecoder/rs2Data_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X31Y30     uDecoder/register_reg[14][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_cpu
  To Clock:  clkfbout_clock_cpu

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_cpu
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ucpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    ucpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ucpuclk/inst/mmcm_adv_inst/CLKFBOUT



