

================================================================
== Vivado HLS Report for 'Max_Pooling_10x10'
================================================================
* Date:           Fri Aug 28 13:08:05 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Pooling
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.664 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53| 0.530 us | 0.530 us |   53|   53|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       51|       51|        12|         10|          1|     5|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 10, D = 12, States = { 2 4 5 3 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 4 
3 --> 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_9), !map !9"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_8), !map !16"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_7), !map !22"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_6), !map !28"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_5), !map !34"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_4), !map !40"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_3), !map !46"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_2), !map !52"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_1), !map !58"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %ifmap_0), !map !64"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %result) nounwind, !map !70"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @Max_Pooling_10x10_st) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_0, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 27 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_1, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 28 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_2, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 29 'specmemcore' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_3, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 30 'specmemcore' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_4, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 31 'specmemcore' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_5, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 32 'specmemcore' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_6, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 33 'specmemcore' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_7, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 34 'specmemcore' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_8, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 35 'specmemcore' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecMemCore([10 x i32]* %ifmap_9, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 36 'specmemcore' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x i32]* %ifmap_0, [10 x i32]* %ifmap_1, [10 x i32]* %ifmap_2, [10 x i32]* %ifmap_3, [10 x i32]* %ifmap_4, [10 x i32]* %ifmap_5, [10 x i32]* %ifmap_6, [10 x i32]* %ifmap_7, [10 x i32]* %ifmap_8, [10 x i32]* %ifmap_9, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [Pooling/maxPooling_10x10.cpp:2]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i32]* %result, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [Pooling/maxPooling_10x10.cpp:3]   --->   Operation 38 'specmemcore' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i32]* %result, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [Pooling/maxPooling_10x10.cpp:3]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [Pooling/maxPooling_10x10.cpp:5]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ifmap_0_addr = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 41 'getelementptr' 'ifmap_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ifmap_2_addr = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 42 'getelementptr' 'ifmap_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ifmap_4_addr = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 43 'getelementptr' 'ifmap_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ifmap_6_addr = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 44 'getelementptr' 'ifmap_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ifmap_8_addr = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 45 'getelementptr' 'ifmap_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ifmap_0_addr_1 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 46 'getelementptr' 'ifmap_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ifmap_2_addr_1 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 47 'getelementptr' 'ifmap_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ifmap_4_addr_1 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 48 'getelementptr' 'ifmap_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ifmap_6_addr_1 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 49 'getelementptr' 'ifmap_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ifmap_8_addr_1 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 50 'getelementptr' 'ifmap_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ifmap_1_addr = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 51 'getelementptr' 'ifmap_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ifmap_3_addr = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 52 'getelementptr' 'ifmap_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ifmap_5_addr = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 53 'getelementptr' 'ifmap_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ifmap_7_addr = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 54 'getelementptr' 'ifmap_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ifmap_9_addr = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 0" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 55 'getelementptr' 'ifmap_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ifmap_1_addr_1 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 56 'getelementptr' 'ifmap_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ifmap_3_addr_1 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 57 'getelementptr' 'ifmap_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ifmap_5_addr_1 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 58 'getelementptr' 'ifmap_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ifmap_7_addr_1 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 59 'getelementptr' 'ifmap_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ifmap_9_addr_1 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 1" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 60 'getelementptr' 'ifmap_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ifmap_0_addr_2 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 61 'getelementptr' 'ifmap_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ifmap_2_addr_2 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 62 'getelementptr' 'ifmap_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ifmap_4_addr_2 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 63 'getelementptr' 'ifmap_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ifmap_6_addr_2 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 64 'getelementptr' 'ifmap_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ifmap_8_addr_2 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 65 'getelementptr' 'ifmap_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ifmap_0_addr_3 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 66 'getelementptr' 'ifmap_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ifmap_2_addr_3 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 67 'getelementptr' 'ifmap_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ifmap_4_addr_3 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 68 'getelementptr' 'ifmap_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ifmap_6_addr_3 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 69 'getelementptr' 'ifmap_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%ifmap_8_addr_3 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 70 'getelementptr' 'ifmap_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%ifmap_1_addr_2 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 71 'getelementptr' 'ifmap_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ifmap_3_addr_2 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 72 'getelementptr' 'ifmap_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ifmap_5_addr_2 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 73 'getelementptr' 'ifmap_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ifmap_7_addr_2 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 74 'getelementptr' 'ifmap_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ifmap_9_addr_2 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 2" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 75 'getelementptr' 'ifmap_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%ifmap_1_addr_3 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 76 'getelementptr' 'ifmap_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ifmap_3_addr_3 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 77 'getelementptr' 'ifmap_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ifmap_5_addr_3 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 78 'getelementptr' 'ifmap_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ifmap_7_addr_3 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 79 'getelementptr' 'ifmap_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ifmap_9_addr_3 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 3" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 80 'getelementptr' 'ifmap_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ifmap_0_addr_4 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 81 'getelementptr' 'ifmap_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%ifmap_2_addr_4 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 82 'getelementptr' 'ifmap_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ifmap_4_addr_4 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 83 'getelementptr' 'ifmap_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%ifmap_6_addr_4 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 84 'getelementptr' 'ifmap_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%ifmap_8_addr_4 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 85 'getelementptr' 'ifmap_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ifmap_0_addr_5 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 86 'getelementptr' 'ifmap_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%ifmap_2_addr_5 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 87 'getelementptr' 'ifmap_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%ifmap_4_addr_5 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 88 'getelementptr' 'ifmap_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%ifmap_6_addr_5 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 89 'getelementptr' 'ifmap_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%ifmap_8_addr_5 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 90 'getelementptr' 'ifmap_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%ifmap_1_addr_4 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 91 'getelementptr' 'ifmap_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%ifmap_3_addr_4 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 92 'getelementptr' 'ifmap_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%ifmap_5_addr_4 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 93 'getelementptr' 'ifmap_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%ifmap_7_addr_4 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 94 'getelementptr' 'ifmap_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%ifmap_9_addr_4 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 95 'getelementptr' 'ifmap_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%ifmap_1_addr_5 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 96 'getelementptr' 'ifmap_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%ifmap_3_addr_5 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 97 'getelementptr' 'ifmap_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%ifmap_5_addr_5 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 98 'getelementptr' 'ifmap_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%ifmap_7_addr_5 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 99 'getelementptr' 'ifmap_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%ifmap_9_addr_5 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 5" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 100 'getelementptr' 'ifmap_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%ifmap_0_addr_6 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 101 'getelementptr' 'ifmap_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%ifmap_2_addr_6 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 102 'getelementptr' 'ifmap_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%ifmap_4_addr_6 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 103 'getelementptr' 'ifmap_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%ifmap_6_addr_6 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 104 'getelementptr' 'ifmap_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%ifmap_8_addr_6 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 105 'getelementptr' 'ifmap_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%ifmap_0_addr_7 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 106 'getelementptr' 'ifmap_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%ifmap_2_addr_7 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 107 'getelementptr' 'ifmap_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%ifmap_4_addr_7 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 108 'getelementptr' 'ifmap_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%ifmap_6_addr_7 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 109 'getelementptr' 'ifmap_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%ifmap_8_addr_7 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 110 'getelementptr' 'ifmap_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ifmap_1_addr_6 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 111 'getelementptr' 'ifmap_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%ifmap_3_addr_6 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 112 'getelementptr' 'ifmap_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ifmap_5_addr_6 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 113 'getelementptr' 'ifmap_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%ifmap_7_addr_6 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 114 'getelementptr' 'ifmap_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%ifmap_9_addr_6 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 6" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 115 'getelementptr' 'ifmap_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%ifmap_1_addr_7 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 116 'getelementptr' 'ifmap_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%ifmap_3_addr_7 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 117 'getelementptr' 'ifmap_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%ifmap_5_addr_7 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 118 'getelementptr' 'ifmap_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%ifmap_7_addr_7 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 119 'getelementptr' 'ifmap_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%ifmap_9_addr_7 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 7" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 120 'getelementptr' 'ifmap_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%ifmap_0_addr_8 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 121 'getelementptr' 'ifmap_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%ifmap_2_addr_8 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 122 'getelementptr' 'ifmap_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%ifmap_4_addr_8 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 123 'getelementptr' 'ifmap_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%ifmap_6_addr_8 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 124 'getelementptr' 'ifmap_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%ifmap_8_addr_8 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 125 'getelementptr' 'ifmap_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%ifmap_0_addr_9 = getelementptr [10 x i32]* %ifmap_0, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 126 'getelementptr' 'ifmap_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%ifmap_2_addr_9 = getelementptr [10 x i32]* %ifmap_2, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 127 'getelementptr' 'ifmap_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%ifmap_4_addr_9 = getelementptr [10 x i32]* %ifmap_4, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 128 'getelementptr' 'ifmap_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%ifmap_6_addr_9 = getelementptr [10 x i32]* %ifmap_6, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 129 'getelementptr' 'ifmap_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%ifmap_8_addr_9 = getelementptr [10 x i32]* %ifmap_8, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 130 'getelementptr' 'ifmap_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%ifmap_1_addr_8 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 131 'getelementptr' 'ifmap_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%ifmap_3_addr_8 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 132 'getelementptr' 'ifmap_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%ifmap_5_addr_8 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 133 'getelementptr' 'ifmap_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%ifmap_7_addr_8 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 134 'getelementptr' 'ifmap_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%ifmap_9_addr_8 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 8" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 135 'getelementptr' 'ifmap_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%ifmap_1_addr_9 = getelementptr [10 x i32]* %ifmap_1, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 136 'getelementptr' 'ifmap_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ifmap_3_addr_9 = getelementptr [10 x i32]* %ifmap_3, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 137 'getelementptr' 'ifmap_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%ifmap_5_addr_9 = getelementptr [10 x i32]* %ifmap_5, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 138 'getelementptr' 'ifmap_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%ifmap_7_addr_9 = getelementptr [10 x i32]* %ifmap_7, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 139 'getelementptr' 'ifmap_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%ifmap_9_addr_9 = getelementptr [10 x i32]* %ifmap_9, i64 0, i64 9" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 140 'getelementptr' 'ifmap_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.76ns)   --->   "br label %1" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 141 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%indvars_iv = phi i5 [ %add_ln10, %hls_label_0_end ], [ 5, %0 ]" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 142 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %hls_label_0_end ], [ 0, %0 ]"   --->   Operation 143 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%idx_0 = phi i5 [ %indvars_iv, %hls_label_0_end ], [ 0, %0 ]" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 144 'phi' 'idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.30ns)   --->   "%icmp_ln10 = icmp ult i4 %i_0, -6" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 145 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 146 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %hls_label_0_begin, label %3" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (2.32ns)   --->   "%ifmap_6_load = load i32* %ifmap_6_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 148 'load' 'ifmap_6_load' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 149 [2/2] (2.32ns)   --->   "%ifmap_4_load = load i32* %ifmap_4_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 149 'load' 'ifmap_4_load' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 150 [2/2] (2.32ns)   --->   "%ifmap_2_load = load i32* %ifmap_2_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 150 'load' 'ifmap_2_load' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 151 [2/2] (2.32ns)   --->   "%ifmap_0_load = load i32* %ifmap_0_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 151 'load' 'ifmap_0_load' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 152 [2/2] (2.32ns)   --->   "%ifmap_8_load = load i32* %ifmap_8_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 152 'load' 'ifmap_8_load' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln15 = or i4 %i_0, 1" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 153 'or' 'or_ln15' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch229 [
    i4 1, label %branch221
    i4 3, label %branch223
    i4 5, label %branch225
    i4 7, label %branch227
  ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 154 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 155 [2/2] (2.32ns)   --->   "%ifmap_7_load = load i32* %ifmap_7_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 155 'load' 'ifmap_7_load' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 156 [2/2] (2.32ns)   --->   "%ifmap_5_load = load i32* %ifmap_5_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 156 'load' 'ifmap_5_load' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 157 [2/2] (2.32ns)   --->   "%ifmap_3_load = load i32* %ifmap_3_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 157 'load' 'ifmap_3_load' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 158 [2/2] (2.32ns)   --->   "%ifmap_1_load = load i32* %ifmap_1_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 158 'load' 'ifmap_1_load' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 159 [2/2] (2.32ns)   --->   "%ifmap_9_load = load i32* %ifmap_9_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 159 'load' 'ifmap_9_load' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 160 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch239 [
    i4 1, label %branch231
    i4 3, label %branch233
    i4 5, label %branch235
    i4 7, label %branch237
  ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 160 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 161 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch189 [
    i4 1, label %branch181
    i4 3, label %branch183
    i4 5, label %branch185
    i4 7, label %branch187
  ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 161 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 162 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch199 [
    i4 1, label %branch191
    i4 3, label %branch193
    i4 5, label %branch195
    i4 7, label %branch197
  ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 162 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 163 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch149 [
    i4 1, label %branch141
    i4 3, label %branch143
    i4 5, label %branch145
    i4 7, label %branch147
  ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 163 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 164 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch159 [
    i4 1, label %branch151
    i4 3, label %branch153
    i4 5, label %branch155
    i4 7, label %branch157
  ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 164 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 165 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch109 [
    i4 1, label %branch101
    i4 3, label %branch103
    i4 5, label %branch105
    i4 7, label %branch107
  ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 165 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 166 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch119 [
    i4 1, label %branch111
    i4 3, label %branch113
    i4 5, label %branch115
    i4 7, label %branch117
  ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 166 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 167 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch69 [
    i4 1, label %branch61
    i4 3, label %branch63
    i4 5, label %branch65
    i4 7, label %branch67
  ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 167 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_2 : Operation 168 [1/1] (1.30ns)   --->   "switch i4 %or_ln15, label %branch79 [
    i4 1, label %branch71
    i4 3, label %branch73
    i4 5, label %branch75
    i4 7, label %branch77
  ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 168 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>

State 3 <SV = 4> <Delay = 8.66>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %idx_0 to i6" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 169 'zext' 'zext_ln10' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str49) nounwind" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 170 'specregionbegin' 'tmp' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [Pooling/maxPooling_10x10.cpp:11]   --->   Operation 171 'specpipeline' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch218 [
    i4 0, label %branch210
    i4 2, label %branch212
    i4 4, label %branch214
    i4 6, label %branch216
  ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 172 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_3 : Operation 173 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp slt i32 %select_ln14, %phi_ln15" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 173 'icmp' 'icmp_ln15' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.69ns)   --->   "%select_ln15 = select i1 %icmp_ln15, i32 %phi_ln15, i32 %select_ln14" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 174 'select' 'select_ln15' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%phi_ln16 = phi i32 [ %ifmap_1_load_1, %branch231 ], [ %ifmap_3_load_1, %branch233 ], [ %ifmap_5_load_1, %branch235 ], [ %ifmap_7_load_1, %branch237 ], [ %ifmap_9_load_1, %branch239 ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 175 'phi' 'phi_ln16' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp slt i32 %select_ln15, %phi_ln16" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 176 'icmp' 'icmp_ln16' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.69ns)   --->   "%select_ln16 = select i1 %icmp_ln16, i32 %phi_ln16, i32 %select_ln15" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 177 'select' 'select_ln16' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (1.78ns)   --->   "%add_ln17 = add i5 %idx_0, 1" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 178 'add' 'add_ln17' <Predicate = (icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %idx_0 to i64" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 179 'zext' 'zext_ln17' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%result_addr = getelementptr inbounds [25 x i32]* %result, i64 0, i64 %zext_ln17" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 180 'getelementptr' 'result_addr' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (2.32ns)   --->   "store i32 %select_ln16, i32* %result_addr, align 4" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 181 'store' <Predicate = (icmp_ln10)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 182 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch178 [
    i4 0, label %branch170
    i4 2, label %branch172
    i4 4, label %branch174
    i4 6, label %branch176
  ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 182 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_3 : Operation 183 [1/2] (2.32ns)   --->   "%ifmap_6_load_2 = load i32* %ifmap_6_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 183 'load' 'ifmap_6_load_2' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 184 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0381" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 184 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_3 : Operation 185 [1/2] (2.32ns)   --->   "%ifmap_4_load_2 = load i32* %ifmap_4_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 185 'load' 'ifmap_4_load_2' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 186 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0381" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 186 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_3 : Operation 187 [1/2] (2.32ns)   --->   "%ifmap_2_load_2 = load i32* %ifmap_2_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 187 'load' 'ifmap_2_load_2' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 188 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0381" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 188 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_3 : Operation 189 [1/2] (2.32ns)   --->   "%ifmap_0_load_2 = load i32* %ifmap_0_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 189 'load' 'ifmap_0_load_2' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 190 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0381" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 190 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_3 : Operation 191 [1/2] (2.32ns)   --->   "%ifmap_8_load_2 = load i32* %ifmap_8_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 191 'load' 'ifmap_8_load_2' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 192 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0381" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 192 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_3 : Operation 193 [2/2] (2.32ns)   --->   "%ifmap_6_load_3 = load i32* %ifmap_6_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 193 'load' 'ifmap_6_load_3' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 194 [2/2] (2.32ns)   --->   "%ifmap_4_load_3 = load i32* %ifmap_4_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 194 'load' 'ifmap_4_load_3' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 195 [2/2] (2.32ns)   --->   "%ifmap_2_load_3 = load i32* %ifmap_2_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 195 'load' 'ifmap_2_load_3' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 196 [2/2] (2.32ns)   --->   "%ifmap_0_load_3 = load i32* %ifmap_0_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 196 'load' 'ifmap_0_load_3' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 197 [2/2] (2.32ns)   --->   "%ifmap_8_load_3 = load i32* %ifmap_8_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 197 'load' 'ifmap_8_load_3' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 198 [1/2] (2.32ns)   --->   "%ifmap_7_load_2 = load i32* %ifmap_7_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 198 'load' 'ifmap_7_load_2' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 199 [1/1] (1.90ns)   --->   "br label %._crit_edge.1403" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 199 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_3 : Operation 200 [1/2] (2.32ns)   --->   "%ifmap_5_load_2 = load i32* %ifmap_5_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 200 'load' 'ifmap_5_load_2' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 201 [1/1] (1.90ns)   --->   "br label %._crit_edge.1403" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 201 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_3 : Operation 202 [1/2] (2.32ns)   --->   "%ifmap_3_load_2 = load i32* %ifmap_3_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 202 'load' 'ifmap_3_load_2' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 203 [1/1] (1.90ns)   --->   "br label %._crit_edge.1403" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 203 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_3 : Operation 204 [1/2] (2.32ns)   --->   "%ifmap_1_load_2 = load i32* %ifmap_1_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 204 'load' 'ifmap_1_load_2' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 205 [1/1] (1.90ns)   --->   "br label %._crit_edge.1403" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 205 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_3 : Operation 206 [1/2] (2.32ns)   --->   "%ifmap_9_load_2 = load i32* %ifmap_9_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 206 'load' 'ifmap_9_load_2' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 207 [1/1] (1.90ns)   --->   "br label %._crit_edge.1403" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 207 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_3 : Operation 208 [2/2] (2.32ns)   --->   "%ifmap_7_load_3 = load i32* %ifmap_7_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 208 'load' 'ifmap_7_load_3' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 209 [2/2] (2.32ns)   --->   "%ifmap_5_load_3 = load i32* %ifmap_5_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 209 'load' 'ifmap_5_load_3' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 210 [2/2] (2.32ns)   --->   "%ifmap_3_load_3 = load i32* %ifmap_3_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 210 'load' 'ifmap_3_load_3' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 211 [2/2] (2.32ns)   --->   "%ifmap_1_load_3 = load i32* %ifmap_1_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 211 'load' 'ifmap_1_load_3' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 212 [2/2] (2.32ns)   --->   "%ifmap_9_load_3 = load i32* %ifmap_9_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 212 'load' 'ifmap_9_load_3' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 213 [1/2] (2.32ns)   --->   "%ifmap_6_load = load i32* %ifmap_6_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 213 'load' 'ifmap_6_load' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 214 [1/1] (1.90ns)   --->   "br label %2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 214 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_4 : Operation 215 [1/2] (2.32ns)   --->   "%ifmap_4_load = load i32* %ifmap_4_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 215 'load' 'ifmap_4_load' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 216 [1/1] (1.90ns)   --->   "br label %2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 216 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_4 : Operation 217 [1/2] (2.32ns)   --->   "%ifmap_2_load = load i32* %ifmap_2_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 217 'load' 'ifmap_2_load' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 218 [1/1] (1.90ns)   --->   "br label %2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 218 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_4 : Operation 219 [1/2] (2.32ns)   --->   "%ifmap_0_load = load i32* %ifmap_0_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 219 'load' 'ifmap_0_load' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 220 [1/1] (1.90ns)   --->   "br label %2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 220 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_4 : Operation 221 [1/2] (2.32ns)   --->   "%ifmap_8_load = load i32* %ifmap_8_addr, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 221 'load' 'ifmap_8_load' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 222 [1/1] (1.90ns)   --->   "br label %2" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 222 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_4 : Operation 223 [2/2] (2.32ns)   --->   "%ifmap_6_load_1 = load i32* %ifmap_6_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 223 'load' 'ifmap_6_load_1' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 224 [2/2] (2.32ns)   --->   "%ifmap_4_load_1 = load i32* %ifmap_4_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 224 'load' 'ifmap_4_load_1' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 225 [2/2] (2.32ns)   --->   "%ifmap_2_load_1 = load i32* %ifmap_2_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 225 'load' 'ifmap_2_load_1' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 226 [2/2] (2.32ns)   --->   "%ifmap_0_load_1 = load i32* %ifmap_0_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 226 'load' 'ifmap_0_load_1' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 227 [2/2] (2.32ns)   --->   "%ifmap_8_load_1 = load i32* %ifmap_8_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 227 'load' 'ifmap_8_load_1' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 228 [1/2] (2.32ns)   --->   "%ifmap_7_load = load i32* %ifmap_7_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 228 'load' 'ifmap_7_load' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 229 [1/1] (1.90ns)   --->   "br label %._crit_edge.0489" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 229 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_4 : Operation 230 [1/2] (2.32ns)   --->   "%ifmap_5_load = load i32* %ifmap_5_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 230 'load' 'ifmap_5_load' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 231 [1/1] (1.90ns)   --->   "br label %._crit_edge.0489" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 231 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_4 : Operation 232 [1/2] (2.32ns)   --->   "%ifmap_3_load = load i32* %ifmap_3_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 232 'load' 'ifmap_3_load' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 233 [1/1] (1.90ns)   --->   "br label %._crit_edge.0489" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 233 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_4 : Operation 234 [1/2] (2.32ns)   --->   "%ifmap_1_load = load i32* %ifmap_1_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 234 'load' 'ifmap_1_load' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 235 [1/1] (1.90ns)   --->   "br label %._crit_edge.0489" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 235 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_4 : Operation 236 [1/2] (2.32ns)   --->   "%ifmap_9_load = load i32* %ifmap_9_addr, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 236 'load' 'ifmap_9_load' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 237 [1/1] (1.90ns)   --->   "br label %._crit_edge.0489" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 237 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_4 : Operation 238 [2/2] (2.32ns)   --->   "%ifmap_7_load_1 = load i32* %ifmap_7_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 238 'load' 'ifmap_7_load_1' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 239 [2/2] (2.32ns)   --->   "%ifmap_5_load_1 = load i32* %ifmap_5_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 239 'load' 'ifmap_5_load_1' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 240 [2/2] (2.32ns)   --->   "%ifmap_3_load_1 = load i32* %ifmap_3_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 240 'load' 'ifmap_3_load_1' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 241 [2/2] (2.32ns)   --->   "%ifmap_1_load_1 = load i32* %ifmap_1_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 241 'load' 'ifmap_1_load_1' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 242 [2/2] (2.32ns)   --->   "%ifmap_9_load_1 = load i32* %ifmap_9_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 242 'load' 'ifmap_9_load_1' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 5 <SV = 3> <Delay = 7.39>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i32 [ %ifmap_0_load, %branch210 ], [ %ifmap_2_load, %branch212 ], [ %ifmap_4_load, %branch214 ], [ %ifmap_6_load, %branch216 ], [ %ifmap_8_load, %branch218 ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 243 'phi' 'phi_ln13' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch208 [
    i4 0, label %branch200
    i4 2, label %branch202
    i4 4, label %branch204
    i4 6, label %branch206
  ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 244 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_5 : Operation 245 [1/2] (2.32ns)   --->   "%ifmap_6_load_1 = load i32* %ifmap_6_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 245 'load' 'ifmap_6_load_1' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 246 [1/1] (1.90ns)   --->   "br label %._crit_edge.0" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 246 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_5 : Operation 247 [1/2] (2.32ns)   --->   "%ifmap_4_load_1 = load i32* %ifmap_4_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 247 'load' 'ifmap_4_load_1' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 248 [1/1] (1.90ns)   --->   "br label %._crit_edge.0" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 248 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_5 : Operation 249 [1/2] (2.32ns)   --->   "%ifmap_2_load_1 = load i32* %ifmap_2_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 249 'load' 'ifmap_2_load_1' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 250 [1/1] (1.90ns)   --->   "br label %._crit_edge.0" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 250 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_5 : Operation 251 [1/2] (2.32ns)   --->   "%ifmap_0_load_1 = load i32* %ifmap_0_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 251 'load' 'ifmap_0_load_1' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 252 [1/1] (1.90ns)   --->   "br label %._crit_edge.0" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 252 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_5 : Operation 253 [1/2] (2.32ns)   --->   "%ifmap_8_load_1 = load i32* %ifmap_8_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 253 'load' 'ifmap_8_load_1' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 254 [1/1] (1.90ns)   --->   "br label %._crit_edge.0" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 254 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%phi_ln14 = phi i32 [ %ifmap_0_load_1, %branch200 ], [ %ifmap_2_load_1, %branch202 ], [ %ifmap_4_load_1, %branch204 ], [ %ifmap_6_load_1, %branch206 ], [ %ifmap_8_load_1, %branch208 ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 255 'phi' 'phi_ln14' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (2.47ns)   --->   "%icmp_ln14 = icmp slt i32 %phi_ln13, %phi_ln14" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 256 'icmp' 'icmp_ln14' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i32 %phi_ln14, i32 %phi_ln13" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 257 'select' 'select_ln14' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%phi_ln15 = phi i32 [ %ifmap_1_load, %branch221 ], [ %ifmap_3_load, %branch223 ], [ %ifmap_5_load, %branch225 ], [ %ifmap_7_load, %branch227 ], [ %ifmap_9_load, %branch229 ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 258 'phi' 'phi_ln15' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 259 [1/2] (2.32ns)   --->   "%ifmap_7_load_1 = load i32* %ifmap_7_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 259 'load' 'ifmap_7_load_1' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 260 [1/1] (1.90ns)   --->   "br label %._crit_edge1.0511" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 260 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_5 : Operation 261 [1/2] (2.32ns)   --->   "%ifmap_5_load_1 = load i32* %ifmap_5_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 261 'load' 'ifmap_5_load_1' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 262 [1/1] (1.90ns)   --->   "br label %._crit_edge1.0511" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 262 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_5 : Operation 263 [1/2] (2.32ns)   --->   "%ifmap_3_load_1 = load i32* %ifmap_3_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 263 'load' 'ifmap_3_load_1' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 264 [1/1] (1.90ns)   --->   "br label %._crit_edge1.0511" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 264 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_5 : Operation 265 [1/2] (2.32ns)   --->   "%ifmap_1_load_1 = load i32* %ifmap_1_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 265 'load' 'ifmap_1_load_1' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 266 [1/1] (1.90ns)   --->   "br label %._crit_edge1.0511" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 266 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_5 : Operation 267 [1/2] (2.32ns)   --->   "%ifmap_9_load_1 = load i32* %ifmap_9_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 267 'load' 'ifmap_9_load_1' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 268 [1/1] (1.90ns)   --->   "br label %._crit_edge1.0511" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 268 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_5 : Operation 269 [2/2] (2.32ns)   --->   "%ifmap_6_load_2 = load i32* %ifmap_6_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 269 'load' 'ifmap_6_load_2' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 270 [2/2] (2.32ns)   --->   "%ifmap_4_load_2 = load i32* %ifmap_4_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 270 'load' 'ifmap_4_load_2' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 271 [2/2] (2.32ns)   --->   "%ifmap_2_load_2 = load i32* %ifmap_2_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 271 'load' 'ifmap_2_load_2' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 272 [2/2] (2.32ns)   --->   "%ifmap_0_load_2 = load i32* %ifmap_0_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 272 'load' 'ifmap_0_load_2' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 273 [2/2] (2.32ns)   --->   "%ifmap_8_load_2 = load i32* %ifmap_8_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 273 'load' 'ifmap_8_load_2' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 274 [2/2] (2.32ns)   --->   "%ifmap_7_load_2 = load i32* %ifmap_7_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 274 'load' 'ifmap_7_load_2' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 275 [2/2] (2.32ns)   --->   "%ifmap_5_load_2 = load i32* %ifmap_5_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 275 'load' 'ifmap_5_load_2' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 276 [2/2] (2.32ns)   --->   "%ifmap_3_load_2 = load i32* %ifmap_3_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 276 'load' 'ifmap_3_load_2' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 277 [2/2] (2.32ns)   --->   "%ifmap_1_load_2 = load i32* %ifmap_1_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 277 'load' 'ifmap_1_load_2' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 278 [2/2] (2.32ns)   --->   "%ifmap_9_load_2 = load i32* %ifmap_9_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 278 'load' 'ifmap_9_load_2' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 7.39>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%phi_ln13_1 = phi i32 [ %ifmap_0_load_2, %branch170 ], [ %ifmap_2_load_2, %branch172 ], [ %ifmap_4_load_2, %branch174 ], [ %ifmap_6_load_2, %branch176 ], [ %ifmap_8_load_2, %branch178 ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 279 'phi' 'phi_ln13_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch168 [
    i4 0, label %branch160
    i4 2, label %branch162
    i4 4, label %branch164
    i4 6, label %branch166
  ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 280 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_6 : Operation 281 [1/2] (2.32ns)   --->   "%ifmap_6_load_3 = load i32* %ifmap_6_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 281 'load' 'ifmap_6_load_3' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 282 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0359" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 282 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_6 : Operation 283 [1/2] (2.32ns)   --->   "%ifmap_4_load_3 = load i32* %ifmap_4_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 283 'load' 'ifmap_4_load_3' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 284 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0359" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 284 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_6 : Operation 285 [1/2] (2.32ns)   --->   "%ifmap_2_load_3 = load i32* %ifmap_2_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 285 'load' 'ifmap_2_load_3' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 286 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0359" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 286 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_6 : Operation 287 [1/2] (2.32ns)   --->   "%ifmap_0_load_3 = load i32* %ifmap_0_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 287 'load' 'ifmap_0_load_3' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 288 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0359" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 288 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_6 : Operation 289 [1/2] (2.32ns)   --->   "%ifmap_8_load_3 = load i32* %ifmap_8_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 289 'load' 'ifmap_8_load_3' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 290 [1/1] (1.90ns)   --->   "br label %._crit_edge2.0359" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 290 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%phi_ln14_1 = phi i32 [ %ifmap_0_load_3, %branch160 ], [ %ifmap_2_load_3, %branch162 ], [ %ifmap_4_load_3, %branch164 ], [ %ifmap_6_load_3, %branch166 ], [ %ifmap_8_load_3, %branch168 ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 291 'phi' 'phi_ln14_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (2.47ns)   --->   "%icmp_ln14_1 = icmp slt i32 %phi_ln13_1, %phi_ln14_1" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 292 'icmp' 'icmp_ln14_1' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.69ns)   --->   "%select_ln14_1 = select i1 %icmp_ln14_1, i32 %phi_ln14_1, i32 %phi_ln13_1" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 293 'select' 'select_ln14_1' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%phi_ln15_1 = phi i32 [ %ifmap_1_load_2, %branch181 ], [ %ifmap_3_load_2, %branch183 ], [ %ifmap_5_load_2, %branch185 ], [ %ifmap_7_load_2, %branch187 ], [ %ifmap_9_load_2, %branch189 ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 294 'phi' 'phi_ln15_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 295 [1/2] (2.32ns)   --->   "%ifmap_7_load_3 = load i32* %ifmap_7_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 295 'load' 'ifmap_7_load_3' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 296 [1/1] (1.90ns)   --->   "br label %._crit_edge1.1425" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 296 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_6 : Operation 297 [1/2] (2.32ns)   --->   "%ifmap_5_load_3 = load i32* %ifmap_5_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 297 'load' 'ifmap_5_load_3' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 298 [1/1] (1.90ns)   --->   "br label %._crit_edge1.1425" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 298 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_6 : Operation 299 [1/2] (2.32ns)   --->   "%ifmap_3_load_3 = load i32* %ifmap_3_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 299 'load' 'ifmap_3_load_3' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 300 [1/1] (1.90ns)   --->   "br label %._crit_edge1.1425" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 300 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_6 : Operation 301 [1/2] (2.32ns)   --->   "%ifmap_1_load_3 = load i32* %ifmap_1_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 301 'load' 'ifmap_1_load_3' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 302 [1/1] (1.90ns)   --->   "br label %._crit_edge1.1425" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 302 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_6 : Operation 303 [1/2] (2.32ns)   --->   "%ifmap_9_load_3 = load i32* %ifmap_9_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 303 'load' 'ifmap_9_load_3' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 304 [1/1] (1.90ns)   --->   "br label %._crit_edge1.1425" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 304 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_6 : Operation 305 [2/2] (2.32ns)   --->   "%ifmap_6_load_4 = load i32* %ifmap_6_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 305 'load' 'ifmap_6_load_4' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 306 [2/2] (2.32ns)   --->   "%ifmap_4_load_4 = load i32* %ifmap_4_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 306 'load' 'ifmap_4_load_4' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 307 [2/2] (2.32ns)   --->   "%ifmap_2_load_4 = load i32* %ifmap_2_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 307 'load' 'ifmap_2_load_4' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 308 [2/2] (2.32ns)   --->   "%ifmap_0_load_4 = load i32* %ifmap_0_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 308 'load' 'ifmap_0_load_4' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 309 [2/2] (2.32ns)   --->   "%ifmap_8_load_4 = load i32* %ifmap_8_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 309 'load' 'ifmap_8_load_4' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 310 [2/2] (2.32ns)   --->   "%ifmap_7_load_4 = load i32* %ifmap_7_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 310 'load' 'ifmap_7_load_4' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 311 [2/2] (2.32ns)   --->   "%ifmap_5_load_4 = load i32* %ifmap_5_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 311 'load' 'ifmap_5_load_4' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 312 [2/2] (2.32ns)   --->   "%ifmap_3_load_4 = load i32* %ifmap_3_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 312 'load' 'ifmap_3_load_4' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 313 [2/2] (2.32ns)   --->   "%ifmap_1_load_4 = load i32* %ifmap_1_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 313 'load' 'ifmap_1_load_4' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 314 [2/2] (2.32ns)   --->   "%ifmap_9_load_4 = load i32* %ifmap_9_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 314 'load' 'ifmap_9_load_4' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 8.66>
ST_7 : Operation 315 [1/1] (2.47ns)   --->   "%icmp_ln15_1 = icmp slt i32 %select_ln14_1, %phi_ln15_1" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 315 'icmp' 'icmp_ln15_1' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.69ns)   --->   "%select_ln15_1 = select i1 %icmp_ln15_1, i32 %phi_ln15_1, i32 %select_ln14_1" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 316 'select' 'select_ln15_1' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%phi_ln16_1 = phi i32 [ %ifmap_1_load_3, %branch191 ], [ %ifmap_3_load_3, %branch193 ], [ %ifmap_5_load_3, %branch195 ], [ %ifmap_7_load_3, %branch197 ], [ %ifmap_9_load_3, %branch199 ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 317 'phi' 'phi_ln16_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (2.47ns)   --->   "%icmp_ln16_1 = icmp slt i32 %select_ln15_1, %phi_ln16_1" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 318 'icmp' 'icmp_ln16_1' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.69ns)   --->   "%select_ln16_1 = select i1 %icmp_ln16_1, i32 %phi_ln16_1, i32 %select_ln15_1" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 319 'select' 'select_ln16_1' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i5 %add_ln17 to i64" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 320 'zext' 'zext_ln17_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr inbounds [25 x i32]* %result, i64 0, i64 %zext_ln17_1" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 321 'getelementptr' 'result_addr_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (2.32ns)   --->   "store i32 %select_ln16_1, i32* %result_addr_1, align 4" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 322 'store' <Predicate = (icmp_ln10)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 323 [1/2] (2.32ns)   --->   "%ifmap_6_load_4 = load i32* %ifmap_6_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 323 'load' 'ifmap_6_load_4' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 324 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1293" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 324 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_7 : Operation 325 [1/2] (2.32ns)   --->   "%ifmap_4_load_4 = load i32* %ifmap_4_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 325 'load' 'ifmap_4_load_4' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 326 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1293" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 326 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_7 : Operation 327 [1/2] (2.32ns)   --->   "%ifmap_2_load_4 = load i32* %ifmap_2_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 327 'load' 'ifmap_2_load_4' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 328 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1293" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 328 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_7 : Operation 329 [1/2] (2.32ns)   --->   "%ifmap_0_load_4 = load i32* %ifmap_0_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 329 'load' 'ifmap_0_load_4' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 330 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1293" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 330 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_7 : Operation 331 [1/2] (2.32ns)   --->   "%ifmap_8_load_4 = load i32* %ifmap_8_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 331 'load' 'ifmap_8_load_4' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 332 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1293" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 332 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_7 : Operation 333 [2/2] (2.32ns)   --->   "%ifmap_6_load_5 = load i32* %ifmap_6_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 333 'load' 'ifmap_6_load_5' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 334 [2/2] (2.32ns)   --->   "%ifmap_4_load_5 = load i32* %ifmap_4_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 334 'load' 'ifmap_4_load_5' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 335 [2/2] (2.32ns)   --->   "%ifmap_2_load_5 = load i32* %ifmap_2_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 335 'load' 'ifmap_2_load_5' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 336 [2/2] (2.32ns)   --->   "%ifmap_0_load_5 = load i32* %ifmap_0_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 336 'load' 'ifmap_0_load_5' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 337 [2/2] (2.32ns)   --->   "%ifmap_8_load_5 = load i32* %ifmap_8_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 337 'load' 'ifmap_8_load_5' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 338 [1/2] (2.32ns)   --->   "%ifmap_7_load_4 = load i32* %ifmap_7_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 338 'load' 'ifmap_7_load_4' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 339 [1/1] (1.90ns)   --->   "br label %._crit_edge.2315" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 339 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_7 : Operation 340 [1/2] (2.32ns)   --->   "%ifmap_5_load_4 = load i32* %ifmap_5_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 340 'load' 'ifmap_5_load_4' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 341 [1/1] (1.90ns)   --->   "br label %._crit_edge.2315" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 341 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_7 : Operation 342 [1/2] (2.32ns)   --->   "%ifmap_3_load_4 = load i32* %ifmap_3_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 342 'load' 'ifmap_3_load_4' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 343 [1/1] (1.90ns)   --->   "br label %._crit_edge.2315" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 343 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_7 : Operation 344 [1/2] (2.32ns)   --->   "%ifmap_1_load_4 = load i32* %ifmap_1_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 344 'load' 'ifmap_1_load_4' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 345 [1/1] (1.90ns)   --->   "br label %._crit_edge.2315" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 345 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_7 : Operation 346 [1/2] (2.32ns)   --->   "%ifmap_9_load_4 = load i32* %ifmap_9_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 346 'load' 'ifmap_9_load_4' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 347 [1/1] (1.90ns)   --->   "br label %._crit_edge.2315" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 347 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_7 : Operation 348 [2/2] (2.32ns)   --->   "%ifmap_7_load_5 = load i32* %ifmap_7_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 348 'load' 'ifmap_7_load_5' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 349 [2/2] (2.32ns)   --->   "%ifmap_5_load_5 = load i32* %ifmap_5_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 349 'load' 'ifmap_5_load_5' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 350 [2/2] (2.32ns)   --->   "%ifmap_3_load_5 = load i32* %ifmap_3_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 350 'load' 'ifmap_3_load_5' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 351 [2/2] (2.32ns)   --->   "%ifmap_1_load_5 = load i32* %ifmap_1_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 351 'load' 'ifmap_1_load_5' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 352 [2/2] (2.32ns)   --->   "%ifmap_9_load_5 = load i32* %ifmap_9_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 352 'load' 'ifmap_9_load_5' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 7.39>
ST_8 : Operation 353 [1/1] (0.00ns)   --->   "%phi_ln13_2 = phi i32 [ %ifmap_0_load_4, %branch130 ], [ %ifmap_2_load_4, %branch132 ], [ %ifmap_4_load_4, %branch134 ], [ %ifmap_6_load_4, %branch136 ], [ %ifmap_8_load_4, %branch138 ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 353 'phi' 'phi_ln13_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 354 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch128 [
    i4 0, label %branch120
    i4 2, label %branch122
    i4 4, label %branch124
    i4 6, label %branch126
  ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 354 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_8 : Operation 355 [1/2] (2.32ns)   --->   "%ifmap_6_load_5 = load i32* %ifmap_6_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 355 'load' 'ifmap_6_load_5' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 356 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1271" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 356 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_8 : Operation 357 [1/2] (2.32ns)   --->   "%ifmap_4_load_5 = load i32* %ifmap_4_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 357 'load' 'ifmap_4_load_5' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 358 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1271" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 358 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_8 : Operation 359 [1/2] (2.32ns)   --->   "%ifmap_2_load_5 = load i32* %ifmap_2_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 359 'load' 'ifmap_2_load_5' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 360 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1271" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 360 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_8 : Operation 361 [1/2] (2.32ns)   --->   "%ifmap_0_load_5 = load i32* %ifmap_0_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 361 'load' 'ifmap_0_load_5' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 362 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1271" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 362 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_8 : Operation 363 [1/2] (2.32ns)   --->   "%ifmap_8_load_5 = load i32* %ifmap_8_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 363 'load' 'ifmap_8_load_5' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 364 [1/1] (1.90ns)   --->   "br label %._crit_edge2.1271" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 364 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%phi_ln14_2 = phi i32 [ %ifmap_0_load_5, %branch120 ], [ %ifmap_2_load_5, %branch122 ], [ %ifmap_4_load_5, %branch124 ], [ %ifmap_6_load_5, %branch126 ], [ %ifmap_8_load_5, %branch128 ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 365 'phi' 'phi_ln14_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (2.47ns)   --->   "%icmp_ln14_2 = icmp slt i32 %phi_ln13_2, %phi_ln14_2" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 366 'icmp' 'icmp_ln14_2' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [1/1] (0.69ns)   --->   "%select_ln14_2 = select i1 %icmp_ln14_2, i32 %phi_ln14_2, i32 %phi_ln13_2" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 367 'select' 'select_ln14_2' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%phi_ln15_2 = phi i32 [ %ifmap_1_load_4, %branch141 ], [ %ifmap_3_load_4, %branch143 ], [ %ifmap_5_load_4, %branch145 ], [ %ifmap_7_load_4, %branch147 ], [ %ifmap_9_load_4, %branch149 ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 368 'phi' 'phi_ln15_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 369 [1/2] (2.32ns)   --->   "%ifmap_7_load_5 = load i32* %ifmap_7_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 369 'load' 'ifmap_7_load_5' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 370 [1/1] (1.90ns)   --->   "br label %._crit_edge1.2337" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 370 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_8 : Operation 371 [1/2] (2.32ns)   --->   "%ifmap_5_load_5 = load i32* %ifmap_5_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 371 'load' 'ifmap_5_load_5' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 372 [1/1] (1.90ns)   --->   "br label %._crit_edge1.2337" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 372 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_8 : Operation 373 [1/2] (2.32ns)   --->   "%ifmap_3_load_5 = load i32* %ifmap_3_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 373 'load' 'ifmap_3_load_5' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 374 [1/1] (1.90ns)   --->   "br label %._crit_edge1.2337" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 374 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_8 : Operation 375 [1/2] (2.32ns)   --->   "%ifmap_1_load_5 = load i32* %ifmap_1_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 375 'load' 'ifmap_1_load_5' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 376 [1/1] (1.90ns)   --->   "br label %._crit_edge1.2337" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 376 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_8 : Operation 377 [1/2] (2.32ns)   --->   "%ifmap_9_load_5 = load i32* %ifmap_9_addr_5, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 377 'load' 'ifmap_9_load_5' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 378 [1/1] (1.90ns)   --->   "br label %._crit_edge1.2337" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 378 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_8 : Operation 379 [2/2] (2.32ns)   --->   "%ifmap_6_load_6 = load i32* %ifmap_6_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 379 'load' 'ifmap_6_load_6' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 380 [2/2] (2.32ns)   --->   "%ifmap_4_load_6 = load i32* %ifmap_4_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 380 'load' 'ifmap_4_load_6' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 381 [2/2] (2.32ns)   --->   "%ifmap_2_load_6 = load i32* %ifmap_2_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 381 'load' 'ifmap_2_load_6' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 382 [2/2] (2.32ns)   --->   "%ifmap_0_load_6 = load i32* %ifmap_0_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 382 'load' 'ifmap_0_load_6' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 383 [2/2] (2.32ns)   --->   "%ifmap_8_load_6 = load i32* %ifmap_8_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 383 'load' 'ifmap_8_load_6' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 384 [2/2] (2.32ns)   --->   "%ifmap_7_load_6 = load i32* %ifmap_7_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 384 'load' 'ifmap_7_load_6' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 385 [2/2] (2.32ns)   --->   "%ifmap_5_load_6 = load i32* %ifmap_5_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 385 'load' 'ifmap_5_load_6' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 386 [2/2] (2.32ns)   --->   "%ifmap_3_load_6 = load i32* %ifmap_3_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 386 'load' 'ifmap_3_load_6' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 387 [2/2] (2.32ns)   --->   "%ifmap_1_load_6 = load i32* %ifmap_1_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 387 'load' 'ifmap_1_load_6' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 388 [2/2] (2.32ns)   --->   "%ifmap_9_load_6 = load i32* %ifmap_9_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 388 'load' 'ifmap_9_load_6' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 8.66>
ST_9 : Operation 389 [1/1] (1.78ns)   --->   "%add_ln17_1 = add i6 %zext_ln10, 2" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 389 'add' 'add_ln17_1' <Predicate = (icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 390 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch138 [
    i4 0, label %branch130
    i4 2, label %branch132
    i4 4, label %branch134
    i4 6, label %branch136
  ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 390 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_9 : Operation 391 [1/1] (2.47ns)   --->   "%icmp_ln15_2 = icmp slt i32 %select_ln14_2, %phi_ln15_2" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 391 'icmp' 'icmp_ln15_2' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [1/1] (0.69ns)   --->   "%select_ln15_2 = select i1 %icmp_ln15_2, i32 %phi_ln15_2, i32 %select_ln14_2" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 392 'select' 'select_ln15_2' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%phi_ln16_2 = phi i32 [ %ifmap_1_load_5, %branch151 ], [ %ifmap_3_load_5, %branch153 ], [ %ifmap_5_load_5, %branch155 ], [ %ifmap_7_load_5, %branch157 ], [ %ifmap_9_load_5, %branch159 ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 393 'phi' 'phi_ln16_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (2.47ns)   --->   "%icmp_ln16_2 = icmp slt i32 %select_ln15_2, %phi_ln16_2" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 394 'icmp' 'icmp_ln16_2' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 395 [1/1] (0.69ns)   --->   "%select_ln16_2 = select i1 %icmp_ln16_2, i32 %phi_ln16_2, i32 %select_ln15_2" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 395 'select' 'select_ln16_2' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i6 %add_ln17_1 to i64" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 396 'zext' 'zext_ln17_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr inbounds [25 x i32]* %result, i64 0, i64 %zext_ln17_2" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 397 'getelementptr' 'result_addr_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (2.32ns)   --->   "store i32 %select_ln16_2, i32* %result_addr_2, align 4" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 398 'store' <Predicate = (icmp_ln10)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 399 [1/2] (2.32ns)   --->   "%ifmap_6_load_6 = load i32* %ifmap_6_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 399 'load' 'ifmap_6_load_6' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 400 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2205" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 400 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_9 : Operation 401 [1/2] (2.32ns)   --->   "%ifmap_4_load_6 = load i32* %ifmap_4_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 401 'load' 'ifmap_4_load_6' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 402 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2205" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 402 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_9 : Operation 403 [1/2] (2.32ns)   --->   "%ifmap_2_load_6 = load i32* %ifmap_2_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 403 'load' 'ifmap_2_load_6' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 404 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2205" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 404 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_9 : Operation 405 [1/2] (2.32ns)   --->   "%ifmap_0_load_6 = load i32* %ifmap_0_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 405 'load' 'ifmap_0_load_6' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 406 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2205" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 406 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_9 : Operation 407 [1/2] (2.32ns)   --->   "%ifmap_8_load_6 = load i32* %ifmap_8_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 407 'load' 'ifmap_8_load_6' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 408 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2205" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 408 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_9 : Operation 409 [2/2] (2.32ns)   --->   "%ifmap_6_load_7 = load i32* %ifmap_6_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 409 'load' 'ifmap_6_load_7' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 410 [2/2] (2.32ns)   --->   "%ifmap_4_load_7 = load i32* %ifmap_4_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 410 'load' 'ifmap_4_load_7' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 411 [2/2] (2.32ns)   --->   "%ifmap_2_load_7 = load i32* %ifmap_2_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 411 'load' 'ifmap_2_load_7' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 412 [2/2] (2.32ns)   --->   "%ifmap_0_load_7 = load i32* %ifmap_0_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 412 'load' 'ifmap_0_load_7' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 413 [2/2] (2.32ns)   --->   "%ifmap_8_load_7 = load i32* %ifmap_8_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 413 'load' 'ifmap_8_load_7' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 414 [1/2] (2.32ns)   --->   "%ifmap_7_load_6 = load i32* %ifmap_7_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 414 'load' 'ifmap_7_load_6' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 415 [1/1] (1.90ns)   --->   "br label %._crit_edge.3227" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 415 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_9 : Operation 416 [1/2] (2.32ns)   --->   "%ifmap_5_load_6 = load i32* %ifmap_5_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 416 'load' 'ifmap_5_load_6' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 417 [1/1] (1.90ns)   --->   "br label %._crit_edge.3227" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 417 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_9 : Operation 418 [1/2] (2.32ns)   --->   "%ifmap_3_load_6 = load i32* %ifmap_3_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 418 'load' 'ifmap_3_load_6' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 419 [1/1] (1.90ns)   --->   "br label %._crit_edge.3227" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 419 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_9 : Operation 420 [1/2] (2.32ns)   --->   "%ifmap_1_load_6 = load i32* %ifmap_1_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 420 'load' 'ifmap_1_load_6' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 421 [1/1] (1.90ns)   --->   "br label %._crit_edge.3227" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 421 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_9 : Operation 422 [1/2] (2.32ns)   --->   "%ifmap_9_load_6 = load i32* %ifmap_9_addr_6, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 422 'load' 'ifmap_9_load_6' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 423 [1/1] (1.90ns)   --->   "br label %._crit_edge.3227" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 423 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_9 : Operation 424 [2/2] (2.32ns)   --->   "%ifmap_7_load_7 = load i32* %ifmap_7_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 424 'load' 'ifmap_7_load_7' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 425 [2/2] (2.32ns)   --->   "%ifmap_5_load_7 = load i32* %ifmap_5_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 425 'load' 'ifmap_5_load_7' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 426 [2/2] (2.32ns)   --->   "%ifmap_3_load_7 = load i32* %ifmap_3_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 426 'load' 'ifmap_3_load_7' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 427 [2/2] (2.32ns)   --->   "%ifmap_1_load_7 = load i32* %ifmap_1_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 427 'load' 'ifmap_1_load_7' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 428 [2/2] (2.32ns)   --->   "%ifmap_9_load_7 = load i32* %ifmap_9_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 428 'load' 'ifmap_9_load_7' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 7.39>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%phi_ln13_3 = phi i32 [ %ifmap_0_load_6, %branch90 ], [ %ifmap_2_load_6, %branch92 ], [ %ifmap_4_load_6, %branch94 ], [ %ifmap_6_load_6, %branch96 ], [ %ifmap_8_load_6, %branch98 ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 429 'phi' 'phi_ln13_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch88 [
    i4 0, label %branch80
    i4 2, label %branch82
    i4 4, label %branch84
    i4 6, label %branch86
  ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 430 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_10 : Operation 431 [1/2] (2.32ns)   --->   "%ifmap_6_load_7 = load i32* %ifmap_6_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 431 'load' 'ifmap_6_load_7' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 432 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2183" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 432 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_10 : Operation 433 [1/2] (2.32ns)   --->   "%ifmap_4_load_7 = load i32* %ifmap_4_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 433 'load' 'ifmap_4_load_7' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 434 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2183" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 434 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_10 : Operation 435 [1/2] (2.32ns)   --->   "%ifmap_2_load_7 = load i32* %ifmap_2_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 435 'load' 'ifmap_2_load_7' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 436 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2183" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 436 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_10 : Operation 437 [1/2] (2.32ns)   --->   "%ifmap_0_load_7 = load i32* %ifmap_0_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 437 'load' 'ifmap_0_load_7' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 438 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2183" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 438 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_10 : Operation 439 [1/2] (2.32ns)   --->   "%ifmap_8_load_7 = load i32* %ifmap_8_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 439 'load' 'ifmap_8_load_7' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 440 [1/1] (1.90ns)   --->   "br label %._crit_edge2.2183" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 440 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%phi_ln14_3 = phi i32 [ %ifmap_0_load_7, %branch80 ], [ %ifmap_2_load_7, %branch82 ], [ %ifmap_4_load_7, %branch84 ], [ %ifmap_6_load_7, %branch86 ], [ %ifmap_8_load_7, %branch88 ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 441 'phi' 'phi_ln14_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 442 [1/1] (2.47ns)   --->   "%icmp_ln14_3 = icmp slt i32 %phi_ln13_3, %phi_ln14_3" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 442 'icmp' 'icmp_ln14_3' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/1] (0.69ns)   --->   "%select_ln14_3 = select i1 %icmp_ln14_3, i32 %phi_ln14_3, i32 %phi_ln13_3" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 443 'select' 'select_ln14_3' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%phi_ln15_3 = phi i32 [ %ifmap_1_load_6, %branch101 ], [ %ifmap_3_load_6, %branch103 ], [ %ifmap_5_load_6, %branch105 ], [ %ifmap_7_load_6, %branch107 ], [ %ifmap_9_load_6, %branch109 ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 444 'phi' 'phi_ln15_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 445 [1/2] (2.32ns)   --->   "%ifmap_7_load_7 = load i32* %ifmap_7_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 445 'load' 'ifmap_7_load_7' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 446 [1/1] (1.90ns)   --->   "br label %._crit_edge1.3249" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 446 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_10 : Operation 447 [1/2] (2.32ns)   --->   "%ifmap_5_load_7 = load i32* %ifmap_5_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 447 'load' 'ifmap_5_load_7' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 448 [1/1] (1.90ns)   --->   "br label %._crit_edge1.3249" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 448 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_10 : Operation 449 [1/2] (2.32ns)   --->   "%ifmap_3_load_7 = load i32* %ifmap_3_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 449 'load' 'ifmap_3_load_7' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 450 [1/1] (1.90ns)   --->   "br label %._crit_edge1.3249" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 450 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_10 : Operation 451 [1/2] (2.32ns)   --->   "%ifmap_1_load_7 = load i32* %ifmap_1_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 451 'load' 'ifmap_1_load_7' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 452 [1/1] (1.90ns)   --->   "br label %._crit_edge1.3249" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 452 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_10 : Operation 453 [1/2] (2.32ns)   --->   "%ifmap_9_load_7 = load i32* %ifmap_9_addr_7, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 453 'load' 'ifmap_9_load_7' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 454 [1/1] (1.90ns)   --->   "br label %._crit_edge1.3249" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 454 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_10 : Operation 455 [2/2] (2.32ns)   --->   "%ifmap_6_load_8 = load i32* %ifmap_6_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 455 'load' 'ifmap_6_load_8' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 456 [2/2] (2.32ns)   --->   "%ifmap_4_load_8 = load i32* %ifmap_4_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 456 'load' 'ifmap_4_load_8' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 457 [2/2] (2.32ns)   --->   "%ifmap_2_load_8 = load i32* %ifmap_2_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 457 'load' 'ifmap_2_load_8' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 458 [2/2] (2.32ns)   --->   "%ifmap_0_load_8 = load i32* %ifmap_0_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 458 'load' 'ifmap_0_load_8' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 459 [2/2] (2.32ns)   --->   "%ifmap_8_load_8 = load i32* %ifmap_8_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 459 'load' 'ifmap_8_load_8' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 460 [2/2] (2.32ns)   --->   "%ifmap_7_load_8 = load i32* %ifmap_7_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 460 'load' 'ifmap_7_load_8' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 461 [2/2] (2.32ns)   --->   "%ifmap_5_load_8 = load i32* %ifmap_5_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 461 'load' 'ifmap_5_load_8' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 462 [2/2] (2.32ns)   --->   "%ifmap_3_load_8 = load i32* %ifmap_3_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 462 'load' 'ifmap_3_load_8' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 463 [2/2] (2.32ns)   --->   "%ifmap_1_load_8 = load i32* %ifmap_1_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 463 'load' 'ifmap_1_load_8' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 464 [2/2] (2.32ns)   --->   "%ifmap_9_load_8 = load i32* %ifmap_9_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 464 'load' 'ifmap_9_load_8' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 8.66>
ST_11 : Operation 465 [1/1] (1.78ns)   --->   "%add_ln17_2 = add i6 %zext_ln10, 3" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 465 'add' 'add_ln17_2' <Predicate = (icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 466 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch98 [
    i4 0, label %branch90
    i4 2, label %branch92
    i4 4, label %branch94
    i4 6, label %branch96
  ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 466 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_11 : Operation 467 [1/1] (2.47ns)   --->   "%icmp_ln15_3 = icmp slt i32 %select_ln14_3, %phi_ln15_3" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 467 'icmp' 'icmp_ln15_3' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 468 [1/1] (0.69ns)   --->   "%select_ln15_3 = select i1 %icmp_ln15_3, i32 %phi_ln15_3, i32 %select_ln14_3" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 468 'select' 'select_ln15_3' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%phi_ln16_3 = phi i32 [ %ifmap_1_load_7, %branch111 ], [ %ifmap_3_load_7, %branch113 ], [ %ifmap_5_load_7, %branch115 ], [ %ifmap_7_load_7, %branch117 ], [ %ifmap_9_load_7, %branch119 ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 469 'phi' 'phi_ln16_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (2.47ns)   --->   "%icmp_ln16_3 = icmp slt i32 %select_ln15_3, %phi_ln16_3" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 470 'icmp' 'icmp_ln16_3' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 471 [1/1] (0.69ns)   --->   "%select_ln16_3 = select i1 %icmp_ln16_3, i32 %phi_ln16_3, i32 %select_ln15_3" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 471 'select' 'select_ln16_3' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 472 [1/1] (1.78ns)   --->   "%add_ln17_3 = add i6 %zext_ln10, 4" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 472 'add' 'add_ln17_3' <Predicate = (icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i6 %add_ln17_2 to i64" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 473 'zext' 'zext_ln17_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%result_addr_3 = getelementptr inbounds [25 x i32]* %result, i64 0, i64 %zext_ln17_3" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 474 'getelementptr' 'result_addr_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (2.32ns)   --->   "store i32 %select_ln16_3, i32* %result_addr_3, align 4" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 475 'store' <Predicate = (icmp_ln10)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 476 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch58 [
    i4 0, label %branch50
    i4 2, label %branch52
    i4 4, label %branch54
    i4 6, label %branch56
  ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 476 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_11 : Operation 477 [1/2] (2.32ns)   --->   "%ifmap_6_load_8 = load i32* %ifmap_6_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 477 'load' 'ifmap_6_load_8' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 478 [1/1] (1.90ns)   --->   "br label %._crit_edge2.3117" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 478 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_11 : Operation 479 [1/2] (2.32ns)   --->   "%ifmap_4_load_8 = load i32* %ifmap_4_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 479 'load' 'ifmap_4_load_8' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 480 [1/1] (1.90ns)   --->   "br label %._crit_edge2.3117" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 480 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_11 : Operation 481 [1/2] (2.32ns)   --->   "%ifmap_2_load_8 = load i32* %ifmap_2_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 481 'load' 'ifmap_2_load_8' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 482 [1/1] (1.90ns)   --->   "br label %._crit_edge2.3117" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 482 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_11 : Operation 483 [1/2] (2.32ns)   --->   "%ifmap_0_load_8 = load i32* %ifmap_0_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 483 'load' 'ifmap_0_load_8' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 484 [1/1] (1.90ns)   --->   "br label %._crit_edge2.3117" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 484 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_11 : Operation 485 [1/2] (2.32ns)   --->   "%ifmap_8_load_8 = load i32* %ifmap_8_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 485 'load' 'ifmap_8_load_8' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 486 [1/1] (1.90ns)   --->   "br label %._crit_edge2.3117" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 486 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_11 : Operation 487 [1/1] (1.30ns)   --->   "switch i4 %i_0, label %branch48 [
    i4 0, label %branch40
    i4 2, label %branch42
    i4 4, label %branch44
    i4 6, label %branch46
  ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 487 'switch' <Predicate = (icmp_ln10)> <Delay = 1.30>
ST_11 : Operation 488 [2/2] (2.32ns)   --->   "%ifmap_6_load_9 = load i32* %ifmap_6_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 488 'load' 'ifmap_6_load_9' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 489 [2/2] (2.32ns)   --->   "%ifmap_4_load_9 = load i32* %ifmap_4_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 489 'load' 'ifmap_4_load_9' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 490 [2/2] (2.32ns)   --->   "%ifmap_2_load_9 = load i32* %ifmap_2_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 490 'load' 'ifmap_2_load_9' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 491 [2/2] (2.32ns)   --->   "%ifmap_0_load_9 = load i32* %ifmap_0_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 491 'load' 'ifmap_0_load_9' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 492 [2/2] (2.32ns)   --->   "%ifmap_8_load_9 = load i32* %ifmap_8_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 492 'load' 'ifmap_8_load_9' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 493 [1/2] (2.32ns)   --->   "%ifmap_7_load_8 = load i32* %ifmap_7_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 493 'load' 'ifmap_7_load_8' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 494 [1/1] (1.90ns)   --->   "br label %._crit_edge.4139" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 494 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_11 : Operation 495 [1/2] (2.32ns)   --->   "%ifmap_5_load_8 = load i32* %ifmap_5_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 495 'load' 'ifmap_5_load_8' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 496 [1/1] (1.90ns)   --->   "br label %._crit_edge.4139" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 496 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_11 : Operation 497 [1/2] (2.32ns)   --->   "%ifmap_3_load_8 = load i32* %ifmap_3_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 497 'load' 'ifmap_3_load_8' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 498 [1/1] (1.90ns)   --->   "br label %._crit_edge.4139" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 498 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_11 : Operation 499 [1/2] (2.32ns)   --->   "%ifmap_1_load_8 = load i32* %ifmap_1_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 499 'load' 'ifmap_1_load_8' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 500 [1/1] (1.90ns)   --->   "br label %._crit_edge.4139" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 500 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_11 : Operation 501 [1/2] (2.32ns)   --->   "%ifmap_9_load_8 = load i32* %ifmap_9_addr_8, align 4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 501 'load' 'ifmap_9_load_8' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 502 [1/1] (1.90ns)   --->   "br label %._crit_edge.4139" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 502 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>
ST_11 : Operation 503 [2/2] (2.32ns)   --->   "%ifmap_7_load_9 = load i32* %ifmap_7_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 503 'load' 'ifmap_7_load_9' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 504 [2/2] (2.32ns)   --->   "%ifmap_5_load_9 = load i32* %ifmap_5_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 504 'load' 'ifmap_5_load_9' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 505 [2/2] (2.32ns)   --->   "%ifmap_3_load_9 = load i32* %ifmap_3_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 505 'load' 'ifmap_3_load_9' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 506 [2/2] (2.32ns)   --->   "%ifmap_1_load_9 = load i32* %ifmap_1_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 506 'load' 'ifmap_1_load_9' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 507 [2/2] (2.32ns)   --->   "%ifmap_9_load_9 = load i32* %ifmap_9_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 507 'load' 'ifmap_9_load_9' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_11 : Operation 508 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 2" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 508 'add' 'i' <Predicate = (icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 509 [1/1] (1.78ns)   --->   "%add_ln10 = add i5 %indvars_iv, 5" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 509 'add' 'add_ln10' <Predicate = (icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.39>
ST_12 : Operation 510 [1/1] (0.00ns)   --->   "%phi_ln13_4 = phi i32 [ %ifmap_0_load_8, %branch50 ], [ %ifmap_2_load_8, %branch52 ], [ %ifmap_4_load_8, %branch54 ], [ %ifmap_6_load_8, %branch56 ], [ %ifmap_8_load_8, %branch58 ]" [Pooling/maxPooling_10x10.cpp:13]   --->   Operation 510 'phi' 'phi_ln13_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 511 [1/2] (2.32ns)   --->   "%ifmap_6_load_9 = load i32* %ifmap_6_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 511 'load' 'ifmap_6_load_9' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 512 [1/1] (1.90ns)   --->   "br label %._crit_edge2.395" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 512 'br' <Predicate = (icmp_ln10 & i_0 == 6)> <Delay = 1.90>
ST_12 : Operation 513 [1/2] (2.32ns)   --->   "%ifmap_4_load_9 = load i32* %ifmap_4_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 513 'load' 'ifmap_4_load_9' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 514 [1/1] (1.90ns)   --->   "br label %._crit_edge2.395" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 514 'br' <Predicate = (icmp_ln10 & i_0 == 4)> <Delay = 1.90>
ST_12 : Operation 515 [1/2] (2.32ns)   --->   "%ifmap_2_load_9 = load i32* %ifmap_2_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 515 'load' 'ifmap_2_load_9' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 516 [1/1] (1.90ns)   --->   "br label %._crit_edge2.395" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 516 'br' <Predicate = (icmp_ln10 & i_0 == 2)> <Delay = 1.90>
ST_12 : Operation 517 [1/2] (2.32ns)   --->   "%ifmap_0_load_9 = load i32* %ifmap_0_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 517 'load' 'ifmap_0_load_9' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 518 [1/1] (1.90ns)   --->   "br label %._crit_edge2.395" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 518 'br' <Predicate = (icmp_ln10 & i_0 == 0)> <Delay = 1.90>
ST_12 : Operation 519 [1/2] (2.32ns)   --->   "%ifmap_8_load_9 = load i32* %ifmap_8_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 519 'load' 'ifmap_8_load_9' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 520 [1/1] (1.90ns)   --->   "br label %._crit_edge2.395" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 520 'br' <Predicate = (icmp_ln10 & i_0 != 0 & i_0 != 2 & i_0 != 4 & i_0 != 6)> <Delay = 1.90>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%phi_ln14_4 = phi i32 [ %ifmap_0_load_9, %branch40 ], [ %ifmap_2_load_9, %branch42 ], [ %ifmap_4_load_9, %branch44 ], [ %ifmap_6_load_9, %branch46 ], [ %ifmap_8_load_9, %branch48 ]" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 521 'phi' 'phi_ln14_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 522 [1/1] (2.47ns)   --->   "%icmp_ln14_4 = icmp slt i32 %phi_ln13_4, %phi_ln14_4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 522 'icmp' 'icmp_ln14_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 523 [1/1] (0.69ns)   --->   "%select_ln14_4 = select i1 %icmp_ln14_4, i32 %phi_ln14_4, i32 %phi_ln13_4" [Pooling/maxPooling_10x10.cpp:14]   --->   Operation 523 'select' 'select_ln14_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%phi_ln15_4 = phi i32 [ %ifmap_1_load_8, %branch61 ], [ %ifmap_3_load_8, %branch63 ], [ %ifmap_5_load_8, %branch65 ], [ %ifmap_7_load_8, %branch67 ], [ %ifmap_9_load_8, %branch69 ]" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 524 'phi' 'phi_ln15_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 525 [1/2] (2.32ns)   --->   "%ifmap_7_load_9 = load i32* %ifmap_7_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 525 'load' 'ifmap_7_load_9' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 526 [1/1] (1.90ns)   --->   "br label %hls_label_0_end" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 526 'br' <Predicate = (icmp_ln10 & or_ln15 == 7)> <Delay = 1.90>
ST_12 : Operation 527 [1/2] (2.32ns)   --->   "%ifmap_5_load_9 = load i32* %ifmap_5_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 527 'load' 'ifmap_5_load_9' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 528 [1/1] (1.90ns)   --->   "br label %hls_label_0_end" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 528 'br' <Predicate = (icmp_ln10 & or_ln15 == 5)> <Delay = 1.90>
ST_12 : Operation 529 [1/2] (2.32ns)   --->   "%ifmap_3_load_9 = load i32* %ifmap_3_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 529 'load' 'ifmap_3_load_9' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 530 [1/1] (1.90ns)   --->   "br label %hls_label_0_end" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 530 'br' <Predicate = (icmp_ln10 & or_ln15 == 3)> <Delay = 1.90>
ST_12 : Operation 531 [1/2] (2.32ns)   --->   "%ifmap_1_load_9 = load i32* %ifmap_1_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 531 'load' 'ifmap_1_load_9' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 532 [1/1] (1.90ns)   --->   "br label %hls_label_0_end" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 532 'br' <Predicate = (icmp_ln10 & or_ln15 == 1)> <Delay = 1.90>
ST_12 : Operation 533 [1/2] (2.32ns)   --->   "%ifmap_9_load_9 = load i32* %ifmap_9_addr_9, align 4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 533 'load' 'ifmap_9_load_9' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_12 : Operation 534 [1/1] (1.90ns)   --->   "br label %hls_label_0_end" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 534 'br' <Predicate = (icmp_ln10 & or_ln15 != 1 & or_ln15 != 3 & or_ln15 != 5 & or_ln15 != 7)> <Delay = 1.90>

State 13 <SV = 12> <Delay = 8.66>
ST_13 : Operation 535 [1/1] (2.47ns)   --->   "%icmp_ln15_4 = icmp slt i32 %select_ln14_4, %phi_ln15_4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 535 'icmp' 'icmp_ln15_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 536 [1/1] (0.69ns)   --->   "%select_ln15_4 = select i1 %icmp_ln15_4, i32 %phi_ln15_4, i32 %select_ln14_4" [Pooling/maxPooling_10x10.cpp:15]   --->   Operation 536 'select' 'select_ln15_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%phi_ln16_4 = phi i32 [ %ifmap_1_load_9, %branch71 ], [ %ifmap_3_load_9, %branch73 ], [ %ifmap_5_load_9, %branch75 ], [ %ifmap_7_load_9, %branch77 ], [ %ifmap_9_load_9, %branch79 ]" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 537 'phi' 'phi_ln16_4' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 538 [1/1] (2.47ns)   --->   "%icmp_ln16_4 = icmp slt i32 %select_ln15_4, %phi_ln16_4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 538 'icmp' 'icmp_ln16_4' <Predicate = (icmp_ln10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 539 [1/1] (0.69ns)   --->   "%select_ln16_4 = select i1 %icmp_ln16_4, i32 %phi_ln16_4, i32 %select_ln15_4" [Pooling/maxPooling_10x10.cpp:16]   --->   Operation 539 'select' 'select_ln16_4' <Predicate = (icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i6 %add_ln17_3 to i64" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 540 'zext' 'zext_ln17_4' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 541 [1/1] (0.00ns)   --->   "%result_addr_4 = getelementptr inbounds [25 x i32]* %result, i64 0, i64 %zext_ln17_4" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 541 'getelementptr' 'result_addr_4' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 542 [1/1] (2.32ns)   --->   "store i32 %select_ln16_4, i32* %result_addr_4, align 4" [Pooling/maxPooling_10x10.cpp:17]   --->   Operation 542 'store' <Predicate = (icmp_ln10)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str49, i32 %tmp) nounwind" [Pooling/maxPooling_10x10.cpp:19]   --->   Operation 543 'specregionend' 'empty_13' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.00ns)   --->   "br label %1" [Pooling/maxPooling_10x10.cpp:10]   --->   Operation 544 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 545 [1/1] (0.00ns)   --->   "ret void" [Pooling/maxPooling_10x10.cpp:20]   --->   Operation 545 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv', Pooling/maxPooling_10x10.cpp:10) with incoming values : ('add_ln10', Pooling/maxPooling_10x10.cpp:10) [140]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('ifmap_6_load', Pooling/maxPooling_10x10.cpp:13) on array 'ifmap_6' [152]  (2.32 ns)

 <State 3>: 8.66ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln15', Pooling/maxPooling_10x10.cpp:15) [207]  (2.47 ns)
	'select' operation ('select_ln15', Pooling/maxPooling_10x10.cpp:15) [208]  (0.698 ns)
	'icmp' operation ('icmp_ln16', Pooling/maxPooling_10x10.cpp:16) [227]  (2.47 ns)
	'select' operation ('select_ln16', Pooling/maxPooling_10x10.cpp:16) [228]  (0.698 ns)
	'store' operation ('store_ln17', Pooling/maxPooling_10x10.cpp:17) of variable 'select_ln16', Pooling/maxPooling_10x10.cpp:16 on array 'result' [232]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('ifmap_6_load', Pooling/maxPooling_10x10.cpp:13) on array 'ifmap_6' [152]  (2.32 ns)

 <State 5>: 7.4ns
The critical path consists of the following:
	'load' operation ('ifmap_6_load_1', Pooling/maxPooling_10x10.cpp:14) on array 'ifmap_6' [170]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln14', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_1', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_1', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_1', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_1', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_1', Pooling/maxPooling_10x10.cpp:14) [185]  (1.91 ns)
	'phi' operation ('phi_ln14', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_1', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_1', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_1', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_1', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_1', Pooling/maxPooling_10x10.cpp:14) [185]  (0 ns)
	'icmp' operation ('icmp_ln14', Pooling/maxPooling_10x10.cpp:14) [186]  (2.47 ns)
	'select' operation ('select_ln14', Pooling/maxPooling_10x10.cpp:14) [187]  (0.698 ns)

 <State 6>: 7.4ns
The critical path consists of the following:
	'load' operation ('ifmap_6_load_3', Pooling/maxPooling_10x10.cpp:14) on array 'ifmap_6' [253]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln14_1', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_3', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_3', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_3', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_3', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_3', Pooling/maxPooling_10x10.cpp:14) [268]  (1.91 ns)
	'phi' operation ('phi_ln14_1', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_3', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_3', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_3', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_3', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_3', Pooling/maxPooling_10x10.cpp:14) [268]  (0 ns)
	'icmp' operation ('icmp_ln14_1', Pooling/maxPooling_10x10.cpp:14) [269]  (2.47 ns)
	'select' operation ('select_ln14_1', Pooling/maxPooling_10x10.cpp:14) [270]  (0.698 ns)

 <State 7>: 8.66ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln15_1', Pooling/maxPooling_10x10.cpp:15) [289]  (2.47 ns)
	'select' operation ('select_ln15_1', Pooling/maxPooling_10x10.cpp:15) [290]  (0.698 ns)
	'icmp' operation ('icmp_ln16_1', Pooling/maxPooling_10x10.cpp:16) [309]  (2.47 ns)
	'select' operation ('select_ln16_1', Pooling/maxPooling_10x10.cpp:16) [310]  (0.698 ns)
	'store' operation ('store_ln17', Pooling/maxPooling_10x10.cpp:17) of variable 'select_ln16_1', Pooling/maxPooling_10x10.cpp:16 on array 'result' [314]  (2.32 ns)

 <State 8>: 7.4ns
The critical path consists of the following:
	'load' operation ('ifmap_6_load_5', Pooling/maxPooling_10x10.cpp:14) on array 'ifmap_6' [335]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln14_2', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_5', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_5', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_5', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_5', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_5', Pooling/maxPooling_10x10.cpp:14) [350]  (1.91 ns)
	'phi' operation ('phi_ln14_2', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_5', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_5', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_5', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_5', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_5', Pooling/maxPooling_10x10.cpp:14) [350]  (0 ns)
	'icmp' operation ('icmp_ln14_2', Pooling/maxPooling_10x10.cpp:14) [351]  (2.47 ns)
	'select' operation ('select_ln14_2', Pooling/maxPooling_10x10.cpp:14) [352]  (0.698 ns)

 <State 9>: 8.66ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln15_2', Pooling/maxPooling_10x10.cpp:15) [371]  (2.47 ns)
	'select' operation ('select_ln15_2', Pooling/maxPooling_10x10.cpp:15) [372]  (0.698 ns)
	'icmp' operation ('icmp_ln16_2', Pooling/maxPooling_10x10.cpp:16) [391]  (2.47 ns)
	'select' operation ('select_ln16_2', Pooling/maxPooling_10x10.cpp:16) [392]  (0.698 ns)
	'store' operation ('store_ln17', Pooling/maxPooling_10x10.cpp:17) of variable 'select_ln16_2', Pooling/maxPooling_10x10.cpp:16 on array 'result' [396]  (2.32 ns)

 <State 10>: 7.4ns
The critical path consists of the following:
	'load' operation ('ifmap_6_load_7', Pooling/maxPooling_10x10.cpp:14) on array 'ifmap_6' [417]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln14_3', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_7', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_7', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_7', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_7', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_7', Pooling/maxPooling_10x10.cpp:14) [432]  (1.91 ns)
	'phi' operation ('phi_ln14_3', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_7', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_7', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_7', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_7', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_7', Pooling/maxPooling_10x10.cpp:14) [432]  (0 ns)
	'icmp' operation ('icmp_ln14_3', Pooling/maxPooling_10x10.cpp:14) [433]  (2.47 ns)
	'select' operation ('select_ln14_3', Pooling/maxPooling_10x10.cpp:14) [434]  (0.698 ns)

 <State 11>: 8.66ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln15_3', Pooling/maxPooling_10x10.cpp:15) [453]  (2.47 ns)
	'select' operation ('select_ln15_3', Pooling/maxPooling_10x10.cpp:15) [454]  (0.698 ns)
	'icmp' operation ('icmp_ln16_3', Pooling/maxPooling_10x10.cpp:16) [473]  (2.47 ns)
	'select' operation ('select_ln16_3', Pooling/maxPooling_10x10.cpp:16) [474]  (0.698 ns)
	'store' operation ('store_ln17', Pooling/maxPooling_10x10.cpp:17) of variable 'select_ln16_3', Pooling/maxPooling_10x10.cpp:16 on array 'result' [478]  (2.32 ns)

 <State 12>: 7.4ns
The critical path consists of the following:
	'load' operation ('ifmap_6_load_9', Pooling/maxPooling_10x10.cpp:14) on array 'ifmap_6' [499]  (2.32 ns)
	multiplexor before 'phi' operation ('phi_ln14_4', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_9', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_9', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_9', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_9', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_9', Pooling/maxPooling_10x10.cpp:14) [514]  (1.91 ns)
	'phi' operation ('phi_ln14_4', Pooling/maxPooling_10x10.cpp:14) with incoming values : ('ifmap_6_load_9', Pooling/maxPooling_10x10.cpp:14) ('ifmap_4_load_9', Pooling/maxPooling_10x10.cpp:14) ('ifmap_2_load_9', Pooling/maxPooling_10x10.cpp:14) ('ifmap_0_load_9', Pooling/maxPooling_10x10.cpp:14) ('ifmap_8_load_9', Pooling/maxPooling_10x10.cpp:14) [514]  (0 ns)
	'icmp' operation ('icmp_ln14_4', Pooling/maxPooling_10x10.cpp:14) [515]  (2.47 ns)
	'select' operation ('select_ln14_4', Pooling/maxPooling_10x10.cpp:14) [516]  (0.698 ns)

 <State 13>: 8.66ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln15_4', Pooling/maxPooling_10x10.cpp:15) [535]  (2.47 ns)
	'select' operation ('select_ln15_4', Pooling/maxPooling_10x10.cpp:15) [536]  (0.698 ns)
	'icmp' operation ('icmp_ln16_4', Pooling/maxPooling_10x10.cpp:16) [555]  (2.47 ns)
	'select' operation ('select_ln16_4', Pooling/maxPooling_10x10.cpp:16) [556]  (0.698 ns)
	'store' operation ('store_ln17', Pooling/maxPooling_10x10.cpp:17) of variable 'select_ln16_4', Pooling/maxPooling_10x10.cpp:16 on array 'result' [559]  (2.32 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
