Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: sixtyfour_by_eight_bit_static_ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sixtyfour_by_eight_bit_static_ram.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sixtyfour_by_eight_bit_static_ram"
Output Format                      : NGC
Target Device                      : xc3s500e-4-ft256

---- Source Options
Top Module Name                    : sixtyfour_by_eight_bit_static_ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/d_latch.vhd" in Library work.
Architecture behavioral of Entity d_latch is up to date.
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/tri_buff.vhd" in Library work.
Architecture behavioral of Entity tri_buff is up to date.
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/SRAM_Cell.vhd" in Library work.
Architecture behavioral of Entity sram_cell is up to date.
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/three_to_eight_decoder.vhd" in Library work.
Architecture with_select_arch of Entity three_to_eight_decoder is up to date.
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/MxN_bit_SRAM_Cell_Array.vhd" in Library work.
Architecture behavioral of Entity mxn_bit_sram_cell_array is up to date.
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/nbit_tristate_buffer.vhd" in Library work.
Architecture behavioral of Entity nbit_tristate_buffer is up to date.
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/eight_by_four_sram.vhd" in Library work.
Architecture behavioral of Entity eight_by_four_sram is up to date.
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/Serial_64x4_SRAM.vhd" in Library work.
Architecture behavioral of Entity serial_64x4_sram is up to date.
Compiling vhdl file "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/sixtyfour_by_eight_bit_static_ram.vhd" in Library work.
Entity <sixtyfour_by_eight_bit_static_ram> compiled.
Entity <sixtyfour_by_eight_bit_static_ram> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sixtyfour_by_eight_bit_static_ram> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Serial_64x4_SRAM> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <three_to_eight_decoder> in library <work> (architecture <with_select_arch>).

Analyzing hierarchy for entity <eight_by_four_sram> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <three_to_eight_decoder> in library <work> (architecture <with_select_arch>).

Analyzing hierarchy for entity <MxN_bit_SRAM_Cell_Array> in library <work> (architecture <behavioral>) with generics.
	m = 8
	n = 4

Analyzing hierarchy for entity <nbit_tristate_buffer> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <SRAM_Cell> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <tri_buff> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D_latch> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sixtyfour_by_eight_bit_static_ram> in library <work> (Architecture <behavioral>).
Entity <sixtyfour_by_eight_bit_static_ram> analyzed. Unit <sixtyfour_by_eight_bit_static_ram> generated.

Analyzing generic Entity <Serial_64x4_SRAM> in library <work> (Architecture <behavioral>).
	n = 8
Entity <Serial_64x4_SRAM> analyzed. Unit <Serial_64x4_SRAM> generated.

Analyzing Entity <three_to_eight_decoder> in library <work> (Architecture <with_select_arch>).
Entity <three_to_eight_decoder> analyzed. Unit <three_to_eight_decoder> generated.

Analyzing Entity <eight_by_four_sram> in library <work> (Architecture <behavioral>).
Entity <eight_by_four_sram> analyzed. Unit <eight_by_four_sram> generated.

Analyzing generic Entity <MxN_bit_SRAM_Cell_Array> in library <work> (Architecture <behavioral>).
	m = 8
	n = 4
Entity <MxN_bit_SRAM_Cell_Array> analyzed. Unit <MxN_bit_SRAM_Cell_Array> generated.

Analyzing Entity <SRAM_Cell> in library <work> (Architecture <behavioral>).
Entity <SRAM_Cell> analyzed. Unit <SRAM_Cell> generated.

Analyzing Entity <D_latch> in library <work> (Architecture <behavioral>).
Entity <D_latch> analyzed. Unit <D_latch> generated.

Analyzing Entity <tri_buff> in library <work> (Architecture <behavioral>).
Entity <tri_buff> analyzed. Unit <tri_buff> generated.

Analyzing generic Entity <nbit_tristate_buffer> in library <work> (Architecture <behavioral>).
	n = 4
Entity <nbit_tristate_buffer> analyzed. Unit <nbit_tristate_buffer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <three_to_eight_decoder>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/three_to_eight_decoder.vhd".
Unit <three_to_eight_decoder> synthesized.


Synthesizing Unit <D_latch>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/d_latch.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <Q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <D_latch> synthesized.


Synthesizing Unit <tri_buff>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/tri_buff.vhd".
    Found 1-bit tristate buffer for signal <Output>.
    Summary:
	inferred   1 Tristate(s).
Unit <tri_buff> synthesized.


Synthesizing Unit <nbit_tristate_buffer>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/nbit_tristate_buffer.vhd".
Unit <nbit_tristate_buffer> synthesized.


Synthesizing Unit <SRAM_Cell>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/SRAM_Cell.vhd".
Unit <SRAM_Cell> synthesized.


Synthesizing Unit <MxN_bit_SRAM_Cell_Array>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/MxN_bit_SRAM_Cell_Array.vhd".
Unit <MxN_bit_SRAM_Cell_Array> synthesized.


Synthesizing Unit <eight_by_four_sram>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/eight_by_four_sram.vhd".
Unit <eight_by_four_sram> synthesized.


Synthesizing Unit <Serial_64x4_SRAM>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/Serial_64x4_SRAM.vhd".
Unit <Serial_64x4_SRAM> synthesized.


Synthesizing Unit <sixtyfour_by_eight_bit_static_ram>.
    Related source file is "C:/Users/Yasmin/Documents/GitHub/DSD_group_6/Lab_5/Lab_5_prep/Static_RAM_cell (MxN) + (8x4) + (64x4) + (64x8)/sixtyfour_by_eight_bit_static_ram.vhd".
Unit <sixtyfour_by_eight_bit_static_ram> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 512
 1-bit latch                                           : 512
# Tristates                                            : 576
 1-bit tristate buffer                                 : 576

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 512
 1-bit latch                                           : 512

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2040 - Unit sixtyfour_by_eight_bit_static_ram: 8 multi-source signals are replaced by logic (pull-up yes): Data_inout<0>_MLTSRCEDGE, Data_inout<1>_MLTSRCEDGE, Data_inout<2>_MLTSRCEDGE, Data_inout<3>_MLTSRCEDGE, Data_inout<4>_MLTSRCEDGE, Data_inout<5>_MLTSRCEDGE, Data_inout<6>_MLTSRCEDGE, Data_inout<7>_MLTSRCEDGE.
WARNING:Xst:2040 - Unit MxN_bit_SRAM_Cell_Array: 4 multi-source signals are replaced by logic (pull-up yes): Data_out<0>, Data_out<1>, Data_out<2>, Data_out<3>.

Optimizing unit <sixtyfour_by_eight_bit_static_ram> ...

Optimizing unit <MxN_bit_SRAM_Cell_Array> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sixtyfour_by_eight_bit_static_ram, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sixtyfour_by_eight_bit_static_ram.ngr
Top Level Output File Name         : sixtyfour_by_eight_bit_static_ram
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 463
#      LUT2                        : 2
#      LUT3                        : 21
#      LUT4                        : 440
# FlipFlops/Latches                : 512
#      LD                          : 512
# IO Buffers                       : 16
#      IBUF                        : 8
#      IOBUF                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-4 

 Number of Slices:                      297  out of   4656     6%  
 Number of Slice Flip Flops:            512  out of   9312     5%  
 Number of 4 input LUTs:                463  out of   9312     4%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    190     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                       | Clock buffer(FF name)                                                        | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)| 8     |
G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff(G2_64X4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff1:O)| NONE(*)(G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)| 8     |
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
(*) These 64 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 2.798ns
   Maximum output required time after clock: 11.926ns
   Maximum combinational path delay: 15.378ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.798ns (Levels of Logic = 1)
  Source:            Data_inout<7> (PAD)
  Destination:       G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination Clock: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: Data_inout<7> to G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          64   1.218   1.272  Data_inout_7_IOBUF (N14)
     LD:D                      0.308          G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q
    ----------------------------------------
    Total                      2.798ns (1.526ns logic, 1.272ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.265ns (Levels of Logic = 4)
  Source:            G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst104 (Data_inout<7>_MLTSRCEDGELogicTrst104)
     LUT4:I0->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst130_SW1 (N176)
     LUT4:I0->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.265ns (6.060ns logic, 2.205ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.125ns (Levels of Logic = 4)
  Source:            G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst104 (Data_inout<7>_MLTSRCEDGELogicTrst104)
     LUT4:I0->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst130_SW1 (N176)
     LUT4:I0->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.125ns (6.060ns logic, 2.065ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.169ns (Levels of Logic = 4)
  Source:            G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst109 (Data_inout<7>_MLTSRCEDGELogicTrst109)
     LUT4:I1->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst130_SW1 (N176)
     LUT4:I0->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.169ns (6.060ns logic, 2.109ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.029ns (Levels of Logic = 4)
  Source:            G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst109 (Data_inout<7>_MLTSRCEDGELogicTrst109)
     LUT4:I1->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst130_SW1 (N176)
     LUT4:I0->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.029ns (6.060ns logic, 1.969ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.125ns (Levels of Logic = 4)
  Source:            G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst79 (Data_inout<7>_MLTSRCEDGELogicTrst79)
     LUT4:I2->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst130_SW1 (N176)
     LUT4:I0->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.125ns (6.060ns logic, 2.065ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.985ns (Levels of Logic = 4)
  Source:            G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst79 (Data_inout<7>_MLTSRCEDGELogicTrst79)
     LUT4:I2->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst130_SW1 (N176)
     LUT4:I0->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      7.985ns (6.060ns logic, 1.925ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.094ns (Levels of Logic = 4)
  Source:            G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst84 (Data_inout<7>_MLTSRCEDGELogicTrst84)
     LUT4:I3->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst130_SW1 (N176)
     LUT4:I0->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.094ns (6.060ns logic, 2.034ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.954ns (Levels of Logic = 4)
  Source:            G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[2].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst84 (Data_inout<7>_MLTSRCEDGELogicTrst84)
     LUT4:I3->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst130_SW1 (N176)
     LUT4:I0->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      7.954ns (6.060ns logic, 1.894ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.926ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[2].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<6> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[2].SRAM/Latch1/Q to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[2].SRAM/Latch1/Q (G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[0].Columns[2].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst368 (Data_inout<6>_MLTSRCEDGELogicTrst368)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     11.926ns (8.172ns logic, 3.754ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.786ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[2].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<6> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[2].SRAM/Latch1/Q to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[2].SRAM/Latch1/Q (G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[1].Columns[2].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst368 (Data_inout<6>_MLTSRCEDGELogicTrst368)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     11.786ns (8.172ns logic, 3.614ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.830ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[2].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<6> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[2].SRAM/Latch1/Q to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[2].SRAM/Latch1/Q (G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[2].Columns[2].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst373 (Data_inout<6>_MLTSRCEDGELogicTrst373)
     LUT4:I1->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     11.830ns (8.172ns logic, 3.658ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.690ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[2].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<6> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[2].SRAM/Latch1/Q to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[2].SRAM/Latch1/Q (G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[3].Columns[2].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst373 (Data_inout<6>_MLTSRCEDGELogicTrst373)
     LUT4:I1->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     11.690ns (8.172ns logic, 3.518ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.786ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[2].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<6> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[2].SRAM/Latch1/Q to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[2].SRAM/Latch1/Q (G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[4].Columns[2].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst393 (Data_inout<6>_MLTSRCEDGELogicTrst393)
     LUT4:I2->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     11.786ns (8.172ns logic, 3.614ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.646ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[2].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<6> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[2].SRAM/Latch1/Q to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[2].SRAM/Latch1/Q (G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[5].Columns[2].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst393 (Data_inout<6>_MLTSRCEDGELogicTrst393)
     LUT4:I2->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     11.646ns (8.172ns logic, 3.474ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.755ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[2].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<6> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[2].SRAM/Latch1/Q to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[2].SRAM/Latch1/Q (G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[6].Columns[2].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.424  Data_inout<6>_MLTSRCEDGELogicTrst398 (Data_inout<6>_MLTSRCEDGELogicTrst398)
     LUT4:I3->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     11.755ns (8.172ns logic, 3.583ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.615ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[2].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<6> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[2].SRAM/Latch1/Q to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[2].SRAM/Latch1/Q (G1_64x4_SRAM/inst[6].SRAM/ramarray/Lines[7].Columns[2].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.424  Data_inout<6>_MLTSRCEDGELogicTrst398 (Data_inout<6>_MLTSRCEDGELogicTrst398)
     LUT4:I3->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     11.615ns (8.172ns logic, 3.443ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.786ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[1].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<5> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[1].SRAM/Latch1/Q to Data_inout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[1].SRAM/Latch1/Q (G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[0].Columns[1].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst304 (Data_inout<5>_MLTSRCEDGELogicTrst304)
     LUT4:I0->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst355_SW1 (N214)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst580_SW0 (N306)
     LUT3:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst580 (Data_inout<5>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst590_SW0 (N82)
     LUT4:I2->O            1   0.704   0.420  Data_inout<5>_MLTSRCEDGELogicTrst590 (Data_inout<5>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_5_IOBUF (Data_inout<5>)
    ----------------------------------------
    Total                     11.786ns (8.172ns logic, 3.614ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.646ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[1].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<5> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[1].SRAM/Latch1/Q to Data_inout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[1].SRAM/Latch1/Q (G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[1].Columns[1].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst304 (Data_inout<5>_MLTSRCEDGELogicTrst304)
     LUT4:I0->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst355_SW1 (N214)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst580_SW0 (N306)
     LUT3:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst580 (Data_inout<5>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst590_SW0 (N82)
     LUT4:I2->O            1   0.704   0.420  Data_inout<5>_MLTSRCEDGELogicTrst590 (Data_inout<5>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_5_IOBUF (Data_inout<5>)
    ----------------------------------------
    Total                     11.646ns (8.172ns logic, 3.474ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.690ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[1].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<5> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[1].SRAM/Latch1/Q to Data_inout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[1].SRAM/Latch1/Q (G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[2].Columns[1].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst309 (Data_inout<5>_MLTSRCEDGELogicTrst309)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst355_SW1 (N214)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst580_SW0 (N306)
     LUT3:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst580 (Data_inout<5>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst590_SW0 (N82)
     LUT4:I2->O            1   0.704   0.420  Data_inout<5>_MLTSRCEDGELogicTrst590 (Data_inout<5>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_5_IOBUF (Data_inout<5>)
    ----------------------------------------
    Total                     11.690ns (8.172ns logic, 3.518ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.550ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[1].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<5> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[1].SRAM/Latch1/Q to Data_inout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[1].SRAM/Latch1/Q (G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[3].Columns[1].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst309 (Data_inout<5>_MLTSRCEDGELogicTrst309)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst355_SW1 (N214)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst580_SW0 (N306)
     LUT3:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst580 (Data_inout<5>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst590_SW0 (N82)
     LUT4:I2->O            1   0.704   0.420  Data_inout<5>_MLTSRCEDGELogicTrst590 (Data_inout<5>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_5_IOBUF (Data_inout<5>)
    ----------------------------------------
    Total                     11.550ns (8.172ns logic, 3.378ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.646ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[1].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<5> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[1].SRAM/Latch1/Q to Data_inout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[1].SRAM/Latch1/Q (G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[4].Columns[1].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst329 (Data_inout<5>_MLTSRCEDGELogicTrst329)
     LUT4:I2->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst355_SW1 (N214)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst580_SW0 (N306)
     LUT3:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst580 (Data_inout<5>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst590_SW0 (N82)
     LUT4:I2->O            1   0.704   0.420  Data_inout<5>_MLTSRCEDGELogicTrst590 (Data_inout<5>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_5_IOBUF (Data_inout<5>)
    ----------------------------------------
    Total                     11.646ns (8.172ns logic, 3.474ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.506ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[1].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<5> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[1].SRAM/Latch1/Q to Data_inout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[1].SRAM/Latch1/Q (G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[5].Columns[1].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst329 (Data_inout<5>_MLTSRCEDGELogicTrst329)
     LUT4:I2->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst355_SW1 (N214)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst580_SW0 (N306)
     LUT3:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst580 (Data_inout<5>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst590_SW0 (N82)
     LUT4:I2->O            1   0.704   0.420  Data_inout<5>_MLTSRCEDGELogicTrst590 (Data_inout<5>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_5_IOBUF (Data_inout<5>)
    ----------------------------------------
    Total                     11.506ns (8.172ns logic, 3.334ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.615ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[1].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<5> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[1].SRAM/Latch1/Q to Data_inout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[1].SRAM/Latch1/Q (G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[6].Columns[1].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.424  Data_inout<5>_MLTSRCEDGELogicTrst334 (Data_inout<5>_MLTSRCEDGELogicTrst334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst355_SW1 (N214)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst580_SW0 (N306)
     LUT3:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst580 (Data_inout<5>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst590_SW0 (N82)
     LUT4:I2->O            1   0.704   0.420  Data_inout<5>_MLTSRCEDGELogicTrst590 (Data_inout<5>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_5_IOBUF (Data_inout<5>)
    ----------------------------------------
    Total                     11.615ns (8.172ns logic, 3.443ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.475ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[1].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<5> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[1].SRAM/Latch1/Q to Data_inout<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[1].SRAM/Latch1/Q (G1_64x4_SRAM/inst[5].SRAM/ramarray/Lines[7].Columns[1].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.424  Data_inout<5>_MLTSRCEDGELogicTrst334 (Data_inout<5>_MLTSRCEDGELogicTrst334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst355_SW1 (N214)
     LUT4:I2->O            1   0.704   0.595  Data_inout<5>_MLTSRCEDGELogicTrst580_SW0 (N306)
     LUT3:I0->O            1   0.704   0.499  Data_inout<5>_MLTSRCEDGELogicTrst580 (Data_inout<5>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<5>_MLTSRCEDGELogicTrst590_SW0 (N82)
     LUT4:I2->O            1   0.704   0.420  Data_inout<5>_MLTSRCEDGELogicTrst590 (Data_inout<5>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_5_IOBUF (Data_inout<5>)
    ----------------------------------------
    Total                     11.475ns (8.172ns logic, 3.303ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.646ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst507 (Data_inout<7>_MLTSRCEDGELogicTrst507)
     LUT4:I0->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst558_SW0 (N336)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.646ns (8.172ns logic, 3.474ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.506ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst507 (Data_inout<7>_MLTSRCEDGELogicTrst507)
     LUT4:I0->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst558_SW0 (N336)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.506ns (8.172ns logic, 3.334ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.550ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst512 (Data_inout<7>_MLTSRCEDGELogicTrst512)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst558_SW0 (N336)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.550ns (8.172ns logic, 3.378ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.410ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst512 (Data_inout<7>_MLTSRCEDGELogicTrst512)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst558_SW0 (N336)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.410ns (8.172ns logic, 3.238ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.506ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst532 (Data_inout<7>_MLTSRCEDGELogicTrst532)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst558_SW0 (N336)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.506ns (8.172ns logic, 3.334ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.366ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst532 (Data_inout<7>_MLTSRCEDGELogicTrst532)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst558_SW0 (N336)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.366ns (8.172ns logic, 3.194ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.475ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst537 (Data_inout<7>_MLTSRCEDGELogicTrst537)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst558_SW0 (N336)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.475ns (8.172ns logic, 3.303ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.335ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[1].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst537 (Data_inout<7>_MLTSRCEDGELogicTrst537)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst558_SW0 (N336)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.335ns (8.172ns logic, 3.163ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.615ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst443 (Data_inout<7>_MLTSRCEDGELogicTrst443)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst494_SW1 (N186)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.615ns (8.172ns logic, 3.443ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.475ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst443 (Data_inout<7>_MLTSRCEDGELogicTrst443)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst494_SW1 (N186)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.475ns (8.172ns logic, 3.303ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.519ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst448 (Data_inout<7>_MLTSRCEDGELogicTrst448)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst494_SW1 (N186)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.519ns (8.172ns logic, 3.347ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.379ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst448 (Data_inout<7>_MLTSRCEDGELogicTrst448)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst494_SW1 (N186)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.379ns (8.172ns logic, 3.207ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.475ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst468 (Data_inout<7>_MLTSRCEDGELogicTrst468)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst494_SW1 (N186)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.475ns (8.172ns logic, 3.303ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.335ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst468 (Data_inout<7>_MLTSRCEDGELogicTrst468)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst494_SW1 (N186)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.335ns (8.172ns logic, 3.163ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.444ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst473 (Data_inout<7>_MLTSRCEDGELogicTrst473)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst494_SW1 (N186)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.444ns (8.172ns logic, 3.272ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              11.304ns (Levels of Logic = 7)
  Source:            G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[7].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst473 (Data_inout<7>_MLTSRCEDGELogicTrst473)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst494_SW1 (N186)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst580_SW1 (N366)
     LUT3:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst580 (Data_inout<7>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     11.304ns (8.172ns logic, 3.132ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.412ns (Levels of Logic = 6)
  Source:            G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst29 (Data_inout<7>_MLTSRCEDGELogicTrst29)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst55_SW0 (N334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst55 (Data_inout<7>_MLTSRCEDGELogicTrst55)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     10.412ns (7.468ns logic, 2.944ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.272ns (Levels of Logic = 6)
  Source:            G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst29 (Data_inout<7>_MLTSRCEDGELogicTrst29)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst55_SW0 (N334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst55 (Data_inout<7>_MLTSRCEDGELogicTrst55)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     10.272ns (7.468ns logic, 2.804ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.316ns (Levels of Logic = 6)
  Source:            G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst34 (Data_inout<7>_MLTSRCEDGELogicTrst34)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst55_SW0 (N334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst55 (Data_inout<7>_MLTSRCEDGELogicTrst55)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     10.316ns (7.468ns logic, 2.848ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.176ns (Levels of Logic = 6)
  Source:            G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst34 (Data_inout<7>_MLTSRCEDGELogicTrst34)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst55_SW0 (N334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst55 (Data_inout<7>_MLTSRCEDGELogicTrst55)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     10.176ns (7.468ns logic, 2.708ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.272ns (Levels of Logic = 6)
  Source:            G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst4 (Data_inout<7>_MLTSRCEDGELogicTrst4)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst55_SW0 (N334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst55 (Data_inout<7>_MLTSRCEDGELogicTrst55)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     10.272ns (7.468ns logic, 2.804ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.132ns (Levels of Logic = 6)
  Source:            G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst4 (Data_inout<7>_MLTSRCEDGELogicTrst4)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst55_SW0 (N334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst55 (Data_inout<7>_MLTSRCEDGELogicTrst55)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     10.132ns (7.468ns logic, 2.664ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.241ns (Levels of Logic = 6)
  Source:            G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst9 (Data_inout<7>_MLTSRCEDGELogicTrst9)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst55_SW0 (N334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst55 (Data_inout<7>_MLTSRCEDGELogicTrst55)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     10.241ns (7.468ns logic, 2.773ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              10.101ns (Levels of Logic = 6)
  Source:            G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[0].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst9 (Data_inout<7>_MLTSRCEDGELogicTrst9)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst55_SW0 (N334)
     LUT4:I3->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst55 (Data_inout<7>_MLTSRCEDGELogicTrst55)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst590_SW0 (N46)
     LUT4:I2->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                     10.101ns (7.468ns logic, 2.633ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.297ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst218 (Data_inout<7>_MLTSRCEDGELogicTrst218)
     LUT4:I0->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst269_SW1 (N180)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.297ns (6.764ns logic, 2.533ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.157ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst218 (Data_inout<7>_MLTSRCEDGELogicTrst218)
     LUT4:I0->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst269_SW1 (N180)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.157ns (6.764ns logic, 2.393ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.201ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst223 (Data_inout<7>_MLTSRCEDGELogicTrst223)
     LUT4:I1->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst269_SW1 (N180)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.201ns (6.764ns logic, 2.437ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.061ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst223 (Data_inout<7>_MLTSRCEDGELogicTrst223)
     LUT4:I1->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst269_SW1 (N180)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.061ns (6.764ns logic, 2.297ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.157ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst243 (Data_inout<7>_MLTSRCEDGELogicTrst243)
     LUT4:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst269_SW1 (N180)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.157ns (6.764ns logic, 2.393ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.017ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst243 (Data_inout<7>_MLTSRCEDGELogicTrst243)
     LUT4:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst269_SW1 (N180)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.017ns (6.764ns logic, 2.253ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.126ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst248 (Data_inout<7>_MLTSRCEDGELogicTrst248)
     LUT4:I3->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst269_SW1 (N180)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.126ns (6.764ns logic, 2.362ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.986ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[4].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst248 (Data_inout<7>_MLTSRCEDGELogicTrst248)
     LUT4:I3->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst269_SW1 (N180)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.986ns (6.764ns logic, 2.222ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.222ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[0].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst154 (Data_inout<7>_MLTSRCEDGELogicTrst154)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst205_SW1 (N178)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.222ns (6.764ns logic, 2.458ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.082ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[1].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.595  Data_inout<7>_MLTSRCEDGELogicTrst154 (Data_inout<7>_MLTSRCEDGELogicTrst154)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst205_SW1 (N178)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.082ns (6.764ns logic, 2.318ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.126ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[2].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst159 (Data_inout<7>_MLTSRCEDGELogicTrst159)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst205_SW1 (N178)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.126ns (6.764ns logic, 2.362ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.986ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[3].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.499  Data_inout<7>_MLTSRCEDGELogicTrst159 (Data_inout<7>_MLTSRCEDGELogicTrst159)
     LUT4:I1->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst205_SW1 (N178)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.986ns (6.764ns logic, 2.222ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.082ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[4].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst179 (Data_inout<7>_MLTSRCEDGELogicTrst179)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst205_SW1 (N178)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.082ns (6.764ns logic, 2.318ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.942ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[5].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.455  Data_inout<7>_MLTSRCEDGELogicTrst179 (Data_inout<7>_MLTSRCEDGELogicTrst179)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst205_SW1 (N178)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.942ns (6.764ns logic, 2.178ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              9.051ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[6].Columns[3].SRAM/Latch1/Q)
     LUT4:I0->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst184 (Data_inout<7>_MLTSRCEDGELogicTrst184)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst205_SW1 (N178)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      9.051ns (6.764ns logic, 2.287ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.911ns (Levels of Logic = 5)
  Source:            G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (LATCH)
  Destination:       Data_inout<7> (PAD)
  Source Clock:      G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[0].SRAM/CellAndBuff falling

  Data Path: G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q to Data_inout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.455  G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q (G1_64x4_SRAM/inst[3].SRAM/ramarray/Lines[7].Columns[3].SRAM/Latch1/Q)
     LUT4:I2->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst184 (Data_inout<7>_MLTSRCEDGELogicTrst184)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst205_SW1 (N178)
     LUT4:I3->O            1   0.704   0.424  Data_inout<7>_MLTSRCEDGELogicTrst590_SW1 (N318)
     LUT4:I3->O            1   0.704   0.420  Data_inout<7>_MLTSRCEDGELogicTrst590 (Data_inout<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_7_IOBUF (Data_inout<7>)
    ----------------------------------------
    Total                      8.911ns (6.764ns logic, 2.147ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1736 / 8
-------------------------------------------------------------------------
Delay:               15.378ns (Levels of Logic = 9)
  Source:            Address<0> (PAD)
  Destination:       Data_inout<6> (PAD)

  Data Path: Address<0> to Data_inout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.218   1.450  Address_0_IBUF (Address_0_IBUF)
     LUT3:I0->O           64   0.704   1.351  G1_64x4_SRAM/inst[0].SRAM/select_lines<0>1 (G1_64x4_SRAM/inst[0].SRAM/select_lines<0>)
     LUT4:I1->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst368 (Data_inout<6>_MLTSRCEDGELogicTrst368)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst419_SW1 (N200)
     LUT4:I0->O            1   0.704   0.595  Data_inout<6>_MLTSRCEDGELogicTrst580_SW0 (N304)
     LUT3:I0->O            1   0.704   0.499  Data_inout<6>_MLTSRCEDGELogicTrst580 (Data_inout<6>_MLTSRCEDGELogicTrst580)
     LUT4:I1->O            1   0.704   0.455  Data_inout<6>_MLTSRCEDGELogicTrst590_SW0 (N64)
     LUT4:I2->O            1   0.704   0.420  Data_inout<6>_MLTSRCEDGELogicTrst590 (Data_inout<6>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Data_inout_6_IOBUF (Data_inout<6>)
    ----------------------------------------
    Total                     15.378ns (9.418ns logic, 5.960ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.46 secs
 
--> 

Total memory usage is 334268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

