Record=TopLevelDocument|FileName=TE0890.SchDoc
Record=SheetSymbol|SourceDocument=TE0890.SchDoc|Designator=U_A-Headers|SchDesignator=U_A-Headers|FileName=A-Headers.SchDoc|SymbolType=Normal|RawFileName=A-Headers.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=TE0890.SchDoc|Designator=U_Flash_RAM|SchDesignator=U_Flash_RAM|FileName=Flash_RAM.SchDoc|SymbolType=Normal|RawFileName=Flash_RAM.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=TE0890.SchDoc|Designator=U_FPGA|SchDesignator=U_FPGA|FileName=FPGA.SchDoc|SymbolType=Normal|RawFileName=FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=TE0890.SchDoc|Designator=U_FPGA_MISC|SchDesignator=U_FPGA_MISC|FileName=FPGA_MISC.SchDoc|SymbolType=Normal|RawFileName=FPGA_MISC.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=TE0890.SchDoc|Designator=U_PowerSupply|SchDesignator=U_PowerSupply|FileName=PowerSupply.SchDoc|SymbolType=Normal|RawFileName=PowerSupply.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
