{
  "design": {
    "design_info": {
      "boundary_crc": "0xC01F7D4A7308CCEB",
      "device": "xc7a35tfgg484-2",
      "gen_directory": "../../../../blink_chkpt2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "smartconnect_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "xdma_0": "",
      "proc_sys_reset_0": ""
    },
    "interface_ports": {
      "pcie_7x_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_7x_mgt_0_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_7x_mgt_0_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_7x_mgt_0_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_7x_mgt_0_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "axi_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "design_1_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "256"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "axi_in",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "axi_in_awaddr",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "axi_in_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "axi_in_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "axi_in_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "axi_in_wdata",
            "direction": "I",
            "left": "255",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "axi_in_wstrb",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "axi_in_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "axi_in_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "axi_in_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "axi_in_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "axi_in_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "axi_in_araddr",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "axi_in_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "axi_in_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "axi_in_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "axi_in_rdata",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "axi_in_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "axi_in_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "axi_in_rready",
            "direction": "I"
          },
          "ARBURST": {
            "physical_name": "axi_in_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "axi_in_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "axi_in_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "axi_in_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "axi_in_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "axi_in_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "axi_in_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "axi_in_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "axi_in_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "axi_in_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "axi_in_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "axi_in_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "axi_in_rlast",
            "direction": "O"
          },
          "WLAST": {
            "physical_name": "axi_in_wlast",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "refclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_refclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sys_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "link_up": {
        "direction": "O"
      },
      "axi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "axi_in"
          },
          "CLK_DOMAIN": {
            "value": "design_1_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "msi_interrupt_req": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "msi_interrupt_ack": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "msi_enabled": {
        "direction": "O"
      }
    },
    "components": {
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "25",
        "xci_name": "design_1_smartconnect_0_0",
        "xci_path": "ip\\design_1_smartconnect_0_0\\design_1_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "HAS_ARESETN": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "9",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip\\design_1_blk_mem_gen_0_0\\design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0"
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "11",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_0\\design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "256"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "RD_CMD_OPTIMIZATION": {
            "value": "1"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "ip_revision": "31",
        "xci_name": "design_1_xdma_0_0",
        "xci_path": "ip\\design_1_xdma_0_0\\design_1_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9021"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9221"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9321"
          },
          "axilite_master_en": {
            "value": "false"
          },
          "axist_bypass_en": {
            "value": "false"
          },
          "axisten_freq": {
            "value": "125"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "pcie_extended_tag": {
            "value": "true"
          },
          "pf0_device_id": {
            "value": "7021"
          },
          "pf0_interrupt_pin": {
            "value": "NONE"
          },
          "pf0_msi_cap_multimsgcap": {
            "value": "2_vectors"
          },
          "pf0_msi_enabled": {
            "value": "true"
          },
          "pf0_msix_enabled": {
            "value": "false"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "xdma_axilite_slave": {
            "value": "false"
          },
          "xdma_rnum_chnl": {
            "value": "1"
          },
          "xdma_sts_ports": {
            "value": "false"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_in_1": {
        "interface_ports": [
          "axi_in",
          "smartconnect_0/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "smartconnect_0/S01_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_0",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "msi_interrupt_1": {
        "ports": [
          "msi_interrupt_req",
          "xdma_0/usr_irq_req"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "smartconnect_0/aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "refclk_1": {
        "ports": [
          "refclk",
          "xdma_0/sys_clk"
        ]
      },
      "sys_reset_1": {
        "ports": [
          "sys_reset",
          "proc_sys_reset_0/ext_reset_in",
          "xdma_0/sys_rst_n"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_clk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "smartconnect_0/aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "xdma_0_msi_enable": {
        "ports": [
          "xdma_0/msi_enable",
          "msi_enabled"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "link_up"
        ]
      },
      "xdma_0_usr_irq_ack": {
        "ports": [
          "xdma_0/usr_irq_ack",
          "msi_interrupt_ack"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "axi_in": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000000000000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}