Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto df33b2d6ad0340e68978812557eba9dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbPPNF_behav xil_defaultlib.tbPPNF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.mux_21
Compiling module xil_defaultlib.addr
Compiling module xil_defaultlib.instrMemPPNF
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.instrParse
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.regFilePPNF
Compiling module xil_defaultlib.branchUnit
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.alu64
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.PPNF
Compiling module xil_defaultlib.tbPPNF
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbPPNF_behav
