
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000a370 vaddr 0x0800a370 paddr 0x0800a370 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000a7d8 memsz 0x0000a7d8 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800a7d8 align 2**15
         filesz 0x00000580 memsz 0x000005dc flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007370  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800a370  0800a370  0000a370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000460  0800a378  0800a378  0000a378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000580  20000000  0800a7d8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000005c  20000580  0800ad58  00010580  2**2
                  ALLOC
  5 .debug_info   00003d35  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001001  00000000  00000000  000142b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000180  00000000  00000000  000152b8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000c36  00000000  00000000  00015438  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000ff8  00000000  00000000  0001606e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  00017066  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  00017096  2**0
                  CONTENTS, READONLY
 12 .debug_frame  0000121c  00000000  00000000  000170c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000a5a  00000000  00000000  000182e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000001b0  00000000  00000000  00018d3e  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800a370 l    d  .ARM.exidx	00000000 .ARM.exidx
0800a378 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000580 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
20004fff l       *ABS*	00000000 RAM_END
20004c00 l       *ABS*	00000000 PSP_BASE
20004c00 l       *ABS*	00000000 MSP_LIMIT
20005000 l       *ABS*	00000000 MSP_BASE
00000400 l       *ABS*	00000000 MSP_SIZE
08003179 l       .text	00000000 _PSR
0800313a l       .text	00000000 _loop
0800316c l       .text	00000000 fmt
0800317d l       .text	00000000 _r0
08003181 l       .text	00000000 _r1
08003185 l       .text	00000000 _r2
08003189 l       .text	00000000 _r3
0800318d l       .text	00000000 _r4
08003191 l       .text	00000000 _r5
08003195 l       .text	00000000 _r6
08003199 l       .text	00000000 _r7
0800319d l       .text	00000000 _r8
080031a1 l       .text	00000000 _r9
080031a5 l       .text	00000000 _r10
080031a9 l       .text	00000000 _r11
080031ad l       .text	00000000 _r12
080031b1 l       .text	00000000 _PSP
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 runtime.c
20000580 l       .bss	00000000 .LANCHOR0
20000580 l     O .bss	00000004 heap.4805
00000000 l    df *ABS*	00000000 stm32f10x_it.c
0800382c l     F .text	00000038 Stack_Dump
20000584 l       .bss	00000000 .LANCHOR1
0800a378 l     O .rodata	00000020 Stack_reg
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
20000004 l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
0800a39c l       .rodata	00000000 .LANCHOR0
0800a39c l     O .rodata	00000010 blanks.6752
0800a3ac l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
08005780 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000f4 l       .data	00000000 .LANCHOR0
200000f4 l     O .data	00000020 lc_ctype_charset
20000118 l     O .data	00000020 lc_message_charset
20000138 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000170 l       .data	00000000 .LANCHOR0
200005a4 l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800a3c0 l       .rodata	00000000 .LANCHOR0
0800a3c0 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800a4e8 l       .rodata	00000000 .LANCHOR0
0800a4e8 l     O .rodata	00000010 blanks.6696
0800a4f8 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
080090e0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
08003a84 g     F .text	00000006 EXTI2_IRQHandler
0800327c g     F .text	00000006 __set_PRIMASK
08007820 g     F .text	00000034 _mprec_log10
0800789c g     F .text	0000005e __any_on
0800a498 g     O .rodata	00000028 __mprec_tinytens
08009bc4 g     F .text	00000012 .hidden __aeabi_dcmple
08008fec g     F .text	0000001a cleanup_glue
08009cec g     F .text	00000030 .hidden __gnu_uldivmod_helper
08003584 g     F .text	00000026 Key_Poll_Init
08009b00 g     F .text	0000007a .hidden __cmpdf2
08003a14 g     F .text	00000010 DebugMon_Handler
08009b00 g     F .text	0000007a .hidden __eqdf2
08009d1c g     F .text	00000352 .hidden __divdi3
08009670 g     F .text	0000005a .hidden __floatdidf
080042ac g     F .text	0000001a vsprintf
08003b48 g     F .text	00000006 TIM1_CC_IRQHandler
080038a8 g     F .text	0000012a HardFault_Handler
08006858 g     F .text	00000052 _setlocale_r
08006fc0 g     F .text	00000002 __malloc_unlock
08003284 g     F .text	00000006 __get_FAULTMASK
08003a34 g     F .text	0000000e SysTick_Handler
080032a4 g     F .text	00000004 __REV
08003a4c g     F .text	00000006 PVD_IRQHandler
08008a90 g     F .text	000000ce memmove
08003a24 g     F .text	00000010 PendSV_Handler
08003898 g     F .text	00000010 NMI_Handler
08006fc4 g     F .text	0000006c _Balloc
08003a8c g     F .text	00000006 EXTI3_IRQHandler
08009af0 g     F .text	0000008a .hidden __gtdf2
080032e0 g     F .text	00000006 __STREXW
080032c8 g     F .text	00000006 __LDREXW
200005d8 g     O .bss	00000004 errno
08009b8c g     F .text	00000010 .hidden __aeabi_cdcmple
08003c84 g     F .text	0000000c SysTick_Get_Load_Time
08003750 g     F .text	00000098 Main
20000590 g     O .bss	00000004 Uart1_Rx_Data
08003ce8 g     F .text	0000003e TIM2_Stopwatch_Start
08006f14 g     F .text	000000a6 memcpy
08009b7c g     F .text	00000020 .hidden __aeabi_cdrcmple
0800370c g     F .text	0000001c LED_Display
080042c8 g     F .text	000014b4 _svfprintf_r
08009600 g     F .text	00000022 .hidden __floatsidf
08009af8 g     F .text	00000082 .hidden __ltdf2
08003adc g     F .text	00000006 USB_HP_CAN_TX_IRQHandler
08003a74 g     F .text	00000006 EXTI0_IRQHandler
0800373c g     F .text	00000012 LED_All_Off
08003ba8 g     F .text	00000006 I2C2_EV_IRQHandler
20000584 g     O .bss	00000004 SysTick_Flag
08009c90 g     F .text	00000000 .hidden __aeabi_uldivmod
080032e8 g     F .text	00000106 I2C_SC16IS752_Init
080078fc g     F .text	00000050 __fpclassifyd
080077c0 g     F .text	0000005e __ratio
080032b0 g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
080068f4 g     F .text	00000010 malloc
080090e0 g     F .text	0000025c .hidden __udivsi3
0800a3d0 g     O .rodata	000000c8 __mprec_tens
080039f4 g     F .text	00000010 UsageFault_Handler
0800328c g     F .text	00000006 __set_FAULTMASK
080068ac g     F .text	0000000a __locale_charset
08009c50 g     F .text	00000040 .hidden __fixunsdfsi
08003ad4 g     F .text	00000006 ADC1_2_IRQHandler
200005a4 g     O .bss	00000004 __malloc_top_pad
20000114 g     O .data	00000004 __mb_cur_max
080095e0 g     F .text	0000001e .hidden __aeabi_ui2d
080068d0 g     F .text	00000008 _localeconv_r
08007220 g     F .text	00000012 __i2b
08003bb8 g     F .text	00000006 SPI1_IRQHandler
08003af4 g     F .text	00000006 CAN_SCE_IRQHandler
0800935c g     F .text	00000000 .hidden __aeabi_drsub
0800794c g     F .text	00000026 _sbrk_r
08003a54 g     F .text	00000006 TAMPER_IRQHandler
080036dc g     F .text	0000002e LED_Init
08003f98 g     F .text	00000022 TIM3_Out_Stop
08009bb0 g     F .text	00000012 .hidden __aeabi_dcmplt
080031ec g     F .text	00000058 Clock_Init
200005d0 g     O .bss	00000004 __malloc_max_sbrked_mem
08003500 g     F .text	00000082 I2C_SC16IS752_Write_GPIO
08009624 g     F .text	0000003a .hidden __extendsfdf2
08009920 g     F .text	000001d0 .hidden __aeabi_ddiv
08009368 g     F .text	00000276 .hidden __adddf3
20000580 g       .data	00000000 __RW_LIMIT__
080041a0 g     F .text	00000060 Uart1_Printf
0800347c g     F .text	00000082 I2C_SC16IS752_Config_GPIO
08007658 g     F .text	000000ac __b2d
080096cc g     F .text	00000254 .hidden __aeabi_dmul
08003294 g     F .text	00000006 __get_CONTROL
0800a398 g     O .rodata	00000004 _global_impure_ptr
08008c00 g     F .text	000003ea _realloc_r
0800a070 g     F .text	00000300 .hidden __udivdi3
08003ab4 g     F .text	00000006 DMA1_Channel4_IRQHandler
0800a4c0 g     O .rodata	00000028 __mprec_bigtens
080070f4 g     F .text	00000098 __s2b
080095e0 g     F .text	0000001e .hidden __floatunsidf
080037e8 g     F .text	00000044 _sbrk
080074e4 g     F .text	00000042 __mcmp
08004200 g     F .text	00000016 Uart1_Get_Pressed
08004230 g     F .text	00000042 Uart1_RX_Interrupt_Enable
08003c00 g     F .text	00000006 USART3_IRQHandler
08003a5c g     F .text	00000006 RTC_IRQHandler
08003244 g     F .text	00000008 __get_PSP
08003638 g     F .text	000000a4 Key_ISR_Enable
0800324c g     F .text	00000006 __set_PSP
08003acc g     F .text	00000006 DMA1_Channel7_IRQHandler
08009008 g     F .text	000000d6 _reclaim_reent
0800718c g     F .text	0000003c __hi0bits
08009c00 g     F .text	0000004e .hidden __fixdfsi
08003edc g     F .text	00000018 TIM4_Change_Value
08003d28 g     F .text	00000026 TIM2_Stopwatch_Stop
08003b60 g     F .text	00000036 TIM4_IRQHandler
08009368 g     F .text	00000276 .hidden __aeabi_dadd
08009af8 g     F .text	00000082 .hidden __ledf2
08003aec g     F .text	00000006 CAN_RX1_IRQHandler
08007374 g     F .text	000000b8 __pow5mult
08009660 g     F .text	0000006a .hidden __aeabi_ul2d
200005a0 g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
080031b8 g     F .text	00000000 _HardFault_Handler
08003b98 g     F .text	00000006 I2C1_EV_IRQHandler
080030ec g     F .text	00000000 __start
080032b8 g     F .text	00000008 __LDREXB
08009bec g     F .text	00000012 .hidden __aeabi_dcmpgt
08003ac4 g     F .text	00000006 DMA1_Channel6_IRQHandler
08006e84 g     F .text	00000090 memchr
080088f8 g     F .text	00000198 _free_r
08003b58 g     F .text	00000006 TIM3_IRQHandler
08003a6c g     F .text	00000006 RCC_IRQHandler
080068b8 g     F .text	0000000c __locale_mb_cur_max
08009bd8 g     F .text	00000012 .hidden __aeabi_dcmpge
08003b40 g     F .text	00000006 TIM1_TRG_COM_IRQHandler
08003a9c g     F .text	00000006 DMA1_Channel1_IRQHandler
08003274 g     F .text	00000006 __get_PRIMASK
2000059c g     O .bss	00000004 __mlocale_changed
08009364 g     F .text	0000027a .hidden __aeabi_dsub
08003e98 g     F .text	00000020 TIM4_Check_Timeout
20000578 g     O .data	00000004 __malloc_sbrk_base
00000580 g       *ABS*	00000000 __RW_SIZE__
08009660 g     F .text	0000006a .hidden __floatundidf
0800742c g     F .text	000000b6 __lshift
08007c10 g     F .text	00000104 __ssprint_r
08003c08 g     F .text	00000006 EXTI15_10_IRQHandler
2000058c g     O .bss	00000004 TIM4_Expired
0800a7d8 g       *ABS*	00000000 __RW_LOAD_ADDR__
08003c20 g     F .text	00000048 SysTick_Run
080032ac g     F .text	00000004 __REVSH
08007234 g     F .text	00000140 __multiply
200005a8 g     O .bss	00000028 __malloc_current_mallinfo
08007704 g     F .text	000000ba __d2b
080035d8 g     F .text	0000002e Key_Wait_Key_Released
08009600 g     F .text	00000022 .hidden __aeabi_i2d
08003000 g       .text	00000000 __RO_BASE__
08009358  w    F .text	00000002 .hidden __aeabi_ldiv0
08003afc g     F .text	00000032 EXTI9_5_IRQHandler
08009920 g     F .text	000001d0 .hidden __divdf3
080033f0 g     F .text	0000008a I2C_SC16IS752_Write_Reg
08007854 g     F .text	00000046 __copybits
20000170 g     O .data	00000408 __malloc_av_
080096cc g     F .text	00000254 .hidden __muldf3
08006fbc g     F .text	00000002 __malloc_lock
080087f0 g     F .text	00000062 _calloc_r
08003d50 g     F .text	000000e4 TIM2_Delay
08003bc0 g     F .text	00000006 SPI2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdin
08003ae4 g     F .text	00000006 USB_LP_CAN_RX0_IRQHandler
08008b60 g     F .text	0000009e memset
080039d4 g     F .text	00000010 MemManage_Handler
200005d4 g     O .bss	00000004 __malloc_max_total_mem
200005d8 g       .bss	00000000 __ZI_LIMIT__
080090e0 g     F .text	00000000 .hidden __aeabi_uidiv
08003a04 g     F .text	00000010 SVC_Handler
08003ca0 g     F .text	00000048 SysTick_OS_Tick
0800329c g     F .text	00000006 __set_CONTROL
080058cc g     F .text	00000f8a _dtoa_r
08006914 g     F .text	0000056e _malloc_r
08009670 g     F .text	0000005a .hidden __aeabi_l2d
0800415c g     F .text	00000042 Uart1_Send_String
08004120 g     F .text	0000003a Uart1_Send_Byte
080035ac g     F .text	0000002a Key_Get_Pressed
08003ef4 g     F .text	0000004c TIM3_Out_Init
08003728 g     F .text	00000012 LED_All_On
08003abc g     F .text	00000006 DMA1_Channel5_IRQHandler
08003a94 g     F .text	00000006 EXTI4_IRQHandler
08008854 g     F .text	000000a2 _malloc_trim_r
08007974 g     F .text	00000000 strcmp
08003254 g     F .text	00000008 __get_MSP
0800a7d8 g       .rodata	00000000 __RO_LIMIT__
08009b00 g     F .text	0000007a .hidden __nedf2
20000588 g     O .bss	00000004 Key_Value
20000598 g     O .bss	00000004 _PathLocale
08004278 g     F .text	00000032 _vsprintf_r
08003aac g     F .text	00000006 DMA1_Channel3_IRQHandler
080068d8 g     F .text	00000012 setlocale
080032a8 g     F .text	00000004 __REV16
20000000 g     O .data	00000004 _impure_ptr
08003b38 g     F .text	00000006 TIM1_UP_IRQHandler
080068cc g     F .text	00000004 __locale_cjk_lang
08007d14 g     F .text	00000adc _svfiprintf_r
0000005c g       *ABS*	00000000 __ZI_SIZE__
08003a44 g     F .text	00000006 WWDG_IRQHandler
0800325c g     F .text	00000006 __set_MSP
08007614 g     F .text	00000042 __ulp
08003c90 g     F .text	0000000e SysTick_Stop
08003b50 g     F .text	00000006 TIM2_IRQHandler
08009c50 g     F .text	00000040 .hidden __aeabi_d2uiz
20000580 g       .bss	00000000 __ZI_BASE__
080068ec g     F .text	00000008 localeconv
08003b30 g     F .text	00000006 TIM1_BRK_IRQHandler
0800933c g     F .text	0000001a .hidden __aeabi_uidivmod
08003a7c g     F .text	00000006 EXTI1_IRQHandler
0800326c g     F .text	00000006 __set_BASEPRI
08009b9c g     F .text	00000012 .hidden __aeabi_dcmpeq
08003eb8 g     F .text	00000022 TIM4_Stop
08003608 g     F .text	0000002e Key_Wait_Key_Pressed
08004068 g     F .text	000000b8 Uart1_Init
08003c10 g     F .text	00000006 RTCAlarm_IRQHandler
08003bf8 g     F .text	00000006 USART2_IRQHandler
2000057c g     O .data	00000004 __malloc_trim_threshold
080068c4 g     F .text	00000008 __locale_msgcharset
080032d8 g     F .text	00000008 __STREXH
08007528 g     F .text	000000ea __mdiff
08009c00 g     F .text	0000004e .hidden __aeabi_d2iz
080032c0 g     F .text	00000008 __LDREXH
08003bb0 g     F .text	00000006 I2C2_ER_IRQHandler
08003aa4 g     F .text	00000006 DMA1_Channel2_IRQHandler
00000000  w      *UND*	00000000 __sf_fake_stdout
20000594 g     O .bss	00000004 Uart1_Rx_In
08009358  w    F .text	00000002 .hidden __aeabi_idiv0
08003a64 g     F .text	00000006 FLASH_IRQHandler
080039e4 g     F .text	00000010 BusFault_Handler
08003bc8 g     F .text	00000030 USART1_IRQHandler
08003c78 g     F .text	0000000c SysTick_Get_Time
08007bb0 g     F .text	0000005e strlen
08003fbc g     F .text	000000a8 TIM4_Repeat_Interrupt_Enable
08003264 g     F .text	00000006 __get_BASEPRI
08009b8c g     F .text	00000010 .hidden __aeabi_cdcmpeq
08009af0 g     F .text	0000008a .hidden __gedf2
08004218 g     F .text	00000018 Uart1_Get_Char
08003e34 g     F .text	00000062 TIM4_Repeat
08009cbc g     F .text	00000030 .hidden __gnu_ldivmod_helper
08003ba0 g     F .text	00000006 I2C1_ER_IRQHandler
08003f40 g     F .text	00000058 TIM3_Out_Freq_Generation
08009624 g     F .text	0000003a .hidden __aeabi_f2d
080032d0 g     F .text	00000008 __STREXB
08009364 g     F .text	0000027a .hidden __subdf3
08003126 g     F .text	00000000 _Print_Reg
080071c8 g     F .text	00000056 __lo0bits
08003864 g     F .text	00000032 Invalid_ISR
08003c68 g     F .text	00000010 SysTick_Check_Timeout
08003c18 g     F .text	00000006 USBWakeUp_IRQHandler
08006904 g     F .text	00000010 free
08007068 g     F .text	0000008c __multadd
08007030 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__RO_BASE__>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	080030ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip, sp}
 8003008:	00000000 	andeq	r0, r0, r0
 800300c:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
	...
 800303c:	08003a35 	stmdaeq	r0, {r0, r2, r4, r5, r9, fp, ip, sp}
 8003040:	08003a45 	stmdaeq	r0, {r0, r2, r6, r9, fp, ip, sp}
 8003044:	08003a4d 	stmdaeq	r0, {r0, r2, r3, r6, r9, fp, ip, sp}
 8003048:	08003a55 	stmdaeq	r0, {r0, r2, r4, r6, r9, fp, ip, sp}
 800304c:	08003a5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r9, fp, ip, sp}
 8003050:	08003a65 	stmdaeq	r0, {r0, r2, r5, r6, r9, fp, ip, sp}
 8003054:	08003a6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r9, fp, ip, sp}
 8003058:	08003a75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r9, fp, ip, sp}
 800305c:	08003a7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp}
 8003060:	08003a85 	stmdaeq	r0, {r0, r2, r7, r9, fp, ip, sp}
 8003064:	08003a8d 	stmdaeq	r0, {r0, r2, r3, r7, r9, fp, ip, sp}
 8003068:	08003a95 	stmdaeq	r0, {r0, r2, r4, r7, r9, fp, ip, sp}
 800306c:	08003a9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r9, fp, ip, sp}
 8003070:	08003aa5 	stmdaeq	r0, {r0, r2, r5, r7, r9, fp, ip, sp}
 8003074:	08003aad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, fp, ip, sp}
 8003078:	08003ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip, sp}
 800307c:	08003abd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp}
 8003080:	08003ac5 	stmdaeq	r0, {r0, r2, r6, r7, r9, fp, ip, sp}
 8003084:	08003acd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp}
 8003088:	08003ad5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r9, fp, ip, sp}
	...
 800309c:	08003afd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
 80030a0:	08003b31 	stmdaeq	r0, {r0, r4, r5, r8, r9, fp, ip, sp}
 80030a4:	08003b39 	stmdaeq	r0, {r0, r3, r4, r5, r8, r9, fp, ip, sp}
 80030a8:	08003b41 	stmdaeq	r0, {r0, r6, r8, r9, fp, ip, sp}
 80030ac:	08003b49 	stmdaeq	r0, {r0, r3, r6, r8, r9, fp, ip, sp}
 80030b0:	08003b51 	stmdaeq	r0, {r0, r4, r6, r8, r9, fp, ip, sp}
 80030b4:	08003b59 	stmdaeq	r0, {r0, r3, r4, r6, r8, r9, fp, ip, sp}
 80030b8:	08003b61 	stmdaeq	r0, {r0, r5, r6, r8, r9, fp, ip, sp}
 80030bc:	08003b99 	stmdaeq	r0, {r0, r3, r4, r7, r8, r9, fp, ip, sp}
 80030c0:	08003ba1 	stmdaeq	r0, {r0, r5, r7, r8, r9, fp, ip, sp}
 80030c4:	08003ba9 	stmdaeq	r0, {r0, r3, r5, r7, r8, r9, fp, ip, sp}
 80030c8:	08003bb1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, fp, ip, sp}
 80030cc:	08003bb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp}
 80030d0:	08003bc1 	stmdaeq	r0, {r0, r6, r7, r8, r9, fp, ip, sp}
 80030d4:	08003bc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, fp, ip, sp}
 80030d8:	08003bf9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
 80030dc:	08003c01 	stmdaeq	r0, {r0, sl, fp, ip, sp}
 80030e0:	08003c09 	stmdaeq	r0, {r0, r3, sl, fp, ip, sp}
 80030e4:	08003c11 	stmdaeq	r0, {r0, r4, sl, fp, ip, sp}
 80030e8:	08003c19 	stmdaeq	r0, {r0, r3, r4, sl, fp, ip, sp}

080030ec <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80030ec:	4837      	ldr	r0, [pc, #220]	; (80031cc <_HardFault_Handler+0x14>)
	ldr		r1, =__RW_BASE__
 80030ee:	4938      	ldr	r1, [pc, #224]	; (80031d0 <_HardFault_Handler+0x18>)
	ldr		r3, =__ZI_BASE__
 80030f0:	4b38      	ldr	r3, [pc, #224]	; (80031d4 <_HardFault_Handler+0x1c>)

	cmp		r0, r1
 80030f2:	4288      	cmp	r0, r1
	beq		2f
 80030f4:	d006      	beq.n	8003104 <__start+0x18>

1:
	cmp		r1, r3
 80030f6:	4299      	cmp	r1, r3
	ittt	lo
 80030f8:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 80030fa:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 80030fe:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 8003102:	e7f8      	bcc.n	80030f6 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003104:	4934      	ldr	r1, [pc, #208]	; (80031d8 <_HardFault_Handler+0x20>)
	mov		r2, #0x0
 8003106:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 800310a:	428b      	cmp	r3, r1
	itt		lo
 800310c:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800310e:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 8003112:	e7fa      	bcc.n	800310a <__start+0x1e>
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 8003114:	4831      	ldr	r0, [pc, #196]	; (80031dc <_HardFault_Handler+0x24>)
	msr		psp, r0
 8003116:	f380 8809 	msr	PSP, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 800311a:	4831      	ldr	r0, [pc, #196]	; (80031e0 <_HardFault_Handler+0x28>)
	msr		control, r0
 800311c:	f380 8814 	msr	CONTROL, r0

	bl		Main
 8003120:	f000 fb16 	bl	8003750 <Main>

	b		.
 8003124:	e7fe      	b.n	8003124 <__start+0x38>

08003126 <_Print_Reg>:
    .extern	Uart1_Printf

    .global _Print_Reg
  	.type 	_Print_Reg, %function
_Print_Reg:
    PUSH	{r0-r12,lr}
 8003126:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    MRS     r1, PSR
 800312a:	f3ef 8103 	mrs	r1, PSR
    PUSH    {r0, r1}
 800312e:	b403      	push	{r0, r1}

    MOV     r6, #14
 8003130:	f04f 060e 	mov.w	r6, #14
    MOV     r4, #4
 8003134:	f04f 0404 	mov.w	r4, #4
    LDR     r5, =_PSR
 8003138:	4d2a      	ldr	r5, [pc, #168]	; (80031e4 <_HardFault_Handler+0x2c>)

0800313a <_loop>:
_loop:
    LDR     r0, =fmt
 800313a:	482b      	ldr	r0, [pc, #172]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 800313c:	4629      	mov	r1, r5
    LDR     r2, [sp, r4]
 800313e:	f85d 2004 	ldr.w	r2, [sp, r4]
    BL      Uart1_Printf
 8003142:	f001 f82d 	bl	80041a0 <Uart1_Printf>

    ADD     r4, r4, #4
 8003146:	f104 0404 	add.w	r4, r4, #4
    ADD     r5, r5, #4
 800314a:	f105 0504 	add.w	r5, r5, #4
    SUBS    r6, r6, #1
 800314e:	3e01      	subs	r6, #1
    BGT     _loop
 8003150:	dcf3      	bgt.n	800313a <_loop>

    LDR     r0, =fmt
 8003152:	4825      	ldr	r0, [pc, #148]	; (80031e8 <_HardFault_Handler+0x30>)
    MOV     r1, r5
 8003154:	4629      	mov	r1, r5
    MRS     r2, psp
 8003156:	f3ef 8209 	mrs	r2, PSP
    BL      Uart1_Printf
 800315a:	f001 f821 	bl	80041a0 <Uart1_Printf>

    POP     {r0, r1}
 800315e:	bc03      	pop	{r0, r1}
	MSR     APSR_nzcvq, r1
 8003160:	f381 8800 	msr	CPSR_f, r1
	MSR     IEPSR, r1
 8003164:	f381 8807 	msr	IEPSR, r1
    POP		{r0-r12, pc}
 8003168:	e8bd 9fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

0800316c <fmt>:
 800316c:	3a207325 	bcc	881fe08 <__RW_LOAD_ADDR__+0x815630>
 8003170:	25783020 	ldrbcs	r3, [r8, #-32]!	; 0xffffffe0
 8003174:	0a58382e 	beq	9611234 <__RW_LOAD_ADDR__+0x1606a5c>
	...

08003179 <_PSR>:
 8003179:	00525350 	subseq	r5, r2, r0, asr r3

0800317d <_r0>:
 800317d:	00303052 	eorseq	r3, r0, r2, asr r0

08003181 <_r1>:
 8003181:	00313052 	eorseq	r3, r1, r2, asr r0

08003185 <_r2>:
 8003185:	00323052 	eorseq	r3, r2, r2, asr r0

08003189 <_r3>:
 8003189:	00333052 	eorseq	r3, r3, r2, asr r0

0800318d <_r4>:
 800318d:	00343052 	eorseq	r3, r4, r2, asr r0

08003191 <_r5>:
 8003191:	00353052 	eorseq	r3, r5, r2, asr r0

08003195 <_r6>:
 8003195:	00363052 	eorseq	r3, r6, r2, asr r0

08003199 <_r7>:
 8003199:	00373052 	eorseq	r3, r7, r2, asr r0

0800319d <_r8>:
 800319d:	00383052 	eorseq	r3, r8, r2, asr r0

080031a1 <_r9>:
 80031a1:	00393052 	eorseq	r3, r9, r2, asr r0

080031a5 <_r10>:
 80031a5:	00303152 	eorseq	r3, r0, r2, asr r1

080031a9 <_r11>:
 80031a9:	00313152 	eorseq	r3, r1, r2, asr r1

080031ad <_r12>:
 80031ad:	00323152 	eorseq	r3, r2, r2, asr r1

080031b1 <_PSP>:
 80031b1:	00505350 	subseq	r5, r0, r0, asr r3
 80031b5:	01bf0000 			; <UNDEFINED> instruction: 0x01bf0000

080031b8 <_HardFault_Handler>:

    .global _HardFault_Handler
  	.type 	_HardFault_Handler, %function
_HardFault_Handler:

	PUSH	{r0, lr}
 80031b8:	b501      	push	{r0, lr}
	BL    	_Print_Reg
 80031ba:	f7ff ffb4 	bl	8003126 <_Print_Reg>
	ADD   	r0, sp, #8
 80031be:	a802      	add	r0, sp, #8
	LDR   	r1, [sp, #4]
 80031c0:	9901      	ldr	r1, [sp, #4]
	MRS   	r2, psp
 80031c2:	f3ef 8209 	mrs	r2, PSP
	BL    	HardFault_Handler
 80031c6:	f000 fb6f 	bl	80038a8 <HardFault_Handler>
	POP	 	{r0, pc}
 80031ca:	bd01      	pop	{r0, pc}
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80031cc:	0800a7d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, sp, pc}
	ldr		r1, =__RW_BASE__
 80031d0:	20000000 	andcs	r0, r0, r0
	ldr		r3, =__ZI_BASE__
 80031d4:	20000580 	andcs	r0, r0, r0, lsl #11
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 80031d8:	200005d8 	ldrdcs	r0, [r0], -r8
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	ldr		r0, =PSP_BASE
 80031dc:	20004c00 	andcs	r4, r0, r0, lsl #24
	msr		psp, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 80031e0:	00000002 	andeq	r0, r0, r2
    MRS     r1, PSR
    PUSH    {r0, r1}

    MOV     r6, #14
    MOV     r4, #4
    LDR     r5, =_PSR
 80031e4:	08003179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, ip, sp}
_loop:
    LDR     r0, =fmt
 80031e8:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}

080031ec <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 80031ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80031f4:	2201      	movs	r2, #1
 80031f6:	601a      	str	r2, [r3, #0]
	Macro_Set_Bit(RCC->CR, 16);
 80031f8:	6819      	ldr	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 80031fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 80031fe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003202:	f2c0 021d 	movt	r2, #29
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
 8003206:	6019      	str	r1, [r3, #0]
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 8003208:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(RCC->CR, 24);
 800320a:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 800320c:	4619      	mov	r1, r3
void Clock_Init(void)
{
	RCC->CR = 0x1;
	Macro_Set_Bit(RCC->CR, 16);
	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
	Macro_Set_Bit(RCC->CR, 24);
 800320e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003212:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003214:	680a      	ldr	r2, [r1, #0]
 8003216:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800321a:	0192      	lsls	r2, r2, #6
 800321c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003220:	d5f8      	bpl.n	8003214 <Clock_Init+0x28>
    Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 8003222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003226:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800322a:	6811      	ldr	r1, [r2, #0]
 800322c:	f021 0103 	bic.w	r1, r1, #3
 8003230:	f041 0102 	orr.w	r1, r1, #2
 8003234:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	f022 0203 	bic.w	r2, r2, #3
 800323c:	f042 0202 	orr.w	r2, r2, #2
 8003240:	605a      	str	r2, [r3, #4]
 8003242:	4770      	bx	lr

08003244 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 8003244:	f3ef 8009 	mrs	r0, PSP
 8003248:	4600      	mov	r0, r0
 800324a:	4770      	bx	lr

0800324c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 800324c:	f380 8809 	msr	PSP, r0
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop

08003254 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 8003254:	f3ef 8008 	mrs	r0, MSP
 8003258:	4600      	mov	r0, r0
 800325a:	4770      	bx	lr

0800325c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 800325c:	f380 8808 	msr	MSP, r0
 8003260:	4770      	bx	lr
 8003262:	bf00      	nop

08003264 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8003264:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 800326c:	f380 8811 	msr	BASEPRI, r0
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop

08003274 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003274:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 800327c:	f380 8810 	msr	PRIMASK, r0
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop

08003284 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 8003284:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop

0800328c <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 800328c:	f380 8813 	msr	FAULTMASK, r0
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop

08003294 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003294:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop

0800329c <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 800329c:	f380 8814 	msr	CONTROL, r0
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop

080032a4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	ba00      	rev	r0, r0
  return(result);
}
 80032a6:	4770      	bx	lr

080032a8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 80032a8:	ba40      	rev16	r0, r0
  return(result);
}
 80032aa:	4770      	bx	lr

080032ac <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	bac0      	revsh	r0, r0
  return(result);
}
 80032ae:	4770      	bx	lr

080032b0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop

080032b8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 80032b8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 80032bc:	b2c0      	uxtb	r0, r0
 80032be:	4770      	bx	lr

080032c0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 80032c4:	b280      	uxth	r0, r0
 80032c6:	4770      	bx	lr

080032c8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80032c8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop

080032d0 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d0:	e8c1 0f43 	strexb	r3, r0, [r1]
 80032d4:	4618      	mov	r0, r3
   return(result);
}
 80032d6:	4770      	bx	lr

080032d8 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 80032d8:	e8c1 0f53 	strexh	r3, r0, [r1]
 80032dc:	4618      	mov	r0, r3
   return(result);
}
 80032de:	4770      	bx	lr

080032e0 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 80032e0:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop

080032e8 <I2C_SC16IS752_Init>:
#define SC16IS752_I2CADDR									0x9A
#define SC16IS752_I2CADDR_WR								(SC16IS752_I2CADDR|0x0)
#define SC16IS752_I2CADDR_RD								(SC16IS752_I2CADDR|0x1)

void I2C_SC16IS752_Init(unsigned int freq)
{
 80032e8:	b410      	push	{r4}
	unsigned int r;
	volatile int i;

	Macro_Set_Bit(RCC->APB1ENR, 21);
 80032ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80032f2:	69d9      	ldr	r1, [r3, #28]
#define SC16IS752_I2CADDR									0x9A
#define SC16IS752_I2CADDR_WR								(SC16IS752_I2CADDR|0x0)
#define SC16IS752_I2CADDR_RD								(SC16IS752_I2CADDR|0x1)

void I2C_SC16IS752_Init(unsigned int freq)
{
 80032f4:	b083      	sub	sp, #12
	unsigned int r;
	volatile int i;

	Macro_Set_Bit(RCC->APB1ENR, 21);
 80032f6:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 80032fa:	61d9      	str	r1, [r3, #28]

	Macro_Clear_Bit(RCC->APB1RSTR, 21);
 80032fc:	6919      	ldr	r1, [r3, #16]
	for(i=0; i<1000; i++);
 80032fe:	2200      	movs	r2, #0
	unsigned int r;
	volatile int i;

	Macro_Set_Bit(RCC->APB1ENR, 21);

	Macro_Clear_Bit(RCC->APB1RSTR, 21);
 8003300:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 8003304:	6119      	str	r1, [r3, #16]
	for(i=0; i<1000; i++);
 8003306:	9201      	str	r2, [sp, #4]
 8003308:	9b01      	ldr	r3, [sp, #4]
 800330a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800330e:	da06      	bge.n	800331e <I2C_SC16IS752_Init+0x36>
 8003310:	9b01      	ldr	r3, [sp, #4]
 8003312:	3301      	adds	r3, #1
 8003314:	9301      	str	r3, [sp, #4]
 8003316:	9b01      	ldr	r3, [sp, #4]
 8003318:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800331c:	dbf8      	blt.n	8003310 <I2C_SC16IS752_Init+0x28>
	Macro_Set_Bit(RCC->APB1RSTR, 21);
 800331e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003322:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003326:	6919      	ldr	r1, [r3, #16]
	for(i=0; i<1000; i++);
 8003328:	2200      	movs	r2, #0

	Macro_Set_Bit(RCC->APB1ENR, 21);

	Macro_Clear_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Set_Bit(RCC->APB1RSTR, 21);
 800332a:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 800332e:	6119      	str	r1, [r3, #16]
	for(i=0; i<1000; i++);
 8003330:	9201      	str	r2, [sp, #4]
 8003332:	9b01      	ldr	r3, [sp, #4]
 8003334:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003338:	da06      	bge.n	8003348 <I2C_SC16IS752_Init+0x60>
 800333a:	9b01      	ldr	r3, [sp, #4]
 800333c:	3301      	adds	r3, #1
 800333e:	9301      	str	r3, [sp, #4]
 8003340:	9b01      	ldr	r3, [sp, #4]
 8003342:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003346:	dbf8      	blt.n	800333a <I2C_SC16IS752_Init+0x52>
	Macro_Clear_Bit(RCC->APB1RSTR, 21);
 8003348:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800334c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003350:	691a      	ldr	r2, [r3, #16]

	Macro_Set_Bit(RCC->APB2ENR, 0);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
 8003352:	2100      	movs	r1, #0

	Macro_Clear_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Set_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Clear_Bit(RCC->APB1RSTR, 21);
 8003354:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8003358:	611a      	str	r2, [r3, #16]

	Macro_Set_Bit(RCC->APB2ENR, 0);
 800335a:	699a      	ldr	r2, [r3, #24]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
 800335c:	f2c4 0101 	movt	r1, #16385	; 0x4001
	for(i=0; i<1000; i++);
	Macro_Set_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Clear_Bit(RCC->APB1RSTR, 21);

	Macro_Set_Bit(RCC->APB2ENR, 0);
 8003360:	f042 0201 	orr.w	r2, r2, #1
 8003364:	619a      	str	r2, [r3, #24]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003366:	699c      	ldr	r4, [r3, #24]
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);
 8003368:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	Macro_Set_Bit(RCC->APB1RSTR, 21);
	for(i=0; i<1000; i++);
	Macro_Clear_Bit(RCC->APB1RSTR, 21);

	Macro_Set_Bit(RCC->APB2ENR, 0);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 800336c:	f044 0408 	orr.w	r4, r4, #8
 8003370:	619c      	str	r4, [r3, #24]
	Macro_Set_Bit(AFIO->MAPR, 1);
 8003372:	684b      	ldr	r3, [r1, #4]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);
 8003374:	f2c4 0201 	movt	r2, #16385	; 0x4001
	for(i=0; i<1000; i++);
	Macro_Clear_Bit(RCC->APB1RSTR, 21);

	Macro_Set_Bit(RCC->APB2ENR, 0);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
 8003378:	f043 0302 	orr.w	r3, r3, #2
 800337c:	604b      	str	r3, [r1, #4]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);
 800337e:	6851      	ldr	r1, [r2, #4]

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
 8003380:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
	Macro_Clear_Bit(RCC->APB1RSTR, 21);

	Macro_Set_Bit(RCC->APB2ENR, 0);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);
 8003384:	f041 01ff 	orr.w	r1, r1, #255	; 0xff
 8003388:	6051      	str	r1, [r2, #4]

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
 800338a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800338e:	889a      	ldrh	r2, [r3, #4]
	Macro_Clear_Bit(I2C1->CR1, 0);
	I2C1->TRISE = PCLK1/1000000+1;
	r = PCLK1/(freq*2);
 8003390:	f44f 41a2 	mov.w	r1, #20736	; 0x5100
	Macro_Set_Bit(RCC->APB2ENR, 0);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
 8003394:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003398:	0412      	lsls	r2, r2, #16
 800339a:	0c12      	lsrs	r2, r2, #16
 800339c:	f042 0224 	orr.w	r2, r2, #36	; 0x24
 80033a0:	809a      	strh	r2, [r3, #4]
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033a2:	881a      	ldrh	r2, [r3, #0]
	I2C1->TRISE = PCLK1/1000000+1;
	r = PCLK1/(freq*2);
 80033a4:	f2c0 2125 	movt	r1, #549	; 0x225
 80033a8:	0040      	lsls	r0, r0, #1
 80033aa:	fbb1 f0f0 	udiv	r0, r1, r0
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033ae:	f022 0201 	bic.w	r2, r2, #1
	I2C1->TRISE = PCLK1/1000000+1;
	r = PCLK1/(freq*2);
	I2C1->CCR = ((r<4)?4:r);
 80033b2:	2804      	cmp	r0, #4
 80033b4:	bf38      	it	cc
 80033b6:	2004      	movcc	r0, #4
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033b8:	0412      	lsls	r2, r2, #16
	I2C1->TRISE = PCLK1/1000000+1;
	r = PCLK1/(freq*2);
	I2C1->CCR = ((r<4)?4:r);
 80033ba:	b280      	uxth	r0, r0
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033bc:	0c12      	lsrs	r2, r2, #16
	I2C1->TRISE = PCLK1/1000000+1;
 80033be:	2125      	movs	r1, #37	; 0x25
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Set_Bit(AFIO->MAPR, 1);
	Macro_Write_Block(GPIOB->CRH, 0xff, 0xFF, 0);

	Macro_Write_Block(I2C1->CR2, 0x3f, PCLK1/1000000, 0);
	Macro_Clear_Bit(I2C1->CR1, 0);
 80033c0:	801a      	strh	r2, [r3, #0]
	I2C1->TRISE = PCLK1/1000000+1;
 80033c2:	8419      	strh	r1, [r3, #32]
	r = PCLK1/(freq*2);
	I2C1->CCR = ((r<4)?4:r);
 80033c4:	8398      	strh	r0, [r3, #28]

	Macro_Clear_Bit(I2C1->CR1, 1);
 80033c6:	881a      	ldrh	r2, [r3, #0]
 80033c8:	f022 0202 	bic.w	r2, r2, #2
 80033cc:	0412      	lsls	r2, r2, #16
 80033ce:	0c12      	lsrs	r2, r2, #16
 80033d0:	801a      	strh	r2, [r3, #0]
	Macro_Set_Bit(I2C1->CR1, 0);
 80033d2:	881a      	ldrh	r2, [r3, #0]
 80033d4:	b292      	uxth	r2, r2
 80033d6:	f042 0201 	orr.w	r2, r2, #1
 80033da:	801a      	strh	r2, [r3, #0]
	Macro_Set_Bit(I2C1->CR1, 10);
 80033dc:	881a      	ldrh	r2, [r3, #0]
 80033de:	b292      	uxth	r2, r2
 80033e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033e4:	801a      	strh	r2, [r3, #0]
}
 80033e6:	b003      	add	sp, #12
 80033e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop

080033f0 <I2C_SC16IS752_Write_Reg>:

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
 80033f0:	b410      	push	{r4}
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK
 80033f2:	f44f 44a8 	mov.w	r4, #21504	; 0x5400
 80033f6:	f2c4 0400 	movt	r4, #16384	; 0x4000
 80033fa:	8b22      	ldrh	r2, [r4, #24]
 80033fc:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003400:	0792      	lsls	r2, r2, #30
 8003402:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003406:	d4f8      	bmi.n	80033fa <I2C_SC16IS752_Write_Reg+0xa>

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 8003408:	881a      	ldrh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 800340a:	461c      	mov	r4, r3

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 800340c:	b292      	uxth	r2, r2
 800340e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003412:	801a      	strh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 8003414:	8aa2      	ldrh	r2, [r4, #20]
 8003416:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800341a:	07d2      	lsls	r2, r2, #31
 800341c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003420:	d5f8      	bpl.n	8003414 <I2C_SC16IS752_Write_Reg+0x24>

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
 8003422:	229a      	movs	r2, #154	; 0x9a
 8003424:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
 8003426:	461c      	mov	r4, r3
 8003428:	8aa2      	ldrh	r2, [r4, #20]
 800342a:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800342e:	0792      	lsls	r2, r2, #30
 8003430:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003434:	d5f8      	bpl.n	8003428 <I2C_SC16IS752_Write_Reg+0x38>
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 8003436:	00c0      	lsls	r0, r0, #3
 8003438:	b280      	uxth	r0, r0
	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2
 800343a:	8b1a      	ldrh	r2, [r3, #24]

	I2C1->DR = addr<<3;											// Send Register Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 800343c:	461c      	mov	r4, r3

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 800343e:	8218      	strh	r0, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 8003440:	8aa2      	ldrh	r2, [r4, #20]
 8003442:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003446:	0750      	lsls	r0, r2, #29
 8003448:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800344c:	d5f8      	bpl.n	8003440 <I2C_SC16IS752_Write_Reg+0x50>

	I2C1->DR = data;											// Send Data
 800344e:	b289      	uxth	r1, r1
 8003450:	8219      	strh	r1, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 8003452:	4619      	mov	r1, r3
 8003454:	8a8a      	ldrh	r2, [r1, #20]
 8003456:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800345a:	0752      	lsls	r2, r2, #29
 800345c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003460:	d5f8      	bpl.n	8003454 <I2C_SC16IS752_Write_Reg+0x64>

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 8003462:	8819      	ldrh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 8003464:	461a      	mov	r2, r3
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	I2C1->DR = data;											// Send Data
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 8003466:	b289      	uxth	r1, r1
 8003468:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800346c:	8019      	strh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 800346e:	8813      	ldrh	r3, [r2, #0]
 8003470:	059b      	lsls	r3, r3, #22
 8003472:	d4fc      	bmi.n	800346e <I2C_SC16IS752_Write_Reg+0x7e>
}
 8003474:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop

0800347c <I2C_SC16IS752_Config_GPIO>:
	Macro_Set_Bit(I2C1->CR1, 10);
}

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK
 800347c:	f44f 41a8 	mov.w	r1, #21504	; 0x5400
 8003480:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003484:	8b0a      	ldrh	r2, [r1, #24]
 8003486:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800348a:	0792      	lsls	r2, r2, #30
 800348c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003490:	d4f8      	bmi.n	8003484 <I2C_SC16IS752_Config_GPIO+0x8>

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 8003492:	881a      	ldrh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 8003494:	4619      	mov	r1, r3

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 8003496:	b292      	uxth	r2, r2
 8003498:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800349c:	801a      	strh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 800349e:	8a8a      	ldrh	r2, [r1, #20]
 80034a0:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80034a4:	07d2      	lsls	r2, r2, #31
 80034a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80034aa:	d5f8      	bpl.n	800349e <I2C_SC16IS752_Config_GPIO+0x22>

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
 80034ac:	229a      	movs	r2, #154	; 0x9a
 80034ae:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
 80034b0:	4619      	mov	r1, r3
 80034b2:	8a8a      	ldrh	r2, [r1, #20]
 80034b4:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80034b8:	0792      	lsls	r2, r2, #30
 80034ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80034be:	d5f8      	bpl.n	80034b2 <I2C_SC16IS752_Config_GPIO+0x36>
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 80034c0:	2250      	movs	r2, #80	; 0x50
	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2
 80034c2:	8b19      	ldrh	r1, [r3, #24]

	I2C1->DR = addr<<3;											// Send Register Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 80034c4:	4619      	mov	r1, r3

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 80034c6:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 80034c8:	8a8a      	ldrh	r2, [r1, #20]
 80034ca:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80034ce:	0752      	lsls	r2, r2, #29
 80034d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80034d4:	d5f8      	bpl.n	80034c8 <I2C_SC16IS752_Config_GPIO+0x4c>

	I2C1->DR = data;											// Send Data
 80034d6:	b280      	uxth	r0, r0
 80034d8:	8218      	strh	r0, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 80034da:	4619      	mov	r1, r3
 80034dc:	8a8a      	ldrh	r2, [r1, #20]
 80034de:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 80034e2:	0750      	lsls	r0, r2, #29
 80034e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80034e8:	d5f8      	bpl.n	80034dc <I2C_SC16IS752_Config_GPIO+0x60>

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 80034ea:	8819      	ldrh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 80034ec:	461a      	mov	r2, r3
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	I2C1->DR = data;											// Send Data
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 80034ee:	b289      	uxth	r1, r1
 80034f0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80034f4:	8019      	strh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 80034f6:	8813      	ldrh	r3, [r2, #0]
 80034f8:	0599      	lsls	r1, r3, #22
 80034fa:	d4fc      	bmi.n	80034f6 <I2C_SC16IS752_Config_GPIO+0x7a>
}

void I2C_SC16IS752_Config_GPIO(unsigned int config)
{
	I2C_SC16IS752_Write_Reg(SC16IS752_IODIR, config);
}
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop

08003500 <I2C_SC16IS752_Write_GPIO>:
	Macro_Set_Bit(I2C1->CR1, 10);
}

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK
 8003500:	f44f 41a8 	mov.w	r1, #21504	; 0x5400
 8003504:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003508:	8b0a      	ldrh	r2, [r1, #24]
 800350a:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800350e:	0792      	lsls	r2, r2, #30
 8003510:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003514:	d4f8      	bmi.n	8003508 <I2C_SC16IS752_Write_GPIO+0x8>

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 8003516:	881a      	ldrh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 8003518:	4619      	mov	r1, r3

void I2C_SC16IS752_Write_Reg(unsigned int addr, unsigned int data)
{
	while(Macro_Check_Bit_Set(I2C1->SR2, 1)); 					// Idle OK

	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
 800351a:	b292      	uxth	r2, r2
 800351c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003520:	801a      	strh	r2, [r3, #0]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start
 8003522:	8a8a      	ldrh	r2, [r1, #20]
 8003524:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003528:	07d2      	lsls	r2, r2, #31
 800352a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800352e:	d5f8      	bpl.n	8003522 <I2C_SC16IS752_Write_GPIO+0x22>

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
 8003530:	229a      	movs	r2, #154	; 0x9a
 8003532:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
 8003534:	4619      	mov	r1, r3
 8003536:	8a8a      	ldrh	r2, [r1, #20]
 8003538:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 800353c:	0792      	lsls	r2, r2, #30
 800353e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003542:	d5f8      	bpl.n	8003536 <I2C_SC16IS752_Write_GPIO+0x36>
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 8003544:	2258      	movs	r2, #88	; 0x58
	Macro_Set_Bit(I2C1->CR1, 8); 								// Start
	while(Macro_Check_Bit_Clear(I2C1->SR1, 0));					// Check Start

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2
 8003546:	8b19      	ldrh	r1, [r3, #24]

	I2C1->DR = addr<<3;											// Send Register Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 8003548:	4619      	mov	r1, r3

	I2C1->DR = SC16IS752_I2CADDR_WR ;							// Send WR Address
	while(Macro_Check_Bit_Clear(I2C1->SR1, 1));					// Check Address
	(void)I2C1->SR2;											// Clear ADDR flag by reading SR2

	I2C1->DR = addr<<3;											// Send Register Address
 800354a:	821a      	strh	r2, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 800354c:	8a8a      	ldrh	r2, [r1, #20]
 800354e:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003552:	0752      	lsls	r2, r2, #29
 8003554:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003558:	d5f8      	bpl.n	800354c <I2C_SC16IS752_Write_GPIO+0x4c>

	I2C1->DR = data;											// Send Data
 800355a:	b280      	uxth	r0, r0
 800355c:	8218      	strh	r0, [r3, #16]
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished
 800355e:	4619      	mov	r1, r3
 8003560:	8a8a      	ldrh	r2, [r1, #20]
 8003562:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8003566:	0750      	lsls	r0, r2, #29
 8003568:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800356c:	d5f8      	bpl.n	8003560 <I2C_SC16IS752_Write_GPIO+0x60>

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 800356e:	8819      	ldrh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 8003570:	461a      	mov	r2, r3
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	I2C1->DR = data;											// Send Data
	while(Macro_Check_Bit_Clear(I2C1->SR1, 2));					// Check Byte Transfer Finished

	Macro_Set_Bit(I2C1->CR1, 9); 								// Stop
 8003572:	b289      	uxth	r1, r1
 8003574:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003578:	8019      	strh	r1, [r3, #0]
	while(Macro_Check_Bit_Set(I2C1->CR1, 9));					// Check Stop(Auto Cleared)
 800357a:	8813      	ldrh	r3, [r2, #0]
 800357c:	0599      	lsls	r1, r3, #22
 800357e:	d4fc      	bmi.n	800357a <I2C_SC16IS752_Write_GPIO+0x7a>
}

void I2C_SC16IS752_Write_GPIO(unsigned int data)
{
	I2C_SC16IS752_Write_Reg(SC16IS752_IOSTATE, data);
}
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop

08003584 <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003584:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003588:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800358c:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 800358e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003592:	f041 0108 	orr.w	r1, r1, #8
 8003596:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003598:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80035a2:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop

080035ac <Key_Get_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 80035ac:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80035b0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80035b4:	6888      	ldr	r0, [r1, #8]
 80035b6:	f644 6320 	movw	r3, #20000	; 0x4e20
 80035ba:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 80035be:	f3c0 1081 	ubfx	r0, r0, #6, #2
 80035c2:	688a      	ldr	r2, [r1, #8]
 80035c4:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 80035c8:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 80035cc:	4290      	cmp	r0, r2
 80035ce:	d1f1      	bne.n	80035b4 <Key_Get_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 80035d0:	3b01      	subs	r3, #1
 80035d2:	d1f6      	bne.n	80035c2 <Key_Get_Pressed+0x16>

		if(i == COUNT_FOR_CHAT) break;
	}

	return k;
}
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop

080035d8 <Key_Wait_Key_Released>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 80035d8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80035dc:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80035e0:	6881      	ldr	r1, [r0, #8]
 80035e2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80035e6:	f081 01c0 	eor.w	r1, r1, #192	; 0xc0
 80035ea:	f3c1 1181 	ubfx	r1, r1, #6, #2
 80035ee:	6882      	ldr	r2, [r0, #8]
 80035f0:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 80035f4:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 80035f8:	4291      	cmp	r1, r2
 80035fa:	d1f1      	bne.n	80035e0 <Key_Wait_Key_Released+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 80035fc:	3b01      	subs	r3, #1
 80035fe:	d1f6      	bne.n	80035ee <Key_Wait_Key_Released+0x16>
	return k;
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003600:	2900      	cmp	r1, #0
 8003602:	d1ed      	bne.n	80035e0 <Key_Wait_Key_Released+0x8>
}
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop

08003608 <Key_Wait_Key_Pressed>:

#define COUNT_FOR_CHAT 		20000

static int Key_Check_Input(void)
{
	return ~Macro_Extract_Area(GPIOB->IDR, 0x3, 6) & 0x3;
 8003608:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800360c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8003610:	6888      	ldr	r0, [r1, #8]
 8003612:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003616:	f080 00c0 	eor.w	r0, r0, #192	; 0xc0
 800361a:	f3c0 1081 	ubfx	r0, r0, #6, #2
 800361e:	688a      	ldr	r2, [r1, #8]
 8003620:	f082 02c0 	eor.w	r2, r2, #192	; 0xc0
 8003624:	f3c2 1281 	ubfx	r2, r2, #6, #2
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
		{
			if(k != Key_Check_Input())
 8003628:	4290      	cmp	r0, r2
 800362a:	d1f1      	bne.n	8003610 <Key_Wait_Key_Pressed+0x8>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<COUNT_FOR_CHAT; i++)
 800362c:	3b01      	subs	r3, #1
 800362e:	d1f6      	bne.n	800361e <Key_Wait_Key_Pressed+0x16>

int Key_Wait_Key_Pressed(void)
{
	int k;

	while((k = Key_Get_Pressed()) == 0);
 8003630:	2800      	cmp	r0, #0
 8003632:	d0ed      	beq.n	8003610 <Key_Wait_Key_Pressed+0x8>
	return k;
}
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop

08003638 <Key_ISR_Enable>:

void Key_ISR_Enable(int en)
{
 8003638:	b410      	push	{r4}
	if(en)
 800363a:	b9b0      	cbnz	r0, 800366a <Key_ISR_Enable+0x32>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800363c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003640:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003644:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
	}

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
 8003648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800364c:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 8003650:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003654:	699a      	ldr	r2, [r3, #24]
 8003656:	f022 0208 	bic.w	r2, r2, #8
 800365a:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,0);
 800365c:	699a      	ldr	r2, [r3, #24]
 800365e:	f022 0201 	bic.w	r2, r2, #1
 8003662:	619a      	str	r2, [r3, #24]
	}
}
 8003664:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003668:	4770      	bx	lr

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 800366a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800366e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003672:	699a      	ldr	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003674:	f44f 6140 	mov.w	r1, #3072	; 0xc00

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 8003678:	f042 0208 	orr.w	r2, r2, #8
 800367c:	619a      	str	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);
 800367e:	699a      	ldr	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003680:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);
 8003684:	f042 0201 	orr.w	r2, r2, #1
 8003688:	619a      	str	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 800368a:	680b      	ldr	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 800368c:	2200      	movs	r2, #0
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 800368e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003692:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8003696:	600b      	str	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003698:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800369c:	68d1      	ldr	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 800369e:	f44f 6380 	mov.w	r3, #1024	; 0x400
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 80036a2:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 80036a6:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
 80036aa:	60d1      	str	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 80036ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80036b0:	68dc      	ldr	r4, [r3, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 80036b2:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80036b6:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
		EXTI->PR = (0x3<<6);
 80036ba:	20c0      	movs	r0, #192	; 0xc0
 80036bc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80036c0:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 80036c4:	60dc      	str	r4, [r3, #12]
		EXTI->PR = (0x3<<6);
 80036c6:	6158      	str	r0, [r3, #20]
 80036c8:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
		NVIC_ClearPendingIRQ((IRQn_Type)23);
		Macro_Write_Block(EXTI->IMR,0x3,0x3,6);
 80036cc:	6818      	ldr	r0, [r3, #0]
 80036ce:	f040 00c0 	orr.w	r0, r0, #192	; 0xc0
 80036d2:	6018      	str	r0, [r3, #0]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80036d4:	6011      	str	r1, [r2, #0]
	{
		NVIC_DisableIRQ((IRQn_Type)23);
		Macro_Clear_Bit(RCC->APB2ENR,3);
		Macro_Clear_Bit(RCC->APB2ENR,0);
	}
}
 80036d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036da:	4770      	bx	lr

080036dc <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80036dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036e0:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80036e4:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 80036e6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 80036ea:	f041 0108 	orr.w	r1, r1, #8
 80036ee:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 80036f0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036fa:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 80036fe:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003700:	68da      	ldr	r2, [r3, #12]
 8003702:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003706:	60da      	str	r2, [r3, #12]
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop

0800370c <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 800370c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003710:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	43c0      	mvns	r0, r0
 8003718:	f000 0003 	and.w	r0, r0, #3
 800371c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003720:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003724:	60da      	str	r2, [r3, #12]
 8003726:	4770      	bx	lr

08003728 <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 8003728:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800372c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003736:	60da      	str	r2, [r3, #12]
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop

0800373c <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 800373c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003740:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003744:	68da      	ldr	r2, [r3, #12]
 8003746:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800374a:	60da      	str	r2, [r3, #12]
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop

08003750 <Main>:
#if 1

// I2C_SC16IS752_Write_GPIO(data);

void Main(void)
{
 8003750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#include "device_driver.h"

static void Sys_Init(void)
{
	Clock_Init();
 8003752:	f7ff fd4b 	bl	80031ec <Clock_Init>
	LED_Init();
 8003756:	f7ff ffc1 	bl	80036dc <LED_Init>
	Uart_Init(115200);
 800375a:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800375e:	f000 fc83 	bl	8004068 <Uart1_Init>
	Key_Poll_Init();
 8003762:	f7ff ff0f 	bl	8003584 <Key_Poll_Init>

	SCB->VTOR = 0x08003000;
 8003766:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800376a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800376e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003772:	f6c0 0200 	movt	r2, #2048	; 0x800
	SCB->SHCSR = 0;
 8003776:	2600      	movs	r6, #0
// I2C_SC16IS752_Write_GPIO(data);

void Main(void)
{
	Sys_Init();
	Uart1_Printf("LED Game\n");
 8003778:	f24a 5008 	movw	r0, #42248	; 0xa508
	Clock_Init();
	LED_Init();
	Uart_Init(115200);
	Key_Poll_Init();

	SCB->VTOR = 0x08003000;
 800377c:	609a      	str	r2, [r3, #8]
// I2C_SC16IS752_Write_GPIO(data);

void Main(void)
{
	Sys_Init();
	Uart1_Printf("LED Game\n");
 800377e:	f6c0 0000 	movt	r0, #2048	; 0x800
	LED_Init();
	Uart_Init(115200);
	Key_Poll_Init();

	SCB->VTOR = 0x08003000;
	SCB->SHCSR = 0;
 8003782:	625e      	str	r6, [r3, #36]	; 0x24
// I2C_SC16IS752_Write_GPIO(data);

void Main(void)
{
	Sys_Init();
	Uart1_Printf("LED Game\n");
 8003784:	f000 fd0c 	bl	80041a0 <Uart1_Printf>

	Key_ISR_Enable(1);
 8003788:	2001      	movs	r0, #1
 800378a:	f7ff ff55 	bl	8003638 <Key_ISR_Enable>
	Uart1_RX_Interrupt_Enable(1);
 800378e:	2001      	movs	r0, #1
 8003790:	f000 fd4e 	bl	8004230 <Uart1_RX_Interrupt_Enable>
	TIM4_Repeat_Interrupt_Enable(1, 500);
 8003794:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003798:	2001      	movs	r0, #1
 800379a:	f000 fc0f 	bl	8003fbc <TIM4_Repeat_Interrupt_Enable>
	I2C_SC16IS752_Init(5000);
 800379e:	f241 3088 	movw	r0, #5000	; 0x1388
 80037a2:	f7ff fda1 	bl	80032e8 <I2C_SC16IS752_Init>
	I2C_SC16IS752_Config_GPIO(0xFF);
 80037a6:	20ff      	movs	r0, #255	; 0xff
 80037a8:	f7ff fe68 	bl	800347c <I2C_SC16IS752_Config_GPIO>
 80037ac:	f240 548c 	movw	r4, #1420	; 0x58c
 80037b0:	f240 5088 	movw	r0, #1416	; 0x588
 80037b4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80037b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80037bc:	f240 5594 	movw	r5, #1428	; 0x594
	for(;;)
	{
	    if(TIM4_Expired)
	    {

			TIM4_Expired = 0;
 80037c0:	4631      	mov	r1, r6
	I2C_SC16IS752_Init(5000);
	I2C_SC16IS752_Config_GPIO(0xFF);

	for(;;)
	{
	    if(TIM4_Expired)
 80037c2:	4627      	mov	r7, r4
	    {

			TIM4_Expired = 0;
	    }

		if(Key_Value)
 80037c4:	4606      	mov	r6, r0
 80037c6:	f2c2 0500 	movt	r5, #8192	; 0x2000
	I2C_SC16IS752_Init(5000);
	I2C_SC16IS752_Config_GPIO(0xFF);

	for(;;)
	{
	    if(TIM4_Expired)
 80037ca:	6822      	ldr	r2, [r4, #0]
		{

			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 80037cc:	f240 5394 	movw	r3, #1428	; 0x594
	I2C_SC16IS752_Init(5000);
	I2C_SC16IS752_Config_GPIO(0xFF);

	for(;;)
	{
	    if(TIM4_Expired)
 80037d0:	b102      	cbz	r2, 80037d4 <Main+0x84>
	    {

			TIM4_Expired = 0;
 80037d2:	6039      	str	r1, [r7, #0]
	    }

		if(Key_Value)
 80037d4:	6802      	ldr	r2, [r0, #0]
		{

			Key_Value = 0;
		}

	    if(Uart1_Rx_In)
 80037d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
	    {

			TIM4_Expired = 0;
	    }

		if(Key_Value)
 80037da:	b102      	cbz	r2, 80037de <Main+0x8e>
		{

			Key_Value = 0;
 80037dc:	6031      	str	r1, [r6, #0]
		}

	    if(Uart1_Rx_In)
 80037de:	682a      	ldr	r2, [r5, #0]
 80037e0:	2a00      	cmp	r2, #0
 80037e2:	d0f2      	beq.n	80037ca <Main+0x7a>
	    {

			Uart1_Rx_In = 0;
 80037e4:	6019      	str	r1, [r3, #0]
 80037e6:	e7f0      	b.n	80037ca <Main+0x7a>

080037e8 <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 80037e8:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80037ea:	f240 5380 	movw	r3, #1408	; 0x580
 80037ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037f2:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 80037f4:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 80037f6:	b181      	cbz	r1, 800381a <_sbrk+0x32>
 80037f8:	4c0b      	ldr	r4, [pc, #44]	; (8003828 <_sbrk+0x40>)
 80037fa:	4608      	mov	r0, r1
 80037fc:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 8003800:	3207      	adds	r2, #7
 8003802:	4402      	add	r2, r0
 8003804:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 8003808:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800380c:	428a      	cmp	r2, r1

	heap = nextHeap;
 800380e:	bf34      	ite	cc
 8003810:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 8003812:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 8003814:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003818:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 800381a:	4903      	ldr	r1, [pc, #12]	; (8003828 <_sbrk+0x40>)
 800381c:	f021 0107 	bic.w	r1, r1, #7
 8003820:	6019      	str	r1, [r3, #0]
 8003822:	4608      	mov	r0, r1
 8003824:	e7ec      	b.n	8003800 <_sbrk+0x18>
 8003826:	bf00      	nop
 8003828:	200005df 	ldrdcs	r0, [r0], -pc	; <UNPREDICTABLE>

0800382c <Stack_Dump>:
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 800382c:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 800382e:	2300      	movs	r3, #0
 8003830:	4d0b      	ldr	r5, [pc, #44]	; (8003860 <Stack_Dump+0x34>)
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 8003832:	b083      	sub	sp, #12
 8003834:	4606      	mov	r6, r0
 8003836:	460f      	mov	r7, r1
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003838:	461c      	mov	r4, r3
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 800383a:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 800383e:	f24a 5014 	movw	r0, #42260	; 0xa514
 8003842:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8003846:	9200      	str	r2, [sp, #0]
 8003848:	f6c0 0000 	movt	r0, #2048	; 0x800
 800384c:	4622      	mov	r2, r4
 800384e:	4631      	mov	r1, r6

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003850:	3401      	adds	r4, #1
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 8003852:	f000 fca5 	bl	80041a0 <Uart1_Printf>

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003856:	2c08      	cmp	r4, #8
 8003858:	4623      	mov	r3, r4
 800385a:	d1ee      	bne.n	800383a <Stack_Dump+0xe>
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}
 800385c:	b003      	add	sp, #12
 800385e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003860:	0800a374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sp, pc}

08003864 <Invalid_ISR>:
/* Includes ------------------------------------------------------------------*/

#include "device_driver.h"

void Invalid_ISR(void)
{
 8003864:	b508      	push	{r3, lr}
  Uart1_Printf("Invalid_Exception: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0));
 8003866:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 800386a:	f2ce 0400 	movt	r4, #57344	; 0xe000
 800386e:	6861      	ldr	r1, [r4, #4]
 8003870:	f24a 5028 	movw	r0, #42280	; 0xa528
 8003874:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003878:	f6c0 0000 	movt	r0, #2048	; 0x800
 800387c:	f000 fc90 	bl	80041a0 <Uart1_Printf>
  Uart1_Printf("Invalid_ISR: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0) - 16);
 8003880:	6861      	ldr	r1, [r4, #4]
 8003882:	f24a 5040 	movw	r0, #42304	; 0xa540
 8003886:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800388a:	3910      	subs	r1, #16
 800388c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003890:	f000 fc86 	bl	80041a0 <Uart1_Printf>
 8003894:	e7fe      	b.n	8003894 <Invalid_ISR+0x30>
 8003896:	bf00      	nop

08003898 <NMI_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
	Uart1_Printf("NMI!\n");
 8003898:	f24a 5054 	movw	r0, #42324	; 0xa554
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NMI_Handler(void)
{
 800389c:	b508      	push	{r3, lr}
	Uart1_Printf("NMI!\n");
 800389e:	f6c0 0000 	movt	r0, #2048	; 0x800
 80038a2:	f000 fc7d 	bl	80041a0 <Uart1_Printf>
 80038a6:	e7fe      	b.n	80038a6 <NMI_Handler+0xe>

080038a8 <HardFault_Handler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 80038a8:	4604      	mov	r4, r0
	Uart1_Printf("Hard Fault!\n");
 80038aa:	f24a 505c 	movw	r0, #42332	; 0xa55c
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 80038ae:	b508      	push	{r3, lr}
	Uart1_Printf("Hard Fault!\n");
 80038b0:	f6c0 0000 	movt	r0, #2048	; 0x800
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void HardFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 80038b4:	4616      	mov	r6, r2
 80038b6:	460d      	mov	r5, r1
	Uart1_Printf("Hard Fault!\n");
 80038b8:	f000 fc72 	bl	80041a0 <Uart1_Printf>
	}
}

static void Fault_Report(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 80038bc:	f24a 506c 	movw	r0, #42348	; 0xa56c
 80038c0:	4629      	mov	r1, r5
 80038c2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80038c6:	f000 fc6b 	bl	80041a0 <Uart1_Printf>
	Uart1_Printf("MSP=0x%.8X\n", msp);
 80038ca:	f24a 5084 	movw	r0, #42372	; 0xa584
 80038ce:	4621      	mov	r1, r4
 80038d0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80038d4:	f000 fc64 	bl	80041a0 <Uart1_Printf>
	Uart1_Printf("PSP=0x%.8X\n", psp);
 80038d8:	f24a 5090 	movw	r0, #42384	; 0xa590
 80038dc:	4631      	mov	r1, r6
 80038de:	f6c0 0000 	movt	r0, #2048	; 0x800
 80038e2:	f000 fc5d 	bl	80041a0 <Uart1_Printf>

	switch((lr & (0xF<<28))|(lr & 0xF))
 80038e6:	230f      	movs	r3, #15
 80038e8:	f2cf 0300 	movt	r3, #61440	; 0xf000
 80038ec:	2209      	movs	r2, #9
 80038ee:	402b      	ands	r3, r5
 80038f0:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d050      	beq.n	800399a <HardFault_Handler+0xf2>
 80038f8:	220d      	movs	r2, #13
 80038fa:	f2cf 0200 	movt	r2, #61440	; 0xf000
 80038fe:	4293      	cmp	r3, r2
 8003900:	d059      	beq.n	80039b6 <HardFault_Handler+0x10e>
 8003902:	2201      	movs	r2, #1
 8003904:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003908:	4293      	cmp	r3, r2
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
 800390a:	bf04      	itt	eq
 800390c:	f24a 509c 	movweq	r0, #42396	; 0xa59c
 8003910:	f6c0 0000 	movteq	r0, #2048	; 0x800
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
	Uart1_Printf("MSP=0x%.8X\n", msp);
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
 8003914:	d045      	beq.n	80039a2 <HardFault_Handler+0xfa>
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 8003916:	f24a 6020 	movw	r0, #42528	; 0xa620
 800391a:	f005 010f 	and.w	r1, r5, #15
 800391e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003922:	f000 fc3d 	bl	80041a0 <Uart1_Printf>
	}

	Uart1_Printf("SHCSR => %#.8X\n", SCB->SHCSR);
 8003926:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 800392a:	f2ce 0400 	movt	r4, #57344	; 0xe000
 800392e:	f24a 604c 	movw	r0, #42572	; 0xa64c
 8003932:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003934:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003938:	f000 fc32 	bl	80041a0 <Uart1_Printf>
	Uart1_Printf("CFSR(Fault Reason) => %#.8X\n", SCB->CFSR);
 800393c:	f24a 605c 	movw	r0, #42588	; 0xa65c
 8003940:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003942:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003946:	f000 fc2b 	bl	80041a0 <Uart1_Printf>
{
	Uart1_Printf("Hard Fault!\n");

	Fault_Report(msp, lr, psp);

	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 800394a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800394c:	f24a 607c 	movw	r0, #42620	; 0xa67c
 8003950:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 8003954:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003958:	f000 fc22 	bl	80041a0 <Uart1_Printf>
	Uart1_Printf("MMFAR => %#.8X\n", SCB->MMFAR);
 800395c:	f24a 6090 	movw	r0, #42640	; 0xa690
 8003960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003962:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003966:	f000 fc1b 	bl	80041a0 <Uart1_Printf>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 800396a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800396c:	f24a 60a0 	movw	r0, #42656	; 0xa6a0
 8003970:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 8003974:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003978:	f000 fc12 	bl	80041a0 <Uart1_Printf>
	Uart1_Printf("BFAR => %#.8X\n", SCB->BFAR);
 800397c:	f24a 60b4 	movw	r0, #42676	; 0xa6b4
 8003980:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003982:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003986:	f000 fc0b 	bl	80041a0 <Uart1_Printf>
	Uart1_Printf("HFSR(Hard Fault Reason) => %#.8X\n", SCB->HFSR);
 800398a:	f24a 60c4 	movw	r0, #42692	; 0xa6c4
 800398e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003990:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003994:	f000 fc04 	bl	80041a0 <Uart1_Printf>
 8003998:	e7fe      	b.n	8003998 <HardFault_Handler+0xf0>
	Uart1_Printf("PSP=0x%.8X\n", psp);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Exception occurs from handler mode\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Exception occurs from thread mode with MSP\n"); Stack_Dump("MSP", msp); break;
 800399a:	f24a 50c4 	movw	r0, #42436	; 0xa5c4
 800399e:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039a2:	f000 fbfd 	bl	80041a0 <Uart1_Printf>
 80039a6:	f24a 50c0 	movw	r0, #42432	; 0xa5c0
 80039aa:	4621      	mov	r1, r4
 80039ac:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039b0:	f7ff ff3c 	bl	800382c <Stack_Dump>
 80039b4:	e7b7      	b.n	8003926 <HardFault_Handler+0x7e>
		case 0xF000000d: Uart1_Printf("Exception occurs from thread mode with PSP\n"); Stack_Dump("PSP", psp); break;
 80039b6:	f24a 50f0 	movw	r0, #42480	; 0xa5f0
 80039ba:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039be:	f000 fbef 	bl	80041a0 <Uart1_Printf>
 80039c2:	f24a 601c 	movw	r0, #42524	; 0xa61c
 80039c6:	4631      	mov	r1, r6
 80039c8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039cc:	f7ff ff2e 	bl	800382c <Stack_Dump>
 80039d0:	e7a9      	b.n	8003926 <HardFault_Handler+0x7e>
 80039d2:	bf00      	nop

080039d4 <MemManage_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Memory Management Fault!\n");
 80039d4:	f24a 60e8 	movw	r0, #42728	; 0xa6e8
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void MemManage_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 80039d8:	b508      	push	{r3, lr}
	Uart1_Printf("Memory Management Fault!\n");
 80039da:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039de:	f000 fbdf 	bl	80041a0 <Uart1_Printf>
 80039e2:	e7fe      	b.n	80039e2 <MemManage_Handler+0xe>

080039e4 <BusFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Bus Fault!\n");
 80039e4:	f24a 7004 	movw	r0, #42756	; 0xa704
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void BusFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 80039e8:	b508      	push	{r3, lr}
	Uart1_Printf("Bus Fault!\n");
 80039ea:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039ee:	f000 fbd7 	bl	80041a0 <Uart1_Printf>
 80039f2:	e7fe      	b.n	80039f2 <BusFault_Handler+0xe>

080039f4 <UsageFault_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
	Uart1_Printf("Usage Fault!\n");
 80039f4:	f24a 7010 	movw	r0, #42768	; 0xa710
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void UsageFault_Handler(unsigned int * msp, unsigned int lr, unsigned int * psp)
{
 80039f8:	b508      	push	{r3, lr}
	Uart1_Printf("Usage Fault!\n");
 80039fa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039fe:	f000 fbcf 	bl	80041a0 <Uart1_Printf>
 8003a02:	e7fe      	b.n	8003a02 <UsageFault_Handler+0xe>

08003a04 <SVC_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
	Uart1_Printf("SVC Call\n");
 8003a04:	f24a 7020 	movw	r0, #42784	; 0xa720
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SVC_Handler(void)
{
 8003a08:	b508      	push	{r3, lr}
	Uart1_Printf("SVC Call\n");
 8003a0a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a0e:	f000 fbc7 	bl	80041a0 <Uart1_Printf>
 8003a12:	e7fe      	b.n	8003a12 <SVC_Handler+0xe>

08003a14 <DebugMon_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
	Uart1_Printf("DebugMon Call\n");
 8003a14:	f24a 702c 	movw	r0, #42796	; 0xa72c
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DebugMon_Handler(void)
{
 8003a18:	b508      	push	{r3, lr}
	Uart1_Printf("DebugMon Call\n");
 8003a1a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a1e:	f000 fbbf 	bl	80041a0 <Uart1_Printf>
 8003a22:	e7fe      	b.n	8003a22 <DebugMon_Handler+0xe>

08003a24 <PendSV_Handler>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
	Uart1_Printf("PendSV Call\n");
 8003a24:	f24a 703c 	movw	r0, #42812	; 0xa73c
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PendSV_Handler(void)
{
 8003a28:	b508      	push	{r3, lr}
	Uart1_Printf("PendSV Call\n");
 8003a2a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a2e:	f000 fbb7 	bl	80041a0 <Uart1_Printf>
 8003a32:	e7fe      	b.n	8003a32 <PendSV_Handler+0xe>

08003a34 <SysTick_Handler>:
 *******************************************************************************/
volatile int SysTick_Flag = 0;

void SysTick_Handler(void)
{
	SysTick_Flag = 1;
 8003a34:	f240 5384 	movw	r3, #1412	; 0x584
 8003a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop

08003a44 <WWDG_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void WWDG_IRQHandler(void)
{
 8003a44:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a46:	f7ff ff0d 	bl	8003864 <Invalid_ISR>
 8003a4a:	bf00      	nop

08003a4c <PVD_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void PVD_IRQHandler(void)
{
 8003a4c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a4e:	f7ff ff09 	bl	8003864 <Invalid_ISR>
 8003a52:	bf00      	nop

08003a54 <TAMPER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8003a54:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a56:	f7ff ff05 	bl	8003864 <Invalid_ISR>
 8003a5a:	bf00      	nop

08003a5c <RTC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTC_IRQHandler(void)
{
 8003a5c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a5e:	f7ff ff01 	bl	8003864 <Invalid_ISR>
 8003a62:	bf00      	nop

08003a64 <FLASH_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void FLASH_IRQHandler(void)
{
 8003a64:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a66:	f7ff fefd 	bl	8003864 <Invalid_ISR>
 8003a6a:	bf00      	nop

08003a6c <RCC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_IRQHandler(void)
{
 8003a6c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a6e:	f7ff fef9 	bl	8003864 <Invalid_ISR>
 8003a72:	bf00      	nop

08003a74 <EXTI0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8003a74:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a76:	f7ff fef5 	bl	8003864 <Invalid_ISR>
 8003a7a:	bf00      	nop

08003a7c <EXTI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8003a7c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a7e:	f7ff fef1 	bl	8003864 <Invalid_ISR>
 8003a82:	bf00      	nop

08003a84 <EXTI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8003a84:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a86:	f7ff feed 	bl	8003864 <Invalid_ISR>
 8003a8a:	bf00      	nop

08003a8c <EXTI3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8003a8c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a8e:	f7ff fee9 	bl	8003864 <Invalid_ISR>
 8003a92:	bf00      	nop

08003a94 <EXTI4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8003a94:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a96:	f7ff fee5 	bl	8003864 <Invalid_ISR>
 8003a9a:	bf00      	nop

08003a9c <DMA1_Channel1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8003a9c:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003a9e:	f7ff fee1 	bl	8003864 <Invalid_ISR>
 8003aa2:	bf00      	nop

08003aa4 <DMA1_Channel2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8003aa4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003aa6:	f7ff fedd 	bl	8003864 <Invalid_ISR>
 8003aaa:	bf00      	nop

08003aac <DMA1_Channel3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8003aac:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003aae:	f7ff fed9 	bl	8003864 <Invalid_ISR>
 8003ab2:	bf00      	nop

08003ab4 <DMA1_Channel4_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8003ab4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ab6:	f7ff fed5 	bl	8003864 <Invalid_ISR>
 8003aba:	bf00      	nop

08003abc <DMA1_Channel5_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8003abc:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003abe:	f7ff fed1 	bl	8003864 <Invalid_ISR>
 8003ac2:	bf00      	nop

08003ac4 <DMA1_Channel6_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8003ac4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ac6:	f7ff fecd 	bl	8003864 <Invalid_ISR>
 8003aca:	bf00      	nop

08003acc <DMA1_Channel7_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 8003acc:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ace:	f7ff fec9 	bl	8003864 <Invalid_ISR>
 8003ad2:	bf00      	nop

08003ad4 <ADC1_2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8003ad4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ad6:	f7ff fec5 	bl	8003864 <Invalid_ISR>
 8003ada:	bf00      	nop

08003adc <USB_HP_CAN_TX_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8003adc:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ade:	f7ff fec1 	bl	8003864 <Invalid_ISR>
 8003ae2:	bf00      	nop

08003ae4 <USB_LP_CAN_RX0_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003ae4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ae6:	f7ff febd 	bl	8003864 <Invalid_ISR>
 8003aea:	bf00      	nop

08003aec <CAN_RX1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8003aec:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003aee:	f7ff feb9 	bl	8003864 <Invalid_ISR>
 8003af2:	bf00      	nop

08003af4 <CAN_SCE_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8003af4:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003af6:	f7ff feb5 	bl	8003864 <Invalid_ISR>
 8003afa:	bf00      	nop

08003afc <EXTI9_5_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
 8003afc:	b430      	push	{r4, r5}
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 8003afe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b02:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b06:	695d      	ldr	r5, [r3, #20]
 8003b08:	f240 5284 	movw	r2, #1412	; 0x584
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003b0c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8003b10:	f3c5 1581 	ubfx	r5, r5, #6, #2

	EXTI->PR = 0x3<<6;
 8003b14:	24c0      	movs	r4, #192	; 0xc0
 *******************************************************************************/
volatile int Key_Value = 0;

void EXTI9_5_IRQHandler(void)
{
	Key_Value = Macro_Extract_Area(EXTI->PR, 0x3, 6);
 8003b16:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003b1a:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8003b1e:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003b22:	6055      	str	r5, [r2, #4]

	EXTI->PR = 0x3<<6;
 8003b24:	615c      	str	r4, [r3, #20]
 8003b26:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
	NVIC_ClearPendingIRQ(23);
}
 8003b2a:	bc30      	pop	{r4, r5}
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop

08003b30 <TIM1_BRK_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8003b30:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b32:	f7ff fe97 	bl	8003864 <Invalid_ISR>
 8003b36:	bf00      	nop

08003b38 <TIM1_UP_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8003b38:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b3a:	f7ff fe93 	bl	8003864 <Invalid_ISR>
 8003b3e:	bf00      	nop

08003b40 <TIM1_TRG_COM_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8003b40:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b42:	f7ff fe8f 	bl	8003864 <Invalid_ISR>
 8003b46:	bf00      	nop

08003b48 <TIM1_CC_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8003b48:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b4a:	f7ff fe8b 	bl	8003864 <Invalid_ISR>
 8003b4e:	bf00      	nop

08003b50 <TIM2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003b50:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b52:	f7ff fe87 	bl	8003864 <Invalid_ISR>
 8003b56:	bf00      	nop

08003b58 <TIM3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void TIM3_IRQHandler(void)
{
 8003b58:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b5a:	f7ff fe83 	bl	8003864 <Invalid_ISR>
 8003b5e:	bf00      	nop

08003b60 <TIM4_IRQHandler>:
 * Return         : None
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
 8003b60:	b430      	push	{r4, r5}
	Macro_Clear_Bit(TIM4->SR, 0);
 8003b62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b66:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8003b6a:	8a0b      	ldrh	r3, [r1, #16]
 8003b6c:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 8003b70:	f023 0301 	bic.w	r3, r3, #1
 8003b74:	041b      	lsls	r3, r3, #16
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003b76:	f240 5284 	movw	r2, #1412	; 0x584
 8003b7a:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8003b7e:	2401      	movs	r4, #1
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003b80:	0c1b      	lsrs	r3, r3, #16
 8003b82:	f2ce 0000 	movt	r0, #57344	; 0xe000
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003b86:	f2c2 0200 	movt	r2, #8192	; 0x2000
 *******************************************************************************/
volatile int TIM4_Expired = 0;

void TIM4_IRQHandler(void)
{
	Macro_Clear_Bit(TIM4->SR, 0);
 8003b8a:	820b      	strh	r3, [r1, #16]
 8003b8c:	f8c0 5180 	str.w	r5, [r0, #384]	; 0x180
	NVIC_ClearPendingIRQ(30);
	TIM4_Expired = 1;
 8003b90:	6094      	str	r4, [r2, #8]
}
 8003b92:	bc30      	pop	{r4, r5}
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop

08003b98 <I2C1_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8003b98:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003b9a:	f7ff fe63 	bl	8003864 <Invalid_ISR>
 8003b9e:	bf00      	nop

08003ba0 <I2C1_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8003ba0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003ba2:	f7ff fe5f 	bl	8003864 <Invalid_ISR>
 8003ba6:	bf00      	nop

08003ba8 <I2C2_EV_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8003ba8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003baa:	f7ff fe5b 	bl	8003864 <Invalid_ISR>
 8003bae:	bf00      	nop

08003bb0 <I2C2_ER_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8003bb0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003bb2:	f7ff fe57 	bl	8003864 <Invalid_ISR>
 8003bb6:	bf00      	nop

08003bb8 <SPI1_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI1_IRQHandler(void)
{
 8003bb8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003bba:	f7ff fe53 	bl	8003864 <Invalid_ISR>
 8003bbe:	bf00      	nop

08003bc0 <SPI2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void SPI2_IRQHandler(void)
{
 8003bc0:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003bc2:	f7ff fe4f 	bl	8003864 <Invalid_ISR>
 8003bc6:	bf00      	nop

08003bc8 <USART1_IRQHandler>:
 *******************************************************************************/
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
 8003bc8:	b410      	push	{r4}
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003bca:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8003bce:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003bd2:	889c      	ldrh	r4, [r3, #4]
 8003bd4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003bd8:	f240 5384 	movw	r3, #1412	; 0x584
 8003bdc:	b2e4      	uxtb	r4, r4
 8003bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
	Uart1_Rx_In = 1;
 8003be2:	2001      	movs	r0, #1
 8003be4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003be8:	2120      	movs	r1, #32
volatile int Uart1_Rx_In = 0;
volatile int Uart1_Rx_Data = 0;

void USART1_IRQHandler(void)
{
	Uart1_Rx_Data = (unsigned char)USART1->DR;
 8003bea:	60dc      	str	r4, [r3, #12]
	Uart1_Rx_In = 1;
 8003bec:	6118      	str	r0, [r3, #16]
 8003bee:	f8c2 1184 	str.w	r1, [r2, #388]	; 0x184
	NVIC_ClearPendingIRQ(37);
}
 8003bf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <USART2_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART2_IRQHandler(void)
{
 8003bf8:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003bfa:	f7ff fe33 	bl	8003864 <Invalid_ISR>
 8003bfe:	bf00      	nop

08003c00 <USART3_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USART3_IRQHandler(void)
{
 8003c00:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c02:	f7ff fe2f 	bl	8003864 <Invalid_ISR>
 8003c06:	bf00      	nop

08003c08 <EXTI15_10_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8003c08:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c0a:	f7ff fe2b 	bl	8003864 <Invalid_ISR>
 8003c0e:	bf00      	nop

08003c10 <RTCAlarm_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8003c10:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c12:	f7ff fe27 	bl	8003864 <Invalid_ISR>
 8003c16:	bf00      	nop

08003c18 <USBWakeUp_IRQHandler>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8003c18:	b508      	push	{r3, lr}
  Invalid_ISR();
 8003c1a:	f7ff fe23 	bl	8003864 <Invalid_ISR>
 8003c1e:	bf00      	nop

08003c20 <SysTick_Run>:
#include "device_driver.h"

void SysTick_Run(unsigned int msec)
{
 8003c20:	b538      	push	{r3, r4, r5, lr}
	SysTick->CTRL = (0<<2)+(0<<1)+(0<<0);
 8003c22:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003c26:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003c2a:	2500      	movs	r5, #0
 8003c2c:	6025      	str	r5, [r4, #0]
	SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003c2e:	f005 fcd7 	bl	80095e0 <__aeabi_ui2d>
 8003c32:	a30b      	add	r3, pc, #44	; (adr r3, 8003c60 <SysTick_Run+0x40>)
 8003c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c38:	f005 fd48 	bl	80096cc <__aeabi_dmul>
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003c42:	2200      	movs	r2, #0
 8003c44:	f005 fb90 	bl	8009368 <__adddf3>
 8003c48:	f006 f802 	bl	8009c50 <__aeabi_d2uiz>
 8003c4c:	6060      	str	r0, [r4, #4]
	SysTick->VAL = 0;
 8003c4e:	60a5      	str	r5, [r4, #8]
	Macro_Set_Bit(SysTick->CTRL, 0);
 8003c50:	6823      	ldr	r3, [r4, #0]
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	6023      	str	r3, [r4, #0]
 8003c58:	bd38      	pop	{r3, r4, r5, pc}
 8003c5a:	bf00      	nop
 8003c5c:	f3af 8000 	nop.w
 8003c60:	00000000 	andeq	r0, r0, r0
 8003c64:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003c68 <SysTick_Check_Timeout>:
}

int SysTick_Check_Timeout(void)
{
	return ((SysTick->CTRL >> 16) & 0x1);
 8003c68:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003c6c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003c70:	6818      	ldr	r0, [r3, #0]
}
 8003c72:	f3c0 4000 	ubfx	r0, r0, #16, #1
 8003c76:	4770      	bx	lr

08003c78 <SysTick_Get_Time>:

unsigned int SysTick_Get_Time(void)
{
	return SysTick->VAL;
 8003c78:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003c7c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003c80:	6898      	ldr	r0, [r3, #8]
}
 8003c82:	4770      	bx	lr

08003c84 <SysTick_Get_Load_Time>:

unsigned int SysTick_Get_Load_Time(void)
{
	return SysTick->LOAD;
 8003c84:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003c88:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003c8c:	6858      	ldr	r0, [r3, #4]
}
 8003c8e:	4770      	bx	lr

08003c90 <SysTick_Stop>:

void SysTick_Stop(void)
{
	SysTick->CTRL = 0;
 8003c90:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003c94:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003c98:	2200      	movs	r2, #0
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop

08003ca0 <SysTick_OS_Tick>:
}

void SysTick_OS_Tick(unsigned int msec)
{
 8003ca0:	b510      	push	{r4, lr}
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
 8003ca2:	f24e 0410 	movw	r4, #57360	; 0xe010
 8003ca6:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003caa:	2302      	movs	r3, #2
 8003cac:	6023      	str	r3, [r4, #0]
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003cae:	f005 fc97 	bl	80095e0 <__aeabi_ui2d>
 8003cb2:	a30b      	add	r3, pc, #44	; (adr r3, 8003ce0 <SysTick_OS_Tick+0x40>)
 8003cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb8:	f005 fd08 	bl	80096cc <__aeabi_dmul>
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f005 fb50 	bl	8009368 <__adddf3>
 8003cc8:	f005 ffc2 	bl	8009c50 <__aeabi_d2uiz>
  SysTick->VAL = 0;
 8003ccc:	2300      	movs	r3, #0
}

void SysTick_OS_Tick(unsigned int msec)
{
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 8003cce:	6060      	str	r0, [r4, #4]
  SysTick->VAL = 0;
 8003cd0:	60a3      	str	r3, [r4, #8]
  Macro_Set_Bit(SysTick->CTRL, 0);
 8003cd2:	6823      	ldr	r3, [r4, #0]
 8003cd4:	f043 0301 	orr.w	r3, r3, #1
 8003cd8:	6023      	str	r3, [r4, #0]
 8003cda:	bd10      	pop	{r4, pc}
 8003cdc:	f3af 8000 	nop.w
 8003ce0:	00000000 	andeq	r0, r0, r0
 8003ce4:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08003ce8 <TIM2_Stopwatch_Start>:
#define TIM3_FREQ 	  		(8000000) 	      	// Hz
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
 8003ce8:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003cea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003cee:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003cf2:	69d5      	ldr	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003cf4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003cf8:	f045 0501 	orr.w	r5, r5, #1

	TIM2->CR1 = (1<<4)|(1<<3);
 8003cfc:	2418      	movs	r4, #24
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003cfe:	f240 509f 	movw	r0, #1439	; 0x59f
	TIM2->ARR = TIM2_MAX;
 8003d02:	f64f 71ff 	movw	r1, #65535	; 0xffff
#define TIM3_TICK	  		(1000000/TIM3_FREQ)	// usec
#define TIME3_PLS_OF_1ms  	(1000/TIM3_TICK)

void TIM2_Stopwatch_Start(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003d06:	61d5      	str	r5, [r2, #28]

	TIM2->CR1 = (1<<4)|(1<<3);
 8003d08:	801c      	strh	r4, [r3, #0]
	TIM2->PSC = (unsigned int)(TIMXCLK/50000.0 + 0.5)-1;
 8003d0a:	8518      	strh	r0, [r3, #40]	; 0x28
	TIM2->ARR = TIM2_MAX;
 8003d0c:	8599      	strh	r1, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM2->EGR,0);
 8003d0e:	8a9a      	ldrh	r2, [r3, #20]
 8003d10:	b292      	uxth	r2, r2
 8003d12:	f042 0201 	orr.w	r2, r2, #1
 8003d16:	829a      	strh	r2, [r3, #20]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003d18:	881a      	ldrh	r2, [r3, #0]
 8003d1a:	b292      	uxth	r2, r2
 8003d1c:	f042 0201 	orr.w	r2, r2, #1
 8003d20:	801a      	strh	r2, [r3, #0]
}
 8003d22:	bc30      	pop	{r4, r5}
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop

08003d28 <TIM2_Stopwatch_Stop>:

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003d28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003d2c:	8813      	ldrh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003d2e:	f64f 71ec 	movw	r1, #65516	; 0xffec

unsigned int TIM2_Stopwatch_Stop(void)
{
	unsigned int time;

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003d32:	f023 0301 	bic.w	r3, r3, #1
 8003d36:	041b      	lsls	r3, r3, #16
 8003d38:	0c1b      	lsrs	r3, r3, #16
 8003d3a:	8013      	strh	r3, [r2, #0]
	time = (TIM2_MAX - TIM2->CNT) * TIM2_TICK;
 8003d3c:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8003d3e:	f2c0 0113 	movt	r1, #19
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	f06f 0013 	mvn.w	r0, #19
	return time;
}
 8003d48:	fb00 1003 	mla	r0, r0, r3, r1
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop

08003d50 <TIM2_Delay>:
#else

/* Delay Time Extended */

void TIM2_Delay(int time)
{
 8003d50:	b470      	push	{r4, r5, r6}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003d52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d56:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003d5a:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003d5c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
 8003d60:	2418      	movs	r4, #24
	TIM2->ARR = 0xffff;
 8003d62:	f64f 71ff 	movw	r1, #65535	; 0xffff
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003d66:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003d6a:	f240 559f 	movw	r5, #1439	; 0x59f
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 8003d6e:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 8003d70:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 8003d72:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 8003d74:	8591      	strh	r1, [r2, #44]	; 0x2c
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003d76:	2132      	movs	r1, #50	; 0x32
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003d78:	8a93      	ldrh	r3, [r2, #20]
/* Delay Time Extended */

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 8003d7a:	fb01 f000 	mul.w	r0, r1, r0
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003d7e:	b29b      	uxth	r3, r3
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003d80:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003d84:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003d88:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8003d8c:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003d8e:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003d92:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003d94:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	f043 0301 	orr.w	r3, r3, #1
 8003d9c:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffffu); i++)
 8003d9e:	bf18      	it	ne
 8003da0:	2100      	movne	r1, #0
 8003da2:	d015      	beq.n	8003dd0 <TIM2_Delay+0x80>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 8003da4:	8a93      	ldrh	r3, [r2, #20]
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	f043 0301 	orr.w	r3, r3, #1
 8003dac:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 8003dae:	8a13      	ldrh	r3, [r2, #16]
 8003db0:	f023 0301 	bic.w	r3, r3, #1
 8003db4:	041b      	lsls	r3, r3, #16
 8003db6:	0c1b      	lsrs	r3, r3, #16
 8003db8:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 8003dba:	8813      	ldrh	r3, [r2, #0]
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	f043 0301 	orr.w	r3, r3, #1
 8003dc2:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003dc4:	8a13      	ldrh	r3, [r2, #16]
 8003dc6:	07dd      	lsls	r5, r3, #31
 8003dc8:	d5fc      	bpl.n	8003dc4 <TIM2_Delay+0x74>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffffu); i++)
 8003dca:	3101      	adds	r1, #1
 8003dcc:	42a1      	cmp	r1, r4
 8003dce:	d1e9      	bne.n	8003da4 <TIM2_Delay+0x54>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
 8003dd0:	f248 0301 	movw	r3, #32769	; 0x8001
 8003dd4:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8003dd8:	fba3 2300 	umull	r2, r3, r3, r0
 8003ddc:	0bdb      	lsrs	r3, r3, #15
 8003dde:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8003de2:	1ac2      	subs	r2, r0, r3
 8003de4:	b292      	uxth	r2, r2
 8003de6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003dea:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8003dec:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003dee:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffffu;
	Macro_Set_Bit(TIM2->EGR,0);
 8003df0:	b292      	uxth	r2, r2
 8003df2:	f042 0201 	orr.w	r2, r2, #1
 8003df6:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8003df8:	8a1a      	ldrh	r2, [r3, #16]
 8003dfa:	f022 0201 	bic.w	r2, r2, #1
 8003dfe:	0412      	lsls	r2, r2, #16
 8003e00:	0c12      	lsrs	r2, r2, #16
 8003e02:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 8003e04:	881a      	ldrh	r2, [r3, #0]
 8003e06:	b292      	uxth	r2, r2
 8003e08:	f042 0201 	orr.w	r2, r2, #1
 8003e0c:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8003e0e:	8a0b      	ldrh	r3, [r1, #16]
 8003e10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003e14:	07db      	lsls	r3, r3, #31
 8003e16:	d5fa      	bpl.n	8003e0e <TIM2_Delay+0xbe>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8003e18:	8813      	ldrh	r3, [r2, #0]
 8003e1a:	f023 0301 	bic.w	r3, r3, #1
 8003e1e:	041b      	lsls	r3, r3, #16
 8003e20:	0c1b      	lsrs	r3, r3, #16
 8003e22:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8003e24:	8993      	ldrh	r3, [r2, #12]
 8003e26:	f023 0301 	bic.w	r3, r3, #1
 8003e2a:	041b      	lsls	r3, r3, #16
 8003e2c:	0c1b      	lsrs	r3, r3, #16
 8003e2e:	8193      	strh	r3, [r2, #12]
}
 8003e30:	bc70      	pop	{r4, r5, r6}
 8003e32:	4770      	bx	lr

08003e34 <TIM4_Repeat>:

#endif

void TIM4_Repeat(int time)
{
 8003e34:	b430      	push	{r4, r5}
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003e36:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003e3a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e3e:	f2c4 0202 	movt	r2, #16386	; 0x4002

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003e42:	eb00 0080 	add.w	r0, r0, r0, lsl #2

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003e46:	69d5      	ldr	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003e48:	0040      	lsls	r0, r0, #1
 8003e4a:	3801      	subs	r0, #1

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
 8003e4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e50:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003e54:	2410      	movs	r4, #16

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003e56:	f045 0504 	orr.w	r5, r5, #4

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003e5a:	b280      	uxth	r0, r0
void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);

	TIM4->CR1 = (1<<4)|(0<<3);
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003e5c:	f240 519f 	movw	r1, #1439	; 0x59f

#endif

void TIM4_Repeat(int time)
{
	Macro_Set_Bit(RCC->APB1ENR, 2);
 8003e60:	61d5      	str	r5, [r2, #28]

	TIM4->CR1 = (1<<4)|(0<<3);
 8003e62:	801c      	strh	r4, [r3, #0]
	TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8003e64:	8519      	strh	r1, [r3, #40]	; 0x28
	TIM4->ARR = TIME4_PLS_OF_1ms * time - 1;
 8003e66:	8598      	strh	r0, [r3, #44]	; 0x2c

	Macro_Set_Bit(TIM4->EGR,0);
 8003e68:	8a9a      	ldrh	r2, [r3, #20]
 8003e6a:	b292      	uxth	r2, r2
 8003e6c:	f042 0201 	orr.w	r2, r2, #1
 8003e70:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM4->SR, 0);
 8003e72:	8a1a      	ldrh	r2, [r3, #16]
 8003e74:	f022 0201 	bic.w	r2, r2, #1
 8003e78:	40a2      	lsls	r2, r4
 8003e7a:	40e2      	lsrs	r2, r4
 8003e7c:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM4->DIER, 0);
 8003e7e:	899a      	ldrh	r2, [r3, #12]
 8003e80:	b292      	uxth	r2, r2
 8003e82:	f042 0201 	orr.w	r2, r2, #1
 8003e86:	819a      	strh	r2, [r3, #12]
	Macro_Set_Bit(TIM4->CR1, 0);
 8003e88:	881a      	ldrh	r2, [r3, #0]
 8003e8a:	b292      	uxth	r2, r2
 8003e8c:	f042 0201 	orr.w	r2, r2, #1
 8003e90:	801a      	strh	r2, [r3, #0]
}
 8003e92:	bc30      	pop	{r4, r5}
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop

08003e98 <TIM4_Check_Timeout>:

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
 8003e98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e9c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003ea0:	8a18      	ldrh	r0, [r3, #16]
 8003ea2:	f010 0001 	ands.w	r0, r0, #1
 8003ea6:	d006      	beq.n	8003eb6 <TIM4_Check_Timeout+0x1e>
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003ea8:	8a1a      	ldrh	r2, [r3, #16]
		return 1;
 8003eaa:	2001      	movs	r0, #1

int TIM4_Check_Timeout(void)
{
	if(Macro_Check_Bit_Set(TIM4->SR, 0))
	{
		Macro_Clear_Bit(TIM4->SR, 0);
 8003eac:	f022 0201 	bic.w	r2, r2, #1
 8003eb0:	0412      	lsls	r2, r2, #16
 8003eb2:	0c12      	lsrs	r2, r2, #16
 8003eb4:	821a      	strh	r2, [r3, #16]
	}
	else
	{
		return 0;
	}
}
 8003eb6:	4770      	bx	lr

08003eb8 <TIM4_Stop>:

void TIM4_Stop(void)
{
	Macro_Clear_Bit(TIM4->CR1, 0);
 8003eb8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ebc:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003ec0:	881a      	ldrh	r2, [r3, #0]
 8003ec2:	f022 0201 	bic.w	r2, r2, #1
 8003ec6:	0412      	lsls	r2, r2, #16
 8003ec8:	0c12      	lsrs	r2, r2, #16
 8003eca:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM4->DIER, 0);
 8003ecc:	899a      	ldrh	r2, [r3, #12]
 8003ece:	f022 0201 	bic.w	r2, r2, #1
 8003ed2:	0412      	lsls	r2, r2, #16
 8003ed4:	0c12      	lsrs	r2, r2, #16
 8003ed6:	819a      	strh	r2, [r3, #12]
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop

08003edc <TIM4_Change_Value>:
}

void TIM4_Change_Value(int time)
{
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003edc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ee0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ee4:	0040      	lsls	r0, r0, #1
 8003ee6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003eea:	b280      	uxth	r0, r0
 8003eec:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003ef0:	8598      	strh	r0, [r3, #44]	; 0x2c
 8003ef2:	4770      	bx	lr

08003ef4 <TIM3_Out_Init>:
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ef8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003efc:	69da      	ldr	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003efe:	f44f 6140 	mov.w	r1, #3072	; 0xc00
	TIM4->ARR = TIME4_PLS_OF_1ms * time;
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
 8003f02:	f042 0202 	orr.w	r2, r2, #2
 8003f06:	61da      	str	r2, [r3, #28]
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003f08:	699a      	ldr	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003f0a:	f2c4 0101 	movt	r1, #16385	; 0x4001
}

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003f0e:	f042 0208 	orr.w	r2, r2, #8
 8003f12:	619a      	str	r2, [r3, #24]
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003f14:	680b      	ldr	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003f16:	f44f 6280 	mov.w	r2, #1024	; 0x400

void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
 8003f1a:	f023 030f 	bic.w	r3, r3, #15
 8003f1e:	f043 030b 	orr.w	r3, r3, #11
 8003f22:	600b      	str	r3, [r1, #0]
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003f24:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8003f28:	8b93      	ldrh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003f2a:	f44f 7180 	mov.w	r1, #256	; 0x100
void TIM3_Out_Init(void)
{
	Macro_Set_Bit(RCC->APB1ENR, 1);
	Macro_Set_Bit(RCC->APB2ENR, 3);
	Macro_Write_Block(GPIOB->CRL,0xf,0xb,0);
	Macro_Write_Block(TIM3->CCMR2,0x7,0x6,4);
 8003f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f32:	041b      	lsls	r3, r3, #16
 8003f34:	0c1b      	lsrs	r3, r3, #16
 8003f36:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003f3a:	8393      	strh	r3, [r2, #28]
	TIM3->CCER = (0<<9)|(1<<8);
 8003f3c:	8411      	strh	r1, [r2, #32]
 8003f3e:	4770      	bx	lr

08003f40 <TIM3_Out_Freq_Generation>:
}

void TIM3_Out_Freq_Generation(unsigned short freq)
{
 8003f40:	b510      	push	{r4, lr}
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
 8003f42:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003f46:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8003f4a:	2308      	movs	r3, #8
 8003f4c:	8523      	strh	r3, [r4, #40]	; 0x28
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
 8003f4e:	f005 fb57 	bl	8009600 <__aeabi_i2d>
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	a10e      	add	r1, pc, #56	; (adr r1, 8003f90 <TIM3_Out_Freq_Generation+0x50>)
 8003f58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f5c:	f005 fce0 	bl	8009920 <__aeabi_ddiv>
 8003f60:	2300      	movs	r3, #0
 8003f62:	2200      	movs	r2, #0
 8003f64:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8003f68:	f005 f9fc 	bl	8009364 <__aeabi_dsub>
 8003f6c:	f005 fe70 	bl	8009c50 <__aeabi_d2uiz>
 8003f70:	b280      	uxth	r0, r0
 8003f72:	85a0      	strh	r0, [r4, #44]	; 0x2c
	TIM3->CCR3 = TIM3->ARR/2;
 8003f74:	8da2      	ldrh	r2, [r4, #44]	; 0x2c

	Macro_Set_Bit(TIM3->EGR,0);
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8003f76:	2311      	movs	r3, #17

void TIM3_Out_Freq_Generation(unsigned short freq)
{
	TIM3->PSC = (unsigned int)(TIMXCLK/(double)TIM3_FREQ + 0.5)-1;
	TIM3->ARR = (double)TIM3_FREQ/freq-1;
	TIM3->CCR3 = TIM3->ARR/2;
 8003f78:	f3c2 024e 	ubfx	r2, r2, #1, #15
 8003f7c:	87a2      	strh	r2, [r4, #60]	; 0x3c

	Macro_Set_Bit(TIM3->EGR,0);
 8003f7e:	8aa2      	ldrh	r2, [r4, #20]
 8003f80:	b292      	uxth	r2, r2
 8003f82:	f042 0201 	orr.w	r2, r2, #1
 8003f86:	82a2      	strh	r2, [r4, #20]
	TIM3->CR1 = (1<<4)|(0<<3)|(0<<1)|(1<<0);
 8003f88:	8023      	strh	r3, [r4, #0]
 8003f8a:	bd10      	pop	{r4, pc}
 8003f8c:	f3af 8000 	nop.w
 8003f90:	00000000 	andeq	r0, r0, r0
 8003f94:	415e8480 	cmpmi	lr, r0, lsl #9

08003f98 <TIM3_Out_Stop>:
}

void TIM3_Out_Stop(void)
{
	Macro_Clear_Bit(TIM3->CR1, 0);
 8003f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f9c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003fa0:	881a      	ldrh	r2, [r3, #0]
 8003fa2:	f022 0201 	bic.w	r2, r2, #1
 8003fa6:	0412      	lsls	r2, r2, #16
 8003fa8:	0c12      	lsrs	r2, r2, #16
 8003faa:	801a      	strh	r2, [r3, #0]
	Macro_Clear_Bit(TIM3->DIER, 0);
 8003fac:	899a      	ldrh	r2, [r3, #12]
 8003fae:	f022 0201 	bic.w	r2, r2, #1
 8003fb2:	0412      	lsls	r2, r2, #16
 8003fb4:	0c12      	lsrs	r2, r2, #16
 8003fb6:	819a      	strh	r2, [r3, #12]
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop

08003fbc <TIM4_Repeat_Interrupt_Enable>:
}

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
 8003fbc:	b430      	push	{r4, r5}
	if(en)
 8003fbe:	b9c8      	cbnz	r0, 8003ff4 <TIM4_Repeat_Interrupt_Enable+0x38>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8003fc0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003fc4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003fc8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	}

	else
	{
		NVIC_DisableIRQ(30);
		Macro_Clear_Bit(TIM4->CR1, 0);
 8003fcc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003fd0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 8003fd4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8003fd8:	881a      	ldrh	r2, [r3, #0]
 8003fda:	f022 0201 	bic.w	r2, r2, #1
 8003fde:	0412      	lsls	r2, r2, #16
 8003fe0:	0c12      	lsrs	r2, r2, #16
 8003fe2:	801a      	strh	r2, [r3, #0]
		Macro_Clear_Bit(TIM4->DIER, 0);
 8003fe4:	899a      	ldrh	r2, [r3, #12]
 8003fe6:	f022 0201 	bic.w	r2, r2, #1
 8003fea:	0412      	lsls	r2, r2, #16
 8003fec:	0c12      	lsrs	r2, r2, #16
 8003fee:	819a      	strh	r2, [r3, #12]
	}
}
 8003ff0:	bc30      	pop	{r4, r5}
 8003ff2:	4770      	bx	lr

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8003ff4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ff8:	f2c4 0202 	movt	r2, #16386	; 0x4002

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8003ffc:	eb01 0181 	add.w	r1, r1, r1, lsl #2

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8004000:	69d5      	ldr	r5, [r2, #28]

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8004002:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004006:	0049      	lsls	r1, r1, #1
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);

		TIM4->CR1 = (1<<4)|(0<<3);
 8004008:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800400c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8004010:	2410      	movs	r4, #16
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8004012:	b289      	uxth	r1, r1

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 8004014:	f045 0504 	orr.w	r5, r5, #4

		TIM4->CR1 = (1<<4)|(0<<3);
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8004018:	f240 509f 	movw	r0, #1439	; 0x59f

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB1ENR, 2);
 800401c:	61d5      	str	r5, [r2, #28]

		TIM4->CR1 = (1<<4)|(0<<3);
 800401e:	801c      	strh	r4, [r3, #0]
		TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8004020:	8518      	strh	r0, [r3, #40]	; 0x28
		TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8004022:	8599      	strh	r1, [r3, #44]	; 0x2c
		Macro_Set_Bit(TIM4->EGR,0);
 8004024:	8a9a      	ldrh	r2, [r3, #20]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8004026:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800402a:	b292      	uxth	r2, r2
 800402c:	f042 0201 	orr.w	r2, r2, #1
 8004030:	829a      	strh	r2, [r3, #20]

		Macro_Clear_Bit(TIM4->SR, 0);
 8004032:	8a1a      	ldrh	r2, [r3, #16]
 8004034:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8004038:	f022 0201 	bic.w	r2, r2, #1
 800403c:	40a2      	lsls	r2, r4
 800403e:	40e2      	lsrs	r2, r4
 8004040:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004044:	821a      	strh	r2, [r3, #16]
 8004046:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
		NVIC_ClearPendingIRQ(30);
		Macro_Set_Bit(TIM4->DIER, 0);
 800404a:	899a      	ldrh	r2, [r3, #12]
 800404c:	b292      	uxth	r2, r2
 800404e:	f042 0201 	orr.w	r2, r2, #1
 8004052:	819a      	strh	r2, [r3, #12]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8004054:	6008      	str	r0, [r1, #0]
		NVIC_EnableIRQ(30);
		Macro_Set_Bit(TIM4->CR1, 0);
 8004056:	881a      	ldrh	r2, [r3, #0]
 8004058:	b292      	uxth	r2, r2
 800405a:	f042 0201 	orr.w	r2, r2, #1
 800405e:	801a      	strh	r2, [r3, #0]
	{
		NVIC_DisableIRQ(30);
		Macro_Clear_Bit(TIM4->CR1, 0);
		Macro_Clear_Bit(TIM4->DIER, 0);
	}
}
 8004060:	bc30      	pop	{r4, r5}
 8004062:	4770      	bx	lr
 8004064:	f3af 8000 	nop.w

08004068 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 8004068:	b570      	push	{r4, r5, r6, lr}
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 800406a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800406e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8004072:	6991      	ldr	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8004074:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
 8004078:	f041 0104 	orr.w	r1, r1, #4
 800407c:	6191      	str	r1, [r2, #24]
	Macro_Set_Bit(RCC->APB2ENR, 14);
 800407e:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8004080:	f2c4 0301 	movt	r3, #16385	; 0x4001
	double div;
	unsigned int mant;
	unsigned int frac;

	Macro_Set_Bit(RCC->APB2ENR, 2);
	Macro_Set_Bit(RCC->APB2ENR, 14);
 8004084:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8004088:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8004090:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 8004094:	605a      	str	r2, [r3, #4]
	Macro_Set_Bit(GPIOA->ODR, 10);
 8004096:	68da      	ldr	r2, [r3, #12]
 8004098:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800409c:	60da      	str	r2, [r3, #12]

	div = PCLK2/(16. * baud);
 800409e:	f005 faaf 	bl	8009600 <__aeabi_i2d>
 80040a2:	2300      	movs	r3, #0
 80040a4:	2200      	movs	r2, #0
 80040a6:	f2c4 0330 	movt	r3, #16432	; 0x4030
 80040aa:	f005 fb0f 	bl	80096cc <__aeabi_dmul>
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	a119      	add	r1, pc, #100	; (adr r1, 8004118 <Uart1_Init+0xb0>)
 80040b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040b8:	f005 fc32 	bl	8009920 <__aeabi_ddiv>
 80040bc:	460d      	mov	r5, r1
 80040be:	4604      	mov	r4, r0
	mant = (int)div;
 80040c0:	f005 fd9e 	bl	8009c00 <__aeabi_d2iz>
 80040c4:	4606      	mov	r6, r0
	frac = (int)((div - mant) * 16. + 0.5);
 80040c6:	f005 fa8b 	bl	80095e0 <__aeabi_ui2d>
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	4620      	mov	r0, r4
 80040d0:	4629      	mov	r1, r5
 80040d2:	f005 f947 	bl	8009364 <__aeabi_dsub>
 80040d6:	2300      	movs	r3, #0
 80040d8:	2200      	movs	r2, #0
 80040da:	f2c4 0330 	movt	r3, #16432	; 0x4030
 80040de:	f005 faf5 	bl	80096cc <__aeabi_dmul>
 80040e2:	2300      	movs	r3, #0
 80040e4:	2200      	movs	r2, #0
 80040e6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80040ea:	f005 f93d 	bl	8009368 <__adddf3>
 80040ee:	f005 fd87 	bl	8009c00 <__aeabi_d2iz>
	mant += frac >> 4;
 80040f2:	eb06 1610 	add.w	r6, r6, r0, lsr #4
	frac &= 0xf;
 80040f6:	f000 000f 	and.w	r0, r0, #15

	USART1->BRR = (mant<<4)+(frac<<0);
 80040fa:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 80040fe:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004102:	f2c4 0301 	movt	r3, #16385	; 0x4001
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
	USART1->CR2 = 0<<12;
 8004106:	2200      	movs	r2, #0
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 8004108:	b280      	uxth	r0, r0
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 800410a:	f242 010c 	movw	r1, #8204	; 0x200c
	mant = (int)div;
	frac = (int)((div - mant) * 16. + 0.5);
	mant += frac >> 4;
	frac &= 0xf;

	USART1->BRR = (mant<<4)+(frac<<0);
 800410e:	8118      	strh	r0, [r3, #8]
	USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 8004110:	8199      	strh	r1, [r3, #12]
	USART1->CR2 = 0<<12;
 8004112:	821a      	strh	r2, [r3, #16]
	USART1->CR3 = 0;
 8004114:	829a      	strh	r2, [r3, #20]
 8004116:	bd70      	pop	{r4, r5, r6, pc}
 8004118:	00000000 	andeq	r0, r0, r0
 800411c:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08004120 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 8004120:	280a      	cmp	r0, #10
 8004122:	d00c      	beq.n	800413e <Uart1_Send_Byte+0x1e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004124:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004128:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800412c:	880a      	ldrh	r2, [r1, #0]
 800412e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004132:	0612      	lsls	r2, r2, #24
 8004134:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004138:	d5f8      	bpl.n	800412c <Uart1_Send_Byte+0xc>
	USART1->DR = data;
 800413a:	8098      	strh	r0, [r3, #4]
 800413c:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800413e:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004142:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004146:	880a      	ldrh	r2, [r1, #0]
 8004148:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800414c:	0612      	lsls	r2, r2, #24
 800414e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004152:	d5f8      	bpl.n	8004146 <Uart1_Send_Byte+0x26>
		USART1->DR = 0x0d;
 8004154:	220d      	movs	r2, #13
 8004156:	809a      	strh	r2, [r3, #4]
 8004158:	e7e4      	b.n	8004124 <Uart1_Send_Byte+0x4>
 800415a:	bf00      	nop

0800415c <Uart1_Send_String>:
	while(Macro_Check_Bit_Clear(USART1->SR, 7));
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 800415c:	b430      	push	{r4, r5}
	while(*pt!=0)
 800415e:	7804      	ldrb	r4, [r0, #0]
 8004160:	b194      	cbz	r4, 8004188 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004162:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004166:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 800416a:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 800416c:	2c0a      	cmp	r4, #10
 800416e:	d00d      	beq.n	800418c <Uart1_Send_String+0x30>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004170:	880a      	ldrh	r2, [r1, #0]
 8004172:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004176:	0612      	lsls	r2, r2, #24
 8004178:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800417c:	d5f8      	bpl.n	8004170 <Uart1_Send_String+0x14>
	USART1->DR = data;
 800417e:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 8004180:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8004184:	2c00      	cmp	r4, #0
 8004186:	d1f1      	bne.n	800416c <Uart1_Send_String+0x10>
	{
		Uart1_Send_Byte(*pt++);
	}
}
 8004188:	bc30      	pop	{r4, r5}
 800418a:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800418c:	880a      	ldrh	r2, [r1, #0]
 800418e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004192:	0612      	lsls	r2, r2, #24
 8004194:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004198:	d5f8      	bpl.n	800418c <Uart1_Send_String+0x30>
		USART1->DR = 0x0d;
 800419a:	809d      	strh	r5, [r3, #4]
 800419c:	e7e8      	b.n	8004170 <Uart1_Send_String+0x14>
 800419e:	bf00      	nop

080041a0 <Uart1_Printf>:
		Uart1_Send_Byte(*pt++);
	}
}

void Uart1_Printf(char *fmt,...)
{
 80041a0:	b40f      	push	{r0, r1, r2, r3}
 80041a2:	b530      	push	{r4, r5, lr}
 80041a4:	b0c3      	sub	sp, #268	; 0x10c
 80041a6:	ab46      	add	r3, sp, #280	; 0x118
 80041a8:	f853 1b04 	ldr.w	r1, [r3], #4
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 80041ac:	a802      	add	r0, sp, #8
 80041ae:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 80041b0:	9301      	str	r3, [sp, #4]
	vsprintf(string,fmt,ap);
 80041b2:	f000 f87b 	bl	80042ac <vsprintf>
	USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 80041b6:	f89d 0008 	ldrb.w	r0, [sp, #8]
 80041ba:	b198      	cbz	r0, 80041e4 <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041bc:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80041c0:	ac02      	add	r4, sp, #8
 80041c2:	f2c4 0101 	movt	r1, #16385	; 0x4001
		USART1->DR = 0x0d;
 80041c6:	250d      	movs	r5, #13
	USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
 80041c8:	280a      	cmp	r0, #10
 80041ca:	d010      	beq.n	80041ee <Uart1_Printf+0x4e>
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
		USART1->DR = 0x0d;
	}

	while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041cc:	880a      	ldrh	r2, [r1, #0]
 80041ce:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80041d2:	0612      	lsls	r2, r2, #24
 80041d4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041d8:	d5f8      	bpl.n	80041cc <Uart1_Printf+0x2c>
	USART1->DR = data;
 80041da:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
	while(*pt!=0)
 80041dc:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80041e0:	2800      	cmp	r0, #0
 80041e2:	d1f1      	bne.n	80041c8 <Uart1_Printf+0x28>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Uart1_Send_String(string);
	va_end(ap);
}
 80041e4:	b043      	add	sp, #268	; 0x10c
 80041e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80041ea:	b004      	add	sp, #16
 80041ec:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
	if(data=='\n')
	{
		while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80041ee:	880a      	ldrh	r2, [r1, #0]
 80041f0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80041f4:	0612      	lsls	r2, r2, #24
 80041f6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80041fa:	d5f8      	bpl.n	80041ee <Uart1_Printf+0x4e>
		USART1->DR = 0x0d;
 80041fc:	809d      	strh	r5, [r3, #4]
 80041fe:	e7e5      	b.n	80041cc <Uart1_Printf+0x2c>

08004200 <Uart1_Get_Pressed>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8004200:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004204:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004208:	8818      	ldrh	r0, [r3, #0]
 800420a:	f3c0 1040 	ubfx	r0, r0, #5, #1
 800420e:	b108      	cbz	r0, 8004214 <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 8004210:	8898      	ldrh	r0, [r3, #4]
 8004212:	b2c0      	uxtb	r0, r0

	else
	{
		return (char)0;
	}
}
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop

08004218 <Uart1_Get_Char>:
	va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8004218:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800421c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004220:	8813      	ldrh	r3, [r2, #0]
 8004222:	0699      	lsls	r1, r3, #26
 8004224:	d5fc      	bpl.n	8004220 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 8004226:	8890      	ldrh	r0, [r2, #4]
 8004228:	b2c0      	uxtb	r0, r0

char Uart1_Get_Char(void)
{
	char rx;

	while((rx = Uart1_Get_Pressed()) == 0);
 800422a:	2800      	cmp	r0, #0
 800422c:	d0f8      	beq.n	8004220 <Uart1_Get_Char+0x8>

	return rx;
}
 800422e:	4770      	bx	lr

08004230 <Uart1_RX_Interrupt_Enable>:

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8004230:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004234:	f2c4 0201 	movt	r2, #16385	; 0x4001
	return rx;
}

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
 8004238:	b968      	cbnz	r0, 8004256 <Uart1_RX_Interrupt_Enable+0x26>
		NVIC_EnableIRQ(37);
	}

	else
	{
		Macro_Clear_Bit(USART1->CR1, 5);
 800423a:	8993      	ldrh	r3, [r2, #12]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800423c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8004240:	f023 0320 	bic.w	r3, r3, #32
 8004244:	041b      	lsls	r3, r3, #16
 8004246:	0c1b      	lsrs	r3, r3, #16
 8004248:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800424c:	2020      	movs	r0, #32
 800424e:	8193      	strh	r3, [r2, #12]
 8004250:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
 8004254:	4770      	bx	lr

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8004256:	8990      	ldrh	r0, [r2, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8004258:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800425c:	b280      	uxth	r0, r0
 800425e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004262:	2120      	movs	r1, #32
 8004264:	f040 0020 	orr.w	r0, r0, #32
 8004268:	8190      	strh	r0, [r2, #12]
 800426a:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800426e:	6059      	str	r1, [r3, #4]
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	f3af 8000 	nop.w

08004278 <_vsprintf_r>:
 8004278:	b530      	push	{r4, r5, lr}
 800427a:	b09b      	sub	sp, #108	; 0x6c
 800427c:	460c      	mov	r4, r1
 800427e:	4669      	mov	r1, sp
 8004280:	9400      	str	r4, [sp, #0]
 8004282:	f44f 7502 	mov.w	r5, #520	; 0x208
 8004286:	9404      	str	r4, [sp, #16]
 8004288:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 800428c:	f8ad 500c 	strh.w	r5, [sp, #12]
 8004290:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8004294:	9402      	str	r4, [sp, #8]
 8004296:	9405      	str	r4, [sp, #20]
 8004298:	f8ad 500e 	strh.w	r5, [sp, #14]
 800429c:	f000 f814 	bl	80042c8 <_svfprintf_r>
 80042a0:	9b00      	ldr	r3, [sp, #0]
 80042a2:	2200      	movs	r2, #0
 80042a4:	701a      	strb	r2, [r3, #0]
 80042a6:	b01b      	add	sp, #108	; 0x6c
 80042a8:	bd30      	pop	{r4, r5, pc}
 80042aa:	bf00      	nop

080042ac <vsprintf>:
 80042ac:	b430      	push	{r4, r5}
 80042ae:	f240 0400 	movw	r4, #0
 80042b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80042b6:	460d      	mov	r5, r1
 80042b8:	4613      	mov	r3, r2
 80042ba:	4601      	mov	r1, r0
 80042bc:	462a      	mov	r2, r5
 80042be:	6820      	ldr	r0, [r4, #0]
 80042c0:	bc30      	pop	{r4, r5}
 80042c2:	f7ff bfd9 	b.w	8004278 <_vsprintf_r>
 80042c6:	bf00      	nop

080042c8 <_svfprintf_r>:
 80042c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042cc:	b0c9      	sub	sp, #292	; 0x124
 80042ce:	4691      	mov	r9, r2
 80042d0:	9314      	str	r3, [sp, #80]	; 0x50
 80042d2:	910b      	str	r1, [sp, #44]	; 0x2c
 80042d4:	900e      	str	r0, [sp, #56]	; 0x38
 80042d6:	f002 fafb 	bl	80068d0 <_localeconv_r>
 80042da:	6800      	ldr	r0, [r0, #0]
 80042dc:	901a      	str	r0, [sp, #104]	; 0x68
 80042de:	f003 fc67 	bl	8007bb0 <strlen>
 80042e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80042e4:	89a3      	ldrh	r3, [r4, #12]
 80042e6:	901d      	str	r0, [sp, #116]	; 0x74
 80042e8:	0618      	lsls	r0, r3, #24
 80042ea:	d503      	bpl.n	80042f4 <_svfprintf_r+0x2c>
 80042ec:	6923      	ldr	r3, [r4, #16]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f001 8079 	beq.w	80053e6 <_svfprintf_r+0x111e>
 80042f4:	f24a 359c 	movw	r5, #41884	; 0xa39c
 80042f8:	ac38      	add	r4, sp, #224	; 0xe0
 80042fa:	f6c0 0500 	movt	r5, #2048	; 0x800
 80042fe:	9515      	str	r5, [sp, #84]	; 0x54
 8004300:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 8004304:	9508      	str	r5, [sp, #32]
 8004306:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8004308:	af38      	add	r7, sp, #224	; 0xe0
 800430a:	9409      	str	r4, [sp, #36]	; 0x24
 800430c:	f24a 74b4 	movw	r4, #42932	; 0xa7b4
 8004310:	f105 0610 	add.w	r6, r5, #16
 8004314:	9d08      	ldr	r5, [sp, #32]
 8004316:	2300      	movs	r3, #0
 8004318:	f6c0 0400 	movt	r4, #2048	; 0x800
 800431c:	9311      	str	r3, [sp, #68]	; 0x44
 800431e:	9417      	str	r4, [sp, #92]	; 0x5c
 8004320:	1b7c      	subs	r4, r7, r5
 8004322:	931b      	str	r3, [sp, #108]	; 0x6c
 8004324:	931c      	str	r3, [sp, #112]	; 0x70
 8004326:	9319      	str	r3, [sp, #100]	; 0x64
 8004328:	931e      	str	r3, [sp, #120]	; 0x78
 800432a:	9312      	str	r3, [sp, #72]	; 0x48
 800432c:	9421      	str	r4, [sp, #132]	; 0x84
 800432e:	932d      	str	r3, [sp, #180]	; 0xb4
 8004330:	932c      	str	r3, [sp, #176]	; 0xb0
 8004332:	972b      	str	r7, [sp, #172]	; 0xac
 8004334:	f899 3000 	ldrb.w	r3, [r9]
 8004338:	2b25      	cmp	r3, #37	; 0x25
 800433a:	bf18      	it	ne
 800433c:	2b00      	cmpne	r3, #0
 800433e:	f000 80b3 	beq.w	80044a8 <_svfprintf_r+0x1e0>
 8004342:	f109 0201 	add.w	r2, r9, #1
 8004346:	4614      	mov	r4, r2
 8004348:	3201      	adds	r2, #1
 800434a:	7823      	ldrb	r3, [r4, #0]
 800434c:	2b25      	cmp	r3, #37	; 0x25
 800434e:	bf18      	it	ne
 8004350:	2b00      	cmpne	r3, #0
 8004352:	d1f8      	bne.n	8004346 <_svfprintf_r+0x7e>
 8004354:	ebb4 0509 	subs.w	r5, r4, r9
 8004358:	d00f      	beq.n	800437a <_svfprintf_r+0xb2>
 800435a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800435c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800435e:	3301      	adds	r3, #1
 8004360:	f8c7 9000 	str.w	r9, [r7]
 8004364:	2b07      	cmp	r3, #7
 8004366:	607d      	str	r5, [r7, #4]
 8004368:	442a      	add	r2, r5
 800436a:	932c      	str	r3, [sp, #176]	; 0xb0
 800436c:	922d      	str	r2, [sp, #180]	; 0xb4
 800436e:	bfd8      	it	le
 8004370:	3708      	addle	r7, #8
 8004372:	dc7f      	bgt.n	8004474 <_svfprintf_r+0x1ac>
 8004374:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004376:	4428      	add	r0, r5
 8004378:	9012      	str	r0, [sp, #72]	; 0x48
 800437a:	7823      	ldrb	r3, [r4, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 8081 	beq.w	8004484 <_svfprintf_r+0x1bc>
 8004382:	2300      	movs	r3, #0
 8004384:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004388:	461a      	mov	r2, r3
 800438a:	9313      	str	r3, [sp, #76]	; 0x4c
 800438c:	930a      	str	r3, [sp, #40]	; 0x28
 800438e:	f104 0901 	add.w	r9, r4, #1
 8004392:	7863      	ldrb	r3, [r4, #1]
 8004394:	f04f 34ff 	mov.w	r4, #4294967295
 8004398:	940c      	str	r4, [sp, #48]	; 0x30
 800439a:	f109 0901 	add.w	r9, r9, #1
 800439e:	f1a3 0120 	sub.w	r1, r3, #32
 80043a2:	2958      	cmp	r1, #88	; 0x58
 80043a4:	f200 840a 	bhi.w	8004bbc <_svfprintf_r+0x8f4>
 80043a8:	e8df f011 	tbh	[pc, r1, lsl #1]
 80043ac:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 80043b0:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 80043b4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80043b8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80043bc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80043c0:	0348039c 	movteq	r0, #33692	; 0x839c
 80043c4:	005d0408 	subseq	r0, sp, r8, lsl #8
 80043c8:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 80043cc:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 80043d0:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80043d4:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80043d8:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80043dc:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 80043e0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80043e4:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80043e8:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80043ec:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80043f0:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 80043f4:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 80043f8:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 80043fc:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004400:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004404:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 8004408:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 800440c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004410:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004414:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 8004418:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800441c:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 8004420:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004424:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004428:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800442c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004430:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 8004434:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 8004438:	02900290 	addseq	r0, r0, #144, 4
 800443c:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 8004440:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8004444:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 8004448:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 800444c:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 8004450:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 8004454:	00800408 	addeq	r0, r0, r8, lsl #8
 8004458:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 800445c:	9c130320 	ldcls	3, cr0, [r3], {32}
 8004460:	9314      	str	r3, [sp, #80]	; 0x50
 8004462:	4264      	negs	r4, r4
 8004464:	9413      	str	r4, [sp, #76]	; 0x4c
 8004466:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004468:	f045 0504 	orr.w	r5, r5, #4
 800446c:	950a      	str	r5, [sp, #40]	; 0x28
 800446e:	f899 3000 	ldrb.w	r3, [r9]
 8004472:	e792      	b.n	800439a <_svfprintf_r+0xd2>
 8004474:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004476:	aa2b      	add	r2, sp, #172	; 0xac
 8004478:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800447a:	f003 fbc9 	bl	8007c10 <__ssprint_r>
 800447e:	b940      	cbnz	r0, 8004492 <_svfprintf_r+0x1ca>
 8004480:	af38      	add	r7, sp, #224	; 0xe0
 8004482:	e777      	b.n	8004374 <_svfprintf_r+0xac>
 8004484:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004486:	b123      	cbz	r3, 8004492 <_svfprintf_r+0x1ca>
 8004488:	980e      	ldr	r0, [sp, #56]	; 0x38
 800448a:	aa2b      	add	r2, sp, #172	; 0xac
 800448c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800448e:	f003 fbbf 	bl	8007c10 <__ssprint_r>
 8004492:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004494:	9812      	ldr	r0, [sp, #72]	; 0x48
 8004496:	89a3      	ldrh	r3, [r4, #12]
 8004498:	f013 0f40 	tst.w	r3, #64	; 0x40
 800449c:	bf18      	it	ne
 800449e:	f04f 30ff 	movne.w	r0, #4294967295
 80044a2:	b049      	add	sp, #292	; 0x124
 80044a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044a8:	464c      	mov	r4, r9
 80044aa:	e766      	b.n	800437a <_svfprintf_r+0xb2>
 80044ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80044ae:	9316      	str	r3, [sp, #88]	; 0x58
 80044b0:	06a3      	lsls	r3, r4, #26
 80044b2:	f140 81d9 	bpl.w	8004868 <_svfprintf_r+0x5a0>
 80044b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80044b8:	2301      	movs	r3, #1
 80044ba:	1dea      	adds	r2, r5, #7
 80044bc:	f022 0207 	bic.w	r2, r2, #7
 80044c0:	f102 0408 	add.w	r4, r2, #8
 80044c4:	9414      	str	r4, [sp, #80]	; 0x50
 80044c6:	e9d2 4500 	ldrd	r4, r5, [r2]
 80044ca:	f04f 0a00 	mov.w	sl, #0
 80044ce:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80044d2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80044d4:	2800      	cmp	r0, #0
 80044d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80044d8:	bfa2      	ittt	ge
 80044da:	990a      	ldrge	r1, [sp, #40]	; 0x28
 80044dc:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 80044e0:	910a      	strge	r1, [sp, #40]	; 0x28
 80044e2:	ea54 0205 	orrs.w	r2, r4, r5
 80044e6:	bf0c      	ite	eq
 80044e8:	2200      	moveq	r2, #0
 80044ea:	2201      	movne	r2, #1
 80044ec:	2800      	cmp	r0, #0
 80044ee:	bf18      	it	ne
 80044f0:	f042 0201 	orrne.w	r2, r2, #1
 80044f4:	2a00      	cmp	r2, #0
 80044f6:	f000 83e5 	beq.w	8004cc4 <_svfprintf_r+0x9fc>
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	f000 8509 	beq.w	8004f12 <_svfprintf_r+0xc4a>
 8004500:	2b02      	cmp	r3, #2
 8004502:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 8004506:	f040 8159 	bne.w	80047bc <_svfprintf_r+0x4f4>
 800450a:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 800450e:	f004 010f 	and.w	r1, r4, #15
 8004512:	0923      	lsrs	r3, r4, #4
 8004514:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8004518:	0928      	lsrs	r0, r5, #4
 800451a:	f81c 1001 	ldrb.w	r1, [ip, r1]
 800451e:	461c      	mov	r4, r3
 8004520:	4605      	mov	r5, r0
 8004522:	4690      	mov	r8, r2
 8004524:	ea54 0005 	orrs.w	r0, r4, r5
 8004528:	f102 32ff 	add.w	r2, r2, #4294967295
 800452c:	f888 1000 	strb.w	r1, [r8]
 8004530:	d1ed      	bne.n	800450e <_svfprintf_r+0x246>
 8004532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004534:	ebc8 0303 	rsb	r3, r8, r3
 8004538:	9310      	str	r3, [sp, #64]	; 0x40
 800453a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800453c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800453e:	42a5      	cmp	r5, r4
 8004540:	bfb8      	it	lt
 8004542:	4625      	movlt	r5, r4
 8004544:	2400      	movs	r4, #0
 8004546:	950d      	str	r5, [sp, #52]	; 0x34
 8004548:	9418      	str	r4, [sp, #96]	; 0x60
 800454a:	f1ba 0f00 	cmp.w	sl, #0
 800454e:	d002      	beq.n	8004556 <_svfprintf_r+0x28e>
 8004550:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004552:	3501      	adds	r5, #1
 8004554:	950d      	str	r5, [sp, #52]	; 0x34
 8004556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004558:	f013 0302 	ands.w	r3, r3, #2
 800455c:	930f      	str	r3, [sp, #60]	; 0x3c
 800455e:	bf1e      	ittt	ne
 8004560:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 8004562:	3402      	addne	r4, #2
 8004564:	940d      	strne	r4, [sp, #52]	; 0x34
 8004566:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004568:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 800456c:	f040 8346 	bne.w	8004bfc <_svfprintf_r+0x934>
 8004570:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8004572:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004574:	ebc0 0b04 	rsb	fp, r0, r4
 8004578:	f1bb 0f00 	cmp.w	fp, #0
 800457c:	f340 833e 	ble.w	8004bfc <_svfprintf_r+0x934>
 8004580:	f1bb 0f10 	cmp.w	fp, #16
 8004584:	f24a 3a9c 	movw	sl, #41884	; 0xa39c
 8004588:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800458a:	bfdc      	itt	le
 800458c:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 8004590:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 8004592:	dd32      	ble.n	80045fa <_svfprintf_r+0x332>
 8004594:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004598:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 800459c:	9520      	str	r5, [sp, #128]	; 0x80
 800459e:	46d8      	mov	r8, fp
 80045a0:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80045a2:	46d3      	mov	fp, sl
 80045a4:	2410      	movs	r4, #16
 80045a6:	46ca      	mov	sl, r9
 80045a8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80045aa:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80045ae:	e004      	b.n	80045ba <_svfprintf_r+0x2f2>
 80045b0:	f1a8 0810 	sub.w	r8, r8, #16
 80045b4:	f1b8 0f10 	cmp.w	r8, #16
 80045b8:	dd19      	ble.n	80045ee <_svfprintf_r+0x326>
 80045ba:	3201      	adds	r2, #1
 80045bc:	3110      	adds	r1, #16
 80045be:	2a07      	cmp	r2, #7
 80045c0:	603d      	str	r5, [r7, #0]
 80045c2:	607c      	str	r4, [r7, #4]
 80045c4:	f107 0708 	add.w	r7, r7, #8
 80045c8:	922c      	str	r2, [sp, #176]	; 0xb0
 80045ca:	912d      	str	r1, [sp, #180]	; 0xb4
 80045cc:	ddf0      	ble.n	80045b0 <_svfprintf_r+0x2e8>
 80045ce:	980e      	ldr	r0, [sp, #56]	; 0x38
 80045d0:	4649      	mov	r1, r9
 80045d2:	aa2b      	add	r2, sp, #172	; 0xac
 80045d4:	af38      	add	r7, sp, #224	; 0xe0
 80045d6:	f003 fb1b 	bl	8007c10 <__ssprint_r>
 80045da:	2800      	cmp	r0, #0
 80045dc:	f47f af59 	bne.w	8004492 <_svfprintf_r+0x1ca>
 80045e0:	f1a8 0810 	sub.w	r8, r8, #16
 80045e4:	992d      	ldr	r1, [sp, #180]	; 0xb4
 80045e6:	f1b8 0f10 	cmp.w	r8, #16
 80045ea:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80045ec:	dce5      	bgt.n	80045ba <_svfprintf_r+0x2f2>
 80045ee:	46d1      	mov	r9, sl
 80045f0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80045f2:	46da      	mov	sl, fp
 80045f4:	46c3      	mov	fp, r8
 80045f6:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 80045fa:	3201      	adds	r2, #1
 80045fc:	eb0b 0401 	add.w	r4, fp, r1
 8004600:	2a07      	cmp	r2, #7
 8004602:	922c      	str	r2, [sp, #176]	; 0xb0
 8004604:	942d      	str	r4, [sp, #180]	; 0xb4
 8004606:	e887 0c00 	stmia.w	r7, {sl, fp}
 800460a:	f300 82ec 	bgt.w	8004be6 <_svfprintf_r+0x91e>
 800460e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004612:	3708      	adds	r7, #8
 8004614:	f1ba 0f00 	cmp.w	sl, #0
 8004618:	d00e      	beq.n	8004638 <_svfprintf_r+0x370>
 800461a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800461c:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 8004620:	3401      	adds	r4, #1
 8004622:	603a      	str	r2, [r7, #0]
 8004624:	3301      	adds	r3, #1
 8004626:	2201      	movs	r2, #1
 8004628:	2b07      	cmp	r3, #7
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	942d      	str	r4, [sp, #180]	; 0xb4
 800462e:	bfd8      	it	le
 8004630:	3708      	addle	r7, #8
 8004632:	932c      	str	r3, [sp, #176]	; 0xb0
 8004634:	f300 8402 	bgt.w	8004e3c <_svfprintf_r+0xb74>
 8004638:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800463a:	b16b      	cbz	r3, 8004658 <_svfprintf_r+0x390>
 800463c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800463e:	aa24      	add	r2, sp, #144	; 0x90
 8004640:	3402      	adds	r4, #2
 8004642:	603a      	str	r2, [r7, #0]
 8004644:	3301      	adds	r3, #1
 8004646:	2202      	movs	r2, #2
 8004648:	2b07      	cmp	r3, #7
 800464a:	607a      	str	r2, [r7, #4]
 800464c:	942d      	str	r4, [sp, #180]	; 0xb4
 800464e:	bfd8      	it	le
 8004650:	3708      	addle	r7, #8
 8004652:	932c      	str	r3, [sp, #176]	; 0xb0
 8004654:	f300 83fe 	bgt.w	8004e54 <_svfprintf_r+0xb8c>
 8004658:	2d80      	cmp	r5, #128	; 0x80
 800465a:	f000 8346 	beq.w	8004cea <_svfprintf_r+0xa22>
 800465e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004660:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004662:	ebc3 0a05 	rsb	sl, r3, r5
 8004666:	f1ba 0f00 	cmp.w	sl, #0
 800466a:	dd43      	ble.n	80046f4 <_svfprintf_r+0x42c>
 800466c:	f1ba 0f10 	cmp.w	sl, #16
 8004670:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004672:	bfdc      	itt	le
 8004674:	4d94      	ldrle	r5, [pc, #592]	; (80048c8 <_svfprintf_r+0x600>)
 8004676:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004678:	dd27      	ble.n	80046ca <_svfprintf_r+0x402>
 800467a:	4893      	ldr	r0, [pc, #588]	; (80048c8 <_svfprintf_r+0x600>)
 800467c:	4622      	mov	r2, r4
 800467e:	2510      	movs	r5, #16
 8004680:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8004684:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004686:	900f      	str	r0, [sp, #60]	; 0x3c
 8004688:	e004      	b.n	8004694 <_svfprintf_r+0x3cc>
 800468a:	f1aa 0a10 	sub.w	sl, sl, #16
 800468e:	f1ba 0f10 	cmp.w	sl, #16
 8004692:	dd19      	ble.n	80046c8 <_svfprintf_r+0x400>
 8004694:	3301      	adds	r3, #1
 8004696:	3210      	adds	r2, #16
 8004698:	2b07      	cmp	r3, #7
 800469a:	603e      	str	r6, [r7, #0]
 800469c:	607d      	str	r5, [r7, #4]
 800469e:	f107 0708 	add.w	r7, r7, #8
 80046a2:	932c      	str	r3, [sp, #176]	; 0xb0
 80046a4:	922d      	str	r2, [sp, #180]	; 0xb4
 80046a6:	ddf0      	ble.n	800468a <_svfprintf_r+0x3c2>
 80046a8:	4658      	mov	r0, fp
 80046aa:	4621      	mov	r1, r4
 80046ac:	aa2b      	add	r2, sp, #172	; 0xac
 80046ae:	af38      	add	r7, sp, #224	; 0xe0
 80046b0:	f003 faae 	bl	8007c10 <__ssprint_r>
 80046b4:	2800      	cmp	r0, #0
 80046b6:	f47f aeec 	bne.w	8004492 <_svfprintf_r+0x1ca>
 80046ba:	f1aa 0a10 	sub.w	sl, sl, #16
 80046be:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80046c0:	f1ba 0f10 	cmp.w	sl, #16
 80046c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80046c6:	dce5      	bgt.n	8004694 <_svfprintf_r+0x3cc>
 80046c8:	4614      	mov	r4, r2
 80046ca:	3301      	adds	r3, #1
 80046cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80046ce:	2b07      	cmp	r3, #7
 80046d0:	4454      	add	r4, sl
 80046d2:	932c      	str	r3, [sp, #176]	; 0xb0
 80046d4:	e887 0420 	stmia.w	r7, {r5, sl}
 80046d8:	bfd8      	it	le
 80046da:	3708      	addle	r7, #8
 80046dc:	942d      	str	r4, [sp, #180]	; 0xb4
 80046de:	dd09      	ble.n	80046f4 <_svfprintf_r+0x42c>
 80046e0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80046e2:	aa2b      	add	r2, sp, #172	; 0xac
 80046e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046e6:	f003 fa93 	bl	8007c10 <__ssprint_r>
 80046ea:	2800      	cmp	r0, #0
 80046ec:	f47f aed1 	bne.w	8004492 <_svfprintf_r+0x1ca>
 80046f0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80046f2:	af38      	add	r7, sp, #224	; 0xe0
 80046f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80046f6:	05eb      	lsls	r3, r5, #23
 80046f8:	f100 8282 	bmi.w	8004c00 <_svfprintf_r+0x938>
 80046fc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80046fe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004700:	3301      	adds	r3, #1
 8004702:	f8c7 8000 	str.w	r8, [r7]
 8004706:	2b07      	cmp	r3, #7
 8004708:	442c      	add	r4, r5
 800470a:	607d      	str	r5, [r7, #4]
 800470c:	942d      	str	r4, [sp, #180]	; 0xb4
 800470e:	932c      	str	r3, [sp, #176]	; 0xb0
 8004710:	f300 837a 	bgt.w	8004e08 <_svfprintf_r+0xb40>
 8004714:	3708      	adds	r7, #8
 8004716:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004718:	076b      	lsls	r3, r5, #29
 800471a:	d540      	bpl.n	800479e <_svfprintf_r+0x4d6>
 800471c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800471e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004720:	1a45      	subs	r5, r0, r1
 8004722:	2d00      	cmp	r5, #0
 8004724:	dd3b      	ble.n	800479e <_svfprintf_r+0x4d6>
 8004726:	2d10      	cmp	r5, #16
 8004728:	f24a 3a9c 	movw	sl, #41884	; 0xa39c
 800472c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800472e:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8004732:	dd22      	ble.n	800477a <_svfprintf_r+0x4b2>
 8004734:	4622      	mov	r2, r4
 8004736:	f04f 0810 	mov.w	r8, #16
 800473a:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800473e:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8004740:	e002      	b.n	8004748 <_svfprintf_r+0x480>
 8004742:	3d10      	subs	r5, #16
 8004744:	2d10      	cmp	r5, #16
 8004746:	dd17      	ble.n	8004778 <_svfprintf_r+0x4b0>
 8004748:	3301      	adds	r3, #1
 800474a:	3210      	adds	r2, #16
 800474c:	2b07      	cmp	r3, #7
 800474e:	e887 0110 	stmia.w	r7, {r4, r8}
 8004752:	932c      	str	r3, [sp, #176]	; 0xb0
 8004754:	f107 0708 	add.w	r7, r7, #8
 8004758:	922d      	str	r2, [sp, #180]	; 0xb4
 800475a:	ddf2      	ble.n	8004742 <_svfprintf_r+0x47a>
 800475c:	4658      	mov	r0, fp
 800475e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004760:	aa2b      	add	r2, sp, #172	; 0xac
 8004762:	af38      	add	r7, sp, #224	; 0xe0
 8004764:	f003 fa54 	bl	8007c10 <__ssprint_r>
 8004768:	2800      	cmp	r0, #0
 800476a:	f47f ae92 	bne.w	8004492 <_svfprintf_r+0x1ca>
 800476e:	3d10      	subs	r5, #16
 8004770:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004772:	2d10      	cmp	r5, #16
 8004774:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004776:	dce7      	bgt.n	8004748 <_svfprintf_r+0x480>
 8004778:	4614      	mov	r4, r2
 800477a:	3301      	adds	r3, #1
 800477c:	442c      	add	r4, r5
 800477e:	2b07      	cmp	r3, #7
 8004780:	932c      	str	r3, [sp, #176]	; 0xb0
 8004782:	942d      	str	r4, [sp, #180]	; 0xb4
 8004784:	f8c7 a000 	str.w	sl, [r7]
 8004788:	607d      	str	r5, [r7, #4]
 800478a:	dd08      	ble.n	800479e <_svfprintf_r+0x4d6>
 800478c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800478e:	aa2b      	add	r2, sp, #172	; 0xac
 8004790:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004792:	f003 fa3d 	bl	8007c10 <__ssprint_r>
 8004796:	2800      	cmp	r0, #0
 8004798:	f47f ae7b 	bne.w	8004492 <_svfprintf_r+0x1ca>
 800479c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800479e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80047a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80047a2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80047a4:	4281      	cmp	r1, r0
 80047a6:	bfac      	ite	ge
 80047a8:	186d      	addge	r5, r5, r1
 80047aa:	182d      	addlt	r5, r5, r0
 80047ac:	9512      	str	r5, [sp, #72]	; 0x48
 80047ae:	2c00      	cmp	r4, #0
 80047b0:	f040 8335 	bne.w	8004e1e <_svfprintf_r+0xb56>
 80047b4:	2300      	movs	r3, #0
 80047b6:	af38      	add	r7, sp, #224	; 0xe0
 80047b8:	932c      	str	r3, [sp, #176]	; 0xb0
 80047ba:	e5bb      	b.n	8004334 <_svfprintf_r+0x6c>
 80047bc:	08e3      	lsrs	r3, r4, #3
 80047be:	08e9      	lsrs	r1, r5, #3
 80047c0:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 80047c4:	4690      	mov	r8, r2
 80047c6:	460d      	mov	r5, r1
 80047c8:	f004 0207 	and.w	r2, r4, #7
 80047cc:	461c      	mov	r4, r3
 80047ce:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80047d2:	ea54 0105 	orrs.w	r1, r4, r5
 80047d6:	f108 32ff 	add.w	r2, r8, #4294967295
 80047da:	f888 3000 	strb.w	r3, [r8]
 80047de:	d1ed      	bne.n	80047bc <_svfprintf_r+0x4f4>
 80047e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80047e2:	4641      	mov	r1, r8
 80047e4:	07e0      	lsls	r0, r4, #31
 80047e6:	f100 84f5 	bmi.w	80051d4 <_svfprintf_r+0xf0c>
 80047ea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80047ec:	ebc8 0505 	rsb	r5, r8, r5
 80047f0:	9510      	str	r5, [sp, #64]	; 0x40
 80047f2:	e6a2      	b.n	800453a <_svfprintf_r+0x272>
 80047f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80047f6:	9316      	str	r3, [sp, #88]	; 0x58
 80047f8:	f015 0320 	ands.w	r3, r5, #32
 80047fc:	f000 80b4 	beq.w	8004968 <_svfprintf_r+0x6a0>
 8004800:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004802:	2300      	movs	r3, #0
 8004804:	1de2      	adds	r2, r4, #7
 8004806:	f022 0207 	bic.w	r2, r2, #7
 800480a:	f102 0508 	add.w	r5, r2, #8
 800480e:	9514      	str	r5, [sp, #80]	; 0x50
 8004810:	e9d2 4500 	ldrd	r4, r5, [r2]
 8004814:	e659      	b.n	80044ca <_svfprintf_r+0x202>
 8004816:	f899 3000 	ldrb.w	r3, [r9]
 800481a:	f109 0401 	add.w	r4, r9, #1
 800481e:	2b2a      	cmp	r3, #42	; 0x2a
 8004820:	f000 8791 	beq.w	8005746 <_svfprintf_r+0x147e>
 8004824:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004828:	2909      	cmp	r1, #9
 800482a:	bf82      	ittt	hi
 800482c:	46a1      	movhi	r9, r4
 800482e:	2400      	movhi	r4, #0
 8004830:	940c      	strhi	r4, [sp, #48]	; 0x30
 8004832:	f63f adb4 	bhi.w	800439e <_svfprintf_r+0xd6>
 8004836:	2000      	movs	r0, #0
 8004838:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800483c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004840:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004844:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004848:	2909      	cmp	r1, #9
 800484a:	d9f5      	bls.n	8004838 <_svfprintf_r+0x570>
 800484c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8004850:	46a1      	mov	r9, r4
 8004852:	900c      	str	r0, [sp, #48]	; 0x30
 8004854:	e5a3      	b.n	800439e <_svfprintf_r+0xd6>
 8004856:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004858:	9316      	str	r3, [sp, #88]	; 0x58
 800485a:	f045 0510 	orr.w	r5, r5, #16
 800485e:	950a      	str	r5, [sp, #40]	; 0x28
 8004860:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004862:	06a3      	lsls	r3, r4, #26
 8004864:	f53f ae27 	bmi.w	80044b6 <_svfprintf_r+0x1ee>
 8004868:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800486a:	06ed      	lsls	r5, r5, #27
 800486c:	f100 83c4 	bmi.w	8004ff8 <_svfprintf_r+0xd30>
 8004870:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004872:	0664      	lsls	r4, r4, #25
 8004874:	f140 83c0 	bpl.w	8004ff8 <_svfprintf_r+0xd30>
 8004878:	9814      	ldr	r0, [sp, #80]	; 0x50
 800487a:	2500      	movs	r5, #0
 800487c:	2301      	movs	r3, #1
 800487e:	3004      	adds	r0, #4
 8004880:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004884:	9014      	str	r0, [sp, #80]	; 0x50
 8004886:	e620      	b.n	80044ca <_svfprintf_r+0x202>
 8004888:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800488a:	9316      	str	r3, [sp, #88]	; 0x58
 800488c:	f044 0410 	orr.w	r4, r4, #16
 8004890:	940a      	str	r4, [sp, #40]	; 0x28
 8004892:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004894:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004898:	06a9      	lsls	r1, r5, #26
 800489a:	f140 8165 	bpl.w	8004b68 <_svfprintf_r+0x8a0>
 800489e:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80048a0:	1de3      	adds	r3, r4, #7
 80048a2:	f023 0307 	bic.w	r3, r3, #7
 80048a6:	f103 0508 	add.w	r5, r3, #8
 80048aa:	9514      	str	r5, [sp, #80]	; 0x50
 80048ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b0:	4614      	mov	r4, r2
 80048b2:	461d      	mov	r5, r3
 80048b4:	2a00      	cmp	r2, #0
 80048b6:	f173 0000 	sbcs.w	r0, r3, #0
 80048ba:	f2c0 83bb 	blt.w	8005034 <_svfprintf_r+0xd6c>
 80048be:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80048c2:	2301      	movs	r3, #1
 80048c4:	e605      	b.n	80044d2 <_svfprintf_r+0x20a>
 80048c6:	bf00      	nop
 80048c8:	0800a3ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sp, pc}
 80048cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80048ce:	9316      	str	r3, [sp, #88]	; 0x58
 80048d0:	0725      	lsls	r5, r4, #28
 80048d2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80048d6:	f140 84ab 	bpl.w	8005230 <_svfprintf_r+0xf68>
 80048da:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80048dc:	1deb      	adds	r3, r5, #7
 80048de:	f023 0307 	bic.w	r3, r3, #7
 80048e2:	f103 0408 	add.w	r4, r3, #8
 80048e6:	9414      	str	r4, [sp, #80]	; 0x50
 80048e8:	681d      	ldr	r5, [r3, #0]
 80048ea:	951b      	str	r5, [sp, #108]	; 0x6c
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	931c      	str	r3, [sp, #112]	; 0x70
 80048f0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80048f2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80048f4:	f003 f802 	bl	80078fc <__fpclassifyd>
 80048f8:	2801      	cmp	r0, #1
 80048fa:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80048fc:	f040 8478 	bne.w	80051f0 <_svfprintf_r+0xf28>
 8004900:	2200      	movs	r2, #0
 8004902:	2300      	movs	r3, #0
 8004904:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004906:	f005 f953 	bl	8009bb0 <__aeabi_dcmplt>
 800490a:	2800      	cmp	r0, #0
 800490c:	f040 864a 	bne.w	80055a4 <_svfprintf_r+0x12dc>
 8004910:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004914:	2503      	movs	r5, #3
 8004916:	2400      	movs	r4, #0
 8004918:	f24a 7878 	movw	r8, #42872	; 0xa778
 800491c:	f24a 7374 	movw	r3, #42868	; 0xa774
 8004920:	950d      	str	r5, [sp, #52]	; 0x34
 8004922:	f6c0 0800 	movt	r8, #2048	; 0x800
 8004926:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004928:	f6c0 0300 	movt	r3, #2048	; 0x800
 800492c:	940c      	str	r4, [sp, #48]	; 0x30
 800492e:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004930:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004934:	950a      	str	r5, [sp, #40]	; 0x28
 8004936:	2503      	movs	r5, #3
 8004938:	2c47      	cmp	r4, #71	; 0x47
 800493a:	bfd8      	it	le
 800493c:	4698      	movle	r8, r3
 800493e:	9510      	str	r5, [sp, #64]	; 0x40
 8004940:	2400      	movs	r4, #0
 8004942:	9418      	str	r4, [sp, #96]	; 0x60
 8004944:	e601      	b.n	800454a <_svfprintf_r+0x282>
 8004946:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004948:	f045 0508 	orr.w	r5, r5, #8
 800494c:	950a      	str	r5, [sp, #40]	; 0x28
 800494e:	f899 3000 	ldrb.w	r3, [r9]
 8004952:	e522      	b.n	800439a <_svfprintf_r+0xd2>
 8004954:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004956:	9316      	str	r3, [sp, #88]	; 0x58
 8004958:	f044 0410 	orr.w	r4, r4, #16
 800495c:	940a      	str	r4, [sp, #40]	; 0x28
 800495e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004960:	f015 0320 	ands.w	r3, r5, #32
 8004964:	f47f af4c 	bne.w	8004800 <_svfprintf_r+0x538>
 8004968:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800496a:	f014 0210 	ands.w	r2, r4, #16
 800496e:	f040 834c 	bne.w	800500a <_svfprintf_r+0xd42>
 8004972:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004974:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8004978:	f000 8347 	beq.w	800500a <_svfprintf_r+0xd42>
 800497c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800497e:	4613      	mov	r3, r2
 8004980:	2500      	movs	r5, #0
 8004982:	3004      	adds	r0, #4
 8004984:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004988:	9014      	str	r0, [sp, #80]	; 0x50
 800498a:	e59e      	b.n	80044ca <_svfprintf_r+0x202>
 800498c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800498e:	f045 0520 	orr.w	r5, r5, #32
 8004992:	950a      	str	r5, [sp, #40]	; 0x28
 8004994:	f899 3000 	ldrb.w	r3, [r9]
 8004998:	e4ff      	b.n	800439a <_svfprintf_r+0xd2>
 800499a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800499c:	2500      	movs	r5, #0
 800499e:	9316      	str	r3, [sp, #88]	; 0x58
 80049a0:	3404      	adds	r4, #4
 80049a2:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 80049a6:	f854 8c04 	ldr.w	r8, [r4, #-4]
 80049aa:	f1b8 0f00 	cmp.w	r8, #0
 80049ae:	f000 85d9 	beq.w	8005564 <_svfprintf_r+0x129c>
 80049b2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80049b4:	2800      	cmp	r0, #0
 80049b6:	4640      	mov	r0, r8
 80049b8:	f2c0 85ab 	blt.w	8005512 <_svfprintf_r+0x124a>
 80049bc:	4629      	mov	r1, r5
 80049be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80049c0:	f002 fa60 	bl	8006e84 <memchr>
 80049c4:	2800      	cmp	r0, #0
 80049c6:	f000 85ff 	beq.w	80055c8 <_svfprintf_r+0x1300>
 80049ca:	9414      	str	r4, [sp, #80]	; 0x50
 80049cc:	ebc8 0000 	rsb	r0, r8, r0
 80049d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80049d2:	950c      	str	r5, [sp, #48]	; 0x30
 80049d4:	42a0      	cmp	r0, r4
 80049d6:	bfb8      	it	lt
 80049d8:	4604      	movlt	r4, r0
 80049da:	9410      	str	r4, [sp, #64]	; 0x40
 80049dc:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 80049e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80049e2:	950d      	str	r5, [sp, #52]	; 0x34
 80049e4:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80049e8:	9418      	str	r4, [sp, #96]	; 0x60
 80049ea:	e5ae      	b.n	800454a <_svfprintf_r+0x282>
 80049ec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80049ee:	f24a 7498 	movw	r4, #42904	; 0xa798
 80049f2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80049f6:	9316      	str	r3, [sp, #88]	; 0x58
 80049f8:	06a8      	lsls	r0, r5, #26
 80049fa:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80049fe:	9419      	str	r4, [sp, #100]	; 0x64
 8004a00:	f140 809c 	bpl.w	8004b3c <_svfprintf_r+0x874>
 8004a04:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004a06:	1de3      	adds	r3, r4, #7
 8004a08:	f023 0307 	bic.w	r3, r3, #7
 8004a0c:	f103 0508 	add.w	r5, r3, #8
 8004a10:	9514      	str	r5, [sp, #80]	; 0x50
 8004a12:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004a16:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a18:	07c3      	lsls	r3, r0, #31
 8004a1a:	f140 8227 	bpl.w	8004e6c <_svfprintf_r+0xba4>
 8004a1e:	ea54 0105 	orrs.w	r1, r4, r5
 8004a22:	f000 8223 	beq.w	8004e6c <_svfprintf_r+0xba4>
 8004a26:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004a28:	2330      	movs	r3, #48	; 0x30
 8004a2a:	f040 0002 	orr.w	r0, r0, #2
 8004a2e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004a32:	900a      	str	r0, [sp, #40]	; 0x28
 8004a34:	2302      	movs	r3, #2
 8004a36:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8004a3a:	e546      	b.n	80044ca <_svfprintf_r+0x202>
 8004a3c:	f899 3000 	ldrb.w	r3, [r9]
 8004a40:	222b      	movs	r2, #43	; 0x2b
 8004a42:	e4aa      	b.n	800439a <_svfprintf_r+0xd2>
 8004a44:	f899 3000 	ldrb.w	r3, [r9]
 8004a48:	4649      	mov	r1, r9
 8004a4a:	2b6c      	cmp	r3, #108	; 0x6c
 8004a4c:	bf05      	ittet	eq
 8004a4e:	f109 0901 	addeq.w	r9, r9, #1
 8004a52:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 8004a54:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 8004a56:	f045 0520 	orreq.w	r5, r5, #32
 8004a5a:	bf0b      	itete	eq
 8004a5c:	784b      	ldrbeq	r3, [r1, #1]
 8004a5e:	f044 0410 	orrne.w	r4, r4, #16
 8004a62:	950a      	streq	r5, [sp, #40]	; 0x28
 8004a64:	940a      	strne	r4, [sp, #40]	; 0x28
 8004a66:	e498      	b.n	800439a <_svfprintf_r+0xd2>
 8004a68:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a6a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004a6e:	06a9      	lsls	r1, r5, #26
 8004a70:	f140 83eb 	bpl.w	800524a <_svfprintf_r+0xf82>
 8004a74:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004a76:	6821      	ldr	r1, [r4, #0]
 8004a78:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8004a7a:	4622      	mov	r2, r4
 8004a7c:	17e5      	asrs	r5, r4, #31
 8004a7e:	462b      	mov	r3, r5
 8004a80:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004a82:	e9c1 2300 	strd	r2, r3, [r1]
 8004a86:	3504      	adds	r5, #4
 8004a88:	9514      	str	r5, [sp, #80]	; 0x50
 8004a8a:	e453      	b.n	8004334 <_svfprintf_r+0x6c>
 8004a8c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004a8e:	f24a 7098 	movw	r0, #42904	; 0xa798
 8004a92:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004a94:	2378      	movs	r3, #120	; 0x78
 8004a96:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004a9a:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 8004a9e:	f045 0502 	orr.w	r5, r5, #2
 8004aa2:	9316      	str	r3, [sp, #88]	; 0x58
 8004aa4:	950a      	str	r5, [sp, #40]	; 0x28
 8004aa6:	2330      	movs	r3, #48	; 0x30
 8004aa8:	1d15      	adds	r5, r2, #4
 8004aaa:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004aae:	9514      	str	r5, [sp, #80]	; 0x50
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	6814      	ldr	r4, [r2, #0]
 8004ab4:	2500      	movs	r5, #0
 8004ab6:	9019      	str	r0, [sp, #100]	; 0x64
 8004ab8:	e507      	b.n	80044ca <_svfprintf_r+0x202>
 8004aba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004abc:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8004ac0:	940a      	str	r4, [sp, #40]	; 0x28
 8004ac2:	f899 3000 	ldrb.w	r3, [r9]
 8004ac6:	e468      	b.n	800439a <_svfprintf_r+0xd2>
 8004ac8:	f899 3000 	ldrb.w	r3, [r9]
 8004acc:	2a00      	cmp	r2, #0
 8004ace:	f47f ac64 	bne.w	800439a <_svfprintf_r+0xd2>
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	e461      	b.n	800439a <_svfprintf_r+0xd2>
 8004ad6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004ad8:	f045 0501 	orr.w	r5, r5, #1
 8004adc:	950a      	str	r5, [sp, #40]	; 0x28
 8004ade:	f899 3000 	ldrb.w	r3, [r9]
 8004ae2:	e45a      	b.n	800439a <_svfprintf_r+0xd2>
 8004ae4:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004ae6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004ae8:	6824      	ldr	r4, [r4, #0]
 8004aea:	1d2b      	adds	r3, r5, #4
 8004aec:	2c00      	cmp	r4, #0
 8004aee:	9413      	str	r4, [sp, #76]	; 0x4c
 8004af0:	f6ff acb5 	blt.w	800445e <_svfprintf_r+0x196>
 8004af4:	9314      	str	r3, [sp, #80]	; 0x50
 8004af6:	f899 3000 	ldrb.w	r3, [r9]
 8004afa:	e44e      	b.n	800439a <_svfprintf_r+0xd2>
 8004afc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004afe:	2401      	movs	r4, #1
 8004b00:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004b02:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004b06:	9316      	str	r3, [sp, #88]	; 0x58
 8004b08:	2300      	movs	r3, #0
 8004b0a:	6812      	ldr	r2, [r2, #0]
 8004b0c:	3504      	adds	r5, #4
 8004b0e:	469a      	mov	sl, r3
 8004b10:	940d      	str	r4, [sp, #52]	; 0x34
 8004b12:	9514      	str	r5, [sp, #80]	; 0x50
 8004b14:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004b18:	930c      	str	r3, [sp, #48]	; 0x30
 8004b1a:	9318      	str	r3, [sp, #96]	; 0x60
 8004b1c:	9410      	str	r4, [sp, #64]	; 0x40
 8004b1e:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 8004b22:	e518      	b.n	8004556 <_svfprintf_r+0x28e>
 8004b24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b26:	f24a 7484 	movw	r4, #42884	; 0xa784
 8004b2a:	f6c0 0400 	movt	r4, #2048	; 0x800
 8004b2e:	9316      	str	r3, [sp, #88]	; 0x58
 8004b30:	06a8      	lsls	r0, r5, #26
 8004b32:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004b36:	9419      	str	r4, [sp, #100]	; 0x64
 8004b38:	f53f af64 	bmi.w	8004a04 <_svfprintf_r+0x73c>
 8004b3c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b3e:	06e1      	lsls	r1, r4, #27
 8004b40:	f100 8253 	bmi.w	8004fea <_svfprintf_r+0xd22>
 8004b44:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b46:	0662      	lsls	r2, r4, #25
 8004b48:	f140 824f 	bpl.w	8004fea <_svfprintf_r+0xd22>
 8004b4c:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004b4e:	2500      	movs	r5, #0
 8004b50:	3004      	adds	r0, #4
 8004b52:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8004b56:	9014      	str	r0, [sp, #80]	; 0x50
 8004b58:	e75d      	b.n	8004a16 <_svfprintf_r+0x74e>
 8004b5a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b5c:	9316      	str	r3, [sp, #88]	; 0x58
 8004b5e:	06a9      	lsls	r1, r5, #26
 8004b60:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004b64:	f53f ae9b 	bmi.w	800489e <_svfprintf_r+0x5d6>
 8004b68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b6a:	06e2      	lsls	r2, r4, #27
 8004b6c:	f100 8255 	bmi.w	800501a <_svfprintf_r+0xd52>
 8004b70:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004b72:	0663      	lsls	r3, r4, #25
 8004b74:	f140 8251 	bpl.w	800501a <_svfprintf_r+0xd52>
 8004b78:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004b7a:	3004      	adds	r0, #4
 8004b7c:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 8004b80:	9014      	str	r0, [sp, #80]	; 0x50
 8004b82:	4622      	mov	r2, r4
 8004b84:	17e5      	asrs	r5, r4, #31
 8004b86:	462b      	mov	r3, r5
 8004b88:	e694      	b.n	80048b4 <_svfprintf_r+0x5ec>
 8004b8a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b8c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004b90:	950a      	str	r5, [sp, #40]	; 0x28
 8004b92:	f899 3000 	ldrb.w	r3, [r9]
 8004b96:	e400      	b.n	800439a <_svfprintf_r+0xd2>
 8004b98:	2400      	movs	r4, #0
 8004b9a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	9413      	str	r4, [sp, #76]	; 0x4c
 8004ba2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004ba6:	f819 3b01 	ldrb.w	r3, [r9], #1
 8004baa:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8004bae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004bb2:	2909      	cmp	r1, #9
 8004bb4:	d9f5      	bls.n	8004ba2 <_svfprintf_r+0x8da>
 8004bb6:	9013      	str	r0, [sp, #76]	; 0x4c
 8004bb8:	f7ff bbf1 	b.w	800439e <_svfprintf_r+0xd6>
 8004bbc:	9316      	str	r3, [sp, #88]	; 0x58
 8004bbe:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f43f ac5e 	beq.w	8004484 <_svfprintf_r+0x1bc>
 8004bc8:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8004bca:	2300      	movs	r3, #0
 8004bcc:	2501      	movs	r5, #1
 8004bce:	469a      	mov	sl, r3
 8004bd0:	950d      	str	r5, [sp, #52]	; 0x34
 8004bd2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004bd6:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 8004bda:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8004bde:	930c      	str	r3, [sp, #48]	; 0x30
 8004be0:	9318      	str	r3, [sp, #96]	; 0x60
 8004be2:	9510      	str	r5, [sp, #64]	; 0x40
 8004be4:	e4b7      	b.n	8004556 <_svfprintf_r+0x28e>
 8004be6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004be8:	aa2b      	add	r2, sp, #172	; 0xac
 8004bea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004bec:	f003 f810 	bl	8007c10 <__ssprint_r>
 8004bf0:	2800      	cmp	r0, #0
 8004bf2:	f47f ac4e 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004bf6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8004bfa:	af38      	add	r7, sp, #224	; 0xe0
 8004bfc:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004bfe:	e509      	b.n	8004614 <_svfprintf_r+0x34c>
 8004c00:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8004c02:	2d65      	cmp	r5, #101	; 0x65
 8004c04:	f340 80b9 	ble.w	8004d7a <_svfprintf_r+0xab2>
 8004c08:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004c10:	f004 ffc4 	bl	8009b9c <__aeabi_dcmpeq>
 8004c14:	2800      	cmp	r0, #0
 8004c16:	f000 812c 	beq.w	8004e72 <_svfprintf_r+0xbaa>
 8004c1a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8004c20:	3401      	adds	r4, #1
 8004c22:	4413      	add	r3, r2
 8004c24:	607a      	str	r2, [r7, #4]
 8004c26:	2b07      	cmp	r3, #7
 8004c28:	942d      	str	r4, [sp, #180]	; 0xb4
 8004c2a:	603d      	str	r5, [r7, #0]
 8004c2c:	bfd8      	it	le
 8004c2e:	3708      	addle	r7, #8
 8004c30:	932c      	str	r3, [sp, #176]	; 0xb0
 8004c32:	f300 8316 	bgt.w	8005262 <_svfprintf_r+0xf9a>
 8004c36:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004c38:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004c3a:	42ab      	cmp	r3, r5
 8004c3c:	db03      	blt.n	8004c46 <_svfprintf_r+0x97e>
 8004c3e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004c40:	07ed      	lsls	r5, r5, #31
 8004c42:	f57f ad68 	bpl.w	8004716 <_svfprintf_r+0x44e>
 8004c46:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004c48:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004c4a:	442c      	add	r4, r5
 8004c4c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004c4e:	3301      	adds	r3, #1
 8004c50:	942d      	str	r4, [sp, #180]	; 0xb4
 8004c52:	2b07      	cmp	r3, #7
 8004c54:	932c      	str	r3, [sp, #176]	; 0xb0
 8004c56:	603d      	str	r5, [r7, #0]
 8004c58:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004c5a:	607d      	str	r5, [r7, #4]
 8004c5c:	bfd8      	it	le
 8004c5e:	3708      	addle	r7, #8
 8004c60:	f300 835e 	bgt.w	8005320 <_svfprintf_r+0x1058>
 8004c64:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004c66:	f105 38ff 	add.w	r8, r5, #4294967295
 8004c6a:	f1b8 0f00 	cmp.w	r8, #0
 8004c6e:	f77f ad52 	ble.w	8004716 <_svfprintf_r+0x44e>
 8004c72:	f1b8 0f10 	cmp.w	r8, #16
 8004c76:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004c78:	f340 81aa 	ble.w	8004fd0 <_svfprintf_r+0xd08>
 8004c7c:	4dac      	ldr	r5, [pc, #688]	; (8004f30 <_svfprintf_r+0xc68>)
 8004c7e:	f04f 0a10 	mov.w	sl, #16
 8004c82:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8004c86:	950f      	str	r5, [sp, #60]	; 0x3c
 8004c88:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004c8a:	e005      	b.n	8004c98 <_svfprintf_r+0x9d0>
 8004c8c:	f1a8 0810 	sub.w	r8, r8, #16
 8004c90:	f1b8 0f10 	cmp.w	r8, #16
 8004c94:	f340 819e 	ble.w	8004fd4 <_svfprintf_r+0xd0c>
 8004c98:	3301      	adds	r3, #1
 8004c9a:	3410      	adds	r4, #16
 8004c9c:	2b07      	cmp	r3, #7
 8004c9e:	e887 0440 	stmia.w	r7, {r6, sl}
 8004ca2:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ca4:	f107 0708 	add.w	r7, r7, #8
 8004ca8:	942d      	str	r4, [sp, #180]	; 0xb4
 8004caa:	ddef      	ble.n	8004c8c <_svfprintf_r+0x9c4>
 8004cac:	4628      	mov	r0, r5
 8004cae:	4659      	mov	r1, fp
 8004cb0:	aa2b      	add	r2, sp, #172	; 0xac
 8004cb2:	af38      	add	r7, sp, #224	; 0xe0
 8004cb4:	f002 ffac 	bl	8007c10 <__ssprint_r>
 8004cb8:	2800      	cmp	r0, #0
 8004cba:	f47f abea 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004cbe:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004cc0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004cc2:	e7e3      	b.n	8004c8c <_svfprintf_r+0x9c4>
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f040 80b4 	bne.w	8004e32 <_svfprintf_r+0xb6a>
 8004cca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004ccc:	07e2      	lsls	r2, r4, #31
 8004cce:	bf5c      	itt	pl
 8004cd0:	9310      	strpl	r3, [sp, #64]	; 0x40
 8004cd2:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 8004cd6:	f57f ac30 	bpl.w	800453a <_svfprintf_r+0x272>
 8004cda:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004cdc:	2330      	movs	r3, #48	; 0x30
 8004cde:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004ce2:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8004ce6:	9510      	str	r5, [sp, #64]	; 0x40
 8004ce8:	e427      	b.n	800453a <_svfprintf_r+0x272>
 8004cea:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004cec:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004cee:	1a45      	subs	r5, r0, r1
 8004cf0:	2d00      	cmp	r5, #0
 8004cf2:	f77f acb4 	ble.w	800465e <_svfprintf_r+0x396>
 8004cf6:	2d10      	cmp	r5, #16
 8004cf8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004cfa:	bfdc      	itt	le
 8004cfc:	4a8c      	ldrle	r2, [pc, #560]	; (8004f30 <_svfprintf_r+0xc68>)
 8004cfe:	920f      	strle	r2, [sp, #60]	; 0x3c
 8004d00:	dd24      	ble.n	8004d4c <_svfprintf_r+0xa84>
 8004d02:	488b      	ldr	r0, [pc, #556]	; (8004f30 <_svfprintf_r+0xc68>)
 8004d04:	4622      	mov	r2, r4
 8004d06:	f04f 0b10 	mov.w	fp, #16
 8004d0a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8004d0e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004d10:	900f      	str	r0, [sp, #60]	; 0x3c
 8004d12:	e002      	b.n	8004d1a <_svfprintf_r+0xa52>
 8004d14:	3d10      	subs	r5, #16
 8004d16:	2d10      	cmp	r5, #16
 8004d18:	dd17      	ble.n	8004d4a <_svfprintf_r+0xa82>
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	3210      	adds	r2, #16
 8004d1e:	2b07      	cmp	r3, #7
 8004d20:	e887 0840 	stmia.w	r7, {r6, fp}
 8004d24:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d26:	f107 0708 	add.w	r7, r7, #8
 8004d2a:	922d      	str	r2, [sp, #180]	; 0xb4
 8004d2c:	ddf2      	ble.n	8004d14 <_svfprintf_r+0xa4c>
 8004d2e:	4650      	mov	r0, sl
 8004d30:	4621      	mov	r1, r4
 8004d32:	aa2b      	add	r2, sp, #172	; 0xac
 8004d34:	af38      	add	r7, sp, #224	; 0xe0
 8004d36:	f002 ff6b 	bl	8007c10 <__ssprint_r>
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	f47f aba9 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004d40:	3d10      	subs	r5, #16
 8004d42:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004d44:	2d10      	cmp	r5, #16
 8004d46:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d48:	dce7      	bgt.n	8004d1a <_svfprintf_r+0xa52>
 8004d4a:	4614      	mov	r4, r2
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004d50:	2b07      	cmp	r3, #7
 8004d52:	442c      	add	r4, r5
 8004d54:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d56:	e887 0022 	stmia.w	r7, {r1, r5}
 8004d5a:	bfd8      	it	le
 8004d5c:	3708      	addle	r7, #8
 8004d5e:	942d      	str	r4, [sp, #180]	; 0xb4
 8004d60:	f77f ac7d 	ble.w	800465e <_svfprintf_r+0x396>
 8004d64:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004d66:	aa2b      	add	r2, sp, #172	; 0xac
 8004d68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d6a:	f002 ff51 	bl	8007c10 <__ssprint_r>
 8004d6e:	2800      	cmp	r0, #0
 8004d70:	f47f ab8f 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004d74:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004d76:	af38      	add	r7, sp, #224	; 0xe0
 8004d78:	e471      	b.n	800465e <_svfprintf_r+0x396>
 8004d7a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004d7c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004d7e:	2d01      	cmp	r5, #1
 8004d80:	f340 81e2 	ble.w	8005148 <_svfprintf_r+0xe80>
 8004d84:	2101      	movs	r1, #1
 8004d86:	1c62      	adds	r2, r4, #1
 8004d88:	440b      	add	r3, r1
 8004d8a:	f8c7 8000 	str.w	r8, [r7]
 8004d8e:	2b07      	cmp	r3, #7
 8004d90:	6079      	str	r1, [r7, #4]
 8004d92:	922d      	str	r2, [sp, #180]	; 0xb4
 8004d94:	bfd8      	it	le
 8004d96:	3708      	addle	r7, #8
 8004d98:	932c      	str	r3, [sp, #176]	; 0xb0
 8004d9a:	f300 81f4 	bgt.w	8005186 <_svfprintf_r+0xebe>
 8004d9e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004da0:	1c5c      	adds	r4, r3, #1
 8004da2:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 8004da6:	2c07      	cmp	r4, #7
 8004da8:	942c      	str	r4, [sp, #176]	; 0xb0
 8004daa:	603d      	str	r5, [r7, #0]
 8004dac:	4492      	add	sl, r2
 8004dae:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004db0:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004db4:	607d      	str	r5, [r7, #4]
 8004db6:	bfd8      	it	le
 8004db8:	3708      	addle	r7, #8
 8004dba:	f300 81d7 	bgt.w	800516c <_svfprintf_r+0xea4>
 8004dbe:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004dc6:	f004 fee9 	bl	8009b9c <__aeabi_dcmpeq>
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	f040 80b2 	bne.w	8004f34 <_svfprintf_r+0xc6c>
 8004dd0:	3401      	adds	r4, #1
 8004dd2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004dd4:	2c07      	cmp	r4, #7
 8004dd6:	f108 0201 	add.w	r2, r8, #1
 8004dda:	f105 33ff 	add.w	r3, r5, #4294967295
 8004dde:	942c      	str	r4, [sp, #176]	; 0xb0
 8004de0:	449a      	add	sl, r3
 8004de2:	603a      	str	r2, [r7, #0]
 8004de4:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004de8:	607b      	str	r3, [r7, #4]
 8004dea:	f300 80e4 	bgt.w	8004fb6 <_svfprintf_r+0xcee>
 8004dee:	3708      	adds	r7, #8
 8004df0:	1c63      	adds	r3, r4, #1
 8004df2:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8004df4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004df6:	2b07      	cmp	r3, #7
 8004df8:	aa27      	add	r2, sp, #156	; 0x9c
 8004dfa:	932c      	str	r3, [sp, #176]	; 0xb0
 8004dfc:	4454      	add	r4, sl
 8004dfe:	e887 0024 	stmia.w	r7, {r2, r5}
 8004e02:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e04:	f77f ac86 	ble.w	8004714 <_svfprintf_r+0x44c>
 8004e08:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e0a:	aa2b      	add	r2, sp, #172	; 0xac
 8004e0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e0e:	f002 feff 	bl	8007c10 <__ssprint_r>
 8004e12:	2800      	cmp	r0, #0
 8004e14:	f47f ab3d 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004e18:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e1a:	af38      	add	r7, sp, #224	; 0xe0
 8004e1c:	e47b      	b.n	8004716 <_svfprintf_r+0x44e>
 8004e1e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e20:	aa2b      	add	r2, sp, #172	; 0xac
 8004e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e24:	f002 fef4 	bl	8007c10 <__ssprint_r>
 8004e28:	2800      	cmp	r0, #0
 8004e2a:	f43f acc3 	beq.w	80047b4 <_svfprintf_r+0x4ec>
 8004e2e:	f7ff bb30 	b.w	8004492 <_svfprintf_r+0x1ca>
 8004e32:	9210      	str	r2, [sp, #64]	; 0x40
 8004e34:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8004e38:	f7ff bb7f 	b.w	800453a <_svfprintf_r+0x272>
 8004e3c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e3e:	aa2b      	add	r2, sp, #172	; 0xac
 8004e40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e42:	f002 fee5 	bl	8007c10 <__ssprint_r>
 8004e46:	2800      	cmp	r0, #0
 8004e48:	f47f ab23 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004e4c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e4e:	af38      	add	r7, sp, #224	; 0xe0
 8004e50:	f7ff bbf2 	b.w	8004638 <_svfprintf_r+0x370>
 8004e54:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004e56:	aa2b      	add	r2, sp, #172	; 0xac
 8004e58:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e5a:	f002 fed9 	bl	8007c10 <__ssprint_r>
 8004e5e:	2800      	cmp	r0, #0
 8004e60:	f47f ab17 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004e64:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8004e66:	af38      	add	r7, sp, #224	; 0xe0
 8004e68:	f7ff bbf6 	b.w	8004658 <_svfprintf_r+0x390>
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	f7ff bb2c 	b.w	80044ca <_svfprintf_r+0x202>
 8004e72:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f340 81ff 	ble.w	8005278 <_svfprintf_r+0xfb0>
 8004e7a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004e7c:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004e7e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004e80:	4285      	cmp	r5, r0
 8004e82:	bfa8      	it	ge
 8004e84:	4605      	movge	r5, r0
 8004e86:	2d00      	cmp	r5, #0
 8004e88:	4441      	add	r1, r8
 8004e8a:	910c      	str	r1, [sp, #48]	; 0x30
 8004e8c:	dd0c      	ble.n	8004ea8 <_svfprintf_r+0xbe0>
 8004e8e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004e90:	442c      	add	r4, r5
 8004e92:	f8c7 8000 	str.w	r8, [r7]
 8004e96:	3301      	adds	r3, #1
 8004e98:	607d      	str	r5, [r7, #4]
 8004e9a:	2b07      	cmp	r3, #7
 8004e9c:	942d      	str	r4, [sp, #180]	; 0xb4
 8004e9e:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ea0:	bfd8      	it	le
 8004ea2:	3708      	addle	r7, #8
 8004ea4:	f300 8343 	bgt.w	800552e <_svfprintf_r+0x1266>
 8004ea8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004eaa:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8004eae:	ebc5 0a02 	rsb	sl, r5, r2
 8004eb2:	f1ba 0f00 	cmp.w	sl, #0
 8004eb6:	f340 80dd 	ble.w	8005074 <_svfprintf_r+0xdac>
 8004eba:	f1ba 0f10 	cmp.w	sl, #16
 8004ebe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004ec0:	bfdc      	itt	le
 8004ec2:	4d1b      	ldrle	r5, [pc, #108]	; (8004f30 <_svfprintf_r+0xc68>)
 8004ec4:	950f      	strle	r5, [sp, #60]	; 0x3c
 8004ec6:	f340 80c0 	ble.w	800504a <_svfprintf_r+0xd82>
 8004eca:	4d19      	ldr	r5, [pc, #100]	; (8004f30 <_svfprintf_r+0xc68>)
 8004ecc:	4622      	mov	r2, r4
 8004ece:	f04f 0b10 	mov.w	fp, #16
 8004ed2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004ed4:	950f      	str	r5, [sp, #60]	; 0x3c
 8004ed6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004ed8:	e005      	b.n	8004ee6 <_svfprintf_r+0xc1e>
 8004eda:	f1aa 0a10 	sub.w	sl, sl, #16
 8004ede:	f1ba 0f10 	cmp.w	sl, #16
 8004ee2:	f340 80b1 	ble.w	8005048 <_svfprintf_r+0xd80>
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	3210      	adds	r2, #16
 8004eea:	2b07      	cmp	r3, #7
 8004eec:	e887 0840 	stmia.w	r7, {r6, fp}
 8004ef0:	932c      	str	r3, [sp, #176]	; 0xb0
 8004ef2:	f107 0708 	add.w	r7, r7, #8
 8004ef6:	922d      	str	r2, [sp, #180]	; 0xb4
 8004ef8:	ddef      	ble.n	8004eda <_svfprintf_r+0xc12>
 8004efa:	4628      	mov	r0, r5
 8004efc:	4621      	mov	r1, r4
 8004efe:	aa2b      	add	r2, sp, #172	; 0xac
 8004f00:	af38      	add	r7, sp, #224	; 0xe0
 8004f02:	f002 fe85 	bl	8007c10 <__ssprint_r>
 8004f06:	2800      	cmp	r0, #0
 8004f08:	f47f aac3 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004f0c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8004f0e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8004f10:	e7e3      	b.n	8004eda <_svfprintf_r+0xc12>
 8004f12:	2d00      	cmp	r5, #0
 8004f14:	bf08      	it	eq
 8004f16:	2c0a      	cmpeq	r4, #10
 8004f18:	f080 8141 	bcs.w	800519e <_svfprintf_r+0xed6>
 8004f1c:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004f1e:	3430      	adds	r4, #48	; 0x30
 8004f20:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8004f24:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8004f28:	9510      	str	r5, [sp, #64]	; 0x40
 8004f2a:	f7ff bb06 	b.w	800453a <_svfprintf_r+0x272>
 8004f2e:	bf00      	nop
 8004f30:	0800a3ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sp, pc}
 8004f34:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8004f36:	f105 38ff 	add.w	r8, r5, #4294967295
 8004f3a:	f1b8 0f00 	cmp.w	r8, #0
 8004f3e:	f77f af57 	ble.w	8004df0 <_svfprintf_r+0xb28>
 8004f42:	f1b8 0f10 	cmp.w	r8, #16
 8004f46:	bfdc      	itt	le
 8004f48:	4ba8      	ldrle	r3, [pc, #672]	; (80051ec <_svfprintf_r+0xf24>)
 8004f4a:	930f      	strle	r3, [sp, #60]	; 0x3c
 8004f4c:	dd28      	ble.n	8004fa0 <_svfprintf_r+0xcd8>
 8004f4e:	4da7      	ldr	r5, [pc, #668]	; (80051ec <_svfprintf_r+0xf24>)
 8004f50:	4653      	mov	r3, sl
 8004f52:	f04f 0b10 	mov.w	fp, #16
 8004f56:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8004f5a:	950f      	str	r5, [sp, #60]	; 0x3c
 8004f5c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004f5e:	e004      	b.n	8004f6a <_svfprintf_r+0xca2>
 8004f60:	f1a8 0810 	sub.w	r8, r8, #16
 8004f64:	f1b8 0f10 	cmp.w	r8, #16
 8004f68:	dd19      	ble.n	8004f9e <_svfprintf_r+0xcd6>
 8004f6a:	3401      	adds	r4, #1
 8004f6c:	3310      	adds	r3, #16
 8004f6e:	2c07      	cmp	r4, #7
 8004f70:	e887 0840 	stmia.w	r7, {r6, fp}
 8004f74:	942c      	str	r4, [sp, #176]	; 0xb0
 8004f76:	f107 0708 	add.w	r7, r7, #8
 8004f7a:	932d      	str	r3, [sp, #180]	; 0xb4
 8004f7c:	ddf0      	ble.n	8004f60 <_svfprintf_r+0xc98>
 8004f7e:	4628      	mov	r0, r5
 8004f80:	4651      	mov	r1, sl
 8004f82:	aa2b      	add	r2, sp, #172	; 0xac
 8004f84:	af38      	add	r7, sp, #224	; 0xe0
 8004f86:	f002 fe43 	bl	8007c10 <__ssprint_r>
 8004f8a:	2800      	cmp	r0, #0
 8004f8c:	f47f aa81 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004f90:	f1a8 0810 	sub.w	r8, r8, #16
 8004f94:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8004f96:	f1b8 0f10 	cmp.w	r8, #16
 8004f9a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004f9c:	dce5      	bgt.n	8004f6a <_svfprintf_r+0xca2>
 8004f9e:	469a      	mov	sl, r3
 8004fa0:	3401      	adds	r4, #1
 8004fa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004fa4:	2c07      	cmp	r4, #7
 8004fa6:	44c2      	add	sl, r8
 8004fa8:	942c      	str	r4, [sp, #176]	; 0xb0
 8004faa:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8004fae:	e887 0108 	stmia.w	r7, {r3, r8}
 8004fb2:	f77f af1c 	ble.w	8004dee <_svfprintf_r+0xb26>
 8004fb6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004fb8:	aa2b      	add	r2, sp, #172	; 0xac
 8004fba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004fbc:	f002 fe28 	bl	8007c10 <__ssprint_r>
 8004fc0:	2800      	cmp	r0, #0
 8004fc2:	f47f aa66 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8004fc6:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8004fca:	af38      	add	r7, sp, #224	; 0xe0
 8004fcc:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8004fce:	e70f      	b.n	8004df0 <_svfprintf_r+0xb28>
 8004fd0:	4d86      	ldr	r5, [pc, #536]	; (80051ec <_svfprintf_r+0xf24>)
 8004fd2:	950f      	str	r5, [sp, #60]	; 0x3c
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004fd8:	2b07      	cmp	r3, #7
 8004fda:	4444      	add	r4, r8
 8004fdc:	932c      	str	r3, [sp, #176]	; 0xb0
 8004fde:	942d      	str	r4, [sp, #180]	; 0xb4
 8004fe0:	e887 0120 	stmia.w	r7, {r5, r8}
 8004fe4:	f77f ab96 	ble.w	8004714 <_svfprintf_r+0x44c>
 8004fe8:	e70e      	b.n	8004e08 <_svfprintf_r+0xb40>
 8004fea:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004fec:	3504      	adds	r5, #4
 8004fee:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8004ff2:	9514      	str	r5, [sp, #80]	; 0x50
 8004ff4:	2500      	movs	r5, #0
 8004ff6:	e50e      	b.n	8004a16 <_svfprintf_r+0x74e>
 8004ff8:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	3504      	adds	r5, #4
 8004ffe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005002:	9514      	str	r5, [sp, #80]	; 0x50
 8005004:	2500      	movs	r5, #0
 8005006:	f7ff ba60 	b.w	80044ca <_svfprintf_r+0x202>
 800500a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800500c:	3504      	adds	r5, #4
 800500e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005012:	9514      	str	r5, [sp, #80]	; 0x50
 8005014:	2500      	movs	r5, #0
 8005016:	f7ff ba58 	b.w	80044ca <_svfprintf_r+0x202>
 800501a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800501c:	3504      	adds	r5, #4
 800501e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8005022:	9514      	str	r5, [sp, #80]	; 0x50
 8005024:	4622      	mov	r2, r4
 8005026:	17e5      	asrs	r5, r4, #31
 8005028:	462b      	mov	r3, r5
 800502a:	2a00      	cmp	r2, #0
 800502c:	f173 0000 	sbcs.w	r0, r3, #0
 8005030:	f6bf ac45 	bge.w	80048be <_svfprintf_r+0x5f6>
 8005034:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005038:	4264      	negs	r4, r4
 800503a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800503e:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8005042:	2301      	movs	r3, #1
 8005044:	f7ff ba45 	b.w	80044d2 <_svfprintf_r+0x20a>
 8005048:	4614      	mov	r4, r2
 800504a:	3301      	adds	r3, #1
 800504c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800504e:	2b07      	cmp	r3, #7
 8005050:	4454      	add	r4, sl
 8005052:	932c      	str	r3, [sp, #176]	; 0xb0
 8005054:	e887 0420 	stmia.w	r7, {r5, sl}
 8005058:	bfd8      	it	le
 800505a:	3708      	addle	r7, #8
 800505c:	942d      	str	r4, [sp, #180]	; 0xb4
 800505e:	dd09      	ble.n	8005074 <_svfprintf_r+0xdac>
 8005060:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005062:	aa2b      	add	r2, sp, #172	; 0xac
 8005064:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005066:	f002 fdd3 	bl	8007c10 <__ssprint_r>
 800506a:	2800      	cmp	r0, #0
 800506c:	f47f aa11 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8005070:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005072:	af38      	add	r7, sp, #224	; 0xe0
 8005074:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005076:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005078:	44a8      	add	r8, r5
 800507a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800507c:	42ab      	cmp	r3, r5
 800507e:	db49      	blt.n	8005114 <_svfprintf_r+0xe4c>
 8005080:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005082:	07e9      	lsls	r1, r5, #31
 8005084:	d446      	bmi.n	8005114 <_svfprintf_r+0xe4c>
 8005086:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005088:	9911      	ldr	r1, [sp, #68]	; 0x44
 800508a:	ebc8 0500 	rsb	r5, r8, r0
 800508e:	1acb      	subs	r3, r1, r3
 8005090:	42ab      	cmp	r3, r5
 8005092:	bfb8      	it	lt
 8005094:	461d      	movlt	r5, r3
 8005096:	2d00      	cmp	r5, #0
 8005098:	dd0c      	ble.n	80050b4 <_svfprintf_r+0xdec>
 800509a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800509c:	442c      	add	r4, r5
 800509e:	f8c7 8000 	str.w	r8, [r7]
 80050a2:	3201      	adds	r2, #1
 80050a4:	607d      	str	r5, [r7, #4]
 80050a6:	2a07      	cmp	r2, #7
 80050a8:	942d      	str	r4, [sp, #180]	; 0xb4
 80050aa:	922c      	str	r2, [sp, #176]	; 0xb0
 80050ac:	bfd8      	it	le
 80050ae:	3708      	addle	r7, #8
 80050b0:	f300 824a 	bgt.w	8005548 <_svfprintf_r+0x1280>
 80050b4:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80050b8:	ebc5 0803 	rsb	r8, r5, r3
 80050bc:	f1b8 0f00 	cmp.w	r8, #0
 80050c0:	f77f ab29 	ble.w	8004716 <_svfprintf_r+0x44e>
 80050c4:	f1b8 0f10 	cmp.w	r8, #16
 80050c8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80050ca:	dd81      	ble.n	8004fd0 <_svfprintf_r+0xd08>
 80050cc:	4d47      	ldr	r5, [pc, #284]	; (80051ec <_svfprintf_r+0xf24>)
 80050ce:	f04f 0a10 	mov.w	sl, #16
 80050d2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80050d6:	950f      	str	r5, [sp, #60]	; 0x3c
 80050d8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80050da:	e005      	b.n	80050e8 <_svfprintf_r+0xe20>
 80050dc:	f1a8 0810 	sub.w	r8, r8, #16
 80050e0:	f1b8 0f10 	cmp.w	r8, #16
 80050e4:	f77f af76 	ble.w	8004fd4 <_svfprintf_r+0xd0c>
 80050e8:	3301      	adds	r3, #1
 80050ea:	3410      	adds	r4, #16
 80050ec:	2b07      	cmp	r3, #7
 80050ee:	e887 0440 	stmia.w	r7, {r6, sl}
 80050f2:	932c      	str	r3, [sp, #176]	; 0xb0
 80050f4:	f107 0708 	add.w	r7, r7, #8
 80050f8:	942d      	str	r4, [sp, #180]	; 0xb4
 80050fa:	ddef      	ble.n	80050dc <_svfprintf_r+0xe14>
 80050fc:	4628      	mov	r0, r5
 80050fe:	4659      	mov	r1, fp
 8005100:	aa2b      	add	r2, sp, #172	; 0xac
 8005102:	af38      	add	r7, sp, #224	; 0xe0
 8005104:	f002 fd84 	bl	8007c10 <__ssprint_r>
 8005108:	2800      	cmp	r0, #0
 800510a:	f47f a9c2 	bne.w	8004492 <_svfprintf_r+0x1ca>
 800510e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005110:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8005112:	e7e3      	b.n	80050dc <_svfprintf_r+0xe14>
 8005114:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005116:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8005118:	442c      	add	r4, r5
 800511a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800511c:	3201      	adds	r2, #1
 800511e:	942d      	str	r4, [sp, #180]	; 0xb4
 8005120:	2a07      	cmp	r2, #7
 8005122:	922c      	str	r2, [sp, #176]	; 0xb0
 8005124:	603d      	str	r5, [r7, #0]
 8005126:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005128:	607d      	str	r5, [r7, #4]
 800512a:	bfd8      	it	le
 800512c:	3708      	addle	r7, #8
 800512e:	ddaa      	ble.n	8005086 <_svfprintf_r+0xdbe>
 8005130:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005132:	aa2b      	add	r2, sp, #172	; 0xac
 8005134:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005136:	f002 fd6b 	bl	8007c10 <__ssprint_r>
 800513a:	2800      	cmp	r0, #0
 800513c:	f47f a9a9 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8005140:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005142:	af38      	add	r7, sp, #224	; 0xe0
 8005144:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005146:	e79e      	b.n	8005086 <_svfprintf_r+0xdbe>
 8005148:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800514a:	07ea      	lsls	r2, r5, #31
 800514c:	f53f ae1a 	bmi.w	8004d84 <_svfprintf_r+0xabc>
 8005150:	2201      	movs	r2, #1
 8005152:	f104 0a01 	add.w	sl, r4, #1
 8005156:	189c      	adds	r4, r3, r2
 8005158:	f8c7 8000 	str.w	r8, [r7]
 800515c:	2c07      	cmp	r4, #7
 800515e:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8005162:	942c      	str	r4, [sp, #176]	; 0xb0
 8005164:	607a      	str	r2, [r7, #4]
 8005166:	f77f ae42 	ble.w	8004dee <_svfprintf_r+0xb26>
 800516a:	e724      	b.n	8004fb6 <_svfprintf_r+0xcee>
 800516c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800516e:	aa2b      	add	r2, sp, #172	; 0xac
 8005170:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005172:	f002 fd4d 	bl	8007c10 <__ssprint_r>
 8005176:	2800      	cmp	r0, #0
 8005178:	f47f a98b 	bne.w	8004492 <_svfprintf_r+0x1ca>
 800517c:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8005180:	af38      	add	r7, sp, #224	; 0xe0
 8005182:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8005184:	e61b      	b.n	8004dbe <_svfprintf_r+0xaf6>
 8005186:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005188:	aa2b      	add	r2, sp, #172	; 0xac
 800518a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800518c:	f002 fd40 	bl	8007c10 <__ssprint_r>
 8005190:	2800      	cmp	r0, #0
 8005192:	f47f a97e 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8005196:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8005198:	af38      	add	r7, sp, #224	; 0xe0
 800519a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800519c:	e5ff      	b.n	8004d9e <_svfprintf_r+0xad6>
 800519e:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 80051a2:	4620      	mov	r0, r4
 80051a4:	4629      	mov	r1, r5
 80051a6:	220a      	movs	r2, #10
 80051a8:	2300      	movs	r3, #0
 80051aa:	f004 fd71 	bl	8009c90 <__aeabi_uldivmod>
 80051ae:	46d8      	mov	r8, fp
 80051b0:	4620      	mov	r0, r4
 80051b2:	4629      	mov	r1, r5
 80051b4:	2300      	movs	r3, #0
 80051b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80051ba:	3230      	adds	r2, #48	; 0x30
 80051bc:	f888 2000 	strb.w	r2, [r8]
 80051c0:	220a      	movs	r2, #10
 80051c2:	f004 fd65 	bl	8009c90 <__aeabi_uldivmod>
 80051c6:	4604      	mov	r4, r0
 80051c8:	460d      	mov	r5, r1
 80051ca:	ea54 0005 	orrs.w	r0, r4, r5
 80051ce:	d1e8      	bne.n	80051a2 <_svfprintf_r+0xeda>
 80051d0:	f7ff b9af 	b.w	8004532 <_svfprintf_r+0x26a>
 80051d4:	2b30      	cmp	r3, #48	; 0x30
 80051d6:	f43f a9ac 	beq.w	8004532 <_svfprintf_r+0x26a>
 80051da:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80051dc:	2330      	movs	r3, #48	; 0x30
 80051de:	4690      	mov	r8, r2
 80051e0:	f801 3c01 	strb.w	r3, [r1, #-1]
 80051e4:	1aa4      	subs	r4, r4, r2
 80051e6:	9410      	str	r4, [sp, #64]	; 0x40
 80051e8:	f7ff b9a7 	b.w	800453a <_svfprintf_r+0x272>
 80051ec:	0800a3ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sp, pc}
 80051f0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80051f2:	f002 fb83 	bl	80078fc <__fpclassifyd>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	f040 80ab 	bne.w	8005352 <_svfprintf_r+0x108a>
 80051fc:	2503      	movs	r5, #3
 80051fe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005200:	f24a 7880 	movw	r8, #42880	; 0xa780
 8005204:	f24a 737c 	movw	r3, #42876	; 0xa77c
 8005208:	950d      	str	r5, [sp, #52]	; 0x34
 800520a:	f6c0 0800 	movt	r8, #2048	; 0x800
 800520e:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005210:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005214:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8005218:	900c      	str	r0, [sp, #48]	; 0x30
 800521a:	940a      	str	r4, [sp, #40]	; 0x28
 800521c:	2d47      	cmp	r5, #71	; 0x47
 800521e:	bfd8      	it	le
 8005220:	4698      	movle	r8, r3
 8005222:	2403      	movs	r4, #3
 8005224:	9018      	str	r0, [sp, #96]	; 0x60
 8005226:	9410      	str	r4, [sp, #64]	; 0x40
 8005228:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800522c:	f7ff b98d 	b.w	800454a <_svfprintf_r+0x282>
 8005230:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8005232:	1de3      	adds	r3, r4, #7
 8005234:	f023 0307 	bic.w	r3, r3, #7
 8005238:	f103 0508 	add.w	r5, r3, #8
 800523c:	9514      	str	r5, [sp, #80]	; 0x50
 800523e:	681c      	ldr	r4, [r3, #0]
 8005240:	941b      	str	r4, [sp, #108]	; 0x6c
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	931c      	str	r3, [sp, #112]	; 0x70
 8005246:	f7ff bb53 	b.w	80048f0 <_svfprintf_r+0x628>
 800524a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800524c:	06e2      	lsls	r2, r4, #27
 800524e:	d572      	bpl.n	8005336 <_svfprintf_r+0x106e>
 8005250:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005252:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8005254:	3504      	adds	r5, #4
 8005256:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800525a:	9514      	str	r5, [sp, #80]	; 0x50
 800525c:	601c      	str	r4, [r3, #0]
 800525e:	f7ff b869 	b.w	8004334 <_svfprintf_r+0x6c>
 8005262:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005264:	aa2b      	add	r2, sp, #172	; 0xac
 8005266:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005268:	f002 fcd2 	bl	8007c10 <__ssprint_r>
 800526c:	2800      	cmp	r0, #0
 800526e:	f47f a910 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8005272:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005274:	af38      	add	r7, sp, #224	; 0xe0
 8005276:	e4de      	b.n	8004c36 <_svfprintf_r+0x96e>
 8005278:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800527a:	2101      	movs	r1, #1
 800527c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800527e:	3401      	adds	r4, #1
 8005280:	440a      	add	r2, r1
 8005282:	942d      	str	r4, [sp, #180]	; 0xb4
 8005284:	2a07      	cmp	r2, #7
 8005286:	922c      	str	r2, [sp, #176]	; 0xb0
 8005288:	603d      	str	r5, [r7, #0]
 800528a:	6079      	str	r1, [r7, #4]
 800528c:	f300 8112 	bgt.w	80054b4 <_svfprintf_r+0x11ec>
 8005290:	3708      	adds	r7, #8
 8005292:	4619      	mov	r1, r3
 8005294:	b929      	cbnz	r1, 80052a2 <_svfprintf_r+0xfda>
 8005296:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005298:	b91d      	cbnz	r5, 80052a2 <_svfprintf_r+0xfda>
 800529a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800529c:	07e8      	lsls	r0, r5, #31
 800529e:	f57f aa3a 	bpl.w	8004716 <_svfprintf_r+0x44e>
 80052a2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80052a4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80052a6:	3301      	adds	r3, #1
 80052a8:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80052aa:	4422      	add	r2, r4
 80052ac:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 80052ae:	2b07      	cmp	r3, #7
 80052b0:	922d      	str	r2, [sp, #180]	; 0xb4
 80052b2:	607d      	str	r5, [r7, #4]
 80052b4:	603c      	str	r4, [r7, #0]
 80052b6:	bfd8      	it	le
 80052b8:	3708      	addle	r7, #8
 80052ba:	932c      	str	r3, [sp, #176]	; 0xb0
 80052bc:	f300 81ba 	bgt.w	8005634 <_svfprintf_r+0x136c>
 80052c0:	f1c1 0a00 	rsb	sl, r1, #0
 80052c4:	f1ba 0f00 	cmp.w	sl, #0
 80052c8:	f340 8116 	ble.w	80054f8 <_svfprintf_r+0x1230>
 80052cc:	f1ba 0f10 	cmp.w	sl, #16
 80052d0:	bfdc      	itt	le
 80052d2:	4c9c      	ldrle	r4, [pc, #624]	; (8005544 <_svfprintf_r+0x127c>)
 80052d4:	940f      	strle	r4, [sp, #60]	; 0x3c
 80052d6:	f340 80f9 	ble.w	80054cc <_svfprintf_r+0x1204>
 80052da:	4d9a      	ldr	r5, [pc, #616]	; (8005544 <_svfprintf_r+0x127c>)
 80052dc:	2410      	movs	r4, #16
 80052de:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80052e2:	950f      	str	r5, [sp, #60]	; 0x3c
 80052e4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80052e6:	e005      	b.n	80052f4 <_svfprintf_r+0x102c>
 80052e8:	f1aa 0a10 	sub.w	sl, sl, #16
 80052ec:	f1ba 0f10 	cmp.w	sl, #16
 80052f0:	f340 80ec 	ble.w	80054cc <_svfprintf_r+0x1204>
 80052f4:	3301      	adds	r3, #1
 80052f6:	3210      	adds	r2, #16
 80052f8:	2b07      	cmp	r3, #7
 80052fa:	603e      	str	r6, [r7, #0]
 80052fc:	607c      	str	r4, [r7, #4]
 80052fe:	f107 0708 	add.w	r7, r7, #8
 8005302:	932c      	str	r3, [sp, #176]	; 0xb0
 8005304:	922d      	str	r2, [sp, #180]	; 0xb4
 8005306:	ddef      	ble.n	80052e8 <_svfprintf_r+0x1020>
 8005308:	4628      	mov	r0, r5
 800530a:	4659      	mov	r1, fp
 800530c:	aa2b      	add	r2, sp, #172	; 0xac
 800530e:	af38      	add	r7, sp, #224	; 0xe0
 8005310:	f002 fc7e 	bl	8007c10 <__ssprint_r>
 8005314:	2800      	cmp	r0, #0
 8005316:	f47f a8bc 	bne.w	8004492 <_svfprintf_r+0x1ca>
 800531a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800531c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800531e:	e7e3      	b.n	80052e8 <_svfprintf_r+0x1020>
 8005320:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005322:	aa2b      	add	r2, sp, #172	; 0xac
 8005324:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005326:	f002 fc73 	bl	8007c10 <__ssprint_r>
 800532a:	2800      	cmp	r0, #0
 800532c:	f47f a8b1 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8005330:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005332:	af38      	add	r7, sp, #224	; 0xe0
 8005334:	e496      	b.n	8004c64 <_svfprintf_r+0x99c>
 8005336:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8005338:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800533a:	3404      	adds	r4, #4
 800533c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005340:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005344:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8005346:	9414      	str	r4, [sp, #80]	; 0x50
 8005348:	bf14      	ite	ne
 800534a:	801d      	strhne	r5, [r3, #0]
 800534c:	601d      	streq	r5, [r3, #0]
 800534e:	f7fe bff1 	b.w	8004334 <_svfprintf_r+0x6c>
 8005352:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005354:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8005356:	3501      	adds	r5, #1
 8005358:	f024 0520 	bic.w	r5, r4, #32
 800535c:	bf04      	itt	eq
 800535e:	2406      	moveq	r4, #6
 8005360:	940c      	streq	r4, [sp, #48]	; 0x30
 8005362:	d006      	beq.n	8005372 <_svfprintf_r+0x10aa>
 8005364:	2d47      	cmp	r5, #71	; 0x47
 8005366:	d104      	bne.n	8005372 <_svfprintf_r+0x10aa>
 8005368:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800536a:	2c00      	cmp	r4, #0
 800536c:	bf08      	it	eq
 800536e:	2401      	moveq	r4, #1
 8005370:	940c      	str	r4, [sp, #48]	; 0x30
 8005372:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005374:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005376:	2b00      	cmp	r3, #0
 8005378:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800537c:	940f      	str	r4, [sp, #60]	; 0x3c
 800537e:	bfbd      	ittte	lt
 8005380:	461c      	movlt	r4, r3
 8005382:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 8005386:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 800538a:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 800538e:	bfa8      	it	ge
 8005390:	f04f 0b00 	movge.w	fp, #0
 8005394:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 8005398:	4261      	negs	r1, r4
 800539a:	4161      	adcs	r1, r4
 800539c:	2900      	cmp	r1, #0
 800539e:	d030      	beq.n	8005402 <_svfprintf_r+0x113a>
 80053a0:	2003      	movs	r0, #3
 80053a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80053a4:	4653      	mov	r3, sl
 80053a6:	9000      	str	r0, [sp, #0]
 80053a8:	a825      	add	r0, sp, #148	; 0x94
 80053aa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80053ac:	9002      	str	r0, [sp, #8]
 80053ae:	a826      	add	r0, sp, #152	; 0x98
 80053b0:	9401      	str	r4, [sp, #4]
 80053b2:	9003      	str	r0, [sp, #12]
 80053b4:	a829      	add	r0, sp, #164	; 0xa4
 80053b6:	9004      	str	r0, [sp, #16]
 80053b8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80053ba:	9107      	str	r1, [sp, #28]
 80053bc:	f000 fa86 	bl	80058cc <_dtoa_r>
 80053c0:	2d47      	cmp	r5, #71	; 0x47
 80053c2:	9907      	ldr	r1, [sp, #28]
 80053c4:	4680      	mov	r8, r0
 80053c6:	d103      	bne.n	80053d0 <_svfprintf_r+0x1108>
 80053c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80053ca:	07e0      	lsls	r0, r4, #31
 80053cc:	f140 80f0 	bpl.w	80055b0 <_svfprintf_r+0x12e8>
 80053d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80053d2:	4444      	add	r4, r8
 80053d4:	b351      	cbz	r1, 800542c <_svfprintf_r+0x1164>
 80053d6:	f898 3000 	ldrb.w	r3, [r8]
 80053da:	2b30      	cmp	r3, #48	; 0x30
 80053dc:	f000 8184 	beq.w	80056e8 <_svfprintf_r+0x1420>
 80053e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80053e2:	441c      	add	r4, r3
 80053e4:	e022      	b.n	800542c <_svfprintf_r+0x1164>
 80053e6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80053e8:	2140      	movs	r1, #64	; 0x40
 80053ea:	f001 fa93 	bl	8006914 <_malloc_r>
 80053ee:	6020      	str	r0, [r4, #0]
 80053f0:	6120      	str	r0, [r4, #16]
 80053f2:	2800      	cmp	r0, #0
 80053f4:	f000 81b6 	beq.w	8005764 <_svfprintf_r+0x149c>
 80053f8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80053fa:	2340      	movs	r3, #64	; 0x40
 80053fc:	6163      	str	r3, [r4, #20]
 80053fe:	f7fe bf79 	b.w	80042f4 <_svfprintf_r+0x2c>
 8005402:	2d45      	cmp	r5, #69	; 0x45
 8005404:	f040 8131 	bne.w	800566a <_svfprintf_r+0x13a2>
 8005408:	980c      	ldr	r0, [sp, #48]	; 0x30
 800540a:	2102      	movs	r1, #2
 800540c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800540e:	4653      	mov	r3, sl
 8005410:	1c44      	adds	r4, r0, #1
 8005412:	9100      	str	r1, [sp, #0]
 8005414:	9401      	str	r4, [sp, #4]
 8005416:	a925      	add	r1, sp, #148	; 0x94
 8005418:	980e      	ldr	r0, [sp, #56]	; 0x38
 800541a:	9102      	str	r1, [sp, #8]
 800541c:	a926      	add	r1, sp, #152	; 0x98
 800541e:	9103      	str	r1, [sp, #12]
 8005420:	a929      	add	r1, sp, #164	; 0xa4
 8005422:	9104      	str	r1, [sp, #16]
 8005424:	f000 fa52 	bl	80058cc <_dtoa_r>
 8005428:	4680      	mov	r8, r0
 800542a:	4404      	add	r4, r0
 800542c:	2300      	movs	r3, #0
 800542e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005430:	2200      	movs	r2, #0
 8005432:	4651      	mov	r1, sl
 8005434:	f004 fbb2 	bl	8009b9c <__aeabi_dcmpeq>
 8005438:	4623      	mov	r3, r4
 800543a:	b948      	cbnz	r0, 8005450 <_svfprintf_r+0x1188>
 800543c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800543e:	429c      	cmp	r4, r3
 8005440:	d906      	bls.n	8005450 <_svfprintf_r+0x1188>
 8005442:	2130      	movs	r1, #48	; 0x30
 8005444:	1c5a      	adds	r2, r3, #1
 8005446:	9229      	str	r2, [sp, #164]	; 0xa4
 8005448:	7019      	strb	r1, [r3, #0]
 800544a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800544c:	429c      	cmp	r4, r3
 800544e:	d8f9      	bhi.n	8005444 <_svfprintf_r+0x117c>
 8005450:	2d47      	cmp	r5, #71	; 0x47
 8005452:	ebc8 0303 	rsb	r3, r8, r3
 8005456:	9311      	str	r3, [sp, #68]	; 0x44
 8005458:	f000 80ae 	beq.w	80055b8 <_svfprintf_r+0x12f0>
 800545c:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800545e:	2c65      	cmp	r4, #101	; 0x65
 8005460:	f340 818a 	ble.w	8005778 <_svfprintf_r+0x14b0>
 8005464:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8005466:	2d66      	cmp	r5, #102	; 0x66
 8005468:	f000 8101 	beq.w	800566e <_svfprintf_r+0x13a6>
 800546c:	9c25      	ldr	r4, [sp, #148]	; 0x94
 800546e:	9418      	str	r4, [sp, #96]	; 0x60
 8005470:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005472:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005474:	42ac      	cmp	r4, r5
 8005476:	f2c0 80ea 	blt.w	800564e <_svfprintf_r+0x1386>
 800547a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800547c:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800547e:	07e0      	lsls	r0, r4, #31
 8005480:	bf4b      	itete	mi
 8005482:	3501      	addmi	r5, #1
 8005484:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 8005488:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 800548c:	2467      	movpl	r4, #103	; 0x67
 800548e:	bf4d      	iteet	mi
 8005490:	2467      	movmi	r4, #103	; 0x67
 8005492:	9510      	strpl	r5, [sp, #64]	; 0x40
 8005494:	9416      	strpl	r4, [sp, #88]	; 0x58
 8005496:	9510      	strmi	r5, [sp, #64]	; 0x40
 8005498:	bf48      	it	mi
 800549a:	9416      	strmi	r4, [sp, #88]	; 0x58
 800549c:	f1bb 0f00 	cmp.w	fp, #0
 80054a0:	d175      	bne.n	800558e <_svfprintf_r+0x12c6>
 80054a2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80054a4:	930d      	str	r3, [sp, #52]	; 0x34
 80054a6:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80054aa:	940a      	str	r4, [sp, #40]	; 0x28
 80054ac:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80054b0:	f7ff b84b 	b.w	800454a <_svfprintf_r+0x282>
 80054b4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80054b6:	aa2b      	add	r2, sp, #172	; 0xac
 80054b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80054ba:	f002 fba9 	bl	8007c10 <__ssprint_r>
 80054be:	2800      	cmp	r0, #0
 80054c0:	f47e afe7 	bne.w	8004492 <_svfprintf_r+0x1ca>
 80054c4:	9925      	ldr	r1, [sp, #148]	; 0x94
 80054c6:	af38      	add	r7, sp, #224	; 0xe0
 80054c8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80054ca:	e6e3      	b.n	8005294 <_svfprintf_r+0xfcc>
 80054cc:	3301      	adds	r3, #1
 80054ce:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80054d0:	2b07      	cmp	r3, #7
 80054d2:	4452      	add	r2, sl
 80054d4:	932c      	str	r3, [sp, #176]	; 0xb0
 80054d6:	e887 0410 	stmia.w	r7, {r4, sl}
 80054da:	bfd8      	it	le
 80054dc:	3708      	addle	r7, #8
 80054de:	922d      	str	r2, [sp, #180]	; 0xb4
 80054e0:	dd0a      	ble.n	80054f8 <_svfprintf_r+0x1230>
 80054e2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80054e4:	aa2b      	add	r2, sp, #172	; 0xac
 80054e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80054e8:	f002 fb92 	bl	8007c10 <__ssprint_r>
 80054ec:	2800      	cmp	r0, #0
 80054ee:	f47e afd0 	bne.w	8004492 <_svfprintf_r+0x1ca>
 80054f2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80054f4:	af38      	add	r7, sp, #224	; 0xe0
 80054f6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80054f8:	3301      	adds	r3, #1
 80054fa:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80054fc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80054fe:	2b07      	cmp	r3, #7
 8005500:	932c      	str	r3, [sp, #176]	; 0xb0
 8005502:	4414      	add	r4, r2
 8005504:	f8c7 8000 	str.w	r8, [r7]
 8005508:	942d      	str	r4, [sp, #180]	; 0xb4
 800550a:	607d      	str	r5, [r7, #4]
 800550c:	f77f a902 	ble.w	8004714 <_svfprintf_r+0x44c>
 8005510:	e47a      	b.n	8004e08 <_svfprintf_r+0xb40>
 8005512:	950c      	str	r5, [sp, #48]	; 0x30
 8005514:	f002 fb4c 	bl	8007bb0 <strlen>
 8005518:	9414      	str	r4, [sp, #80]	; 0x50
 800551a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800551c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8005520:	9418      	str	r4, [sp, #96]	; 0x60
 8005522:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 8005526:	9010      	str	r0, [sp, #64]	; 0x40
 8005528:	950d      	str	r5, [sp, #52]	; 0x34
 800552a:	f7ff b80e 	b.w	800454a <_svfprintf_r+0x282>
 800552e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005530:	aa2b      	add	r2, sp, #172	; 0xac
 8005532:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005534:	f002 fb6c 	bl	8007c10 <__ssprint_r>
 8005538:	2800      	cmp	r0, #0
 800553a:	f47e afaa 	bne.w	8004492 <_svfprintf_r+0x1ca>
 800553e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005540:	af38      	add	r7, sp, #224	; 0xe0
 8005542:	e4b1      	b.n	8004ea8 <_svfprintf_r+0xbe0>
 8005544:	0800a3ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sp, pc}
 8005548:	980e      	ldr	r0, [sp, #56]	; 0x38
 800554a:	aa2b      	add	r2, sp, #172	; 0xac
 800554c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800554e:	f002 fb5f 	bl	8007c10 <__ssprint_r>
 8005552:	2800      	cmp	r0, #0
 8005554:	f47e af9d 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8005558:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800555a:	af38      	add	r7, sp, #224	; 0xe0
 800555c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800555e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	e5a7      	b.n	80050b4 <_svfprintf_r+0xdec>
 8005564:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005566:	46c2      	mov	sl, r8
 8005568:	f24a 78ac 	movw	r8, #42924	; 0xa7ac
 800556c:	9414      	str	r4, [sp, #80]	; 0x50
 800556e:	2d06      	cmp	r5, #6
 8005570:	bf28      	it	cs
 8005572:	2506      	movcs	r5, #6
 8005574:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005578:	9510      	str	r5, [sp, #64]	; 0x40
 800557a:	4654      	mov	r4, sl
 800557c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8005580:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 8005584:	950d      	str	r5, [sp, #52]	; 0x34
 8005586:	f6c0 0800 	movt	r8, #2048	; 0x800
 800558a:	f7fe bfde 	b.w	800454a <_svfprintf_r+0x282>
 800558e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005590:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8005594:	2400      	movs	r4, #0
 8005596:	930d      	str	r3, [sp, #52]	; 0x34
 8005598:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 800559c:	950a      	str	r5, [sp, #40]	; 0x28
 800559e:	940c      	str	r4, [sp, #48]	; 0x30
 80055a0:	f7fe bfd6 	b.w	8004550 <_svfprintf_r+0x288>
 80055a4:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 80055a8:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 80055ac:	f7ff b9b2 	b.w	8004914 <_svfprintf_r+0x64c>
 80055b0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80055b2:	ebc8 0303 	rsb	r3, r8, r3
 80055b6:	9311      	str	r3, [sp, #68]	; 0x44
 80055b8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80055ba:	1cda      	adds	r2, r3, #3
 80055bc:	db11      	blt.n	80055e2 <_svfprintf_r+0x131a>
 80055be:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80055c0:	429c      	cmp	r4, r3
 80055c2:	db0e      	blt.n	80055e2 <_svfprintf_r+0x131a>
 80055c4:	9318      	str	r3, [sp, #96]	; 0x60
 80055c6:	e753      	b.n	8005470 <_svfprintf_r+0x11a8>
 80055c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80055ca:	9414      	str	r4, [sp, #80]	; 0x50
 80055cc:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80055d0:	950d      	str	r5, [sp, #52]	; 0x34
 80055d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80055d4:	9018      	str	r0, [sp, #96]	; 0x60
 80055d6:	900c      	str	r0, [sp, #48]	; 0x30
 80055d8:	9510      	str	r5, [sp, #64]	; 0x40
 80055da:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 80055de:	f7fe bfb4 	b.w	800454a <_svfprintf_r+0x282>
 80055e2:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80055e4:	3d02      	subs	r5, #2
 80055e6:	9516      	str	r5, [sp, #88]	; 0x58
 80055e8:	3b01      	subs	r3, #1
 80055ea:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	9325      	str	r3, [sp, #148]	; 0x94
 80055f0:	bfba      	itte	lt
 80055f2:	425b      	neglt	r3, r3
 80055f4:	222d      	movlt	r2, #45	; 0x2d
 80055f6:	222b      	movge	r2, #43	; 0x2b
 80055f8:	2b09      	cmp	r3, #9
 80055fa:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 80055fe:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 8005602:	dc43      	bgt.n	800568c <_svfprintf_r+0x13c4>
 8005604:	3330      	adds	r3, #48	; 0x30
 8005606:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 800560a:	2330      	movs	r3, #48	; 0x30
 800560c:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 8005610:	ab28      	add	r3, sp, #160	; 0xa0
 8005612:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8005614:	aa27      	add	r2, sp, #156	; 0x9c
 8005616:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005618:	1a9a      	subs	r2, r3, r2
 800561a:	2d01      	cmp	r5, #1
 800561c:	921e      	str	r2, [sp, #120]	; 0x78
 800561e:	4414      	add	r4, r2
 8005620:	9410      	str	r4, [sp, #64]	; 0x40
 8005622:	dd78      	ble.n	8005716 <_svfprintf_r+0x144e>
 8005624:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005626:	2400      	movs	r4, #0
 8005628:	9418      	str	r4, [sp, #96]	; 0x60
 800562a:	3301      	adds	r3, #1
 800562c:	9310      	str	r3, [sp, #64]	; 0x40
 800562e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005632:	e733      	b.n	800549c <_svfprintf_r+0x11d4>
 8005634:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005636:	aa2b      	add	r2, sp, #172	; 0xac
 8005638:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800563a:	f002 fae9 	bl	8007c10 <__ssprint_r>
 800563e:	2800      	cmp	r0, #0
 8005640:	f47e af27 	bne.w	8004492 <_svfprintf_r+0x1ca>
 8005644:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005646:	af38      	add	r7, sp, #224	; 0xe0
 8005648:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800564a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800564c:	e638      	b.n	80052c0 <_svfprintf_r+0xff8>
 800564e:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8005650:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8005652:	2d00      	cmp	r5, #0
 8005654:	bfd4      	ite	le
 8005656:	f1c5 0302 	rsble	r3, r5, #2
 800565a:	2301      	movgt	r3, #1
 800565c:	441c      	add	r4, r3
 800565e:	2567      	movs	r5, #103	; 0x67
 8005660:	9410      	str	r4, [sp, #64]	; 0x40
 8005662:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005666:	9516      	str	r5, [sp, #88]	; 0x58
 8005668:	e718      	b.n	800549c <_svfprintf_r+0x11d4>
 800566a:	2002      	movs	r0, #2
 800566c:	e699      	b.n	80053a2 <_svfprintf_r+0x10da>
 800566e:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8005670:	2d00      	cmp	r5, #0
 8005672:	9518      	str	r5, [sp, #96]	; 0x60
 8005674:	dd58      	ble.n	8005728 <_svfprintf_r+0x1460>
 8005676:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005678:	2c00      	cmp	r4, #0
 800567a:	d144      	bne.n	8005706 <_svfprintf_r+0x143e>
 800567c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800567e:	07ed      	lsls	r5, r5, #31
 8005680:	d441      	bmi.n	8005706 <_svfprintf_r+0x143e>
 8005682:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005684:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005688:	9410      	str	r4, [sp, #64]	; 0x40
 800568a:	e707      	b.n	800549c <_svfprintf_r+0x11d4>
 800568c:	f246 6167 	movw	r1, #26215	; 0x6667
 8005690:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 8005694:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8005698:	fb81 2003 	smull	r2, r0, r1, r3
 800569c:	17da      	asrs	r2, r3, #31
 800569e:	462c      	mov	r4, r5
 80056a0:	3d01      	subs	r5, #1
 80056a2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 80056a6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80056aa:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 80056ae:	4613      	mov	r3, r2
 80056b0:	2b09      	cmp	r3, #9
 80056b2:	f100 0230 	add.w	r2, r0, #48	; 0x30
 80056b6:	7022      	strb	r2, [r4, #0]
 80056b8:	dcee      	bgt.n	8005698 <_svfprintf_r+0x13d0>
 80056ba:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 80056be:	3330      	adds	r3, #48	; 0x30
 80056c0:	42a8      	cmp	r0, r5
 80056c2:	b2da      	uxtb	r2, r3
 80056c4:	f804 2c01 	strb.w	r2, [r4, #-1]
 80056c8:	d953      	bls.n	8005772 <_svfprintf_r+0x14aa>
 80056ca:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 80056ce:	4623      	mov	r3, r4
 80056d0:	e001      	b.n	80056d6 <_svfprintf_r+0x140e>
 80056d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056d6:	4283      	cmp	r3, r0
 80056d8:	f801 2f01 	strb.w	r2, [r1, #1]!
 80056dc:	d1f9      	bne.n	80056d2 <_svfprintf_r+0x140a>
 80056de:	ad48      	add	r5, sp, #288	; 0x120
 80056e0:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 80056e4:	3bf6      	subs	r3, #246	; 0xf6
 80056e6:	e794      	b.n	8005612 <_svfprintf_r+0x134a>
 80056e8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80056ea:	2200      	movs	r2, #0
 80056ec:	2300      	movs	r3, #0
 80056ee:	4651      	mov	r1, sl
 80056f0:	f004 fa54 	bl	8009b9c <__aeabi_dcmpeq>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	f47f ae73 	bne.w	80053e0 <_svfprintf_r+0x1118>
 80056fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80056fc:	f1c0 0301 	rsb	r3, r0, #1
 8005700:	9325      	str	r3, [sp, #148]	; 0x94
 8005702:	441c      	add	r4, r3
 8005704:	e692      	b.n	800542c <_svfprintf_r+0x1164>
 8005706:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005708:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800570a:	1c6b      	adds	r3, r5, #1
 800570c:	441c      	add	r4, r3
 800570e:	9410      	str	r4, [sp, #64]	; 0x40
 8005710:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8005714:	e6c2      	b.n	800549c <_svfprintf_r+0x11d4>
 8005716:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005718:	f014 0301 	ands.w	r3, r4, #1
 800571c:	d182      	bne.n	8005624 <_svfprintf_r+0x135c>
 800571e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005720:	9318      	str	r3, [sp, #96]	; 0x60
 8005722:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005726:	e6b9      	b.n	800549c <_svfprintf_r+0x11d4>
 8005728:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800572a:	b935      	cbnz	r5, 800573a <_svfprintf_r+0x1472>
 800572c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800572e:	07e4      	lsls	r4, r4, #31
 8005730:	bf5c      	itt	pl
 8005732:	2301      	movpl	r3, #1
 8005734:	9310      	strpl	r3, [sp, #64]	; 0x40
 8005736:	f57f aeb1 	bpl.w	800549c <_svfprintf_r+0x11d4>
 800573a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800573c:	3502      	adds	r5, #2
 800573e:	9510      	str	r5, [sp, #64]	; 0x40
 8005740:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8005744:	e6aa      	b.n	800549c <_svfprintf_r+0x11d4>
 8005746:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005748:	f899 3001 	ldrb.w	r3, [r9, #1]
 800574c:	46a1      	mov	r9, r4
 800574e:	682d      	ldr	r5, [r5, #0]
 8005750:	950c      	str	r5, [sp, #48]	; 0x30
 8005752:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005754:	1d29      	adds	r1, r5, #4
 8005756:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005758:	9114      	str	r1, [sp, #80]	; 0x50
 800575a:	2d00      	cmp	r5, #0
 800575c:	f6be ae1d 	bge.w	800439a <_svfprintf_r+0xd2>
 8005760:	f7fe be18 	b.w	8004394 <_svfprintf_r+0xcc>
 8005764:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8005766:	230c      	movs	r3, #12
 8005768:	f04f 30ff 	mov.w	r0, #4294967295
 800576c:	602b      	str	r3, [r5, #0]
 800576e:	f7fe be98 	b.w	80044a2 <_svfprintf_r+0x1da>
 8005772:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 8005776:	e74c      	b.n	8005612 <_svfprintf_r+0x134a>
 8005778:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800577a:	e735      	b.n	80055e8 <_svfprintf_r+0x1320>
 800577c:	0000      	movs	r0, r0
	...

08005780 <quorem>:
 8005780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005784:	468c      	mov	ip, r1
 8005786:	6903      	ldr	r3, [r0, #16]
 8005788:	4683      	mov	fp, r0
 800578a:	690d      	ldr	r5, [r1, #16]
 800578c:	b085      	sub	sp, #20
 800578e:	429d      	cmp	r5, r3
 8005790:	bfc8      	it	gt
 8005792:	2000      	movgt	r0, #0
 8005794:	f300 8096 	bgt.w	80058c4 <quorem+0x144>
 8005798:	3d01      	subs	r5, #1
 800579a:	f101 0414 	add.w	r4, r1, #20
 800579e:	f10b 0a14 	add.w	sl, fp, #20
 80057a2:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 80057a6:	00aa      	lsls	r2, r5, #2
 80057a8:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 80057ac:	4691      	mov	r9, r2
 80057ae:	3101      	adds	r1, #1
 80057b0:	9202      	str	r2, [sp, #8]
 80057b2:	f8cd c004 	str.w	ip, [sp, #4]
 80057b6:	4452      	add	r2, sl
 80057b8:	9203      	str	r2, [sp, #12]
 80057ba:	f003 fc91 	bl	80090e0 <__aeabi_uidiv>
 80057be:	44a1      	add	r9, r4
 80057c0:	f8dd c004 	ldr.w	ip, [sp, #4]
 80057c4:	4680      	mov	r8, r0
 80057c6:	2800      	cmp	r0, #0
 80057c8:	d041      	beq.n	800584e <quorem+0xce>
 80057ca:	2100      	movs	r1, #0
 80057cc:	4622      	mov	r2, r4
 80057ce:	4608      	mov	r0, r1
 80057d0:	4653      	mov	r3, sl
 80057d2:	460f      	mov	r7, r1
 80057d4:	f852 1b04 	ldr.w	r1, [r2], #4
 80057d8:	681e      	ldr	r6, [r3, #0]
 80057da:	4591      	cmp	r9, r2
 80057dc:	fa1f fe81 	uxth.w	lr, r1
 80057e0:	ea4f 4111 	mov.w	r1, r1, lsr #16
 80057e4:	fb0e 7708 	mla	r7, lr, r8, r7
 80057e8:	fa1f fe86 	uxth.w	lr, r6
 80057ec:	fb01 f108 	mul.w	r1, r1, r8
 80057f0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 80057f4:	b2bf      	uxth	r7, r7
 80057f6:	ebc7 0000 	rsb	r0, r7, r0
 80057fa:	4486      	add	lr, r0
 80057fc:	b288      	uxth	r0, r1
 80057fe:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 8005802:	ea4f 4711 	mov.w	r7, r1, lsr #16
 8005806:	eb00 402e 	add.w	r0, r0, lr, asr #16
 800580a:	fa1f fe8e 	uxth.w	lr, lr
 800580e:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 8005812:	ea4f 4020 	mov.w	r0, r0, asr #16
 8005816:	f843 1b04 	str.w	r1, [r3], #4
 800581a:	d2db      	bcs.n	80057d4 <quorem+0x54>
 800581c:	9a02      	ldr	r2, [sp, #8]
 800581e:	f85a 3002 	ldr.w	r3, [sl, r2]
 8005822:	b9a3      	cbnz	r3, 800584e <quorem+0xce>
 8005824:	9a03      	ldr	r2, [sp, #12]
 8005826:	1f13      	subs	r3, r2, #4
 8005828:	459a      	cmp	sl, r3
 800582a:	d20e      	bcs.n	800584a <quorem+0xca>
 800582c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8005830:	b95b      	cbnz	r3, 800584a <quorem+0xca>
 8005832:	f1a2 0308 	sub.w	r3, r2, #8
 8005836:	e001      	b.n	800583c <quorem+0xbc>
 8005838:	6812      	ldr	r2, [r2, #0]
 800583a:	b932      	cbnz	r2, 800584a <quorem+0xca>
 800583c:	459a      	cmp	sl, r3
 800583e:	461a      	mov	r2, r3
 8005840:	f105 35ff 	add.w	r5, r5, #4294967295
 8005844:	f1a3 0304 	sub.w	r3, r3, #4
 8005848:	d3f6      	bcc.n	8005838 <quorem+0xb8>
 800584a:	f8cb 5010 	str.w	r5, [fp, #16]
 800584e:	4661      	mov	r1, ip
 8005850:	4658      	mov	r0, fp
 8005852:	f001 fe47 	bl	80074e4 <__mcmp>
 8005856:	2800      	cmp	r0, #0
 8005858:	db33      	blt.n	80058c2 <quorem+0x142>
 800585a:	f108 0801 	add.w	r8, r8, #1
 800585e:	4653      	mov	r3, sl
 8005860:	2200      	movs	r2, #0
 8005862:	f854 6b04 	ldr.w	r6, [r4], #4
 8005866:	6818      	ldr	r0, [r3, #0]
 8005868:	45a1      	cmp	r9, r4
 800586a:	b2b1      	uxth	r1, r6
 800586c:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8005870:	ebc1 0202 	rsb	r2, r1, r2
 8005874:	b287      	uxth	r7, r0
 8005876:	eb02 0107 	add.w	r1, r2, r7
 800587a:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 800587e:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8005882:	b289      	uxth	r1, r1
 8005884:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005888:	ea4f 4222 	mov.w	r2, r2, asr #16
 800588c:	f843 1b04 	str.w	r1, [r3], #4
 8005890:	d2e7      	bcs.n	8005862 <quorem+0xe2>
 8005892:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 8005896:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 800589a:	b992      	cbnz	r2, 80058c2 <quorem+0x142>
 800589c:	1f1a      	subs	r2, r3, #4
 800589e:	4592      	cmp	sl, r2
 80058a0:	d20d      	bcs.n	80058be <quorem+0x13e>
 80058a2:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80058a6:	b952      	cbnz	r2, 80058be <quorem+0x13e>
 80058a8:	3b08      	subs	r3, #8
 80058aa:	e001      	b.n	80058b0 <quorem+0x130>
 80058ac:	6812      	ldr	r2, [r2, #0]
 80058ae:	b932      	cbnz	r2, 80058be <quorem+0x13e>
 80058b0:	459a      	cmp	sl, r3
 80058b2:	461a      	mov	r2, r3
 80058b4:	f105 35ff 	add.w	r5, r5, #4294967295
 80058b8:	f1a3 0304 	sub.w	r3, r3, #4
 80058bc:	d3f6      	bcc.n	80058ac <quorem+0x12c>
 80058be:	f8cb 5010 	str.w	r5, [fp, #16]
 80058c2:	4640      	mov	r0, r8
 80058c4:	b005      	add	sp, #20
 80058c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ca:	bf00      	nop

080058cc <_dtoa_r>:
 80058cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d0:	b09b      	sub	sp, #108	; 0x6c
 80058d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80058d4:	4604      	mov	r4, r0
 80058d6:	4692      	mov	sl, r2
 80058d8:	469b      	mov	fp, r3
 80058da:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 80058dc:	2e00      	cmp	r6, #0
 80058de:	f000 82bb 	beq.w	8005e58 <_dtoa_r+0x58c>
 80058e2:	6833      	ldr	r3, [r6, #0]
 80058e4:	b153      	cbz	r3, 80058fc <_dtoa_r+0x30>
 80058e6:	6872      	ldr	r2, [r6, #4]
 80058e8:	2601      	movs	r6, #1
 80058ea:	4619      	mov	r1, r3
 80058ec:	4096      	lsls	r6, r2
 80058ee:	609e      	str	r6, [r3, #8]
 80058f0:	605a      	str	r2, [r3, #4]
 80058f2:	f001 fb9d 	bl	8007030 <_Bfree>
 80058f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	f1bb 0f00 	cmp.w	fp, #0
 8005900:	bfb4      	ite	lt
 8005902:	2301      	movlt	r3, #1
 8005904:	2300      	movge	r3, #0
 8005906:	602b      	str	r3, [r5, #0]
 8005908:	f04f 0300 	mov.w	r3, #0
 800590c:	bfb4      	ite	lt
 800590e:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 8005912:	46d9      	movge	r9, fp
 8005914:	461a      	mov	r2, r3
 8005916:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800591a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800591e:	ea09 0303 	and.w	r3, r9, r3
 8005922:	bfb8      	it	lt
 8005924:	46cb      	movlt	fp, r9
 8005926:	4293      	cmp	r3, r2
 8005928:	d014      	beq.n	8005954 <_dtoa_r+0x88>
 800592a:	2200      	movs	r2, #0
 800592c:	2300      	movs	r3, #0
 800592e:	4650      	mov	r0, sl
 8005930:	4659      	mov	r1, fp
 8005932:	f004 f933 	bl	8009b9c <__aeabi_dcmpeq>
 8005936:	4680      	mov	r8, r0
 8005938:	b328      	cbz	r0, 8005986 <_dtoa_r+0xba>
 800593a:	9e26      	ldr	r6, [sp, #152]	; 0x98
 800593c:	2301      	movs	r3, #1
 800593e:	6033      	str	r3, [r6, #0]
 8005940:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005942:	2e00      	cmp	r6, #0
 8005944:	f000 80dc 	beq.w	8005b00 <_dtoa_r+0x234>
 8005948:	4baf      	ldr	r3, [pc, #700]	; (8005c08 <_dtoa_r+0x33c>)
 800594a:	1e58      	subs	r0, r3, #1
 800594c:	6033      	str	r3, [r6, #0]
 800594e:	b01b      	add	sp, #108	; 0x6c
 8005950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005954:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005956:	f24a 70c4 	movw	r0, #42948	; 0xa7c4
 800595a:	f242 730f 	movw	r3, #9999	; 0x270f
 800595e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005962:	6033      	str	r3, [r6, #0]
 8005964:	f1ba 0f00 	cmp.w	sl, #0
 8005968:	f000 80aa 	beq.w	8005ac0 <_dtoa_r+0x1f4>
 800596c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800596e:	2e00      	cmp	r6, #0
 8005970:	d0ed      	beq.n	800594e <_dtoa_r+0x82>
 8005972:	78c3      	ldrb	r3, [r0, #3]
 8005974:	2b00      	cmp	r3, #0
 8005976:	f040 80b2 	bne.w	8005ade <_dtoa_r+0x212>
 800597a:	1cc3      	adds	r3, r0, #3
 800597c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800597e:	6033      	str	r3, [r6, #0]
 8005980:	b01b      	add	sp, #108	; 0x6c
 8005982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005986:	aa19      	add	r2, sp, #100	; 0x64
 8005988:	ab18      	add	r3, sp, #96	; 0x60
 800598a:	9200      	str	r2, [sp, #0]
 800598c:	4620      	mov	r0, r4
 800598e:	9301      	str	r3, [sp, #4]
 8005990:	4652      	mov	r2, sl
 8005992:	465b      	mov	r3, fp
 8005994:	f001 feb6 	bl	8007704 <__d2b>
 8005998:	ea5f 5519 	movs.w	r5, r9, lsr #20
 800599c:	900b      	str	r0, [sp, #44]	; 0x2c
 800599e:	f040 80a1 	bne.w	8005ae4 <_dtoa_r+0x218>
 80059a2:	9f18      	ldr	r7, [sp, #96]	; 0x60
 80059a4:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 80059a8:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80059aa:	443d      	add	r5, r7
 80059ac:	429d      	cmp	r5, r3
 80059ae:	f2c0 8278 	blt.w	8005ea2 <_dtoa_r+0x5d6>
 80059b2:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 80059b6:	f205 4212 	addw	r2, r5, #1042	; 0x412
 80059ba:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80059be:	fa2a f202 	lsr.w	r2, sl, r2
 80059c2:	1b5b      	subs	r3, r3, r5
 80059c4:	fa09 f003 	lsl.w	r0, r9, r3
 80059c8:	4310      	orrs	r0, r2
 80059ca:	f003 fe09 	bl	80095e0 <__aeabi_ui2d>
 80059ce:	3d01      	subs	r5, #1
 80059d0:	46b8      	mov	r8, r7
 80059d2:	2601      	movs	r6, #1
 80059d4:	9615      	str	r6, [sp, #84]	; 0x54
 80059d6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80059da:	2300      	movs	r3, #0
 80059dc:	2200      	movs	r2, #0
 80059de:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80059e2:	f003 fcbf 	bl	8009364 <__aeabi_dsub>
 80059e6:	a382      	add	r3, pc, #520	; (adr r3, 8005bf0 <_dtoa_r+0x324>)
 80059e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ec:	f003 fe6e 	bl	80096cc <__aeabi_dmul>
 80059f0:	a381      	add	r3, pc, #516	; (adr r3, 8005bf8 <_dtoa_r+0x32c>)
 80059f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f6:	f003 fcb7 	bl	8009368 <__adddf3>
 80059fa:	4606      	mov	r6, r0
 80059fc:	4628      	mov	r0, r5
 80059fe:	460f      	mov	r7, r1
 8005a00:	f003 fdfe 	bl	8009600 <__aeabi_i2d>
 8005a04:	a37e      	add	r3, pc, #504	; (adr r3, 8005c00 <_dtoa_r+0x334>)
 8005a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0a:	f003 fe5f 	bl	80096cc <__aeabi_dmul>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	460b      	mov	r3, r1
 8005a12:	4630      	mov	r0, r6
 8005a14:	4639      	mov	r1, r7
 8005a16:	f003 fca7 	bl	8009368 <__adddf3>
 8005a1a:	4606      	mov	r6, r0
 8005a1c:	460f      	mov	r7, r1
 8005a1e:	f004 f8ef 	bl	8009c00 <__aeabi_d2iz>
 8005a22:	4639      	mov	r1, r7
 8005a24:	2200      	movs	r2, #0
 8005a26:	2300      	movs	r3, #0
 8005a28:	9004      	str	r0, [sp, #16]
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f004 f8c0 	bl	8009bb0 <__aeabi_dcmplt>
 8005a30:	2800      	cmp	r0, #0
 8005a32:	f040 8226 	bne.w	8005e82 <_dtoa_r+0x5b6>
 8005a36:	9e04      	ldr	r6, [sp, #16]
 8005a38:	2e16      	cmp	r6, #22
 8005a3a:	bf84      	itt	hi
 8005a3c:	2601      	movhi	r6, #1
 8005a3e:	960f      	strhi	r6, [sp, #60]	; 0x3c
 8005a40:	d812      	bhi.n	8005a68 <_dtoa_r+0x19c>
 8005a42:	f24a 31d0 	movw	r1, #41936	; 0xa3d0
 8005a46:	4652      	mov	r2, sl
 8005a48:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005a4c:	465b      	mov	r3, fp
 8005a4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005a52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a56:	f004 f8c9 	bl	8009bec <__aeabi_dcmpgt>
 8005a5a:	2800      	cmp	r0, #0
 8005a5c:	f000 821f 	beq.w	8005e9e <_dtoa_r+0x5d2>
 8005a60:	3e01      	subs	r6, #1
 8005a62:	9604      	str	r6, [sp, #16]
 8005a64:	2600      	movs	r6, #0
 8005a66:	960f      	str	r6, [sp, #60]	; 0x3c
 8005a68:	ebc5 0508 	rsb	r5, r5, r8
 8005a6c:	3d01      	subs	r5, #1
 8005a6e:	9506      	str	r5, [sp, #24]
 8005a70:	bf49      	itett	mi
 8005a72:	426e      	negmi	r6, r5
 8005a74:	2600      	movpl	r6, #0
 8005a76:	960a      	strmi	r6, [sp, #40]	; 0x28
 8005a78:	2600      	movmi	r6, #0
 8005a7a:	bf54      	ite	pl
 8005a7c:	960a      	strpl	r6, [sp, #40]	; 0x28
 8005a7e:	9606      	strmi	r6, [sp, #24]
 8005a80:	9e04      	ldr	r6, [sp, #16]
 8005a82:	2e00      	cmp	r6, #0
 8005a84:	f2c0 81f1 	blt.w	8005e6a <_dtoa_r+0x59e>
 8005a88:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005a8c:	960e      	str	r6, [sp, #56]	; 0x38
 8005a8e:	44b6      	add	lr, r6
 8005a90:	2600      	movs	r6, #0
 8005a92:	f8cd e018 	str.w	lr, [sp, #24]
 8005a96:	960c      	str	r6, [sp, #48]	; 0x30
 8005a98:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005a9a:	2e09      	cmp	r6, #9
 8005a9c:	d835      	bhi.n	8005b0a <_dtoa_r+0x23e>
 8005a9e:	2e05      	cmp	r6, #5
 8005aa0:	bfc4      	itt	gt
 8005aa2:	3e04      	subgt	r6, #4
 8005aa4:	9624      	strgt	r6, [sp, #144]	; 0x90
 8005aa6:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005aa8:	bfcc      	ite	gt
 8005aaa:	2500      	movgt	r5, #0
 8005aac:	2501      	movle	r5, #1
 8005aae:	1eb3      	subs	r3, r6, #2
 8005ab0:	2b03      	cmp	r3, #3
 8005ab2:	d82c      	bhi.n	8005b0e <_dtoa_r+0x242>
 8005ab4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005ab8:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 8005abc:	058d0370 	streq	r0, [sp, #880]	; 0x370
 8005ac0:	f24a 72b8 	movw	r2, #42936	; 0xa7b8
 8005ac4:	f24a 73c4 	movw	r3, #42948	; 0xa7c4
 8005ac8:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8005acc:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005ad0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	bf0c      	ite	eq
 8005ad8:	4610      	moveq	r0, r2
 8005ada:	4618      	movne	r0, r3
 8005adc:	e746      	b.n	800596c <_dtoa_r+0xa0>
 8005ade:	f100 0308 	add.w	r3, r0, #8
 8005ae2:	e74b      	b.n	800597c <_dtoa_r+0xb0>
 8005ae4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ae8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8005aec:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005af0:	4650      	mov	r0, sl
 8005af2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005af6:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005afa:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 8005afe:	e76c      	b.n	80059da <_dtoa_r+0x10e>
 8005b00:	f24a 70b4 	movw	r0, #42932	; 0xa7b4
 8005b04:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005b08:	e721      	b.n	800594e <_dtoa_r+0x82>
 8005b0a:	2600      	movs	r6, #0
 8005b0c:	9624      	str	r6, [sp, #144]	; 0x90
 8005b0e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005b10:	2300      	movs	r3, #0
 8005b12:	4619      	mov	r1, r3
 8005b14:	4620      	mov	r0, r4
 8005b16:	f04f 36ff 	mov.w	r6, #4294967295
 8005b1a:	9325      	str	r3, [sp, #148]	; 0x94
 8005b1c:	606b      	str	r3, [r5, #4]
 8005b1e:	9609      	str	r6, [sp, #36]	; 0x24
 8005b20:	9614      	str	r6, [sp, #80]	; 0x50
 8005b22:	f001 fa4f 	bl	8006fc4 <_Balloc>
 8005b26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b28:	2601      	movs	r6, #1
 8005b2a:	960d      	str	r6, [sp, #52]	; 0x34
 8005b2c:	6028      	str	r0, [r5, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	9308      	str	r3, [sp, #32]
 8005b32:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f2c0 80c7 	blt.w	8005cc8 <_dtoa_r+0x3fc>
 8005b3a:	9e04      	ldr	r6, [sp, #16]
 8005b3c:	2e0e      	cmp	r6, #14
 8005b3e:	f300 80c3 	bgt.w	8005cc8 <_dtoa_r+0x3fc>
 8005b42:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005b46:	f24a 33d0 	movw	r3, #41936	; 0xa3d0
 8005b4a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005b4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005b50:	ea4f 72de 	mov.w	r2, lr, lsr #31
 8005b54:	2e00      	cmp	r6, #0
 8005b56:	bfcc      	ite	gt
 8005b58:	2200      	movgt	r2, #0
 8005b5a:	f002 0201 	andle.w	r2, r2, #1
 8005b5e:	9e04      	ldr	r6, [sp, #16]
 8005b60:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005b68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b6c:	2a00      	cmp	r2, #0
 8005b6e:	f040 846e 	bne.w	800644e <_dtoa_r+0xb82>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4650      	mov	r0, sl
 8005b78:	4659      	mov	r1, fp
 8005b7a:	f003 fed1 	bl	8009920 <__aeabi_ddiv>
 8005b7e:	9e08      	ldr	r6, [sp, #32]
 8005b80:	f004 f83e 	bl	8009c00 <__aeabi_d2iz>
 8005b84:	1c75      	adds	r5, r6, #1
 8005b86:	4680      	mov	r8, r0
 8005b88:	f003 fd3a 	bl	8009600 <__aeabi_i2d>
 8005b8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b90:	f003 fd9c 	bl	80096cc <__aeabi_dmul>
 8005b94:	4602      	mov	r2, r0
 8005b96:	460b      	mov	r3, r1
 8005b98:	4650      	mov	r0, sl
 8005b9a:	4659      	mov	r1, fp
 8005b9c:	f003 fbe2 	bl	8009364 <__aeabi_dsub>
 8005ba0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba2:	f8dd e020 	ldr.w	lr, [sp, #32]
 8005ba6:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8005baa:	2a01      	cmp	r2, #1
 8005bac:	f88e 3000 	strb.w	r3, [lr]
 8005bb0:	4606      	mov	r6, r0
 8005bb2:	460f      	mov	r7, r1
 8005bb4:	d05b      	beq.n	8005c6e <_dtoa_r+0x3a2>
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005bbe:	f003 fd85 	bl	80096cc <__aeabi_dmul>
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	4606      	mov	r6, r0
 8005bc8:	460f      	mov	r7, r1
 8005bca:	f003 ffe7 	bl	8009b9c <__aeabi_dcmpeq>
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	f040 8519 	bne.w	8006606 <_dtoa_r+0xd3a>
 8005bd4:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005bd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bda:	9908      	ldr	r1, [sp, #32]
 8005bdc:	4482      	add	sl, r0
 8005bde:	f8cd a00c 	str.w	sl, [sp, #12]
 8005be2:	f101 0902 	add.w	r9, r1, #2
 8005be6:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8005bea:	e01a      	b.n	8005c22 <_dtoa_r+0x356>
 8005bec:	f3af 8000 	nop.w
 8005bf0:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 8005bf4:	3fd287a7 	svccc	0x00d287a7
 8005bf8:	8b60c8b3 	blhi	9837ecc <__RW_LOAD_ADDR__+0x182d6f4>
 8005bfc:	3fc68a28 	svccc	0x00c68a28
 8005c00:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 8005c04:	3fd34413 	svccc	0x00d34413
 8005c08:	0800a7b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, r9, sl, sp, pc}
 8005c0c:	f003 fd5e 	bl	80096cc <__aeabi_dmul>
 8005c10:	2200      	movs	r2, #0
 8005c12:	2300      	movs	r3, #0
 8005c14:	4606      	mov	r6, r0
 8005c16:	460f      	mov	r7, r1
 8005c18:	f003 ffc0 	bl	8009b9c <__aeabi_dcmpeq>
 8005c1c:	2800      	cmp	r0, #0
 8005c1e:	f040 84f2 	bne.w	8006606 <_dtoa_r+0xd3a>
 8005c22:	4652      	mov	r2, sl
 8005c24:	465b      	mov	r3, fp
 8005c26:	4630      	mov	r0, r6
 8005c28:	4639      	mov	r1, r7
 8005c2a:	f003 fe79 	bl	8009920 <__aeabi_ddiv>
 8005c2e:	464d      	mov	r5, r9
 8005c30:	f003 ffe6 	bl	8009c00 <__aeabi_d2iz>
 8005c34:	4680      	mov	r8, r0
 8005c36:	f003 fce3 	bl	8009600 <__aeabi_i2d>
 8005c3a:	4652      	mov	r2, sl
 8005c3c:	465b      	mov	r3, fp
 8005c3e:	f003 fd45 	bl	80096cc <__aeabi_dmul>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	4630      	mov	r0, r6
 8005c48:	4639      	mov	r1, r7
 8005c4a:	f003 fb8b 	bl	8009364 <__aeabi_dsub>
 8005c4e:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 8005c52:	f809 ec01 	strb.w	lr, [r9, #-1]
 8005c56:	2300      	movs	r3, #0
 8005c58:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005c62:	45f1      	cmp	r9, lr
 8005c64:	f109 0901 	add.w	r9, r9, #1
 8005c68:	4606      	mov	r6, r0
 8005c6a:	460f      	mov	r7, r1
 8005c6c:	d1ce      	bne.n	8005c0c <_dtoa_r+0x340>
 8005c6e:	4632      	mov	r2, r6
 8005c70:	463b      	mov	r3, r7
 8005c72:	4630      	mov	r0, r6
 8005c74:	4639      	mov	r1, r7
 8005c76:	f003 fb77 	bl	8009368 <__adddf3>
 8005c7a:	4606      	mov	r6, r0
 8005c7c:	460f      	mov	r7, r1
 8005c7e:	4632      	mov	r2, r6
 8005c80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c84:	463b      	mov	r3, r7
 8005c86:	f003 ff93 	bl	8009bb0 <__aeabi_dcmplt>
 8005c8a:	2800      	cmp	r0, #0
 8005c8c:	f000 8570 	beq.w	8006770 <_dtoa_r+0xea4>
 8005c90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c94:	9e04      	ldr	r6, [sp, #16]
 8005c96:	462a      	mov	r2, r5
 8005c98:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8005c9c:	9508      	str	r5, [sp, #32]
 8005c9e:	9616      	str	r6, [sp, #88]	; 0x58
 8005ca0:	e005      	b.n	8005cae <_dtoa_r+0x3e2>
 8005ca2:	454b      	cmp	r3, r9
 8005ca4:	f000 84b8 	beq.w	8006618 <_dtoa_r+0xd4c>
 8005ca8:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8005cac:	461a      	mov	r2, r3
 8005cae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005cb2:	f102 33ff 	add.w	r3, r2, #4294967295
 8005cb6:	d0f4      	beq.n	8005ca2 <_dtoa_r+0x3d6>
 8005cb8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8005cba:	9208      	str	r2, [sp, #32]
 8005cbc:	f108 0201 	add.w	r2, r8, #1
 8005cc0:	9604      	str	r6, [sp, #16]
 8005cc2:	b2d2      	uxtb	r2, r2
 8005cc4:	701a      	strb	r2, [r3, #0]
 8005cc6:	e0b1      	b.n	8005e2c <_dtoa_r+0x560>
 8005cc8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8005cca:	2e00      	cmp	r6, #0
 8005ccc:	f040 80f1 	bne.w	8005eb2 <_dtoa_r+0x5e6>
 8005cd0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005cd2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005cd4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8005cd8:	9806      	ldr	r0, [sp, #24]
 8005cda:	2800      	cmp	r0, #0
 8005cdc:	bfc8      	it	gt
 8005cde:	2d00      	cmpgt	r5, #0
 8005ce0:	dd09      	ble.n	8005cf6 <_dtoa_r+0x42a>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005ce6:	42ab      	cmp	r3, r5
 8005ce8:	bfa8      	it	ge
 8005cea:	462b      	movge	r3, r5
 8005cec:	1aed      	subs	r5, r5, r3
 8005cee:	1ac9      	subs	r1, r1, r3
 8005cf0:	1ac0      	subs	r0, r0, r3
 8005cf2:	910a      	str	r1, [sp, #40]	; 0x28
 8005cf4:	9006      	str	r0, [sp, #24]
 8005cf6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005cf8:	2a00      	cmp	r2, #0
 8005cfa:	dd1c      	ble.n	8005d36 <_dtoa_r+0x46a>
 8005cfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f000 8479 	beq.w	80065f6 <_dtoa_r+0xd2a>
 8005d04:	2e00      	cmp	r6, #0
 8005d06:	dd10      	ble.n	8005d2a <_dtoa_r+0x45e>
 8005d08:	4641      	mov	r1, r8
 8005d0a:	4632      	mov	r2, r6
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	f001 fb31 	bl	8007374 <__pow5mult>
 8005d12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d14:	4680      	mov	r8, r0
 8005d16:	4620      	mov	r0, r4
 8005d18:	4641      	mov	r1, r8
 8005d1a:	f001 fa8b 	bl	8007234 <__multiply>
 8005d1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d20:	4607      	mov	r7, r0
 8005d22:	4620      	mov	r0, r4
 8005d24:	f001 f984 	bl	8007030 <_Bfree>
 8005d28:	970b      	str	r7, [sp, #44]	; 0x2c
 8005d2a:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 8005d2e:	ebbe 0206 	subs.w	r2, lr, r6
 8005d32:	f040 84a7 	bne.w	8006684 <_dtoa_r+0xdb8>
 8005d36:	4620      	mov	r0, r4
 8005d38:	2101      	movs	r1, #1
 8005d3a:	f001 fa71 	bl	8007220 <__i2b>
 8005d3e:	4606      	mov	r6, r0
 8005d40:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005d42:	2800      	cmp	r0, #0
 8005d44:	dd05      	ble.n	8005d52 <_dtoa_r+0x486>
 8005d46:	4631      	mov	r1, r6
 8005d48:	4620      	mov	r0, r4
 8005d4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d4c:	f001 fb12 	bl	8007374 <__pow5mult>
 8005d50:	4606      	mov	r6, r0
 8005d52:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005d54:	2901      	cmp	r1, #1
 8005d56:	f340 8390 	ble.w	800647a <_dtoa_r+0xbae>
 8005d5a:	2700      	movs	r7, #0
 8005d5c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005d5e:	2800      	cmp	r0, #0
 8005d60:	f040 836c 	bne.w	800643c <_dtoa_r+0xb70>
 8005d64:	2001      	movs	r0, #1
 8005d66:	9b06      	ldr	r3, [sp, #24]
 8005d68:	4403      	add	r3, r0
 8005d6a:	f013 031f 	ands.w	r3, r3, #31
 8005d6e:	f000 8293 	beq.w	8006298 <_dtoa_r+0x9cc>
 8005d72:	f1c3 0220 	rsb	r2, r3, #32
 8005d76:	2a04      	cmp	r2, #4
 8005d78:	f340 8568 	ble.w	800684c <_dtoa_r+0xf80>
 8005d7c:	f1c3 031c 	rsb	r3, r3, #28
 8005d80:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d82:	9a06      	ldr	r2, [sp, #24]
 8005d84:	441d      	add	r5, r3
 8005d86:	4419      	add	r1, r3
 8005d88:	910a      	str	r1, [sp, #40]	; 0x28
 8005d8a:	441a      	add	r2, r3
 8005d8c:	9206      	str	r2, [sp, #24]
 8005d8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d90:	2900      	cmp	r1, #0
 8005d92:	dd05      	ble.n	8005da0 <_dtoa_r+0x4d4>
 8005d94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d96:	4620      	mov	r0, r4
 8005d98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d9a:	f001 fb47 	bl	800742c <__lshift>
 8005d9e:	900b      	str	r0, [sp, #44]	; 0x2c
 8005da0:	9a06      	ldr	r2, [sp, #24]
 8005da2:	2a00      	cmp	r2, #0
 8005da4:	dd04      	ble.n	8005db0 <_dtoa_r+0x4e4>
 8005da6:	4631      	mov	r1, r6
 8005da8:	4620      	mov	r0, r4
 8005daa:	f001 fb3f 	bl	800742c <__lshift>
 8005dae:	4606      	mov	r6, r0
 8005db0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f040 8321 	bne.w	80063fa <_dtoa_r+0xb2e>
 8005db8:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005dba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dbc:	2802      	cmp	r0, #2
 8005dbe:	bfd4      	ite	le
 8005dc0:	2300      	movle	r3, #0
 8005dc2:	2301      	movgt	r3, #1
 8005dc4:	2900      	cmp	r1, #0
 8005dc6:	bfc8      	it	gt
 8005dc8:	2300      	movgt	r3, #0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	f000 821a 	beq.w	8006204 <_dtoa_r+0x938>
 8005dd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dd2:	2800      	cmp	r0, #0
 8005dd4:	f040 820f 	bne.w	80061f6 <_dtoa_r+0x92a>
 8005dd8:	4631      	mov	r1, r6
 8005dda:	4603      	mov	r3, r0
 8005ddc:	2205      	movs	r2, #5
 8005dde:	4620      	mov	r0, r4
 8005de0:	f001 f942 	bl	8007068 <__multadd>
 8005de4:	4606      	mov	r6, r0
 8005de6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005de8:	4631      	mov	r1, r6
 8005dea:	f001 fb7b 	bl	80074e4 <__mcmp>
 8005dee:	2800      	cmp	r0, #0
 8005df0:	f340 8201 	ble.w	80061f6 <_dtoa_r+0x92a>
 8005df4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005df8:	2500      	movs	r5, #0
 8005dfa:	9a04      	ldr	r2, [sp, #16]
 8005dfc:	2331      	movs	r3, #49	; 0x31
 8005dfe:	3201      	adds	r2, #1
 8005e00:	f889 3000 	strb.w	r3, [r9]
 8005e04:	9204      	str	r2, [sp, #16]
 8005e06:	f109 0301 	add.w	r3, r9, #1
 8005e0a:	9308      	str	r3, [sp, #32]
 8005e0c:	4631      	mov	r1, r6
 8005e0e:	4620      	mov	r0, r4
 8005e10:	f001 f90e 	bl	8007030 <_Bfree>
 8005e14:	f1b8 0f00 	cmp.w	r8, #0
 8005e18:	d008      	beq.n	8005e2c <_dtoa_r+0x560>
 8005e1a:	4545      	cmp	r5, r8
 8005e1c:	bf18      	it	ne
 8005e1e:	2d00      	cmpne	r5, #0
 8005e20:	f040 824a 	bne.w	80062b8 <_dtoa_r+0x9ec>
 8005e24:	4641      	mov	r1, r8
 8005e26:	4620      	mov	r0, r4
 8005e28:	f001 f902 	bl	8007030 <_Bfree>
 8005e2c:	4620      	mov	r0, r4
 8005e2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e30:	f001 f8fe 	bl	8007030 <_Bfree>
 8005e34:	9e04      	ldr	r6, [sp, #16]
 8005e36:	2200      	movs	r2, #0
 8005e38:	4648      	mov	r0, r9
 8005e3a:	1c73      	adds	r3, r6, #1
 8005e3c:	9e08      	ldr	r6, [sp, #32]
 8005e3e:	7032      	strb	r2, [r6, #0]
 8005e40:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8005e42:	6033      	str	r3, [r6, #0]
 8005e44:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005e46:	2e00      	cmp	r6, #0
 8005e48:	f43f ad81 	beq.w	800594e <_dtoa_r+0x82>
 8005e4c:	9808      	ldr	r0, [sp, #32]
 8005e4e:	6030      	str	r0, [r6, #0]
 8005e50:	4648      	mov	r0, r9
 8005e52:	b01b      	add	sp, #108	; 0x6c
 8005e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e58:	2010      	movs	r0, #16
 8005e5a:	f000 fd4b 	bl	80068f4 <malloc>
 8005e5e:	6260      	str	r0, [r4, #36]	; 0x24
 8005e60:	6046      	str	r6, [r0, #4]
 8005e62:	6086      	str	r6, [r0, #8]
 8005e64:	6006      	str	r6, [r0, #0]
 8005e66:	60c6      	str	r6, [r0, #12]
 8005e68:	e548      	b.n	80058fc <_dtoa_r+0x30>
 8005e6a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005e6c:	f8dd e010 	ldr.w	lr, [sp, #16]
 8005e70:	ebce 0606 	rsb	r6, lr, r6
 8005e74:	960a      	str	r6, [sp, #40]	; 0x28
 8005e76:	f1ce 0600 	rsb	r6, lr, #0
 8005e7a:	960c      	str	r6, [sp, #48]	; 0x30
 8005e7c:	2600      	movs	r6, #0
 8005e7e:	960e      	str	r6, [sp, #56]	; 0x38
 8005e80:	e60a      	b.n	8005a98 <_dtoa_r+0x1cc>
 8005e82:	9804      	ldr	r0, [sp, #16]
 8005e84:	f003 fbbc 	bl	8009600 <__aeabi_i2d>
 8005e88:	4632      	mov	r2, r6
 8005e8a:	463b      	mov	r3, r7
 8005e8c:	f003 fe86 	bl	8009b9c <__aeabi_dcmpeq>
 8005e90:	2800      	cmp	r0, #0
 8005e92:	f47f add0 	bne.w	8005a36 <_dtoa_r+0x16a>
 8005e96:	9e04      	ldr	r6, [sp, #16]
 8005e98:	3e01      	subs	r6, #1
 8005e9a:	9604      	str	r6, [sp, #16]
 8005e9c:	e5cb      	b.n	8005a36 <_dtoa_r+0x16a>
 8005e9e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005ea0:	e5e2      	b.n	8005a68 <_dtoa_r+0x19c>
 8005ea2:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8005ea6:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8005eaa:	1b40      	subs	r0, r0, r5
 8005eac:	fa0a f000 	lsl.w	r0, sl, r0
 8005eb0:	e58b      	b.n	80059ca <_dtoa_r+0xfe>
 8005eb2:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8005eb4:	2e01      	cmp	r6, #1
 8005eb6:	f340 8415 	ble.w	80066e4 <_dtoa_r+0xe18>
 8005eba:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ebc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005ebe:	1e46      	subs	r6, r0, #1
 8005ec0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ec2:	42b1      	cmp	r1, r6
 8005ec4:	bfaf      	iteee	ge
 8005ec6:	ebc6 0601 	rsbge	r6, r6, r1
 8005eca:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8005ecc:	960c      	strlt	r6, [sp, #48]	; 0x30
 8005ece:	ebc2 0306 	rsblt	r3, r2, r6
 8005ed2:	bfbf      	itttt	lt
 8005ed4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8005ed6:	18f6      	addlt	r6, r6, r3
 8005ed8:	960e      	strlt	r6, [sp, #56]	; 0x38
 8005eda:	2600      	movlt	r6, #0
 8005edc:	2800      	cmp	r0, #0
 8005ede:	bfb9      	ittee	lt
 8005ee0:	2300      	movlt	r3, #0
 8005ee2:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 8005ee4:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8005ee6:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8005ee8:	bfb8      	it	lt
 8005eea:	ebc0 0501 	rsblt	r5, r0, r1
 8005eee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	441a      	add	r2, r3
 8005efa:	920a      	str	r2, [sp, #40]	; 0x28
 8005efc:	449e      	add	lr, r3
 8005efe:	f8cd e018 	str.w	lr, [sp, #24]
 8005f02:	f001 f98d 	bl	8007220 <__i2b>
 8005f06:	4680      	mov	r8, r0
 8005f08:	e6e6      	b.n	8005cd8 <_dtoa_r+0x40c>
 8005f0a:	2600      	movs	r6, #0
 8005f0c:	960d      	str	r6, [sp, #52]	; 0x34
 8005f0e:	9e04      	ldr	r6, [sp, #16]
 8005f10:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8005f14:	44b6      	add	lr, r6
 8005f16:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 8005f1a:	f10e 0601 	add.w	r6, lr, #1
 8005f1e:	9609      	str	r6, [sp, #36]	; 0x24
 8005f20:	2e00      	cmp	r6, #0
 8005f22:	f340 8359 	ble.w	80065d8 <_dtoa_r+0xd0c>
 8005f26:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005f28:	2e0e      	cmp	r6, #14
 8005f2a:	bf8c      	ite	hi
 8005f2c:	2500      	movhi	r5, #0
 8005f2e:	f005 0501 	andls.w	r5, r5, #1
 8005f32:	4637      	mov	r7, r6
 8005f34:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005f36:	2f17      	cmp	r7, #23
 8005f38:	f04f 0100 	mov.w	r1, #0
 8005f3c:	6071      	str	r1, [r6, #4]
 8005f3e:	d909      	bls.n	8005f54 <_dtoa_r+0x688>
 8005f40:	2201      	movs	r2, #1
 8005f42:	2304      	movs	r3, #4
 8005f44:	005b      	lsls	r3, r3, #1
 8005f46:	4611      	mov	r1, r2
 8005f48:	f103 0014 	add.w	r0, r3, #20
 8005f4c:	3201      	adds	r2, #1
 8005f4e:	42b8      	cmp	r0, r7
 8005f50:	d9f8      	bls.n	8005f44 <_dtoa_r+0x678>
 8005f52:	6071      	str	r1, [r6, #4]
 8005f54:	4620      	mov	r0, r4
 8005f56:	f001 f835 	bl	8006fc4 <_Balloc>
 8005f5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f5c:	6030      	str	r0, [r6, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	9308      	str	r3, [sp, #32]
 8005f62:	2d00      	cmp	r5, #0
 8005f64:	f43f ade5 	beq.w	8005b32 <_dtoa_r+0x266>
 8005f68:	9e04      	ldr	r6, [sp, #16]
 8005f6a:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8005f6e:	2e00      	cmp	r6, #0
 8005f70:	f340 81ab 	ble.w	80062ca <_dtoa_r+0x9fe>
 8005f74:	f006 020f 	and.w	r2, r6, #15
 8005f78:	f24a 33d0 	movw	r3, #41936	; 0xa3d0
 8005f7c:	1135      	asrs	r5, r6, #4
 8005f7e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f86:	06e9      	lsls	r1, r5, #27
 8005f88:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005f8c:	f140 818f 	bpl.w	80062ae <_dtoa_r+0x9e2>
 8005f90:	f24a 43c0 	movw	r3, #42176	; 0xa4c0
 8005f94:	4650      	mov	r0, sl
 8005f96:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f9a:	4659      	mov	r1, fp
 8005f9c:	f005 050f 	and.w	r5, r5, #15
 8005fa0:	f04f 0803 	mov.w	r8, #3
 8005fa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005fa8:	f003 fcba 	bl	8009920 <__aeabi_ddiv>
 8005fac:	4682      	mov	sl, r0
 8005fae:	468b      	mov	fp, r1
 8005fb0:	b19d      	cbz	r5, 8005fda <_dtoa_r+0x70e>
 8005fb2:	f24a 49c0 	movw	r9, #42176	; 0xa4c0
 8005fb6:	f6c0 0900 	movt	r9, #2048	; 0x800
 8005fba:	07ea      	lsls	r2, r5, #31
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	4639      	mov	r1, r7
 8005fc0:	d507      	bpl.n	8005fd2 <_dtoa_r+0x706>
 8005fc2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005fc6:	f108 0801 	add.w	r8, r8, #1
 8005fca:	f003 fb7f 	bl	80096cc <__aeabi_dmul>
 8005fce:	4606      	mov	r6, r0
 8005fd0:	460f      	mov	r7, r1
 8005fd2:	106d      	asrs	r5, r5, #1
 8005fd4:	f109 0908 	add.w	r9, r9, #8
 8005fd8:	d1ef      	bne.n	8005fba <_dtoa_r+0x6ee>
 8005fda:	4632      	mov	r2, r6
 8005fdc:	463b      	mov	r3, r7
 8005fde:	4650      	mov	r0, sl
 8005fe0:	4659      	mov	r1, fp
 8005fe2:	f003 fc9d 	bl	8009920 <__aeabi_ddiv>
 8005fe6:	4606      	mov	r6, r0
 8005fe8:	460f      	mov	r7, r1
 8005fea:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8005fec:	b150      	cbz	r0, 8006004 <_dtoa_r+0x738>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	4639      	mov	r1, r7
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8005ffa:	f003 fdd9 	bl	8009bb0 <__aeabi_dcmplt>
 8005ffe:	2800      	cmp	r0, #0
 8006000:	f040 8315 	bne.w	800662e <_dtoa_r+0xd62>
 8006004:	4640      	mov	r0, r8
 8006006:	f003 fafb 	bl	8009600 <__aeabi_i2d>
 800600a:	4632      	mov	r2, r6
 800600c:	463b      	mov	r3, r7
 800600e:	f003 fb5d 	bl	80096cc <__aeabi_dmul>
 8006012:	2300      	movs	r3, #0
 8006014:	2200      	movs	r2, #0
 8006016:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800601a:	f003 f9a5 	bl	8009368 <__adddf3>
 800601e:	4680      	mov	r8, r0
 8006020:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006022:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006026:	2800      	cmp	r0, #0
 8006028:	f000 80c9 	beq.w	80061be <_dtoa_r+0x8f2>
 800602c:	9904      	ldr	r1, [sp, #16]
 800602e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8006032:	9116      	str	r1, [sp, #88]	; 0x58
 8006034:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006036:	2a00      	cmp	r2, #0
 8006038:	f000 8179 	beq.w	800632e <_dtoa_r+0xa62>
 800603c:	f24a 33d0 	movw	r3, #41936	; 0xa3d0
 8006040:	9a08      	ldr	r2, [sp, #32]
 8006042:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006046:	2100      	movs	r1, #0
 8006048:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800604c:	2000      	movs	r0, #0
 800604e:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8006052:	1c55      	adds	r5, r2, #1
 8006054:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006058:	f8cd c008 	str.w	ip, [sp, #8]
 800605c:	f003 fc60 	bl	8009920 <__aeabi_ddiv>
 8006060:	4642      	mov	r2, r8
 8006062:	464b      	mov	r3, r9
 8006064:	f003 f97e 	bl	8009364 <__aeabi_dsub>
 8006068:	4682      	mov	sl, r0
 800606a:	468b      	mov	fp, r1
 800606c:	4630      	mov	r0, r6
 800606e:	4639      	mov	r1, r7
 8006070:	f003 fdc6 	bl	8009c00 <__aeabi_d2iz>
 8006074:	4680      	mov	r8, r0
 8006076:	f003 fac3 	bl	8009600 <__aeabi_i2d>
 800607a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800607e:	fa5f f888 	uxtb.w	r8, r8
 8006082:	4602      	mov	r2, r0
 8006084:	460b      	mov	r3, r1
 8006086:	4630      	mov	r0, r6
 8006088:	4639      	mov	r1, r7
 800608a:	f003 f96b 	bl	8009364 <__aeabi_dsub>
 800608e:	f8dd e020 	ldr.w	lr, [sp, #32]
 8006092:	f88e 8000 	strb.w	r8, [lr]
 8006096:	4606      	mov	r6, r0
 8006098:	460f      	mov	r7, r1
 800609a:	4650      	mov	r0, sl
 800609c:	4659      	mov	r1, fp
 800609e:	4632      	mov	r2, r6
 80060a0:	463b      	mov	r3, r7
 80060a2:	f003 fda3 	bl	8009bec <__aeabi_dcmpgt>
 80060a6:	2800      	cmp	r0, #0
 80060a8:	f040 83c2 	bne.w	8006830 <_dtoa_r+0xf64>
 80060ac:	2100      	movs	r1, #0
 80060ae:	4632      	mov	r2, r6
 80060b0:	463b      	mov	r3, r7
 80060b2:	2000      	movs	r0, #0
 80060b4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80060b8:	f003 f954 	bl	8009364 <__aeabi_dsub>
 80060bc:	4602      	mov	r2, r0
 80060be:	460b      	mov	r3, r1
 80060c0:	4650      	mov	r0, sl
 80060c2:	4659      	mov	r1, fp
 80060c4:	f003 fd92 	bl	8009bec <__aeabi_dcmpgt>
 80060c8:	f8dd c008 	ldr.w	ip, [sp, #8]
 80060cc:	2800      	cmp	r0, #0
 80060ce:	f040 8314 	bne.w	80066fa <_dtoa_r+0xe2e>
 80060d2:	f1bc 0f01 	cmp.w	ip, #1
 80060d6:	f340 80f5 	ble.w	80062c4 <_dtoa_r+0x9f8>
 80060da:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060de:	9417      	str	r4, [sp, #92]	; 0x5c
 80060e0:	44e1      	add	r9, ip
 80060e2:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 80060e6:	46a9      	mov	r9, r5
 80060e8:	e010      	b.n	800610c <_dtoa_r+0x840>
 80060ea:	2100      	movs	r1, #0
 80060ec:	2000      	movs	r0, #0
 80060ee:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80060f2:	f003 f937 	bl	8009364 <__aeabi_dsub>
 80060f6:	4652      	mov	r2, sl
 80060f8:	465b      	mov	r3, fp
 80060fa:	f003 fd59 	bl	8009bb0 <__aeabi_dcmplt>
 80060fe:	2800      	cmp	r0, #0
 8006100:	f040 82f9 	bne.w	80066f6 <_dtoa_r+0xe2a>
 8006104:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006106:	4581      	cmp	r9, r0
 8006108:	f000 80db 	beq.w	80062c2 <_dtoa_r+0x9f6>
 800610c:	2300      	movs	r3, #0
 800610e:	4650      	mov	r0, sl
 8006110:	4659      	mov	r1, fp
 8006112:	2200      	movs	r2, #0
 8006114:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006118:	f003 fad8 	bl	80096cc <__aeabi_dmul>
 800611c:	2300      	movs	r3, #0
 800611e:	2200      	movs	r2, #0
 8006120:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8006124:	4682      	mov	sl, r0
 8006126:	468b      	mov	fp, r1
 8006128:	4630      	mov	r0, r6
 800612a:	4639      	mov	r1, r7
 800612c:	f003 face 	bl	80096cc <__aeabi_dmul>
 8006130:	460d      	mov	r5, r1
 8006132:	4604      	mov	r4, r0
 8006134:	f003 fd64 	bl	8009c00 <__aeabi_d2iz>
 8006138:	4680      	mov	r8, r0
 800613a:	f003 fa61 	bl	8009600 <__aeabi_i2d>
 800613e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006142:	fa5f f888 	uxtb.w	r8, r8
 8006146:	4602      	mov	r2, r0
 8006148:	460b      	mov	r3, r1
 800614a:	4620      	mov	r0, r4
 800614c:	4629      	mov	r1, r5
 800614e:	f003 f909 	bl	8009364 <__aeabi_dsub>
 8006152:	4652      	mov	r2, sl
 8006154:	465b      	mov	r3, fp
 8006156:	f809 8b01 	strb.w	r8, [r9], #1
 800615a:	4606      	mov	r6, r0
 800615c:	460f      	mov	r7, r1
 800615e:	f003 fd27 	bl	8009bb0 <__aeabi_dcmplt>
 8006162:	4632      	mov	r2, r6
 8006164:	463b      	mov	r3, r7
 8006166:	2800      	cmp	r0, #0
 8006168:	d0bf      	beq.n	80060ea <_dtoa_r+0x81e>
 800616a:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800616c:	464d      	mov	r5, r9
 800616e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8006170:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006174:	9604      	str	r6, [sp, #16]
 8006176:	9508      	str	r5, [sp, #32]
 8006178:	e658      	b.n	8005e2c <_dtoa_r+0x560>
 800617a:	2600      	movs	r6, #0
 800617c:	960d      	str	r6, [sp, #52]	; 0x34
 800617e:	9825      	ldr	r0, [sp, #148]	; 0x94
 8006180:	2800      	cmp	r0, #0
 8006182:	f340 8233 	ble.w	80065ec <_dtoa_r+0xd20>
 8006186:	280e      	cmp	r0, #14
 8006188:	bf8c      	ite	hi
 800618a:	2500      	movhi	r5, #0
 800618c:	f005 0501 	andls.w	r5, r5, #1
 8006190:	4607      	mov	r7, r0
 8006192:	9014      	str	r0, [sp, #80]	; 0x50
 8006194:	9009      	str	r0, [sp, #36]	; 0x24
 8006196:	e6cd      	b.n	8005f34 <_dtoa_r+0x668>
 8006198:	2601      	movs	r6, #1
 800619a:	960d      	str	r6, [sp, #52]	; 0x34
 800619c:	e7ef      	b.n	800617e <_dtoa_r+0x8b2>
 800619e:	4640      	mov	r0, r8
 80061a0:	f003 fa2e 	bl	8009600 <__aeabi_i2d>
 80061a4:	4632      	mov	r2, r6
 80061a6:	463b      	mov	r3, r7
 80061a8:	f003 fa90 	bl	80096cc <__aeabi_dmul>
 80061ac:	2300      	movs	r3, #0
 80061ae:	2200      	movs	r2, #0
 80061b0:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80061b4:	f003 f8d8 	bl	8009368 <__adddf3>
 80061b8:	4680      	mov	r8, r0
 80061ba:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80061be:	2300      	movs	r3, #0
 80061c0:	4630      	mov	r0, r6
 80061c2:	2200      	movs	r2, #0
 80061c4:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80061c8:	4639      	mov	r1, r7
 80061ca:	f003 f8cb 	bl	8009364 <__aeabi_dsub>
 80061ce:	4642      	mov	r2, r8
 80061d0:	464b      	mov	r3, r9
 80061d2:	4682      	mov	sl, r0
 80061d4:	468b      	mov	fp, r1
 80061d6:	f003 fd09 	bl	8009bec <__aeabi_dcmpgt>
 80061da:	4606      	mov	r6, r0
 80061dc:	2800      	cmp	r0, #0
 80061de:	f040 80a3 	bne.w	8006328 <_dtoa_r+0xa5c>
 80061e2:	4642      	mov	r2, r8
 80061e4:	4650      	mov	r0, sl
 80061e6:	4659      	mov	r1, fp
 80061e8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80061ec:	f003 fce0 	bl	8009bb0 <__aeabi_dcmplt>
 80061f0:	2800      	cmp	r0, #0
 80061f2:	d067      	beq.n	80062c4 <_dtoa_r+0x9f8>
 80061f4:	46b0      	mov	r8, r6
 80061f6:	9925      	ldr	r1, [sp, #148]	; 0x94
 80061f8:	2500      	movs	r5, #0
 80061fa:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80061fe:	43c9      	mvns	r1, r1
 8006200:	9104      	str	r1, [sp, #16]
 8006202:	e603      	b.n	8005e0c <_dtoa_r+0x540>
 8006204:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006206:	2800      	cmp	r0, #0
 8006208:	f040 8164 	bne.w	80064d4 <_dtoa_r+0xc08>
 800620c:	2500      	movs	r5, #0
 800620e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8006212:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006216:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800621a:	e002      	b.n	8006222 <_dtoa_r+0x956>
 800621c:	f000 ff24 	bl	8007068 <__multadd>
 8006220:	4681      	mov	r9, r0
 8006222:	4631      	mov	r1, r6
 8006224:	4648      	mov	r0, r9
 8006226:	f7ff faab 	bl	8005780 <quorem>
 800622a:	4649      	mov	r1, r9
 800622c:	220a      	movs	r2, #10
 800622e:	2300      	movs	r3, #0
 8006230:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8006234:	f80b 7005 	strb.w	r7, [fp, r5]
 8006238:	3501      	adds	r5, #1
 800623a:	4620      	mov	r0, r4
 800623c:	4555      	cmp	r5, sl
 800623e:	dbed      	blt.n	800621c <_dtoa_r+0x950>
 8006240:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006244:	461d      	mov	r5, r3
 8006246:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006248:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800624c:	2801      	cmp	r0, #1
 800624e:	bfac      	ite	ge
 8006250:	4483      	addge	fp, r0
 8006252:	f10b 0b01 	addlt.w	fp, fp, #1
 8006256:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006258:	2201      	movs	r2, #1
 800625a:	4620      	mov	r0, r4
 800625c:	f001 f8e6 	bl	800742c <__lshift>
 8006260:	4631      	mov	r1, r6
 8006262:	900b      	str	r0, [sp, #44]	; 0x2c
 8006264:	f001 f93e 	bl	80074e4 <__mcmp>
 8006268:	2800      	cmp	r0, #0
 800626a:	f340 826f 	ble.w	800674c <_dtoa_r+0xe80>
 800626e:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 8006272:	9908      	ldr	r1, [sp, #32]
 8006274:	e005      	b.n	8006282 <_dtoa_r+0x9b6>
 8006276:	428b      	cmp	r3, r1
 8006278:	f000 8228 	beq.w	80066cc <_dtoa_r+0xe00>
 800627c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006280:	469b      	mov	fp, r3
 8006282:	2a39      	cmp	r2, #57	; 0x39
 8006284:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006288:	d0f5      	beq.n	8006276 <_dtoa_r+0x9aa>
 800628a:	3201      	adds	r2, #1
 800628c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006290:	701a      	strb	r2, [r3, #0]
 8006292:	f8cd b020 	str.w	fp, [sp, #32]
 8006296:	e5b9      	b.n	8005e0c <_dtoa_r+0x540>
 8006298:	231c      	movs	r3, #28
 800629a:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800629e:	441d      	add	r5, r3
 80062a0:	9806      	ldr	r0, [sp, #24]
 80062a2:	449e      	add	lr, r3
 80062a4:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 80062a8:	4418      	add	r0, r3
 80062aa:	9006      	str	r0, [sp, #24]
 80062ac:	e56f      	b.n	8005d8e <_dtoa_r+0x4c2>
 80062ae:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 80062b2:	f04f 0802 	mov.w	r8, #2
 80062b6:	e67b      	b.n	8005fb0 <_dtoa_r+0x6e4>
 80062b8:	4629      	mov	r1, r5
 80062ba:	4620      	mov	r0, r4
 80062bc:	f000 feb8 	bl	8007030 <_Bfree>
 80062c0:	e5b0      	b.n	8005e24 <_dtoa_r+0x558>
 80062c2:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80062c4:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 80062c8:	e433      	b.n	8005b32 <_dtoa_r+0x266>
 80062ca:	9e04      	ldr	r6, [sp, #16]
 80062cc:	4275      	negs	r5, r6
 80062ce:	2d00      	cmp	r5, #0
 80062d0:	f000 819d 	beq.w	800660e <_dtoa_r+0xd42>
 80062d4:	f005 020f 	and.w	r2, r5, #15
 80062d8:	f24a 33d0 	movw	r3, #41936	; 0xa3d0
 80062dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80062e0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80062e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80062e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ec:	f003 f9ee 	bl	80096cc <__aeabi_dmul>
 80062f0:	112d      	asrs	r5, r5, #4
 80062f2:	4606      	mov	r6, r0
 80062f4:	460f      	mov	r7, r1
 80062f6:	f000 8297 	beq.w	8006828 <_dtoa_r+0xf5c>
 80062fa:	f24a 49c0 	movw	r9, #42176	; 0xa4c0
 80062fe:	f04f 0802 	mov.w	r8, #2
 8006302:	f6c0 0900 	movt	r9, #2048	; 0x800
 8006306:	07eb      	lsls	r3, r5, #31
 8006308:	4630      	mov	r0, r6
 800630a:	4639      	mov	r1, r7
 800630c:	d507      	bpl.n	800631e <_dtoa_r+0xa52>
 800630e:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006312:	f108 0801 	add.w	r8, r8, #1
 8006316:	f003 f9d9 	bl	80096cc <__aeabi_dmul>
 800631a:	4606      	mov	r6, r0
 800631c:	460f      	mov	r7, r1
 800631e:	106d      	asrs	r5, r5, #1
 8006320:	f109 0908 	add.w	r9, r9, #8
 8006324:	d1ef      	bne.n	8006306 <_dtoa_r+0xa3a>
 8006326:	e660      	b.n	8005fea <_dtoa_r+0x71e>
 8006328:	2600      	movs	r6, #0
 800632a:	46b0      	mov	r8, r6
 800632c:	e562      	b.n	8005df4 <_dtoa_r+0x528>
 800632e:	f10c 3bff 	add.w	fp, ip, #4294967295
 8006332:	f24a 31d0 	movw	r1, #41936	; 0xa3d0
 8006336:	f6c0 0100 	movt	r1, #2048	; 0x800
 800633a:	9808      	ldr	r0, [sp, #32]
 800633c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006340:	4642      	mov	r2, r8
 8006342:	464b      	mov	r3, r9
 8006344:	f100 0a01 	add.w	sl, r0, #1
 8006348:	e9d1 0100 	ldrd	r0, r1, [r1]
 800634c:	f8cd c008 	str.w	ip, [sp, #8]
 8006350:	f003 f9bc 	bl	80096cc <__aeabi_dmul>
 8006354:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006358:	4639      	mov	r1, r7
 800635a:	4630      	mov	r0, r6
 800635c:	f003 fc50 	bl	8009c00 <__aeabi_d2iz>
 8006360:	4605      	mov	r5, r0
 8006362:	f003 f94d 	bl	8009600 <__aeabi_i2d>
 8006366:	3530      	adds	r5, #48	; 0x30
 8006368:	4602      	mov	r2, r0
 800636a:	460b      	mov	r3, r1
 800636c:	4630      	mov	r0, r6
 800636e:	4639      	mov	r1, r7
 8006370:	f002 fff8 	bl	8009364 <__aeabi_dsub>
 8006374:	460f      	mov	r7, r1
 8006376:	9908      	ldr	r1, [sp, #32]
 8006378:	4606      	mov	r6, r0
 800637a:	700d      	strb	r5, [r1, #0]
 800637c:	f8dd c008 	ldr.w	ip, [sp, #8]
 8006380:	f1bc 0f01 	cmp.w	ip, #1
 8006384:	d022      	beq.n	80063cc <_dtoa_r+0xb00>
 8006386:	9a08      	ldr	r2, [sp, #32]
 8006388:	4630      	mov	r0, r6
 800638a:	4639      	mov	r1, r7
 800638c:	f102 39ff 	add.w	r9, r2, #4294967295
 8006390:	4615      	mov	r5, r2
 8006392:	44e1      	add	r9, ip
 8006394:	2300      	movs	r3, #0
 8006396:	2200      	movs	r2, #0
 8006398:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800639c:	f003 f996 	bl	80096cc <__aeabi_dmul>
 80063a0:	460f      	mov	r7, r1
 80063a2:	4606      	mov	r6, r0
 80063a4:	f003 fc2c 	bl	8009c00 <__aeabi_d2iz>
 80063a8:	4680      	mov	r8, r0
 80063aa:	f003 f929 	bl	8009600 <__aeabi_i2d>
 80063ae:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80063b2:	4602      	mov	r2, r0
 80063b4:	460b      	mov	r3, r1
 80063b6:	4630      	mov	r0, r6
 80063b8:	4639      	mov	r1, r7
 80063ba:	f002 ffd3 	bl	8009364 <__aeabi_dsub>
 80063be:	f805 8f01 	strb.w	r8, [r5, #1]!
 80063c2:	454d      	cmp	r5, r9
 80063c4:	d1e6      	bne.n	8006394 <_dtoa_r+0xac8>
 80063c6:	4606      	mov	r6, r0
 80063c8:	460f      	mov	r7, r1
 80063ca:	44da      	add	sl, fp
 80063cc:	2300      	movs	r3, #0
 80063ce:	2200      	movs	r2, #0
 80063d0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80063d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80063d8:	f002 ffc6 	bl	8009368 <__adddf3>
 80063dc:	4632      	mov	r2, r6
 80063de:	463b      	mov	r3, r7
 80063e0:	f003 fbe6 	bl	8009bb0 <__aeabi_dcmplt>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	f000 8154 	beq.w	8006692 <_dtoa_r+0xdc6>
 80063ea:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063ee:	4652      	mov	r2, sl
 80063f0:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 80063f4:	f8cd a020 	str.w	sl, [sp, #32]
 80063f8:	e459      	b.n	8005cae <_dtoa_r+0x3e2>
 80063fa:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80063fc:	4631      	mov	r1, r6
 80063fe:	f001 f871 	bl	80074e4 <__mcmp>
 8006402:	2800      	cmp	r0, #0
 8006404:	f6bf acd8 	bge.w	8005db8 <_dtoa_r+0x4ec>
 8006408:	f8dd e010 	ldr.w	lr, [sp, #16]
 800640c:	4620      	mov	r0, r4
 800640e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006410:	220a      	movs	r2, #10
 8006412:	2300      	movs	r3, #0
 8006414:	f10e 3eff 	add.w	lr, lr, #4294967295
 8006418:	f8cd e010 	str.w	lr, [sp, #16]
 800641c:	f000 fe24 	bl	8007068 <__multadd>
 8006420:	900b      	str	r0, [sp, #44]	; 0x2c
 8006422:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006424:	2800      	cmp	r0, #0
 8006426:	d141      	bne.n	80064ac <_dtoa_r+0xbe0>
 8006428:	9914      	ldr	r1, [sp, #80]	; 0x50
 800642a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800642c:	2900      	cmp	r1, #0
 800642e:	dc03      	bgt.n	8006438 <_dtoa_r+0xb6c>
 8006430:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006432:	2a02      	cmp	r2, #2
 8006434:	f300 8207 	bgt.w	8006846 <_dtoa_r+0xf7a>
 8006438:	9309      	str	r3, [sp, #36]	; 0x24
 800643a:	e6e7      	b.n	800620c <_dtoa_r+0x940>
 800643c:	6933      	ldr	r3, [r6, #16]
 800643e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006442:	6918      	ldr	r0, [r3, #16]
 8006444:	f000 fea2 	bl	800718c <__hi0bits>
 8006448:	f1c0 0020 	rsb	r0, r0, #32
 800644c:	e48b      	b.n	8005d66 <_dtoa_r+0x49a>
 800644e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006450:	2e00      	cmp	r6, #0
 8006452:	f040 818b 	bne.w	800676c <_dtoa_r+0xea0>
 8006456:	2300      	movs	r3, #0
 8006458:	2200      	movs	r2, #0
 800645a:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800645e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006462:	f003 f933 	bl	80096cc <__aeabi_dmul>
 8006466:	4652      	mov	r2, sl
 8006468:	465b      	mov	r3, fp
 800646a:	f003 fbb5 	bl	8009bd8 <__aeabi_dcmpge>
 800646e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006470:	46b0      	mov	r8, r6
 8006472:	2800      	cmp	r0, #0
 8006474:	f47f aebf 	bne.w	80061f6 <_dtoa_r+0x92a>
 8006478:	e4bc      	b.n	8005df4 <_dtoa_r+0x528>
 800647a:	f1ba 0f00 	cmp.w	sl, #0
 800647e:	f47f ac6c 	bne.w	8005d5a <_dtoa_r+0x48e>
 8006482:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006486:	4657      	mov	r7, sl
 8006488:	2b00      	cmp	r3, #0
 800648a:	f47f ac67 	bne.w	8005d5c <_dtoa_r+0x490>
 800648e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8006492:	0d3f      	lsrs	r7, r7, #20
 8006494:	053f      	lsls	r7, r7, #20
 8006496:	2f00      	cmp	r7, #0
 8006498:	f43f ac60 	beq.w	8005d5c <_dtoa_r+0x490>
 800649c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800649e:	2701      	movs	r7, #1
 80064a0:	9b06      	ldr	r3, [sp, #24]
 80064a2:	3201      	adds	r2, #1
 80064a4:	920a      	str	r2, [sp, #40]	; 0x28
 80064a6:	3301      	adds	r3, #1
 80064a8:	9306      	str	r3, [sp, #24]
 80064aa:	e457      	b.n	8005d5c <_dtoa_r+0x490>
 80064ac:	2300      	movs	r3, #0
 80064ae:	4641      	mov	r1, r8
 80064b0:	220a      	movs	r2, #10
 80064b2:	4620      	mov	r0, r4
 80064b4:	f000 fdd8 	bl	8007068 <__multadd>
 80064b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80064ba:	9924      	ldr	r1, [sp, #144]	; 0x90
 80064bc:	2a00      	cmp	r2, #0
 80064be:	bfcc      	ite	gt
 80064c0:	2300      	movgt	r3, #0
 80064c2:	2301      	movle	r3, #1
 80064c4:	2902      	cmp	r1, #2
 80064c6:	bfd8      	it	le
 80064c8:	2300      	movle	r3, #0
 80064ca:	4680      	mov	r8, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f040 81b6 	bne.w	800683e <_dtoa_r+0xf72>
 80064d2:	9209      	str	r2, [sp, #36]	; 0x24
 80064d4:	2d00      	cmp	r5, #0
 80064d6:	dd05      	ble.n	80064e4 <_dtoa_r+0xc18>
 80064d8:	4641      	mov	r1, r8
 80064da:	462a      	mov	r2, r5
 80064dc:	4620      	mov	r0, r4
 80064de:	f000 ffa5 	bl	800742c <__lshift>
 80064e2:	4680      	mov	r8, r0
 80064e4:	46c4      	mov	ip, r8
 80064e6:	2f00      	cmp	r7, #0
 80064e8:	f040 8153 	bne.w	8006792 <_dtoa_r+0xec6>
 80064ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064ee:	f00a 0301 	and.w	r3, sl, #1
 80064f2:	9a08      	ldr	r2, [sp, #32]
 80064f4:	4637      	mov	r7, r6
 80064f6:	9808      	ldr	r0, [sp, #32]
 80064f8:	46e1      	mov	r9, ip
 80064fa:	440a      	add	r2, r1
 80064fc:	9309      	str	r3, [sp, #36]	; 0x24
 80064fe:	920a      	str	r2, [sp, #40]	; 0x28
 8006500:	1c45      	adds	r5, r0, #1
 8006502:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006504:	e00a      	b.n	800651c <_dtoa_r+0xc50>
 8006506:	f000 fdaf 	bl	8007068 <__multadd>
 800650a:	4649      	mov	r1, r9
 800650c:	220a      	movs	r2, #10
 800650e:	2300      	movs	r3, #0
 8006510:	4680      	mov	r8, r0
 8006512:	4620      	mov	r0, r4
 8006514:	f000 fda8 	bl	8007068 <__multadd>
 8006518:	4681      	mov	r9, r0
 800651a:	3501      	adds	r5, #1
 800651c:	4639      	mov	r1, r7
 800651e:	4630      	mov	r0, r6
 8006520:	f7ff f92e 	bl	8005780 <quorem>
 8006524:	4641      	mov	r1, r8
 8006526:	4682      	mov	sl, r0
 8006528:	4630      	mov	r0, r6
 800652a:	f000 ffdb 	bl	80074e4 <__mcmp>
 800652e:	464a      	mov	r2, r9
 8006530:	4639      	mov	r1, r7
 8006532:	4683      	mov	fp, r0
 8006534:	4620      	mov	r0, r4
 8006536:	f000 fff7 	bl	8007528 <__mdiff>
 800653a:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 800653e:	9205      	str	r2, [sp, #20]
 8006540:	f105 3eff 	add.w	lr, r5, #4294967295
 8006544:	f8cd e018 	str.w	lr, [sp, #24]
 8006548:	68c2      	ldr	r2, [r0, #12]
 800654a:	4603      	mov	r3, r0
 800654c:	2a00      	cmp	r2, #0
 800654e:	d13e      	bne.n	80065ce <_dtoa_r+0xd02>
 8006550:	4619      	mov	r1, r3
 8006552:	4630      	mov	r0, r6
 8006554:	9302      	str	r3, [sp, #8]
 8006556:	f000 ffc5 	bl	80074e4 <__mcmp>
 800655a:	9b02      	ldr	r3, [sp, #8]
 800655c:	4602      	mov	r2, r0
 800655e:	4620      	mov	r0, r4
 8006560:	4619      	mov	r1, r3
 8006562:	9202      	str	r2, [sp, #8]
 8006564:	f000 fd64 	bl	8007030 <_Bfree>
 8006568:	9a02      	ldr	r2, [sp, #8]
 800656a:	9824      	ldr	r0, [sp, #144]	; 0x90
 800656c:	4310      	orrs	r0, r2
 800656e:	d103      	bne.n	8006578 <_dtoa_r+0xcac>
 8006570:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006572:	2900      	cmp	r1, #0
 8006574:	f000 814a 	beq.w	800680c <_dtoa_r+0xf40>
 8006578:	f1bb 0f00 	cmp.w	fp, #0
 800657c:	f2c0 80c3 	blt.w	8006706 <_dtoa_r+0xe3a>
 8006580:	9924      	ldr	r1, [sp, #144]	; 0x90
 8006582:	ea5b 0101 	orrs.w	r1, fp, r1
 8006586:	d103      	bne.n	8006590 <_dtoa_r+0xcc4>
 8006588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800658a:	2b00      	cmp	r3, #0
 800658c:	f000 80bb 	beq.w	8006706 <_dtoa_r+0xe3a>
 8006590:	2a00      	cmp	r2, #0
 8006592:	f300 811b 	bgt.w	80067cc <_dtoa_r+0xf00>
 8006596:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006598:	46ab      	mov	fp, r5
 800659a:	9a05      	ldr	r2, [sp, #20]
 800659c:	429d      	cmp	r5, r3
 800659e:	f805 2c01 	strb.w	r2, [r5, #-1]
 80065a2:	f000 8124 	beq.w	80067ee <_dtoa_r+0xf22>
 80065a6:	4631      	mov	r1, r6
 80065a8:	220a      	movs	r2, #10
 80065aa:	2300      	movs	r3, #0
 80065ac:	4620      	mov	r0, r4
 80065ae:	f000 fd5b 	bl	8007068 <__multadd>
 80065b2:	45c8      	cmp	r8, r9
 80065b4:	4641      	mov	r1, r8
 80065b6:	f04f 020a 	mov.w	r2, #10
 80065ba:	f04f 0300 	mov.w	r3, #0
 80065be:	4606      	mov	r6, r0
 80065c0:	4620      	mov	r0, r4
 80065c2:	d1a0      	bne.n	8006506 <_dtoa_r+0xc3a>
 80065c4:	f000 fd50 	bl	8007068 <__multadd>
 80065c8:	4680      	mov	r8, r0
 80065ca:	4681      	mov	r9, r0
 80065cc:	e7a5      	b.n	800651a <_dtoa_r+0xc4e>
 80065ce:	2201      	movs	r2, #1
 80065d0:	e7c5      	b.n	800655e <_dtoa_r+0xc92>
 80065d2:	2601      	movs	r6, #1
 80065d4:	960d      	str	r6, [sp, #52]	; 0x34
 80065d6:	e49a      	b.n	8005f0e <_dtoa_r+0x642>
 80065d8:	2e0e      	cmp	r6, #14
 80065da:	bf8c      	ite	hi
 80065dc:	2200      	movhi	r2, #0
 80065de:	2201      	movls	r2, #1
 80065e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80065e2:	2300      	movs	r3, #0
 80065e4:	4015      	ands	r5, r2
 80065e6:	4619      	mov	r1, r3
 80065e8:	6073      	str	r3, [r6, #4]
 80065ea:	e4b3      	b.n	8005f54 <_dtoa_r+0x688>
 80065ec:	2201      	movs	r2, #1
 80065ee:	9225      	str	r2, [sp, #148]	; 0x94
 80065f0:	9214      	str	r2, [sp, #80]	; 0x50
 80065f2:	9209      	str	r2, [sp, #36]	; 0x24
 80065f4:	e7f4      	b.n	80065e0 <_dtoa_r+0xd14>
 80065f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065f8:	4620      	mov	r0, r4
 80065fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065fc:	f000 feba 	bl	8007374 <__pow5mult>
 8006600:	900b      	str	r0, [sp, #44]	; 0x2c
 8006602:	f7ff bb98 	b.w	8005d36 <_dtoa_r+0x46a>
 8006606:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800660a:	9508      	str	r5, [sp, #32]
 800660c:	e40e      	b.n	8005e2c <_dtoa_r+0x560>
 800660e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8006612:	f04f 0802 	mov.w	r8, #2
 8006616:	e4e8      	b.n	8005fea <_dtoa_r+0x71e>
 8006618:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800661a:	2130      	movs	r1, #48	; 0x30
 800661c:	9208      	str	r2, [sp, #32]
 800661e:	2231      	movs	r2, #49	; 0x31
 8006620:	3601      	adds	r6, #1
 8006622:	f889 1000 	strb.w	r1, [r9]
 8006626:	9604      	str	r6, [sp, #16]
 8006628:	701a      	strb	r2, [r3, #0]
 800662a:	f7ff bbff 	b.w	8005e2c <_dtoa_r+0x560>
 800662e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006630:	2900      	cmp	r1, #0
 8006632:	f43f adb4 	beq.w	800619e <_dtoa_r+0x8d2>
 8006636:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006638:	2a00      	cmp	r2, #0
 800663a:	f77f ae43 	ble.w	80062c4 <_dtoa_r+0x9f8>
 800663e:	2300      	movs	r3, #0
 8006640:	2200      	movs	r2, #0
 8006642:	4630      	mov	r0, r6
 8006644:	4639      	mov	r1, r7
 8006646:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800664a:	f003 f83f 	bl	80096cc <__aeabi_dmul>
 800664e:	9b04      	ldr	r3, [sp, #16]
 8006650:	3b01      	subs	r3, #1
 8006652:	9316      	str	r3, [sp, #88]	; 0x58
 8006654:	4606      	mov	r6, r0
 8006656:	f108 0001 	add.w	r0, r8, #1
 800665a:	460f      	mov	r7, r1
 800665c:	f002 ffd0 	bl	8009600 <__aeabi_i2d>
 8006660:	4602      	mov	r2, r0
 8006662:	460b      	mov	r3, r1
 8006664:	4630      	mov	r0, r6
 8006666:	4639      	mov	r1, r7
 8006668:	f003 f830 	bl	80096cc <__aeabi_dmul>
 800666c:	2300      	movs	r3, #0
 800666e:	2200      	movs	r2, #0
 8006670:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8006674:	f002 fe78 	bl	8009368 <__adddf3>
 8006678:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 800667c:	4680      	mov	r8, r0
 800667e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006682:	e4d7      	b.n	8006034 <_dtoa_r+0x768>
 8006684:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006686:	4620      	mov	r0, r4
 8006688:	f000 fe74 	bl	8007374 <__pow5mult>
 800668c:	900b      	str	r0, [sp, #44]	; 0x2c
 800668e:	f7ff bb52 	b.w	8005d36 <_dtoa_r+0x46a>
 8006692:	2100      	movs	r1, #0
 8006694:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006698:	2000      	movs	r0, #0
 800669a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800669e:	f002 fe61 	bl	8009364 <__aeabi_dsub>
 80066a2:	4632      	mov	r2, r6
 80066a4:	463b      	mov	r3, r7
 80066a6:	f003 faa1 	bl	8009bec <__aeabi_dcmpgt>
 80066aa:	2800      	cmp	r0, #0
 80066ac:	f43f ae0a 	beq.w	80062c4 <_dtoa_r+0x9f8>
 80066b0:	4653      	mov	r3, sl
 80066b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80066b6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80066ba:	2a30      	cmp	r2, #48	; 0x30
 80066bc:	d0f8      	beq.n	80066b0 <_dtoa_r+0xde4>
 80066be:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80066c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066c4:	9308      	str	r3, [sp, #32]
 80066c6:	9604      	str	r6, [sp, #16]
 80066c8:	f7ff bbb0 	b.w	8005e2c <_dtoa_r+0x560>
 80066cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066d0:	2331      	movs	r3, #49	; 0x31
 80066d2:	9904      	ldr	r1, [sp, #16]
 80066d4:	f8cd b020 	str.w	fp, [sp, #32]
 80066d8:	3101      	adds	r1, #1
 80066da:	f889 3000 	strb.w	r3, [r9]
 80066de:	9104      	str	r1, [sp, #16]
 80066e0:	f7ff bb94 	b.w	8005e0c <_dtoa_r+0x540>
 80066e4:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80066e6:	2e00      	cmp	r6, #0
 80066e8:	d069      	beq.n	80067be <_dtoa_r+0xef2>
 80066ea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80066f0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80066f2:	f7ff bbfc 	b.w	8005eee <_dtoa_r+0x622>
 80066f6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80066f8:	464d      	mov	r5, r9
 80066fa:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066fe:	462a      	mov	r2, r5
 8006700:	9508      	str	r5, [sp, #32]
 8006702:	f7ff bad4 	b.w	8005cae <_dtoa_r+0x3e2>
 8006706:	2a00      	cmp	r2, #0
 8006708:	960b      	str	r6, [sp, #44]	; 0x2c
 800670a:	46cc      	mov	ip, r9
 800670c:	463e      	mov	r6, r7
 800670e:	9f05      	ldr	r7, [sp, #20]
 8006710:	dd12      	ble.n	8006738 <_dtoa_r+0xe6c>
 8006712:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006714:	2201      	movs	r2, #1
 8006716:	4620      	mov	r0, r4
 8006718:	f8cd 9008 	str.w	r9, [sp, #8]
 800671c:	f000 fe86 	bl	800742c <__lshift>
 8006720:	4631      	mov	r1, r6
 8006722:	900b      	str	r0, [sp, #44]	; 0x2c
 8006724:	f000 fede 	bl	80074e4 <__mcmp>
 8006728:	f8dd c008 	ldr.w	ip, [sp, #8]
 800672c:	2800      	cmp	r0, #0
 800672e:	dd77      	ble.n	8006820 <_dtoa_r+0xf54>
 8006730:	2f39      	cmp	r7, #57	; 0x39
 8006732:	d062      	beq.n	80067fa <_dtoa_r+0xf2e>
 8006734:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 8006738:	9b06      	ldr	r3, [sp, #24]
 800673a:	4645      	mov	r5, r8
 800673c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006740:	46e0      	mov	r8, ip
 8006742:	1c58      	adds	r0, r3, #1
 8006744:	701f      	strb	r7, [r3, #0]
 8006746:	9008      	str	r0, [sp, #32]
 8006748:	f7ff bb60 	b.w	8005e0c <_dtoa_r+0x540>
 800674c:	d102      	bne.n	8006754 <_dtoa_r+0xe88>
 800674e:	07fb      	lsls	r3, r7, #31
 8006750:	f53f ad8d 	bmi.w	800626e <_dtoa_r+0x9a2>
 8006754:	465b      	mov	r3, fp
 8006756:	f10b 3bff 	add.w	fp, fp, #4294967295
 800675a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800675e:	2a30      	cmp	r2, #48	; 0x30
 8006760:	d0f8      	beq.n	8006754 <_dtoa_r+0xe88>
 8006762:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006766:	9308      	str	r3, [sp, #32]
 8006768:	f7ff bb50 	b.w	8005e0c <_dtoa_r+0x540>
 800676c:	2600      	movs	r6, #0
 800676e:	e541      	b.n	80061f4 <_dtoa_r+0x928>
 8006770:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006774:	4632      	mov	r2, r6
 8006776:	463b      	mov	r3, r7
 8006778:	f003 fa10 	bl	8009b9c <__aeabi_dcmpeq>
 800677c:	2800      	cmp	r0, #0
 800677e:	f43f af42 	beq.w	8006606 <_dtoa_r+0xd3a>
 8006782:	f018 0f01 	tst.w	r8, #1
 8006786:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800678a:	f43f af3e 	beq.w	800660a <_dtoa_r+0xd3e>
 800678e:	f7ff ba81 	b.w	8005c94 <_dtoa_r+0x3c8>
 8006792:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006796:	4620      	mov	r0, r4
 8006798:	f000 fc14 	bl	8006fc4 <_Balloc>
 800679c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80067a0:	f108 010c 	add.w	r1, r8, #12
 80067a4:	1c9a      	adds	r2, r3, #2
 80067a6:	0092      	lsls	r2, r2, #2
 80067a8:	4605      	mov	r5, r0
 80067aa:	300c      	adds	r0, #12
 80067ac:	f000 fbb2 	bl	8006f14 <memcpy>
 80067b0:	4620      	mov	r0, r4
 80067b2:	4629      	mov	r1, r5
 80067b4:	2201      	movs	r2, #1
 80067b6:	f000 fe39 	bl	800742c <__lshift>
 80067ba:	4684      	mov	ip, r0
 80067bc:	e696      	b.n	80064ec <_dtoa_r+0xc20>
 80067be:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80067c0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80067c2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80067c4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80067c8:	f7ff bb91 	b.w	8005eee <_dtoa_r+0x622>
 80067cc:	960b      	str	r6, [sp, #44]	; 0x2c
 80067ce:	463e      	mov	r6, r7
 80067d0:	9f05      	ldr	r7, [sp, #20]
 80067d2:	46cc      	mov	ip, r9
 80067d4:	2f39      	cmp	r7, #57	; 0x39
 80067d6:	d010      	beq.n	80067fa <_dtoa_r+0xf2e>
 80067d8:	9b06      	ldr	r3, [sp, #24]
 80067da:	3701      	adds	r7, #1
 80067dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067e0:	4645      	mov	r5, r8
 80067e2:	1c58      	adds	r0, r3, #1
 80067e4:	46e0      	mov	r8, ip
 80067e6:	701f      	strb	r7, [r3, #0]
 80067e8:	9008      	str	r0, [sp, #32]
 80067ea:	f7ff bb0f 	b.w	8005e0c <_dtoa_r+0x540>
 80067ee:	960b      	str	r6, [sp, #44]	; 0x2c
 80067f0:	4645      	mov	r5, r8
 80067f2:	463e      	mov	r6, r7
 80067f4:	46c8      	mov	r8, r9
 80067f6:	9f05      	ldr	r7, [sp, #20]
 80067f8:	e52d      	b.n	8006256 <_dtoa_r+0x98a>
 80067fa:	9b06      	ldr	r3, [sp, #24]
 80067fc:	2239      	movs	r2, #57	; 0x39
 80067fe:	4645      	mov	r5, r8
 8006800:	9908      	ldr	r1, [sp, #32]
 8006802:	46e0      	mov	r8, ip
 8006804:	f103 0b01 	add.w	fp, r3, #1
 8006808:	701a      	strb	r2, [r3, #0]
 800680a:	e53a      	b.n	8006282 <_dtoa_r+0x9b6>
 800680c:	960b      	str	r6, [sp, #44]	; 0x2c
 800680e:	463e      	mov	r6, r7
 8006810:	9f05      	ldr	r7, [sp, #20]
 8006812:	46cc      	mov	ip, r9
 8006814:	2f39      	cmp	r7, #57	; 0x39
 8006816:	d0f0      	beq.n	80067fa <_dtoa_r+0xf2e>
 8006818:	f1bb 0f00 	cmp.w	fp, #0
 800681c:	dc8a      	bgt.n	8006734 <_dtoa_r+0xe68>
 800681e:	e78b      	b.n	8006738 <_dtoa_r+0xe6c>
 8006820:	d18a      	bne.n	8006738 <_dtoa_r+0xe6c>
 8006822:	07fa      	lsls	r2, r7, #31
 8006824:	d588      	bpl.n	8006738 <_dtoa_r+0xe6c>
 8006826:	e783      	b.n	8006730 <_dtoa_r+0xe64>
 8006828:	f04f 0802 	mov.w	r8, #2
 800682c:	f7ff bbdd 	b.w	8005fea <_dtoa_r+0x71e>
 8006830:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8006832:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006836:	9508      	str	r5, [sp, #32]
 8006838:	9604      	str	r6, [sp, #16]
 800683a:	f7ff baf7 	b.w	8005e2c <_dtoa_r+0x560>
 800683e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006840:	9209      	str	r2, [sp, #36]	; 0x24
 8006842:	f7ff bac5 	b.w	8005dd0 <_dtoa_r+0x504>
 8006846:	9309      	str	r3, [sp, #36]	; 0x24
 8006848:	f7ff bac2 	b.w	8005dd0 <_dtoa_r+0x504>
 800684c:	f43f aa9f 	beq.w	8005d8e <_dtoa_r+0x4c2>
 8006850:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8006854:	e521      	b.n	800629a <_dtoa_r+0x9ce>
 8006856:	bf00      	nop

08006858 <_setlocale_r>:
 8006858:	b510      	push	{r4, lr}
 800685a:	4614      	mov	r4, r2
 800685c:	b13a      	cbz	r2, 800686e <_setlocale_r+0x16>
 800685e:	f24a 71c8 	movw	r1, #42952	; 0xa7c8
 8006862:	4610      	mov	r0, r2
 8006864:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006868:	f001 f884 	bl	8007974 <strcmp>
 800686c:	b920      	cbnz	r0, 8006878 <_setlocale_r+0x20>
 800686e:	f24a 7070 	movw	r0, #42864	; 0xa770
 8006872:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006876:	bd10      	pop	{r4, pc}
 8006878:	f24a 7170 	movw	r1, #42864	; 0xa770
 800687c:	4620      	mov	r0, r4
 800687e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006882:	f001 f877 	bl	8007974 <strcmp>
 8006886:	2800      	cmp	r0, #0
 8006888:	d0f1      	beq.n	800686e <_setlocale_r+0x16>
 800688a:	f24a 5168 	movw	r1, #42344	; 0xa568
 800688e:	4620      	mov	r0, r4
 8006890:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006894:	f001 f86e 	bl	8007974 <strcmp>
 8006898:	f24a 7370 	movw	r3, #42864	; 0xa770
 800689c:	f6c0 0300 	movt	r3, #2048	; 0x800
 80068a0:	2800      	cmp	r0, #0
 80068a2:	bf0c      	ite	eq
 80068a4:	4618      	moveq	r0, r3
 80068a6:	2000      	movne	r0, #0
 80068a8:	bd10      	pop	{r4, pc}
 80068aa:	bf00      	nop

080068ac <__locale_charset>:
 80068ac:	f240 00f4 	movw	r0, #244	; 0xf4
 80068b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80068b4:	4770      	bx	lr
 80068b6:	bf00      	nop

080068b8 <__locale_mb_cur_max>:
 80068b8:	f240 03f4 	movw	r3, #244	; 0xf4
 80068bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80068c0:	6a18      	ldr	r0, [r3, #32]
 80068c2:	4770      	bx	lr

080068c4 <__locale_msgcharset>:
 80068c4:	4800      	ldr	r0, [pc, #0]	; (80068c8 <__locale_msgcharset+0x4>)
 80068c6:	4770      	bx	lr
 80068c8:	20000118 	andcs	r0, r0, r8, lsl r1

080068cc <__locale_cjk_lang>:
 80068cc:	2000      	movs	r0, #0
 80068ce:	4770      	bx	lr

080068d0 <_localeconv_r>:
 80068d0:	4800      	ldr	r0, [pc, #0]	; (80068d4 <_localeconv_r+0x4>)
 80068d2:	4770      	bx	lr
 80068d4:	20000138 	andcs	r0, r0, r8, lsr r1

080068d8 <setlocale>:
 80068d8:	f240 0300 	movw	r3, #0
 80068dc:	460a      	mov	r2, r1
 80068de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80068e2:	4601      	mov	r1, r0
 80068e4:	6818      	ldr	r0, [r3, #0]
 80068e6:	f7ff bfb7 	b.w	8006858 <_setlocale_r>
 80068ea:	bf00      	nop

080068ec <localeconv>:
 80068ec:	4800      	ldr	r0, [pc, #0]	; (80068f0 <localeconv+0x4>)
 80068ee:	4770      	bx	lr
 80068f0:	20000138 	andcs	r0, r0, r8, lsr r1

080068f4 <malloc>:
 80068f4:	f240 0300 	movw	r3, #0
 80068f8:	4601      	mov	r1, r0
 80068fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80068fe:	6818      	ldr	r0, [r3, #0]
 8006900:	f000 b808 	b.w	8006914 <_malloc_r>

08006904 <free>:
 8006904:	f240 0300 	movw	r3, #0
 8006908:	4601      	mov	r1, r0
 800690a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800690e:	6818      	ldr	r0, [r3, #0]
 8006910:	f001 bff2 	b.w	80088f8 <_free_r>

08006914 <_malloc_r>:
 8006914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006918:	f101 040b 	add.w	r4, r1, #11
 800691c:	2c16      	cmp	r4, #22
 800691e:	b083      	sub	sp, #12
 8006920:	bf8e      	itee	hi
 8006922:	f024 0407 	bichi.w	r4, r4, #7
 8006926:	2300      	movls	r3, #0
 8006928:	2410      	movls	r4, #16
 800692a:	4607      	mov	r7, r0
 800692c:	bf88      	it	hi
 800692e:	0fe3      	lsrhi	r3, r4, #31
 8006930:	428c      	cmp	r4, r1
 8006932:	bf2c      	ite	cs
 8006934:	4619      	movcs	r1, r3
 8006936:	f043 0101 	orrcc.w	r1, r3, #1
 800693a:	2900      	cmp	r1, #0
 800693c:	f040 80ba 	bne.w	8006ab4 <_malloc_r+0x1a0>
 8006940:	f000 fb3c 	bl	8006fbc <__malloc_lock>
 8006944:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006948:	d220      	bcs.n	800698c <_malloc_r+0x78>
 800694a:	f240 1670 	movw	r6, #368	; 0x170
 800694e:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 8006952:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006956:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 800695a:	68d3      	ldr	r3, [r2, #12]
 800695c:	4293      	cmp	r3, r2
 800695e:	f000 81f7 	beq.w	8006d50 <_malloc_r+0x43c>
 8006962:	6859      	ldr	r1, [r3, #4]
 8006964:	f103 0808 	add.w	r8, r3, #8
 8006968:	68da      	ldr	r2, [r3, #12]
 800696a:	4638      	mov	r0, r7
 800696c:	f021 0403 	bic.w	r4, r1, #3
 8006970:	6899      	ldr	r1, [r3, #8]
 8006972:	4423      	add	r3, r4
 8006974:	685c      	ldr	r4, [r3, #4]
 8006976:	60ca      	str	r2, [r1, #12]
 8006978:	f044 0401 	orr.w	r4, r4, #1
 800697c:	6091      	str	r1, [r2, #8]
 800697e:	605c      	str	r4, [r3, #4]
 8006980:	f000 fb1e 	bl	8006fc0 <__malloc_unlock>
 8006984:	4640      	mov	r0, r8
 8006986:	b003      	add	sp, #12
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698c:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8006990:	bf04      	itt	eq
 8006992:	257e      	moveq	r5, #126	; 0x7e
 8006994:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8006998:	f040 8094 	bne.w	8006ac4 <_malloc_r+0x1b0>
 800699c:	f240 1670 	movw	r6, #368	; 0x170
 80069a0:	f2c2 0600 	movt	r6, #8192	; 0x2000
 80069a4:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 80069a8:	68eb      	ldr	r3, [r5, #12]
 80069aa:	429d      	cmp	r5, r3
 80069ac:	d106      	bne.n	80069bc <_malloc_r+0xa8>
 80069ae:	e00d      	b.n	80069cc <_malloc_r+0xb8>
 80069b0:	2a00      	cmp	r2, #0
 80069b2:	f280 8164 	bge.w	8006c7e <_malloc_r+0x36a>
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	429d      	cmp	r5, r3
 80069ba:	d007      	beq.n	80069cc <_malloc_r+0xb8>
 80069bc:	6859      	ldr	r1, [r3, #4]
 80069be:	f021 0103 	bic.w	r1, r1, #3
 80069c2:	1b0a      	subs	r2, r1, r4
 80069c4:	2a0f      	cmp	r2, #15
 80069c6:	ddf3      	ble.n	80069b0 <_malloc_r+0x9c>
 80069c8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80069cc:	f10c 0c01 	add.w	ip, ip, #1
 80069d0:	f240 1270 	movw	r2, #368	; 0x170
 80069d4:	6933      	ldr	r3, [r6, #16]
 80069d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80069da:	f102 0e08 	add.w	lr, r2, #8
 80069de:	4573      	cmp	r3, lr
 80069e0:	bf08      	it	eq
 80069e2:	6851      	ldreq	r1, [r2, #4]
 80069e4:	d023      	beq.n	8006a2e <_malloc_r+0x11a>
 80069e6:	6858      	ldr	r0, [r3, #4]
 80069e8:	f020 0003 	bic.w	r0, r0, #3
 80069ec:	1b01      	subs	r1, r0, r4
 80069ee:	290f      	cmp	r1, #15
 80069f0:	f300 8192 	bgt.w	8006d18 <_malloc_r+0x404>
 80069f4:	2900      	cmp	r1, #0
 80069f6:	f8c2 e014 	str.w	lr, [r2, #20]
 80069fa:	f8c2 e010 	str.w	lr, [r2, #16]
 80069fe:	da6c      	bge.n	8006ada <_malloc_r+0x1c6>
 8006a00:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006a04:	f080 8161 	bcs.w	8006cca <_malloc_r+0x3b6>
 8006a08:	08c0      	lsrs	r0, r0, #3
 8006a0a:	f04f 0801 	mov.w	r8, #1
 8006a0e:	6851      	ldr	r1, [r2, #4]
 8006a10:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 8006a14:	1080      	asrs	r0, r0, #2
 8006a16:	fa08 f800 	lsl.w	r8, r8, r0
 8006a1a:	ea48 0801 	orr.w	r8, r8, r1
 8006a1e:	68a8      	ldr	r0, [r5, #8]
 8006a20:	4641      	mov	r1, r8
 8006a22:	60dd      	str	r5, [r3, #12]
 8006a24:	f8c2 8004 	str.w	r8, [r2, #4]
 8006a28:	6098      	str	r0, [r3, #8]
 8006a2a:	60ab      	str	r3, [r5, #8]
 8006a2c:	60c3      	str	r3, [r0, #12]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8006a34:	fa02 f303 	lsl.w	r3, r2, r3
 8006a38:	428b      	cmp	r3, r1
 8006a3a:	d85c      	bhi.n	8006af6 <_malloc_r+0x1e2>
 8006a3c:	4219      	tst	r1, r3
 8006a3e:	d10b      	bne.n	8006a58 <_malloc_r+0x144>
 8006a40:	4093      	lsls	r3, r2
 8006a42:	f02c 0c03 	bic.w	ip, ip, #3
 8006a46:	4219      	tst	r1, r3
 8006a48:	f10c 0c04 	add.w	ip, ip, #4
 8006a4c:	d104      	bne.n	8006a58 <_malloc_r+0x144>
 8006a4e:	005b      	lsls	r3, r3, #1
 8006a50:	f10c 0c04 	add.w	ip, ip, #4
 8006a54:	4219      	tst	r1, r3
 8006a56:	d0fa      	beq.n	8006a4e <_malloc_r+0x13a>
 8006a58:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8006a5c:	46e1      	mov	r9, ip
 8006a5e:	4640      	mov	r0, r8
 8006a60:	68c2      	ldr	r2, [r0, #12]
 8006a62:	4290      	cmp	r0, r2
 8006a64:	d107      	bne.n	8006a76 <_malloc_r+0x162>
 8006a66:	e16b      	b.n	8006d40 <_malloc_r+0x42c>
 8006a68:	2900      	cmp	r1, #0
 8006a6a:	f280 817b 	bge.w	8006d64 <_malloc_r+0x450>
 8006a6e:	68d2      	ldr	r2, [r2, #12]
 8006a70:	4290      	cmp	r0, r2
 8006a72:	f000 8165 	beq.w	8006d40 <_malloc_r+0x42c>
 8006a76:	6855      	ldr	r5, [r2, #4]
 8006a78:	f025 0503 	bic.w	r5, r5, #3
 8006a7c:	1b29      	subs	r1, r5, r4
 8006a7e:	290f      	cmp	r1, #15
 8006a80:	ddf2      	ble.n	8006a68 <_malloc_r+0x154>
 8006a82:	4690      	mov	r8, r2
 8006a84:	68d5      	ldr	r5, [r2, #12]
 8006a86:	4638      	mov	r0, r7
 8006a88:	1913      	adds	r3, r2, r4
 8006a8a:	f858 7f08 	ldr.w	r7, [r8, #8]!
 8006a8e:	f044 0c01 	orr.w	ip, r4, #1
 8006a92:	f041 0401 	orr.w	r4, r1, #1
 8006a96:	f8c2 c004 	str.w	ip, [r2, #4]
 8006a9a:	60fd      	str	r5, [r7, #12]
 8006a9c:	60af      	str	r7, [r5, #8]
 8006a9e:	6173      	str	r3, [r6, #20]
 8006aa0:	6133      	str	r3, [r6, #16]
 8006aa2:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006aa6:	f8c3 e008 	str.w	lr, [r3, #8]
 8006aaa:	605c      	str	r4, [r3, #4]
 8006aac:	5059      	str	r1, [r3, r1]
 8006aae:	f000 fa87 	bl	8006fc0 <__malloc_unlock>
 8006ab2:	e767      	b.n	8006984 <_malloc_r+0x70>
 8006ab4:	f04f 0800 	mov.w	r8, #0
 8006ab8:	230c      	movs	r3, #12
 8006aba:	6003      	str	r3, [r0, #0]
 8006abc:	4640      	mov	r0, r8
 8006abe:	b003      	add	sp, #12
 8006ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ac4:	f1bc 0f04 	cmp.w	ip, #4
 8006ac8:	f200 80eb 	bhi.w	8006ca2 <_malloc_r+0x38e>
 8006acc:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 8006ad0:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8006ad4:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006ad8:	e760      	b.n	800699c <_malloc_r+0x88>
 8006ada:	181a      	adds	r2, r3, r0
 8006adc:	f103 0808 	add.w	r8, r3, #8
 8006ae0:	4638      	mov	r0, r7
 8006ae2:	6853      	ldr	r3, [r2, #4]
 8006ae4:	f043 0301 	orr.w	r3, r3, #1
 8006ae8:	6053      	str	r3, [r2, #4]
 8006aea:	f000 fa69 	bl	8006fc0 <__malloc_unlock>
 8006aee:	4640      	mov	r0, r8
 8006af0:	b003      	add	sp, #12
 8006af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006af6:	68b5      	ldr	r5, [r6, #8]
 8006af8:	686b      	ldr	r3, [r5, #4]
 8006afa:	f023 0a03 	bic.w	sl, r3, #3
 8006afe:	4554      	cmp	r4, sl
 8006b00:	d804      	bhi.n	8006b0c <_malloc_r+0x1f8>
 8006b02:	ebc4 030a 	rsb	r3, r4, sl
 8006b06:	2b0f      	cmp	r3, #15
 8006b08:	f300 80a8 	bgt.w	8006c5c <_malloc_r+0x348>
 8006b0c:	f240 59a4 	movw	r9, #1444	; 0x5a4
 8006b10:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006b14:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8006b18:	4638      	mov	r0, r7
 8006b1a:	3101      	adds	r1, #1
 8006b1c:	eb05 020a 	add.w	r2, r5, sl
 8006b20:	f8d9 3000 	ldr.w	r3, [r9]
 8006b24:	9201      	str	r2, [sp, #4]
 8006b26:	4423      	add	r3, r4
 8006b28:	bf17      	itett	ne
 8006b2a:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 8006b2e:	f103 0b10 	addeq.w	fp, r3, #16
 8006b32:	330f      	addne	r3, #15
 8006b34:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8006b38:	bf18      	it	ne
 8006b3a:	f023 0b0f 	bicne.w	fp, r3, #15
 8006b3e:	4659      	mov	r1, fp
 8006b40:	f000 ff04 	bl	800794c <_sbrk_r>
 8006b44:	9a01      	ldr	r2, [sp, #4]
 8006b46:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006b4a:	4680      	mov	r8, r0
 8006b4c:	f000 8120 	beq.w	8006d90 <_malloc_r+0x47c>
 8006b50:	4282      	cmp	r2, r0
 8006b52:	f200 811a 	bhi.w	8006d8a <_malloc_r+0x476>
 8006b56:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006b5a:	4542      	cmp	r2, r8
 8006b5c:	445b      	add	r3, fp
 8006b5e:	f8c9 3004 	str.w	r3, [r9, #4]
 8006b62:	f000 8165 	beq.w	8006e30 <_malloc_r+0x51c>
 8006b66:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8006b6a:	f240 1070 	movw	r0, #368	; 0x170
 8006b6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006b72:	3101      	adds	r1, #1
 8006b74:	bf17      	itett	ne
 8006b76:	ebc2 0208 	rsbne	r2, r2, r8
 8006b7a:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 8006b7e:	189b      	addne	r3, r3, r2
 8006b80:	f8c9 3004 	strne.w	r3, [r9, #4]
 8006b84:	f018 0307 	ands.w	r3, r8, #7
 8006b88:	4638      	mov	r0, r7
 8006b8a:	bf1f      	itttt	ne
 8006b8c:	f1c3 0208 	rsbne	r2, r3, #8
 8006b90:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006b94:	4490      	addne	r8, r2
 8006b96:	f103 0208 	addne.w	r2, r3, #8
 8006b9a:	eb08 030b 	add.w	r3, r8, fp
 8006b9e:	bf08      	it	eq
 8006ba0:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8006ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ba8:	ebc3 0b02 	rsb	fp, r3, r2
 8006bac:	4659      	mov	r1, fp
 8006bae:	f000 fecd 	bl	800794c <_sbrk_r>
 8006bb2:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8006bb6:	f8c6 8008 	str.w	r8, [r6, #8]
 8006bba:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006bbe:	1c43      	adds	r3, r0, #1
 8006bc0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006bc4:	bf15      	itete	ne
 8006bc6:	ebc8 0100 	rsbne	r1, r8, r0
 8006bca:	2101      	moveq	r1, #1
 8006bcc:	4459      	addne	r1, fp
 8006bce:	f04f 0b00 	moveq.w	fp, #0
 8006bd2:	bf18      	it	ne
 8006bd4:	f041 0101 	orrne.w	r1, r1, #1
 8006bd8:	42b5      	cmp	r5, r6
 8006bda:	445b      	add	r3, fp
 8006bdc:	f8c8 1004 	str.w	r1, [r8, #4]
 8006be0:	f8c9 3004 	str.w	r3, [r9, #4]
 8006be4:	d018      	beq.n	8006c18 <_malloc_r+0x304>
 8006be6:	f1ba 0f0f 	cmp.w	sl, #15
 8006bea:	f240 8100 	bls.w	8006dee <_malloc_r+0x4da>
 8006bee:	f1aa 000c 	sub.w	r0, sl, #12
 8006bf2:	6869      	ldr	r1, [r5, #4]
 8006bf4:	f020 0007 	bic.w	r0, r0, #7
 8006bf8:	f04f 0c05 	mov.w	ip, #5
 8006bfc:	eb05 0e00 	add.w	lr, r5, r0
 8006c00:	280f      	cmp	r0, #15
 8006c02:	f001 0101 	and.w	r1, r1, #1
 8006c06:	ea40 0101 	orr.w	r1, r0, r1
 8006c0a:	6069      	str	r1, [r5, #4]
 8006c0c:	f8ce c004 	str.w	ip, [lr, #4]
 8006c10:	f8ce c008 	str.w	ip, [lr, #8]
 8006c14:	f200 8118 	bhi.w	8006e48 <_malloc_r+0x534>
 8006c18:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8006c1c:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 8006c20:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006c24:	68b5      	ldr	r5, [r6, #8]
 8006c26:	428b      	cmp	r3, r1
 8006c28:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 8006c2c:	bf88      	it	hi
 8006c2e:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8006c30:	f240 52a4 	movw	r2, #1444	; 0x5a4
 8006c34:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006c38:	428b      	cmp	r3, r1
 8006c3a:	bf88      	it	hi
 8006c3c:	6313      	strhi	r3, [r2, #48]	; 0x30
 8006c3e:	686a      	ldr	r2, [r5, #4]
 8006c40:	f022 0203 	bic.w	r2, r2, #3
 8006c44:	4294      	cmp	r4, r2
 8006c46:	ebc4 0302 	rsb	r3, r4, r2
 8006c4a:	d801      	bhi.n	8006c50 <_malloc_r+0x33c>
 8006c4c:	2b0f      	cmp	r3, #15
 8006c4e:	dc05      	bgt.n	8006c5c <_malloc_r+0x348>
 8006c50:	4638      	mov	r0, r7
 8006c52:	f04f 0800 	mov.w	r8, #0
 8006c56:	f000 f9b3 	bl	8006fc0 <__malloc_unlock>
 8006c5a:	e693      	b.n	8006984 <_malloc_r+0x70>
 8006c5c:	192a      	adds	r2, r5, r4
 8006c5e:	f043 0301 	orr.w	r3, r3, #1
 8006c62:	4638      	mov	r0, r7
 8006c64:	f044 0401 	orr.w	r4, r4, #1
 8006c68:	606c      	str	r4, [r5, #4]
 8006c6a:	f105 0808 	add.w	r8, r5, #8
 8006c6e:	60b2      	str	r2, [r6, #8]
 8006c70:	6053      	str	r3, [r2, #4]
 8006c72:	f000 f9a5 	bl	8006fc0 <__malloc_unlock>
 8006c76:	4640      	mov	r0, r8
 8006c78:	b003      	add	sp, #12
 8006c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c7e:	4419      	add	r1, r3
 8006c80:	68da      	ldr	r2, [r3, #12]
 8006c82:	689c      	ldr	r4, [r3, #8]
 8006c84:	4638      	mov	r0, r7
 8006c86:	684d      	ldr	r5, [r1, #4]
 8006c88:	f103 0808 	add.w	r8, r3, #8
 8006c8c:	60e2      	str	r2, [r4, #12]
 8006c8e:	f045 0501 	orr.w	r5, r5, #1
 8006c92:	6094      	str	r4, [r2, #8]
 8006c94:	604d      	str	r5, [r1, #4]
 8006c96:	f000 f993 	bl	8006fc0 <__malloc_unlock>
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	b003      	add	sp, #12
 8006c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ca2:	f1bc 0f14 	cmp.w	ip, #20
 8006ca6:	bf9c      	itt	ls
 8006ca8:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8006cac:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006cb0:	f67f ae74 	bls.w	800699c <_malloc_r+0x88>
 8006cb4:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006cb8:	f200 808f 	bhi.w	8006dda <_malloc_r+0x4c6>
 8006cbc:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 8006cc0:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8006cc4:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006cc8:	e668      	b.n	800699c <_malloc_r+0x88>
 8006cca:	0a42      	lsrs	r2, r0, #9
 8006ccc:	2a04      	cmp	r2, #4
 8006cce:	d958      	bls.n	8006d82 <_malloc_r+0x46e>
 8006cd0:	2a14      	cmp	r2, #20
 8006cd2:	bf9c      	itt	ls
 8006cd4:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 8006cd8:	004d      	lslls	r5, r1, #1
 8006cda:	d905      	bls.n	8006ce8 <_malloc_r+0x3d4>
 8006cdc:	2a54      	cmp	r2, #84	; 0x54
 8006cde:	f200 80bc 	bhi.w	8006e5a <_malloc_r+0x546>
 8006ce2:	0b01      	lsrs	r1, r0, #12
 8006ce4:	316e      	adds	r1, #110	; 0x6e
 8006ce6:	004d      	lsls	r5, r1, #1
 8006ce8:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006cec:	f240 1870 	movw	r8, #368	; 0x170
 8006cf0:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8006cf4:	68aa      	ldr	r2, [r5, #8]
 8006cf6:	42aa      	cmp	r2, r5
 8006cf8:	d07f      	beq.n	8006dfa <_malloc_r+0x4e6>
 8006cfa:	6851      	ldr	r1, [r2, #4]
 8006cfc:	f021 0103 	bic.w	r1, r1, #3
 8006d00:	4288      	cmp	r0, r1
 8006d02:	d202      	bcs.n	8006d0a <_malloc_r+0x3f6>
 8006d04:	6892      	ldr	r2, [r2, #8]
 8006d06:	4295      	cmp	r5, r2
 8006d08:	d1f7      	bne.n	8006cfa <_malloc_r+0x3e6>
 8006d0a:	68d0      	ldr	r0, [r2, #12]
 8006d0c:	6871      	ldr	r1, [r6, #4]
 8006d0e:	60d8      	str	r0, [r3, #12]
 8006d10:	609a      	str	r2, [r3, #8]
 8006d12:	6083      	str	r3, [r0, #8]
 8006d14:	60d3      	str	r3, [r2, #12]
 8006d16:	e68a      	b.n	8006a2e <_malloc_r+0x11a>
 8006d18:	191d      	adds	r5, r3, r4
 8006d1a:	f041 0601 	orr.w	r6, r1, #1
 8006d1e:	f044 0401 	orr.w	r4, r4, #1
 8006d22:	4638      	mov	r0, r7
 8006d24:	605c      	str	r4, [r3, #4]
 8006d26:	f103 0808 	add.w	r8, r3, #8
 8006d2a:	6155      	str	r5, [r2, #20]
 8006d2c:	6115      	str	r5, [r2, #16]
 8006d2e:	f8c5 e00c 	str.w	lr, [r5, #12]
 8006d32:	f8c5 e008 	str.w	lr, [r5, #8]
 8006d36:	606e      	str	r6, [r5, #4]
 8006d38:	5069      	str	r1, [r5, r1]
 8006d3a:	f000 f941 	bl	8006fc0 <__malloc_unlock>
 8006d3e:	e621      	b.n	8006984 <_malloc_r+0x70>
 8006d40:	f109 0901 	add.w	r9, r9, #1
 8006d44:	3008      	adds	r0, #8
 8006d46:	f019 0f03 	tst.w	r9, #3
 8006d4a:	f47f ae89 	bne.w	8006a60 <_malloc_r+0x14c>
 8006d4e:	e028      	b.n	8006da2 <_malloc_r+0x48e>
 8006d50:	f103 0208 	add.w	r2, r3, #8
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	bf08      	it	eq
 8006d5a:	f10c 0c02 	addeq.w	ip, ip, #2
 8006d5e:	f43f ae37 	beq.w	80069d0 <_malloc_r+0xbc>
 8006d62:	e5fe      	b.n	8006962 <_malloc_r+0x4e>
 8006d64:	4690      	mov	r8, r2
 8006d66:	4415      	add	r5, r2
 8006d68:	68d3      	ldr	r3, [r2, #12]
 8006d6a:	4638      	mov	r0, r7
 8006d6c:	f858 2f08 	ldr.w	r2, [r8, #8]!
 8006d70:	6869      	ldr	r1, [r5, #4]
 8006d72:	f041 0101 	orr.w	r1, r1, #1
 8006d76:	6069      	str	r1, [r5, #4]
 8006d78:	60d3      	str	r3, [r2, #12]
 8006d7a:	609a      	str	r2, [r3, #8]
 8006d7c:	f000 f920 	bl	8006fc0 <__malloc_unlock>
 8006d80:	e600      	b.n	8006984 <_malloc_r+0x70>
 8006d82:	0981      	lsrs	r1, r0, #6
 8006d84:	3138      	adds	r1, #56	; 0x38
 8006d86:	004d      	lsls	r5, r1, #1
 8006d88:	e7ae      	b.n	8006ce8 <_malloc_r+0x3d4>
 8006d8a:	42b5      	cmp	r5, r6
 8006d8c:	f43f aee3 	beq.w	8006b56 <_malloc_r+0x242>
 8006d90:	68b5      	ldr	r5, [r6, #8]
 8006d92:	686a      	ldr	r2, [r5, #4]
 8006d94:	f022 0203 	bic.w	r2, r2, #3
 8006d98:	e754      	b.n	8006c44 <_malloc_r+0x330>
 8006d9a:	f8d8 8000 	ldr.w	r8, [r8]
 8006d9e:	4590      	cmp	r8, r2
 8006da0:	d16d      	bne.n	8006e7e <_malloc_r+0x56a>
 8006da2:	f01c 0f03 	tst.w	ip, #3
 8006da6:	f1a8 0208 	sub.w	r2, r8, #8
 8006daa:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006dae:	d1f4      	bne.n	8006d9a <_malloc_r+0x486>
 8006db0:	6872      	ldr	r2, [r6, #4]
 8006db2:	ea22 0203 	bic.w	r2, r2, r3
 8006db6:	6072      	str	r2, [r6, #4]
 8006db8:	005b      	lsls	r3, r3, #1
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	f63f ae9b 	bhi.w	8006af6 <_malloc_r+0x1e2>
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	f43f ae98 	beq.w	8006af6 <_malloc_r+0x1e2>
 8006dc6:	421a      	tst	r2, r3
 8006dc8:	46cc      	mov	ip, r9
 8006dca:	f47f ae45 	bne.w	8006a58 <_malloc_r+0x144>
 8006dce:	005b      	lsls	r3, r3, #1
 8006dd0:	f10c 0c04 	add.w	ip, ip, #4
 8006dd4:	421a      	tst	r2, r3
 8006dd6:	d0fa      	beq.n	8006dce <_malloc_r+0x4ba>
 8006dd8:	e63e      	b.n	8006a58 <_malloc_r+0x144>
 8006dda:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006dde:	d818      	bhi.n	8006e12 <_malloc_r+0x4fe>
 8006de0:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 8006de4:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8006de8:	ea4f 054c 	mov.w	r5, ip, lsl #1
 8006dec:	e5d6      	b.n	800699c <_malloc_r+0x88>
 8006dee:	2301      	movs	r3, #1
 8006df0:	4645      	mov	r5, r8
 8006df2:	f8c8 3004 	str.w	r3, [r8, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	e724      	b.n	8006c44 <_malloc_r+0x330>
 8006dfa:	f04f 0901 	mov.w	r9, #1
 8006dfe:	108d      	asrs	r5, r1, #2
 8006e00:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e04:	4610      	mov	r0, r2
 8006e06:	fa09 f505 	lsl.w	r5, r9, r5
 8006e0a:	4329      	orrs	r1, r5
 8006e0c:	f8c8 1004 	str.w	r1, [r8, #4]
 8006e10:	e77d      	b.n	8006d0e <_malloc_r+0x3fa>
 8006e12:	f240 5354 	movw	r3, #1364	; 0x554
 8006e16:	459c      	cmp	ip, r3
 8006e18:	bf95      	itete	ls
 8006e1a:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 8006e1e:	25fc      	movhi	r5, #252	; 0xfc
 8006e20:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006e24:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006e28:	bf98      	it	ls
 8006e2a:	ea4f 054c 	movls.w	r5, ip, lsl #1
 8006e2e:	e5b5      	b.n	800699c <_malloc_r+0x88>
 8006e30:	f3c2 010b 	ubfx	r1, r2, #0, #12
 8006e34:	2900      	cmp	r1, #0
 8006e36:	f47f ae96 	bne.w	8006b66 <_malloc_r+0x252>
 8006e3a:	68b2      	ldr	r2, [r6, #8]
 8006e3c:	eb0b 010a 	add.w	r1, fp, sl
 8006e40:	f041 0101 	orr.w	r1, r1, #1
 8006e44:	6051      	str	r1, [r2, #4]
 8006e46:	e6e7      	b.n	8006c18 <_malloc_r+0x304>
 8006e48:	f105 0108 	add.w	r1, r5, #8
 8006e4c:	4638      	mov	r0, r7
 8006e4e:	9201      	str	r2, [sp, #4]
 8006e50:	f001 fd52 	bl	80088f8 <_free_r>
 8006e54:	9a01      	ldr	r2, [sp, #4]
 8006e56:	6853      	ldr	r3, [r2, #4]
 8006e58:	e6de      	b.n	8006c18 <_malloc_r+0x304>
 8006e5a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006e5e:	d803      	bhi.n	8006e68 <_malloc_r+0x554>
 8006e60:	0bc1      	lsrs	r1, r0, #15
 8006e62:	3177      	adds	r1, #119	; 0x77
 8006e64:	004d      	lsls	r5, r1, #1
 8006e66:	e73f      	b.n	8006ce8 <_malloc_r+0x3d4>
 8006e68:	f240 5154 	movw	r1, #1364	; 0x554
 8006e6c:	428a      	cmp	r2, r1
 8006e6e:	bf95      	itete	ls
 8006e70:	0c81      	lsrls	r1, r0, #18
 8006e72:	25fc      	movhi	r5, #252	; 0xfc
 8006e74:	317c      	addls	r1, #124	; 0x7c
 8006e76:	217e      	movhi	r1, #126	; 0x7e
 8006e78:	bf98      	it	ls
 8006e7a:	004d      	lslls	r5, r1, #1
 8006e7c:	e734      	b.n	8006ce8 <_malloc_r+0x3d4>
 8006e7e:	6872      	ldr	r2, [r6, #4]
 8006e80:	e79a      	b.n	8006db8 <_malloc_r+0x4a4>
 8006e82:	bf00      	nop

08006e84 <memchr>:
 8006e84:	0783      	lsls	r3, r0, #30
 8006e86:	b2c9      	uxtb	r1, r1
 8006e88:	b470      	push	{r4, r5, r6}
 8006e8a:	d03f      	beq.n	8006f0c <memchr+0x88>
 8006e8c:	1e54      	subs	r4, r2, #1
 8006e8e:	b32a      	cbz	r2, 8006edc <memchr+0x58>
 8006e90:	7803      	ldrb	r3, [r0, #0]
 8006e92:	428b      	cmp	r3, r1
 8006e94:	d023      	beq.n	8006ede <memchr+0x5a>
 8006e96:	1c43      	adds	r3, r0, #1
 8006e98:	e004      	b.n	8006ea4 <memchr+0x20>
 8006e9a:	b1fc      	cbz	r4, 8006edc <memchr+0x58>
 8006e9c:	7805      	ldrb	r5, [r0, #0]
 8006e9e:	4614      	mov	r4, r2
 8006ea0:	428d      	cmp	r5, r1
 8006ea2:	d01c      	beq.n	8006ede <memchr+0x5a>
 8006ea4:	f013 0f03 	tst.w	r3, #3
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f104 32ff 	add.w	r2, r4, #4294967295
 8006eae:	f103 0301 	add.w	r3, r3, #1
 8006eb2:	d1f2      	bne.n	8006e9a <memchr+0x16>
 8006eb4:	2c03      	cmp	r4, #3
 8006eb6:	d814      	bhi.n	8006ee2 <memchr+0x5e>
 8006eb8:	1e65      	subs	r5, r4, #1
 8006eba:	b34c      	cbz	r4, 8006f10 <memchr+0x8c>
 8006ebc:	7803      	ldrb	r3, [r0, #0]
 8006ebe:	428b      	cmp	r3, r1
 8006ec0:	d00d      	beq.n	8006ede <memchr+0x5a>
 8006ec2:	1c42      	adds	r2, r0, #1
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	e002      	b.n	8006ece <memchr+0x4a>
 8006ec8:	7804      	ldrb	r4, [r0, #0]
 8006eca:	428c      	cmp	r4, r1
 8006ecc:	d007      	beq.n	8006ede <memchr+0x5a>
 8006ece:	42ab      	cmp	r3, r5
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	f103 0301 	add.w	r3, r3, #1
 8006ed6:	f102 0201 	add.w	r2, r2, #1
 8006eda:	d1f5      	bne.n	8006ec8 <memchr+0x44>
 8006edc:	2000      	movs	r0, #0
 8006ede:	bc70      	pop	{r4, r5, r6}
 8006ee0:	4770      	bx	lr
 8006ee2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8006eec:	4618      	mov	r0, r3
 8006eee:	3304      	adds	r3, #4
 8006ef0:	6802      	ldr	r2, [r0, #0]
 8006ef2:	4072      	eors	r2, r6
 8006ef4:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8006ef8:	ea25 0202 	bic.w	r2, r5, r2
 8006efc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8006f00:	d1da      	bne.n	8006eb8 <memchr+0x34>
 8006f02:	3c04      	subs	r4, #4
 8006f04:	4618      	mov	r0, r3
 8006f06:	2c03      	cmp	r4, #3
 8006f08:	d8f0      	bhi.n	8006eec <memchr+0x68>
 8006f0a:	e7d5      	b.n	8006eb8 <memchr+0x34>
 8006f0c:	4614      	mov	r4, r2
 8006f0e:	e7d1      	b.n	8006eb4 <memchr+0x30>
 8006f10:	4620      	mov	r0, r4
 8006f12:	e7e4      	b.n	8006ede <memchr+0x5a>

08006f14 <memcpy>:
 8006f14:	2a0f      	cmp	r2, #15
 8006f16:	b4f0      	push	{r4, r5, r6, r7}
 8006f18:	d945      	bls.n	8006fa6 <memcpy+0x92>
 8006f1a:	ea40 0301 	orr.w	r3, r0, r1
 8006f1e:	079b      	lsls	r3, r3, #30
 8006f20:	d145      	bne.n	8006fae <memcpy+0x9a>
 8006f22:	f1a2 0710 	sub.w	r7, r2, #16
 8006f26:	460c      	mov	r4, r1
 8006f28:	4603      	mov	r3, r0
 8006f2a:	093f      	lsrs	r7, r7, #4
 8006f2c:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8006f30:	3610      	adds	r6, #16
 8006f32:	6825      	ldr	r5, [r4, #0]
 8006f34:	3310      	adds	r3, #16
 8006f36:	3410      	adds	r4, #16
 8006f38:	f843 5c10 	str.w	r5, [r3, #-16]
 8006f3c:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8006f40:	f843 5c0c 	str.w	r5, [r3, #-12]
 8006f44:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006f48:	f843 5c08 	str.w	r5, [r3, #-8]
 8006f4c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006f50:	f843 5c04 	str.w	r5, [r3, #-4]
 8006f54:	42b3      	cmp	r3, r6
 8006f56:	d1ec      	bne.n	8006f32 <memcpy+0x1e>
 8006f58:	1c7b      	adds	r3, r7, #1
 8006f5a:	f002 0c0f 	and.w	ip, r2, #15
 8006f5e:	f1bc 0f03 	cmp.w	ip, #3
 8006f62:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8006f66:	4419      	add	r1, r3
 8006f68:	4403      	add	r3, r0
 8006f6a:	d922      	bls.n	8006fb2 <memcpy+0x9e>
 8006f6c:	460e      	mov	r6, r1
 8006f6e:	461d      	mov	r5, r3
 8006f70:	4664      	mov	r4, ip
 8006f72:	f856 7b04 	ldr.w	r7, [r6], #4
 8006f76:	3c04      	subs	r4, #4
 8006f78:	2c03      	cmp	r4, #3
 8006f7a:	f845 7b04 	str.w	r7, [r5], #4
 8006f7e:	d8f8      	bhi.n	8006f72 <memcpy+0x5e>
 8006f80:	f1ac 0404 	sub.w	r4, ip, #4
 8006f84:	f002 0203 	and.w	r2, r2, #3
 8006f88:	f024 0403 	bic.w	r4, r4, #3
 8006f8c:	3404      	adds	r4, #4
 8006f8e:	4423      	add	r3, r4
 8006f90:	4421      	add	r1, r4
 8006f92:	b132      	cbz	r2, 8006fa2 <memcpy+0x8e>
 8006f94:	440a      	add	r2, r1
 8006f96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f9a:	4291      	cmp	r1, r2
 8006f9c:	f803 4b01 	strb.w	r4, [r3], #1
 8006fa0:	d1f9      	bne.n	8006f96 <memcpy+0x82>
 8006fa2:	bcf0      	pop	{r4, r5, r6, r7}
 8006fa4:	4770      	bx	lr
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2a00      	cmp	r2, #0
 8006faa:	d1f3      	bne.n	8006f94 <memcpy+0x80>
 8006fac:	e7f9      	b.n	8006fa2 <memcpy+0x8e>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	e7f0      	b.n	8006f94 <memcpy+0x80>
 8006fb2:	4662      	mov	r2, ip
 8006fb4:	2a00      	cmp	r2, #0
 8006fb6:	d1ed      	bne.n	8006f94 <memcpy+0x80>
 8006fb8:	e7f3      	b.n	8006fa2 <memcpy+0x8e>
 8006fba:	bf00      	nop

08006fbc <__malloc_lock>:
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop

08006fc0 <__malloc_unlock>:
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop

08006fc4 <_Balloc>:
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	4606      	mov	r6, r0
 8006fc8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006fca:	460d      	mov	r5, r1
 8006fcc:	b164      	cbz	r4, 8006fe8 <_Balloc+0x24>
 8006fce:	68e2      	ldr	r2, [r4, #12]
 8006fd0:	b19a      	cbz	r2, 8006ffa <_Balloc+0x36>
 8006fd2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8006fd6:	b1e3      	cbz	r3, 8007012 <_Balloc+0x4e>
 8006fd8:	6819      	ldr	r1, [r3, #0]
 8006fda:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	611a      	str	r2, [r3, #16]
 8006fe4:	60da      	str	r2, [r3, #12]
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	2010      	movs	r0, #16
 8006fea:	f7ff fc83 	bl	80068f4 <malloc>
 8006fee:	6270      	str	r0, [r6, #36]	; 0x24
 8006ff0:	6044      	str	r4, [r0, #4]
 8006ff2:	6084      	str	r4, [r0, #8]
 8006ff4:	6004      	str	r4, [r0, #0]
 8006ff6:	60c4      	str	r4, [r0, #12]
 8006ff8:	4604      	mov	r4, r0
 8006ffa:	2221      	movs	r2, #33	; 0x21
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	2104      	movs	r1, #4
 8007000:	f001 fbf6 	bl	80087f0 <_calloc_r>
 8007004:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007006:	60e0      	str	r0, [r4, #12]
 8007008:	68da      	ldr	r2, [r3, #12]
 800700a:	2a00      	cmp	r2, #0
 800700c:	d1e1      	bne.n	8006fd2 <_Balloc+0xe>
 800700e:	2000      	movs	r0, #0
 8007010:	bd70      	pop	{r4, r5, r6, pc}
 8007012:	2301      	movs	r3, #1
 8007014:	4630      	mov	r0, r6
 8007016:	4619      	mov	r1, r3
 8007018:	fa03 f405 	lsl.w	r4, r3, r5
 800701c:	1d62      	adds	r2, r4, #5
 800701e:	0092      	lsls	r2, r2, #2
 8007020:	f001 fbe6 	bl	80087f0 <_calloc_r>
 8007024:	4603      	mov	r3, r0
 8007026:	2800      	cmp	r0, #0
 8007028:	d0f1      	beq.n	800700e <_Balloc+0x4a>
 800702a:	6045      	str	r5, [r0, #4]
 800702c:	6084      	str	r4, [r0, #8]
 800702e:	e7d6      	b.n	8006fde <_Balloc+0x1a>

08007030 <_Bfree>:
 8007030:	b530      	push	{r4, r5, lr}
 8007032:	4604      	mov	r4, r0
 8007034:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007036:	b083      	sub	sp, #12
 8007038:	b155      	cbz	r5, 8007050 <_Bfree+0x20>
 800703a:	b139      	cbz	r1, 800704c <_Bfree+0x1c>
 800703c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800703e:	684a      	ldr	r2, [r1, #4]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007046:	6008      	str	r0, [r1, #0]
 8007048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800704c:	b003      	add	sp, #12
 800704e:	bd30      	pop	{r4, r5, pc}
 8007050:	2010      	movs	r0, #16
 8007052:	9101      	str	r1, [sp, #4]
 8007054:	f7ff fc4e 	bl	80068f4 <malloc>
 8007058:	9901      	ldr	r1, [sp, #4]
 800705a:	6260      	str	r0, [r4, #36]	; 0x24
 800705c:	6045      	str	r5, [r0, #4]
 800705e:	6085      	str	r5, [r0, #8]
 8007060:	6005      	str	r5, [r0, #0]
 8007062:	60c5      	str	r5, [r0, #12]
 8007064:	e7e9      	b.n	800703a <_Bfree+0xa>
 8007066:	bf00      	nop

08007068 <__multadd>:
 8007068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800706c:	4688      	mov	r8, r1
 800706e:	f8d1 a010 	ldr.w	sl, [r1, #16]
 8007072:	b082      	sub	sp, #8
 8007074:	4681      	mov	r9, r0
 8007076:	f101 0514 	add.w	r5, r1, #20
 800707a:	2400      	movs	r4, #0
 800707c:	682f      	ldr	r7, [r5, #0]
 800707e:	3401      	adds	r4, #1
 8007080:	45a2      	cmp	sl, r4
 8007082:	b2be      	uxth	r6, r7
 8007084:	ea4f 4717 	mov.w	r7, r7, lsr #16
 8007088:	fb02 3606 	mla	r6, r2, r6, r3
 800708c:	fb02 f307 	mul.w	r3, r2, r7
 8007090:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 8007094:	b2b6      	uxth	r6, r6
 8007096:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 800709a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800709e:	f845 6b04 	str.w	r6, [r5], #4
 80070a2:	dceb      	bgt.n	800707c <__multadd+0x14>
 80070a4:	b153      	cbz	r3, 80070bc <__multadd+0x54>
 80070a6:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80070aa:	4592      	cmp	sl, r2
 80070ac:	da0a      	bge.n	80070c4 <__multadd+0x5c>
 80070ae:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 80070b2:	f10a 0201 	add.w	r2, sl, #1
 80070b6:	614b      	str	r3, [r1, #20]
 80070b8:	f8c8 2010 	str.w	r2, [r8, #16]
 80070bc:	4640      	mov	r0, r8
 80070be:	b002      	add	sp, #8
 80070c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80070c8:	4648      	mov	r0, r9
 80070ca:	9301      	str	r3, [sp, #4]
 80070cc:	3101      	adds	r1, #1
 80070ce:	f7ff ff79 	bl	8006fc4 <_Balloc>
 80070d2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80070d6:	f108 010c 	add.w	r1, r8, #12
 80070da:	3202      	adds	r2, #2
 80070dc:	0092      	lsls	r2, r2, #2
 80070de:	4604      	mov	r4, r0
 80070e0:	300c      	adds	r0, #12
 80070e2:	f7ff ff17 	bl	8006f14 <memcpy>
 80070e6:	4641      	mov	r1, r8
 80070e8:	4648      	mov	r0, r9
 80070ea:	46a0      	mov	r8, r4
 80070ec:	f7ff ffa0 	bl	8007030 <_Bfree>
 80070f0:	9b01      	ldr	r3, [sp, #4]
 80070f2:	e7dc      	b.n	80070ae <__multadd+0x46>

080070f4 <__s2b>:
 80070f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070f8:	4699      	mov	r9, r3
 80070fa:	f648 6339 	movw	r3, #36409	; 0x8e39
 80070fe:	f109 0508 	add.w	r5, r9, #8
 8007102:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 8007106:	460c      	mov	r4, r1
 8007108:	4607      	mov	r7, r0
 800710a:	4690      	mov	r8, r2
 800710c:	fb83 1305 	smull	r1, r3, r3, r5
 8007110:	17ed      	asrs	r5, r5, #31
 8007112:	9e08      	ldr	r6, [sp, #32]
 8007114:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 8007118:	2b01      	cmp	r3, #1
 800711a:	dd35      	ble.n	8007188 <__s2b+0x94>
 800711c:	2501      	movs	r5, #1
 800711e:	2100      	movs	r1, #0
 8007120:	006d      	lsls	r5, r5, #1
 8007122:	3101      	adds	r1, #1
 8007124:	42ab      	cmp	r3, r5
 8007126:	dcfb      	bgt.n	8007120 <__s2b+0x2c>
 8007128:	4638      	mov	r0, r7
 800712a:	f7ff ff4b 	bl	8006fc4 <_Balloc>
 800712e:	f1b8 0f09 	cmp.w	r8, #9
 8007132:	f04f 0301 	mov.w	r3, #1
 8007136:	bfdc      	itt	le
 8007138:	340a      	addle	r4, #10
 800713a:	f04f 0809 	movle.w	r8, #9
 800713e:	6146      	str	r6, [r0, #20]
 8007140:	6103      	str	r3, [r0, #16]
 8007142:	dd10      	ble.n	8007166 <__s2b+0x72>
 8007144:	f104 0609 	add.w	r6, r4, #9
 8007148:	4444      	add	r4, r8
 800714a:	4635      	mov	r5, r6
 800714c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007150:	4601      	mov	r1, r0
 8007152:	220a      	movs	r2, #10
 8007154:	4638      	mov	r0, r7
 8007156:	3b30      	subs	r3, #48	; 0x30
 8007158:	f7ff ff86 	bl	8007068 <__multadd>
 800715c:	42a5      	cmp	r5, r4
 800715e:	d1f5      	bne.n	800714c <__s2b+0x58>
 8007160:	eb06 0408 	add.w	r4, r6, r8
 8007164:	3c08      	subs	r4, #8
 8007166:	45c1      	cmp	r9, r8
 8007168:	dd0c      	ble.n	8007184 <__s2b+0x90>
 800716a:	ebc8 0809 	rsb	r8, r8, r9
 800716e:	44a0      	add	r8, r4
 8007170:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007174:	4601      	mov	r1, r0
 8007176:	220a      	movs	r2, #10
 8007178:	4638      	mov	r0, r7
 800717a:	3b30      	subs	r3, #48	; 0x30
 800717c:	f7ff ff74 	bl	8007068 <__multadd>
 8007180:	4544      	cmp	r4, r8
 8007182:	d1f5      	bne.n	8007170 <__s2b+0x7c>
 8007184:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007188:	2100      	movs	r1, #0
 800718a:	e7cd      	b.n	8007128 <__s2b+0x34>

0800718c <__hi0bits>:
 800718c:	0c03      	lsrs	r3, r0, #16
 800718e:	bf06      	itte	eq
 8007190:	0400      	lsleq	r0, r0, #16
 8007192:	2310      	moveq	r3, #16
 8007194:	2300      	movne	r3, #0
 8007196:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800719a:	bf04      	itt	eq
 800719c:	0200      	lsleq	r0, r0, #8
 800719e:	3308      	addeq	r3, #8
 80071a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80071a4:	bf04      	itt	eq
 80071a6:	0100      	lsleq	r0, r0, #4
 80071a8:	3304      	addeq	r3, #4
 80071aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80071ae:	bf04      	itt	eq
 80071b0:	0080      	lsleq	r0, r0, #2
 80071b2:	3302      	addeq	r3, #2
 80071b4:	2800      	cmp	r0, #0
 80071b6:	db05      	blt.n	80071c4 <__hi0bits+0x38>
 80071b8:	0042      	lsls	r2, r0, #1
 80071ba:	d401      	bmi.n	80071c0 <__hi0bits+0x34>
 80071bc:	2020      	movs	r0, #32
 80071be:	4770      	bx	lr
 80071c0:	1c58      	adds	r0, r3, #1
 80071c2:	4770      	bx	lr
 80071c4:	4618      	mov	r0, r3
 80071c6:	4770      	bx	lr

080071c8 <__lo0bits>:
 80071c8:	6803      	ldr	r3, [r0, #0]
 80071ca:	4602      	mov	r2, r0
 80071cc:	f013 0007 	ands.w	r0, r3, #7
 80071d0:	d009      	beq.n	80071e6 <__lo0bits+0x1e>
 80071d2:	07d9      	lsls	r1, r3, #31
 80071d4:	d421      	bmi.n	800721a <__lo0bits+0x52>
 80071d6:	0798      	lsls	r0, r3, #30
 80071d8:	bf4b      	itete	mi
 80071da:	085b      	lsrmi	r3, r3, #1
 80071dc:	089b      	lsrpl	r3, r3, #2
 80071de:	2001      	movmi	r0, #1
 80071e0:	2002      	movpl	r0, #2
 80071e2:	6013      	str	r3, [r2, #0]
 80071e4:	4770      	bx	lr
 80071e6:	b299      	uxth	r1, r3
 80071e8:	b909      	cbnz	r1, 80071ee <__lo0bits+0x26>
 80071ea:	0c1b      	lsrs	r3, r3, #16
 80071ec:	2010      	movs	r0, #16
 80071ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 80071f2:	bf04      	itt	eq
 80071f4:	0a1b      	lsreq	r3, r3, #8
 80071f6:	3008      	addeq	r0, #8
 80071f8:	0719      	lsls	r1, r3, #28
 80071fa:	bf04      	itt	eq
 80071fc:	091b      	lsreq	r3, r3, #4
 80071fe:	3004      	addeq	r0, #4
 8007200:	0799      	lsls	r1, r3, #30
 8007202:	bf04      	itt	eq
 8007204:	089b      	lsreq	r3, r3, #2
 8007206:	3002      	addeq	r0, #2
 8007208:	07d9      	lsls	r1, r3, #31
 800720a:	d404      	bmi.n	8007216 <__lo0bits+0x4e>
 800720c:	085b      	lsrs	r3, r3, #1
 800720e:	d101      	bne.n	8007214 <__lo0bits+0x4c>
 8007210:	2020      	movs	r0, #32
 8007212:	4770      	bx	lr
 8007214:	3001      	adds	r0, #1
 8007216:	6013      	str	r3, [r2, #0]
 8007218:	4770      	bx	lr
 800721a:	2000      	movs	r0, #0
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop

08007220 <__i2b>:
 8007220:	b510      	push	{r4, lr}
 8007222:	460c      	mov	r4, r1
 8007224:	2101      	movs	r1, #1
 8007226:	f7ff fecd 	bl	8006fc4 <_Balloc>
 800722a:	2201      	movs	r2, #1
 800722c:	6144      	str	r4, [r0, #20]
 800722e:	6102      	str	r2, [r0, #16]
 8007230:	bd10      	pop	{r4, pc}
 8007232:	bf00      	nop

08007234 <__multiply>:
 8007234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007238:	460c      	mov	r4, r1
 800723a:	690e      	ldr	r6, [r1, #16]
 800723c:	b085      	sub	sp, #20
 800723e:	6915      	ldr	r5, [r2, #16]
 8007240:	4693      	mov	fp, r2
 8007242:	42ae      	cmp	r6, r5
 8007244:	da04      	bge.n	8007250 <__multiply+0x1c>
 8007246:	4632      	mov	r2, r6
 8007248:	465c      	mov	r4, fp
 800724a:	462e      	mov	r6, r5
 800724c:	468b      	mov	fp, r1
 800724e:	4615      	mov	r5, r2
 8007250:	68a3      	ldr	r3, [r4, #8]
 8007252:	eb06 0905 	add.w	r9, r6, r5
 8007256:	6861      	ldr	r1, [r4, #4]
 8007258:	4599      	cmp	r9, r3
 800725a:	bfc8      	it	gt
 800725c:	3101      	addgt	r1, #1
 800725e:	f7ff feb1 	bl	8006fc4 <_Balloc>
 8007262:	f100 0a14 	add.w	sl, r0, #20
 8007266:	9002      	str	r0, [sp, #8]
 8007268:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 800726c:	9101      	str	r1, [sp, #4]
 800726e:	458a      	cmp	sl, r1
 8007270:	d206      	bcs.n	8007280 <__multiply+0x4c>
 8007272:	9a01      	ldr	r2, [sp, #4]
 8007274:	4653      	mov	r3, sl
 8007276:	2000      	movs	r0, #0
 8007278:	f843 0b04 	str.w	r0, [r3], #4
 800727c:	429a      	cmp	r2, r3
 800727e:	d8fb      	bhi.n	8007278 <__multiply+0x44>
 8007280:	f10b 0b14 	add.w	fp, fp, #20
 8007284:	3414      	adds	r4, #20
 8007286:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800728a:	9400      	str	r4, [sp, #0]
 800728c:	45ab      	cmp	fp, r5
 800728e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007292:	bf3c      	itt	cc
 8007294:	f8cd 900c 	strcc.w	r9, [sp, #12]
 8007298:	46a9      	movcc	r9, r5
 800729a:	d254      	bcs.n	8007346 <__multiply+0x112>
 800729c:	f85b 3b04 	ldr.w	r3, [fp], #4
 80072a0:	b29c      	uxth	r4, r3
 80072a2:	2c00      	cmp	r4, #0
 80072a4:	d064      	beq.n	8007370 <__multiply+0x13c>
 80072a6:	9900      	ldr	r1, [sp, #0]
 80072a8:	4652      	mov	r2, sl
 80072aa:	2500      	movs	r5, #0
 80072ac:	46a4      	mov	ip, r4
 80072ae:	e000      	b.n	80072b2 <__multiply+0x7e>
 80072b0:	461a      	mov	r2, r3
 80072b2:	f851 4b04 	ldr.w	r4, [r1], #4
 80072b6:	4613      	mov	r3, r2
 80072b8:	6817      	ldr	r7, [r2, #0]
 80072ba:	428e      	cmp	r6, r1
 80072bc:	fa1f f884 	uxth.w	r8, r4
 80072c0:	ea4f 4414 	mov.w	r4, r4, lsr #16
 80072c4:	b2b8      	uxth	r0, r7
 80072c6:	ea4f 4717 	mov.w	r7, r7, lsr #16
 80072ca:	fb0c 0808 	mla	r8, ip, r8, r0
 80072ce:	fb0c 7004 	mla	r0, ip, r4, r7
 80072d2:	4445      	add	r5, r8
 80072d4:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 80072d8:	b2ad      	uxth	r5, r5
 80072da:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 80072de:	ea4f 4510 	mov.w	r5, r0, lsr #16
 80072e2:	f843 4b04 	str.w	r4, [r3], #4
 80072e6:	d8e3      	bhi.n	80072b0 <__multiply+0x7c>
 80072e8:	6055      	str	r5, [r2, #4]
 80072ea:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 80072ee:	0c24      	lsrs	r4, r4, #16
 80072f0:	d023      	beq.n	800733a <__multiply+0x106>
 80072f2:	f8da 1000 	ldr.w	r1, [sl]
 80072f6:	4650      	mov	r0, sl
 80072f8:	9b00      	ldr	r3, [sp, #0]
 80072fa:	2700      	movs	r7, #0
 80072fc:	460d      	mov	r5, r1
 80072fe:	e000      	b.n	8007302 <__multiply+0xce>
 8007300:	4610      	mov	r0, r2
 8007302:	f8b3 c000 	ldrh.w	ip, [r3]
 8007306:	0c2d      	lsrs	r5, r5, #16
 8007308:	4602      	mov	r2, r0
 800730a:	b289      	uxth	r1, r1
 800730c:	fb04 550c 	mla	r5, r4, ip, r5
 8007310:	442f      	add	r7, r5
 8007312:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8007316:	f842 1b04 	str.w	r1, [r2], #4
 800731a:	6841      	ldr	r1, [r0, #4]
 800731c:	f853 cb04 	ldr.w	ip, [r3], #4
 8007320:	460d      	mov	r5, r1
 8007322:	b289      	uxth	r1, r1
 8007324:	429e      	cmp	r6, r3
 8007326:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800732a:	fb04 110c 	mla	r1, r4, ip, r1
 800732e:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 8007332:	ea4f 4711 	mov.w	r7, r1, lsr #16
 8007336:	d8e3      	bhi.n	8007300 <__multiply+0xcc>
 8007338:	6041      	str	r1, [r0, #4]
 800733a:	45d9      	cmp	r9, fp
 800733c:	f10a 0a04 	add.w	sl, sl, #4
 8007340:	d8ac      	bhi.n	800729c <__multiply+0x68>
 8007342:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007346:	f1b9 0f00 	cmp.w	r9, #0
 800734a:	dd0a      	ble.n	8007362 <__multiply+0x12e>
 800734c:	9b01      	ldr	r3, [sp, #4]
 800734e:	3b04      	subs	r3, #4
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	b11a      	cbz	r2, 800735c <__multiply+0x128>
 8007354:	e005      	b.n	8007362 <__multiply+0x12e>
 8007356:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800735a:	b912      	cbnz	r2, 8007362 <__multiply+0x12e>
 800735c:	f1b9 0901 	subs.w	r9, r9, #1
 8007360:	d1f9      	bne.n	8007356 <__multiply+0x122>
 8007362:	9902      	ldr	r1, [sp, #8]
 8007364:	4608      	mov	r0, r1
 8007366:	f8c1 9010 	str.w	r9, [r1, #16]
 800736a:	b005      	add	sp, #20
 800736c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007370:	461c      	mov	r4, r3
 8007372:	e7bc      	b.n	80072ee <__multiply+0xba>

08007374 <__pow5mult>:
 8007374:	f012 0303 	ands.w	r3, r2, #3
 8007378:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800737c:	4614      	mov	r4, r2
 800737e:	b083      	sub	sp, #12
 8007380:	4607      	mov	r7, r0
 8007382:	460e      	mov	r6, r1
 8007384:	d12b      	bne.n	80073de <__pow5mult+0x6a>
 8007386:	10a4      	asrs	r4, r4, #2
 8007388:	d01c      	beq.n	80073c4 <__pow5mult+0x50>
 800738a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738c:	2b00      	cmp	r3, #0
 800738e:	d032      	beq.n	80073f6 <__pow5mult+0x82>
 8007390:	689d      	ldr	r5, [r3, #8]
 8007392:	2d00      	cmp	r5, #0
 8007394:	d03a      	beq.n	800740c <__pow5mult+0x98>
 8007396:	f04f 0900 	mov.w	r9, #0
 800739a:	e004      	b.n	80073a6 <__pow5mult+0x32>
 800739c:	1064      	asrs	r4, r4, #1
 800739e:	d011      	beq.n	80073c4 <__pow5mult+0x50>
 80073a0:	6828      	ldr	r0, [r5, #0]
 80073a2:	b198      	cbz	r0, 80073cc <__pow5mult+0x58>
 80073a4:	4605      	mov	r5, r0
 80073a6:	07e0      	lsls	r0, r4, #31
 80073a8:	d5f8      	bpl.n	800739c <__pow5mult+0x28>
 80073aa:	4631      	mov	r1, r6
 80073ac:	462a      	mov	r2, r5
 80073ae:	4638      	mov	r0, r7
 80073b0:	f7ff ff40 	bl	8007234 <__multiply>
 80073b4:	4631      	mov	r1, r6
 80073b6:	4680      	mov	r8, r0
 80073b8:	4638      	mov	r0, r7
 80073ba:	f7ff fe39 	bl	8007030 <_Bfree>
 80073be:	1064      	asrs	r4, r4, #1
 80073c0:	4646      	mov	r6, r8
 80073c2:	d1ed      	bne.n	80073a0 <__pow5mult+0x2c>
 80073c4:	4630      	mov	r0, r6
 80073c6:	b003      	add	sp, #12
 80073c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073cc:	4638      	mov	r0, r7
 80073ce:	4629      	mov	r1, r5
 80073d0:	462a      	mov	r2, r5
 80073d2:	f7ff ff2f 	bl	8007234 <__multiply>
 80073d6:	6028      	str	r0, [r5, #0]
 80073d8:	f8c0 9000 	str.w	r9, [r0]
 80073dc:	e7e2      	b.n	80073a4 <__pow5mult+0x30>
 80073de:	f24a 32c0 	movw	r2, #41920	; 0xa3c0
 80073e2:	1e5d      	subs	r5, r3, #1
 80073e4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80073e8:	2300      	movs	r3, #0
 80073ea:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 80073ee:	f7ff fe3b 	bl	8007068 <__multadd>
 80073f2:	4606      	mov	r6, r0
 80073f4:	e7c7      	b.n	8007386 <__pow5mult+0x12>
 80073f6:	2010      	movs	r0, #16
 80073f8:	9301      	str	r3, [sp, #4]
 80073fa:	f7ff fa7b 	bl	80068f4 <malloc>
 80073fe:	9b01      	ldr	r3, [sp, #4]
 8007400:	6278      	str	r0, [r7, #36]	; 0x24
 8007402:	6043      	str	r3, [r0, #4]
 8007404:	6083      	str	r3, [r0, #8]
 8007406:	6003      	str	r3, [r0, #0]
 8007408:	60c3      	str	r3, [r0, #12]
 800740a:	4603      	mov	r3, r0
 800740c:	2101      	movs	r1, #1
 800740e:	4638      	mov	r0, r7
 8007410:	9301      	str	r3, [sp, #4]
 8007412:	f7ff fdd7 	bl	8006fc4 <_Balloc>
 8007416:	9b01      	ldr	r3, [sp, #4]
 8007418:	f240 2271 	movw	r2, #625	; 0x271
 800741c:	2101      	movs	r1, #1
 800741e:	6142      	str	r2, [r0, #20]
 8007420:	4605      	mov	r5, r0
 8007422:	2200      	movs	r2, #0
 8007424:	6101      	str	r1, [r0, #16]
 8007426:	6098      	str	r0, [r3, #8]
 8007428:	6002      	str	r2, [r0, #0]
 800742a:	e7b4      	b.n	8007396 <__pow5mult+0x22>

0800742c <__lshift>:
 800742c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007430:	4693      	mov	fp, r2
 8007432:	690a      	ldr	r2, [r1, #16]
 8007434:	460f      	mov	r7, r1
 8007436:	ea4f 156b 	mov.w	r5, fp, asr #5
 800743a:	688b      	ldr	r3, [r1, #8]
 800743c:	eb05 0902 	add.w	r9, r5, r2
 8007440:	4680      	mov	r8, r0
 8007442:	f109 0601 	add.w	r6, r9, #1
 8007446:	6849      	ldr	r1, [r1, #4]
 8007448:	429e      	cmp	r6, r3
 800744a:	dd03      	ble.n	8007454 <__lshift+0x28>
 800744c:	005b      	lsls	r3, r3, #1
 800744e:	3101      	adds	r1, #1
 8007450:	429e      	cmp	r6, r3
 8007452:	dcfb      	bgt.n	800744c <__lshift+0x20>
 8007454:	4640      	mov	r0, r8
 8007456:	f7ff fdb5 	bl	8006fc4 <_Balloc>
 800745a:	2d00      	cmp	r5, #0
 800745c:	4682      	mov	sl, r0
 800745e:	f100 0414 	add.w	r4, r0, #20
 8007462:	dd09      	ble.n	8007478 <__lshift+0x4c>
 8007464:	2300      	movs	r3, #0
 8007466:	4622      	mov	r2, r4
 8007468:	4619      	mov	r1, r3
 800746a:	3301      	adds	r3, #1
 800746c:	f842 1b04 	str.w	r1, [r2], #4
 8007470:	42ab      	cmp	r3, r5
 8007472:	d1fa      	bne.n	800746a <__lshift+0x3e>
 8007474:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007478:	693a      	ldr	r2, [r7, #16]
 800747a:	f01b 0b1f 	ands.w	fp, fp, #31
 800747e:	f107 0314 	add.w	r3, r7, #20
 8007482:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007486:	d01f      	beq.n	80074c8 <__lshift+0x9c>
 8007488:	f1cb 0e20 	rsb	lr, fp, #32
 800748c:	2000      	movs	r0, #0
 800748e:	e000      	b.n	8007492 <__lshift+0x66>
 8007490:	462c      	mov	r4, r5
 8007492:	6819      	ldr	r1, [r3, #0]
 8007494:	4625      	mov	r5, r4
 8007496:	fa01 f10b 	lsl.w	r1, r1, fp
 800749a:	4308      	orrs	r0, r1
 800749c:	f845 0b04 	str.w	r0, [r5], #4
 80074a0:	f853 0b04 	ldr.w	r0, [r3], #4
 80074a4:	4293      	cmp	r3, r2
 80074a6:	fa20 f00e 	lsr.w	r0, r0, lr
 80074aa:	d3f1      	bcc.n	8007490 <__lshift+0x64>
 80074ac:	6060      	str	r0, [r4, #4]
 80074ae:	b108      	cbz	r0, 80074b4 <__lshift+0x88>
 80074b0:	f109 0602 	add.w	r6, r9, #2
 80074b4:	4640      	mov	r0, r8
 80074b6:	3e01      	subs	r6, #1
 80074b8:	4639      	mov	r1, r7
 80074ba:	f8ca 6010 	str.w	r6, [sl, #16]
 80074be:	f7ff fdb7 	bl	8007030 <_Bfree>
 80074c2:	4650      	mov	r0, sl
 80074c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c8:	f853 1b04 	ldr.w	r1, [r3], #4
 80074cc:	429a      	cmp	r2, r3
 80074ce:	f844 1b04 	str.w	r1, [r4], #4
 80074d2:	d9ef      	bls.n	80074b4 <__lshift+0x88>
 80074d4:	f853 1b04 	ldr.w	r1, [r3], #4
 80074d8:	429a      	cmp	r2, r3
 80074da:	f844 1b04 	str.w	r1, [r4], #4
 80074de:	d8f3      	bhi.n	80074c8 <__lshift+0x9c>
 80074e0:	e7e8      	b.n	80074b4 <__lshift+0x88>
 80074e2:	bf00      	nop

080074e4 <__mcmp>:
 80074e4:	6902      	ldr	r2, [r0, #16]
 80074e6:	690b      	ldr	r3, [r1, #16]
 80074e8:	b410      	push	{r4}
 80074ea:	1ad2      	subs	r2, r2, r3
 80074ec:	bf18      	it	ne
 80074ee:	4610      	movne	r0, r2
 80074f0:	d112      	bne.n	8007518 <__mcmp+0x34>
 80074f2:	009a      	lsls	r2, r3, #2
 80074f4:	3014      	adds	r0, #20
 80074f6:	3114      	adds	r1, #20
 80074f8:	1883      	adds	r3, r0, r2
 80074fa:	4411      	add	r1, r2
 80074fc:	e001      	b.n	8007502 <__mcmp+0x1e>
 80074fe:	4298      	cmp	r0, r3
 8007500:	d20d      	bcs.n	800751e <__mcmp+0x3a>
 8007502:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007506:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800750a:	42a2      	cmp	r2, r4
 800750c:	d0f7      	beq.n	80074fe <__mcmp+0x1a>
 800750e:	4294      	cmp	r4, r2
 8007510:	bf94      	ite	ls
 8007512:	2001      	movls	r0, #1
 8007514:	f04f 30ff 	movhi.w	r0, #4294967295
 8007518:	f85d 4b04 	ldr.w	r4, [sp], #4
 800751c:	4770      	bx	lr
 800751e:	2000      	movs	r0, #0
 8007520:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop

08007528 <__mdiff>:
 8007528:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800752c:	4688      	mov	r8, r1
 800752e:	4605      	mov	r5, r0
 8007530:	4611      	mov	r1, r2
 8007532:	4640      	mov	r0, r8
 8007534:	4614      	mov	r4, r2
 8007536:	f7ff ffd5 	bl	80074e4 <__mcmp>
 800753a:	1e06      	subs	r6, r0, #0
 800753c:	d05f      	beq.n	80075fe <__mdiff+0xd6>
 800753e:	bfbc      	itt	lt
 8007540:	4643      	movlt	r3, r8
 8007542:	46a0      	movlt	r8, r4
 8007544:	4628      	mov	r0, r5
 8007546:	bfb8      	it	lt
 8007548:	461c      	movlt	r4, r3
 800754a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800754e:	bfac      	ite	ge
 8007550:	2600      	movge	r6, #0
 8007552:	2601      	movlt	r6, #1
 8007554:	f7ff fd36 	bl	8006fc4 <_Balloc>
 8007558:	f8d8 c010 	ldr.w	ip, [r8, #16]
 800755c:	f104 0914 	add.w	r9, r4, #20
 8007560:	6922      	ldr	r2, [r4, #16]
 8007562:	f108 0814 	add.w	r8, r8, #20
 8007566:	4644      	mov	r4, r8
 8007568:	464d      	mov	r5, r9
 800756a:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 800756e:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 8007572:	2200      	movs	r2, #0
 8007574:	4682      	mov	sl, r0
 8007576:	f100 0314 	add.w	r3, r0, #20
 800757a:	60c6      	str	r6, [r0, #12]
 800757c:	f854 7b04 	ldr.w	r7, [r4], #4
 8007580:	f855 0b04 	ldr.w	r0, [r5], #4
 8007584:	4621      	mov	r1, r4
 8007586:	b2be      	uxth	r6, r7
 8007588:	45a9      	cmp	r9, r5
 800758a:	4432      	add	r2, r6
 800758c:	fa1f fb80 	uxth.w	fp, r0
 8007590:	ebcb 0602 	rsb	r6, fp, r2
 8007594:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8007598:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 800759c:	eb02 4226 	add.w	r2, r2, r6, asr #16
 80075a0:	b2b6      	uxth	r6, r6
 80075a2:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 80075a6:	ea4f 4222 	mov.w	r2, r2, asr #16
 80075aa:	f843 6b04 	str.w	r6, [r3], #4
 80075ae:	d8e5      	bhi.n	800757c <__mdiff+0x54>
 80075b0:	45a0      	cmp	r8, r4
 80075b2:	461d      	mov	r5, r3
 80075b4:	d916      	bls.n	80075e4 <__mdiff+0xbc>
 80075b6:	f851 0b04 	ldr.w	r0, [r1], #4
 80075ba:	4588      	cmp	r8, r1
 80075bc:	b286      	uxth	r6, r0
 80075be:	ea4f 4010 	mov.w	r0, r0, lsr #16
 80075c2:	4432      	add	r2, r6
 80075c4:	eb00 4022 	add.w	r0, r0, r2, asr #16
 80075c8:	b292      	uxth	r2, r2
 80075ca:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 80075ce:	ea4f 4220 	mov.w	r2, r0, asr #16
 80075d2:	f843 6b04 	str.w	r6, [r3], #4
 80075d6:	d8ee      	bhi.n	80075b6 <__mdiff+0x8e>
 80075d8:	43e3      	mvns	r3, r4
 80075da:	4443      	add	r3, r8
 80075dc:	f023 0303 	bic.w	r3, r3, #3
 80075e0:	3304      	adds	r3, #4
 80075e2:	442b      	add	r3, r5
 80075e4:	3b04      	subs	r3, #4
 80075e6:	b92e      	cbnz	r6, 80075f4 <__mdiff+0xcc>
 80075e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80075ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075f0:	2a00      	cmp	r2, #0
 80075f2:	d0f9      	beq.n	80075e8 <__mdiff+0xc0>
 80075f4:	4650      	mov	r0, sl
 80075f6:	f8ca c010 	str.w	ip, [sl, #16]
 80075fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075fe:	4628      	mov	r0, r5
 8007600:	4631      	mov	r1, r6
 8007602:	f7ff fcdf 	bl	8006fc4 <_Balloc>
 8007606:	2201      	movs	r2, #1
 8007608:	4603      	mov	r3, r0
 800760a:	615e      	str	r6, [r3, #20]
 800760c:	611a      	str	r2, [r3, #16]
 800760e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007612:	bf00      	nop

08007614 <__ulp>:
 8007614:	2300      	movs	r3, #0
 8007616:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800761a:	400b      	ands	r3, r1
 800761c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007620:	2b00      	cmp	r3, #0
 8007622:	dd02      	ble.n	800762a <__ulp+0x16>
 8007624:	4619      	mov	r1, r3
 8007626:	2000      	movs	r0, #0
 8007628:	4770      	bx	lr
 800762a:	425b      	negs	r3, r3
 800762c:	151b      	asrs	r3, r3, #20
 800762e:	2b13      	cmp	r3, #19
 8007630:	dd0b      	ble.n	800764a <__ulp+0x36>
 8007632:	2b32      	cmp	r3, #50	; 0x32
 8007634:	f04f 0100 	mov.w	r1, #0
 8007638:	bfdb      	ittet	le
 800763a:	2201      	movle	r2, #1
 800763c:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 8007640:	2301      	movgt	r3, #1
 8007642:	fa02 f303 	lslle.w	r3, r2, r3
 8007646:	4618      	mov	r0, r3
 8007648:	4770      	bx	lr
 800764a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800764e:	2000      	movs	r0, #0
 8007650:	fa42 f103 	asr.w	r1, r2, r3
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop

08007658 <__b2d>:
 8007658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765a:	f100 0614 	add.w	r6, r0, #20
 800765e:	6904      	ldr	r4, [r0, #16]
 8007660:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8007664:	1f27      	subs	r7, r4, #4
 8007666:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800766a:	4628      	mov	r0, r5
 800766c:	f7ff fd8e 	bl	800718c <__hi0bits>
 8007670:	280a      	cmp	r0, #10
 8007672:	f1c0 0320 	rsb	r3, r0, #32
 8007676:	600b      	str	r3, [r1, #0]
 8007678:	dc18      	bgt.n	80076ac <__b2d+0x54>
 800767a:	42be      	cmp	r6, r7
 800767c:	f1c0 010b 	rsb	r1, r0, #11
 8007680:	fa25 fc01 	lsr.w	ip, r5, r1
 8007684:	f100 0015 	add.w	r0, r0, #21
 8007688:	bf34      	ite	cc
 800768a:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800768e:	2100      	movcs	r1, #0
 8007690:	fa05 f500 	lsl.w	r5, r5, r0
 8007694:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8007698:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 800769c:	bf38      	it	cc
 800769e:	fa24 f101 	lsrcc.w	r1, r4, r1
 80076a2:	ea41 0205 	orr.w	r2, r1, r5
 80076a6:	4619      	mov	r1, r3
 80076a8:	4610      	mov	r0, r2
 80076aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076ac:	42be      	cmp	r6, r7
 80076ae:	bf36      	itet	cc
 80076b0:	f1a4 0708 	subcc.w	r7, r4, #8
 80076b4:	2100      	movcs	r1, #0
 80076b6:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 80076ba:	f1b0 040b 	subs.w	r4, r0, #11
 80076be:	d019      	beq.n	80076f4 <__b2d+0x9c>
 80076c0:	40a5      	lsls	r5, r4
 80076c2:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 80076c6:	42b7      	cmp	r7, r6
 80076c8:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80076cc:	fa21 fc00 	lsr.w	ip, r1, r0
 80076d0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80076d4:	ea45 030c 	orr.w	r3, r5, ip
 80076d8:	bf8c      	ite	hi
 80076da:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 80076de:	2000      	movls	r0, #0
 80076e0:	fa01 f104 	lsl.w	r1, r1, r4
 80076e4:	bf88      	it	hi
 80076e6:	fa25 f000 	lsrhi.w	r0, r5, r0
 80076ea:	ea40 0201 	orr.w	r2, r0, r1
 80076ee:	4619      	mov	r1, r3
 80076f0:	4610      	mov	r0, r2
 80076f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076f4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80076f8:	460a      	mov	r2, r1
 80076fa:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 80076fe:	4610      	mov	r0, r2
 8007700:	4619      	mov	r1, r3
 8007702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007704 <__d2b>:
 8007704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007708:	b082      	sub	sp, #8
 800770a:	2101      	movs	r1, #1
 800770c:	461d      	mov	r5, r3
 800770e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8007712:	4614      	mov	r4, r2
 8007714:	9f08      	ldr	r7, [sp, #32]
 8007716:	f7ff fc55 	bl	8006fc4 <_Balloc>
 800771a:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800771e:	4684      	mov	ip, r0
 8007720:	b10e      	cbz	r6, 8007726 <__d2b+0x22>
 8007722:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007726:	9301      	str	r3, [sp, #4]
 8007728:	b324      	cbz	r4, 8007774 <__d2b+0x70>
 800772a:	a802      	add	r0, sp, #8
 800772c:	f840 4d08 	str.w	r4, [r0, #-8]!
 8007730:	4668      	mov	r0, sp
 8007732:	f7ff fd49 	bl	80071c8 <__lo0bits>
 8007736:	2800      	cmp	r0, #0
 8007738:	d134      	bne.n	80077a4 <__d2b+0xa0>
 800773a:	9b00      	ldr	r3, [sp, #0]
 800773c:	9901      	ldr	r1, [sp, #4]
 800773e:	f8cc 3014 	str.w	r3, [ip, #20]
 8007742:	f8cc 1018 	str.w	r1, [ip, #24]
 8007746:	2900      	cmp	r1, #0
 8007748:	bf0c      	ite	eq
 800774a:	2101      	moveq	r1, #1
 800774c:	2102      	movne	r1, #2
 800774e:	f8cc 1010 	str.w	r1, [ip, #16]
 8007752:	b9de      	cbnz	r6, 800778c <__d2b+0x88>
 8007754:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 8007758:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800775c:	6038      	str	r0, [r7, #0]
 800775e:	6918      	ldr	r0, [r3, #16]
 8007760:	f7ff fd14 	bl	800718c <__hi0bits>
 8007764:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007766:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800776a:	6018      	str	r0, [r3, #0]
 800776c:	4660      	mov	r0, ip
 800776e:	b002      	add	sp, #8
 8007770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007774:	a801      	add	r0, sp, #4
 8007776:	f7ff fd27 	bl	80071c8 <__lo0bits>
 800777a:	9b01      	ldr	r3, [sp, #4]
 800777c:	2101      	movs	r1, #1
 800777e:	f8cc 3014 	str.w	r3, [ip, #20]
 8007782:	3020      	adds	r0, #32
 8007784:	f8cc 1010 	str.w	r1, [ip, #16]
 8007788:	2e00      	cmp	r6, #0
 800778a:	d0e3      	beq.n	8007754 <__d2b+0x50>
 800778c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800778e:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 8007792:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 8007796:	4440      	add	r0, r8
 8007798:	6038      	str	r0, [r7, #0]
 800779a:	4660      	mov	r0, ip
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	b002      	add	sp, #8
 80077a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077a4:	9b01      	ldr	r3, [sp, #4]
 80077a6:	f1c0 0420 	rsb	r4, r0, #32
 80077aa:	9a00      	ldr	r2, [sp, #0]
 80077ac:	fa03 f404 	lsl.w	r4, r3, r4
 80077b0:	40c3      	lsrs	r3, r0
 80077b2:	4322      	orrs	r2, r4
 80077b4:	4619      	mov	r1, r3
 80077b6:	9301      	str	r3, [sp, #4]
 80077b8:	f8cc 2014 	str.w	r2, [ip, #20]
 80077bc:	e7c1      	b.n	8007742 <__d2b+0x3e>
 80077be:	bf00      	nop

080077c0 <__ratio>:
 80077c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80077c4:	b083      	sub	sp, #12
 80077c6:	4688      	mov	r8, r1
 80077c8:	4669      	mov	r1, sp
 80077ca:	4606      	mov	r6, r0
 80077cc:	f7ff ff44 	bl	8007658 <__b2d>
 80077d0:	460d      	mov	r5, r1
 80077d2:	4604      	mov	r4, r0
 80077d4:	a901      	add	r1, sp, #4
 80077d6:	4640      	mov	r0, r8
 80077d8:	f7ff ff3e 	bl	8007658 <__b2d>
 80077dc:	f8d8 e010 	ldr.w	lr, [r8, #16]
 80077e0:	462f      	mov	r7, r5
 80077e2:	4602      	mov	r2, r0
 80077e4:	6930      	ldr	r0, [r6, #16]
 80077e6:	460b      	mov	r3, r1
 80077e8:	4689      	mov	r9, r1
 80077ea:	ebce 0e00 	rsb	lr, lr, r0
 80077ee:	e89d 0003 	ldmia.w	sp, {r0, r1}
 80077f2:	ebc1 0c00 	rsb	ip, r1, r0
 80077f6:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 80077fa:	2900      	cmp	r1, #0
 80077fc:	bfc9      	itett	gt
 80077fe:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 8007802:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 8007806:	4624      	movgt	r4, r4
 8007808:	463d      	movgt	r5, r7
 800780a:	bfdc      	itt	le
 800780c:	4612      	movle	r2, r2
 800780e:	464b      	movle	r3, r9
 8007810:	4620      	mov	r0, r4
 8007812:	4629      	mov	r1, r5
 8007814:	f002 f884 	bl	8009920 <__aeabi_ddiv>
 8007818:	b003      	add	sp, #12
 800781a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800781e:	bf00      	nop

08007820 <_mprec_log10>:
 8007820:	2817      	cmp	r0, #23
 8007822:	b510      	push	{r4, lr}
 8007824:	4604      	mov	r4, r0
 8007826:	dd0c      	ble.n	8007842 <_mprec_log10+0x22>
 8007828:	2100      	movs	r1, #0
 800782a:	2000      	movs	r0, #0
 800782c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8007830:	2300      	movs	r3, #0
 8007832:	2200      	movs	r2, #0
 8007834:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8007838:	f001 ff48 	bl	80096cc <__aeabi_dmul>
 800783c:	3c01      	subs	r4, #1
 800783e:	d1f7      	bne.n	8007830 <_mprec_log10+0x10>
 8007840:	bd10      	pop	{r4, pc}
 8007842:	f24a 33c0 	movw	r3, #41920	; 0xa3c0
 8007846:	f6c0 0300 	movt	r3, #2048	; 0x800
 800784a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800784e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8007852:	bd10      	pop	{r4, pc}

08007854 <__copybits>:
 8007854:	b470      	push	{r4, r5, r6}
 8007856:	3901      	subs	r1, #1
 8007858:	6915      	ldr	r5, [r2, #16]
 800785a:	f102 0314 	add.w	r3, r2, #20
 800785e:	114e      	asrs	r6, r1, #5
 8007860:	3601      	adds	r6, #1
 8007862:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8007866:	42ab      	cmp	r3, r5
 8007868:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800786c:	d20c      	bcs.n	8007888 <__copybits+0x34>
 800786e:	4601      	mov	r1, r0
 8007870:	f853 4b04 	ldr.w	r4, [r3], #4
 8007874:	429d      	cmp	r5, r3
 8007876:	f841 4b04 	str.w	r4, [r1], #4
 800787a:	d8f9      	bhi.n	8007870 <__copybits+0x1c>
 800787c:	1aab      	subs	r3, r5, r2
 800787e:	3b15      	subs	r3, #21
 8007880:	f023 0303 	bic.w	r3, r3, #3
 8007884:	3304      	adds	r3, #4
 8007886:	4418      	add	r0, r3
 8007888:	4286      	cmp	r6, r0
 800788a:	d904      	bls.n	8007896 <__copybits+0x42>
 800788c:	2300      	movs	r3, #0
 800788e:	f840 3b04 	str.w	r3, [r0], #4
 8007892:	4286      	cmp	r6, r0
 8007894:	d8fb      	bhi.n	800788e <__copybits+0x3a>
 8007896:	bc70      	pop	{r4, r5, r6}
 8007898:	4770      	bx	lr
 800789a:	bf00      	nop

0800789c <__any_on>:
 800789c:	6903      	ldr	r3, [r0, #16]
 800789e:	114a      	asrs	r2, r1, #5
 80078a0:	b410      	push	{r4}
 80078a2:	4293      	cmp	r3, r2
 80078a4:	f100 0414 	add.w	r4, r0, #20
 80078a8:	bfb8      	it	lt
 80078aa:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 80078ae:	db13      	blt.n	80078d8 <__any_on+0x3c>
 80078b0:	dd10      	ble.n	80078d4 <__any_on+0x38>
 80078b2:	f011 011f 	ands.w	r1, r1, #31
 80078b6:	d00d      	beq.n	80078d4 <__any_on+0x38>
 80078b8:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 80078bc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078c0:	fa20 f201 	lsr.w	r2, r0, r1
 80078c4:	fa02 f101 	lsl.w	r1, r2, r1
 80078c8:	4281      	cmp	r1, r0
 80078ca:	d005      	beq.n	80078d8 <__any_on+0x3c>
 80078cc:	2001      	movs	r0, #1
 80078ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078d2:	4770      	bx	lr
 80078d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078d8:	429c      	cmp	r4, r3
 80078da:	d20a      	bcs.n	80078f2 <__any_on+0x56>
 80078dc:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80078e0:	3b04      	subs	r3, #4
 80078e2:	b122      	cbz	r2, 80078ee <__any_on+0x52>
 80078e4:	e7f2      	b.n	80078cc <__any_on+0x30>
 80078e6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80078ea:	2a00      	cmp	r2, #0
 80078ec:	d1ee      	bne.n	80078cc <__any_on+0x30>
 80078ee:	429c      	cmp	r4, r3
 80078f0:	d3f9      	bcc.n	80078e6 <__any_on+0x4a>
 80078f2:	2000      	movs	r0, #0
 80078f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop

080078fc <__fpclassifyd>:
 80078fc:	ea50 0301 	orrs.w	r3, r0, r1
 8007900:	d101      	bne.n	8007906 <__fpclassifyd+0xa>
 8007902:	2002      	movs	r0, #2
 8007904:	4770      	bx	lr
 8007906:	f1d0 0301 	rsbs	r3, r0, #1
 800790a:	bf38      	it	cc
 800790c:	2300      	movcc	r3, #0
 800790e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8007912:	bf08      	it	eq
 8007914:	2800      	cmpeq	r0, #0
 8007916:	d0f4      	beq.n	8007902 <__fpclassifyd+0x6>
 8007918:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800791c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007920:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 8007924:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8007928:	4290      	cmp	r0, r2
 800792a:	d801      	bhi.n	8007930 <__fpclassifyd+0x34>
 800792c:	2004      	movs	r0, #4
 800792e:	4770      	bx	lr
 8007930:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007934:	d201      	bcs.n	800793a <__fpclassifyd+0x3e>
 8007936:	2003      	movs	r0, #3
 8007938:	4770      	bx	lr
 800793a:	2000      	movs	r0, #0
 800793c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8007940:	4281      	cmp	r1, r0
 8007942:	bf14      	ite	ne
 8007944:	2000      	movne	r0, #0
 8007946:	f003 0001 	andeq.w	r0, r3, #1
 800794a:	4770      	bx	lr

0800794c <_sbrk_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	f240 54d8 	movw	r4, #1496	; 0x5d8
 8007952:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007956:	4605      	mov	r5, r0
 8007958:	4608      	mov	r0, r1
 800795a:	2300      	movs	r3, #0
 800795c:	6023      	str	r3, [r4, #0]
 800795e:	f7fb ff43 	bl	80037e8 <_sbrk>
 8007962:	1c43      	adds	r3, r0, #1
 8007964:	d000      	beq.n	8007968 <_sbrk_r+0x1c>
 8007966:	bd38      	pop	{r3, r4, r5, pc}
 8007968:	6823      	ldr	r3, [r4, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d0fb      	beq.n	8007966 <_sbrk_r+0x1a>
 800796e:	602b      	str	r3, [r5, #0]
 8007970:	bd38      	pop	{r3, r4, r5, pc}
 8007972:	bf00      	nop

08007974 <strcmp>:
 8007974:	ea40 0c01 	orr.w	ip, r0, r1
 8007978:	f01c 0f07 	tst.w	ip, #7
 800797c:	d127      	bne.n	80079ce <strcmp+0x5a>
 800797e:	f1bd 0d10 	subs.w	sp, sp, #16
 8007982:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007986:	e9cd 6700 	strd	r6, r7, [sp]
 800798a:	f06f 0600 	mvn.w	r6, #0
 800798e:	f04f 0700 	mov.w	r7, #0
 8007992:	bf00      	nop
 8007994:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007998:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800799c:	42a2      	cmp	r2, r4
 800799e:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 80079a2:	ea2c 0c02 	bic.w	ip, ip, r2
 80079a6:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80079aa:	bf08      	it	eq
 80079ac:	f1bc 0f00 	cmpeq.w	ip, #0
 80079b0:	f040 80e5 	bne.w	8007b7e <strcmp+0x20a>
 80079b4:	42ab      	cmp	r3, r5
 80079b6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 80079ba:	ea2c 0c03 	bic.w	ip, ip, r3
 80079be:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 80079c2:	bf08      	it	eq
 80079c4:	f1bc 0f00 	cmpeq.w	ip, #0
 80079c8:	f040 80d6 	bne.w	8007b78 <strcmp+0x204>
 80079cc:	e7e2      	b.n	8007994 <strcmp+0x20>
 80079ce:	f010 0c03 	ands.w	ip, r0, #3
 80079d2:	d021      	beq.n	8007a18 <strcmp+0xa4>
 80079d4:	f020 0003 	bic.w	r0, r0, #3
 80079d8:	f850 2b04 	ldr.w	r2, [r0], #4
 80079dc:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 80079e0:	d008      	beq.n	80079f4 <strcmp+0x80>
 80079e2:	d20f      	bcs.n	8007a04 <strcmp+0x90>
 80079e4:	f811 cb01 	ldrb.w	ip, [r1], #1
 80079e8:	fa5f f392 	uxtb.w	r3, r2, ror #8
 80079ec:	ebb3 0c0c 	subs.w	ip, r3, ip
 80079f0:	d110      	bne.n	8007a14 <strcmp+0xa0>
 80079f2:	b17b      	cbz	r3, 8007a14 <strcmp+0xa0>
 80079f4:	f811 cb01 	ldrb.w	ip, [r1], #1
 80079f8:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 80079fc:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007a00:	d108      	bne.n	8007a14 <strcmp+0xa0>
 8007a02:	b13b      	cbz	r3, 8007a14 <strcmp+0xa0>
 8007a04:	f811 cb01 	ldrb.w	ip, [r1], #1
 8007a08:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 8007a0c:	ebb3 0c0c 	subs.w	ip, r3, ip
 8007a10:	d100      	bne.n	8007a14 <strcmp+0xa0>
 8007a12:	b90b      	cbnz	r3, 8007a18 <strcmp+0xa4>
 8007a14:	4660      	mov	r0, ip
 8007a16:	4770      	bx	lr
 8007a18:	f1bd 0d10 	subs.w	sp, sp, #16
 8007a1c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007a20:	e9cd 6700 	strd	r6, r7, [sp]
 8007a24:	f06f 0600 	mvn.w	r6, #0
 8007a28:	f04f 0700 	mov.w	r7, #0
 8007a2c:	f011 0c03 	ands.w	ip, r1, #3
 8007a30:	d133      	bne.n	8007a9a <strcmp+0x126>
 8007a32:	f010 0f04 	tst.w	r0, #4
 8007a36:	d00f      	beq.n	8007a58 <strcmp+0xe4>
 8007a38:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a3c:	f851 4b04 	ldr.w	r4, [r1], #4
 8007a40:	42a2      	cmp	r2, r4
 8007a42:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007a46:	ea2c 0c02 	bic.w	ip, ip, r2
 8007a4a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007a4e:	bf08      	it	eq
 8007a50:	f1bc 0f00 	cmpeq.w	ip, #0
 8007a54:	f040 8093 	bne.w	8007b7e <strcmp+0x20a>
 8007a58:	f011 0f04 	tst.w	r1, #4
 8007a5c:	d099      	beq.n	8007992 <strcmp+0x1e>
 8007a5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a62:	bf00      	nop
 8007a64:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 8007a68:	42aa      	cmp	r2, r5
 8007a6a:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 8007a6e:	ea2c 0c02 	bic.w	ip, ip, r2
 8007a72:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007a76:	bf08      	it	eq
 8007a78:	f1bc 0f00 	cmpeq.w	ip, #0
 8007a7c:	d179      	bne.n	8007b72 <strcmp+0x1fe>
 8007a7e:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 8007a82:	42a3      	cmp	r3, r4
 8007a84:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007a88:	ea2c 0c03 	bic.w	ip, ip, r3
 8007a8c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007a90:	bf08      	it	eq
 8007a92:	f1bc 0f00 	cmpeq.w	ip, #0
 8007a96:	d169      	bne.n	8007b6c <strcmp+0x1f8>
 8007a98:	e7e4      	b.n	8007a64 <strcmp+0xf0>
 8007a9a:	f021 0103 	bic.w	r1, r1, #3
 8007a9e:	f1bc 0f02 	cmp.w	ip, #2
 8007aa2:	d020      	beq.n	8007ae6 <strcmp+0x172>
 8007aa4:	da3f      	bge.n	8007b26 <strcmp+0x1b2>
 8007aa6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007aaa:	bf00      	nop
 8007aac:	f850 3b04 	ldr.w	r3, [r0], #4
 8007ab0:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8007ab4:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007ab8:	ea2c 0c03 	bic.w	ip, ip, r3
 8007abc:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007ac0:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 8007ac4:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 8007ac8:	bf08      	it	eq
 8007aca:	42aa      	cmpeq	r2, r5
 8007acc:	d151      	bne.n	8007b72 <strcmp+0x1fe>
 8007ace:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ad2:	f1bc 0f00 	cmp.w	ip, #0
 8007ad6:	ea82 0303 	eor.w	r3, r2, r3
 8007ada:	ea4f 6205 	mov.w	r2, r5, lsl #24
 8007ade:	bf08      	it	eq
 8007ae0:	4293      	cmpeq	r3, r2
 8007ae2:	d140      	bne.n	8007b66 <strcmp+0x1f2>
 8007ae4:	e7e2      	b.n	8007aac <strcmp+0x138>
 8007ae6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007aea:	bf00      	nop
 8007aec:	f850 3b04 	ldr.w	r3, [r0], #4
 8007af0:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8007af4:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007af8:	ea2c 0c03 	bic.w	ip, ip, r3
 8007afc:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007b00:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 8007b04:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 8007b08:	bf08      	it	eq
 8007b0a:	42aa      	cmpeq	r2, r5
 8007b0c:	d131      	bne.n	8007b72 <strcmp+0x1fe>
 8007b0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b12:	f1bc 0f00 	cmp.w	ip, #0
 8007b16:	ea82 0303 	eor.w	r3, r2, r3
 8007b1a:	ea4f 4205 	mov.w	r2, r5, lsl #16
 8007b1e:	bf08      	it	eq
 8007b20:	4293      	cmpeq	r3, r2
 8007b22:	d120      	bne.n	8007b66 <strcmp+0x1f2>
 8007b24:	e7e2      	b.n	8007aec <strcmp+0x178>
 8007b26:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b2a:	bf00      	nop
 8007b2c:	f850 3b04 	ldr.w	r3, [r0], #4
 8007b30:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8007b34:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 8007b38:	ea2c 0c03 	bic.w	ip, ip, r3
 8007b3c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 8007b40:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 8007b44:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 8007b48:	bf08      	it	eq
 8007b4a:	42aa      	cmpeq	r2, r5
 8007b4c:	d111      	bne.n	8007b72 <strcmp+0x1fe>
 8007b4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007b52:	f1bc 0f00 	cmp.w	ip, #0
 8007b56:	ea82 0303 	eor.w	r3, r2, r3
 8007b5a:	ea4f 2205 	mov.w	r2, r5, lsl #8
 8007b5e:	bf08      	it	eq
 8007b60:	4293      	cmpeq	r3, r2
 8007b62:	d100      	bne.n	8007b66 <strcmp+0x1f2>
 8007b64:	e7e2      	b.n	8007b2c <strcmp+0x1b8>
 8007b66:	ba19      	rev	r1, r3
 8007b68:	ba12      	rev	r2, r2
 8007b6a:	e00a      	b.n	8007b82 <strcmp+0x20e>
 8007b6c:	ba19      	rev	r1, r3
 8007b6e:	ba22      	rev	r2, r4
 8007b70:	e007      	b.n	8007b82 <strcmp+0x20e>
 8007b72:	ba11      	rev	r1, r2
 8007b74:	ba2a      	rev	r2, r5
 8007b76:	e004      	b.n	8007b82 <strcmp+0x20e>
 8007b78:	ba19      	rev	r1, r3
 8007b7a:	ba2a      	rev	r2, r5
 8007b7c:	e001      	b.n	8007b82 <strcmp+0x20e>
 8007b7e:	ba11      	rev	r1, r2
 8007b80:	ba22      	rev	r2, r4
 8007b82:	fa9c f08c 	rev.w	r0, ip
 8007b86:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007b8a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007b8e:	f11d 0d10 	adds.w	sp, sp, #16
 8007b92:	b138      	cbz	r0, 8007ba4 <strcmp+0x230>
 8007b94:	fab0 f080 	clz	r0, r0
 8007b98:	f1c0 0018 	rsb	r0, r0, #24
 8007b9c:	fa21 f100 	lsr.w	r1, r1, r0
 8007ba0:	fa22 f200 	lsr.w	r2, r2, r0
 8007ba4:	2001      	movs	r0, #1
 8007ba6:	4291      	cmp	r1, r2
 8007ba8:	bf98      	it	ls
 8007baa:	4180      	sbcls	r0, r0
 8007bac:	4770      	bx	lr
 8007bae:	bf00      	nop

08007bb0 <strlen>:
 8007bb0:	f020 0103 	bic.w	r1, r0, #3
 8007bb4:	f010 0003 	ands.w	r0, r0, #3
 8007bb8:	f1c0 0000 	rsb	r0, r0, #0
 8007bbc:	f851 3b04 	ldr.w	r3, [r1], #4
 8007bc0:	f100 0c04 	add.w	ip, r0, #4
 8007bc4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8007bc8:	f06f 0200 	mvn.w	r2, #0
 8007bcc:	bf1c      	itt	ne
 8007bce:	fa22 f20c 	lsrne.w	r2, r2, ip
 8007bd2:	4313      	orrne	r3, r2
 8007bd4:	f04f 0c01 	mov.w	ip, #1
 8007bd8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8007bdc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8007be0:	eba3 020c 	sub.w	r2, r3, ip
 8007be4:	ea22 0203 	bic.w	r2, r2, r3
 8007be8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8007bec:	bf04      	itt	eq
 8007bee:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007bf2:	3004      	addeq	r0, #4
 8007bf4:	d0f4      	beq.n	8007be0 <strlen+0x30>
 8007bf6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007bfa:	bf1f      	itttt	ne
 8007bfc:	3001      	addne	r0, #1
 8007bfe:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8007c02:	3001      	addne	r0, #1
 8007c04:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8007c08:	bf18      	it	ne
 8007c0a:	3001      	addne	r0, #1
 8007c0c:	4770      	bx	lr
 8007c0e:	bf00      	nop

08007c10 <__ssprint_r>:
 8007c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c14:	4692      	mov	sl, r2
 8007c16:	6894      	ldr	r4, [r2, #8]
 8007c18:	b083      	sub	sp, #12
 8007c1a:	4680      	mov	r8, r0
 8007c1c:	460d      	mov	r5, r1
 8007c1e:	6816      	ldr	r6, [r2, #0]
 8007c20:	2c00      	cmp	r4, #0
 8007c22:	d071      	beq.n	8007d08 <__ssprint_r+0xf8>
 8007c24:	f04f 0b00 	mov.w	fp, #0
 8007c28:	6808      	ldr	r0, [r1, #0]
 8007c2a:	688b      	ldr	r3, [r1, #8]
 8007c2c:	465c      	mov	r4, fp
 8007c2e:	2c00      	cmp	r4, #0
 8007c30:	d045      	beq.n	8007cbe <__ssprint_r+0xae>
 8007c32:	429c      	cmp	r4, r3
 8007c34:	461f      	mov	r7, r3
 8007c36:	d348      	bcc.n	8007cca <__ssprint_r+0xba>
 8007c38:	89ab      	ldrh	r3, [r5, #12]
 8007c3a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007c3e:	bf08      	it	eq
 8007c40:	46b9      	moveq	r9, r7
 8007c42:	d02c      	beq.n	8007c9e <__ssprint_r+0x8e>
 8007c44:	696f      	ldr	r7, [r5, #20]
 8007c46:	1c62      	adds	r2, r4, #1
 8007c48:	6929      	ldr	r1, [r5, #16]
 8007c4a:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 8007c4e:	1a47      	subs	r7, r0, r1
 8007c50:	443a      	add	r2, r7
 8007c52:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 8007c56:	ea4f 0969 	mov.w	r9, r9, asr #1
 8007c5a:	4591      	cmp	r9, r2
 8007c5c:	bf34      	ite	cc
 8007c5e:	4691      	movcc	r9, r2
 8007c60:	464a      	movcs	r2, r9
 8007c62:	055b      	lsls	r3, r3, #21
 8007c64:	d534      	bpl.n	8007cd0 <__ssprint_r+0xc0>
 8007c66:	4611      	mov	r1, r2
 8007c68:	4640      	mov	r0, r8
 8007c6a:	f7fe fe53 	bl	8006914 <_malloc_r>
 8007c6e:	2800      	cmp	r0, #0
 8007c70:	d038      	beq.n	8007ce4 <__ssprint_r+0xd4>
 8007c72:	6929      	ldr	r1, [r5, #16]
 8007c74:	463a      	mov	r2, r7
 8007c76:	9001      	str	r0, [sp, #4]
 8007c78:	f7ff f94c 	bl	8006f14 <memcpy>
 8007c7c:	89aa      	ldrh	r2, [r5, #12]
 8007c7e:	9b01      	ldr	r3, [sp, #4]
 8007c80:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007c84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007c88:	81aa      	strh	r2, [r5, #12]
 8007c8a:	19d8      	adds	r0, r3, r7
 8007c8c:	f8c5 9014 	str.w	r9, [r5, #20]
 8007c90:	ebc7 0709 	rsb	r7, r7, r9
 8007c94:	46a1      	mov	r9, r4
 8007c96:	60af      	str	r7, [r5, #8]
 8007c98:	4627      	mov	r7, r4
 8007c9a:	612b      	str	r3, [r5, #16]
 8007c9c:	6028      	str	r0, [r5, #0]
 8007c9e:	464a      	mov	r2, r9
 8007ca0:	4659      	mov	r1, fp
 8007ca2:	f000 fef5 	bl	8008a90 <memmove>
 8007ca6:	f8da 2008 	ldr.w	r2, [sl, #8]
 8007caa:	68ab      	ldr	r3, [r5, #8]
 8007cac:	6828      	ldr	r0, [r5, #0]
 8007cae:	1b14      	subs	r4, r2, r4
 8007cb0:	1bdb      	subs	r3, r3, r7
 8007cb2:	60ab      	str	r3, [r5, #8]
 8007cb4:	4448      	add	r0, r9
 8007cb6:	6028      	str	r0, [r5, #0]
 8007cb8:	f8ca 4008 	str.w	r4, [sl, #8]
 8007cbc:	b324      	cbz	r4, 8007d08 <__ssprint_r+0xf8>
 8007cbe:	f8d6 b000 	ldr.w	fp, [r6]
 8007cc2:	3608      	adds	r6, #8
 8007cc4:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8007cc8:	e7b1      	b.n	8007c2e <__ssprint_r+0x1e>
 8007cca:	4627      	mov	r7, r4
 8007ccc:	46a1      	mov	r9, r4
 8007cce:	e7e6      	b.n	8007c9e <__ssprint_r+0x8e>
 8007cd0:	4640      	mov	r0, r8
 8007cd2:	f000 ff95 	bl	8008c00 <_realloc_r>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	d1d6      	bne.n	8007c8a <__ssprint_r+0x7a>
 8007cdc:	4640      	mov	r0, r8
 8007cde:	6929      	ldr	r1, [r5, #16]
 8007ce0:	f000 fe0a 	bl	80088f8 <_free_r>
 8007ce4:	89aa      	ldrh	r2, [r5, #12]
 8007ce6:	f04f 34ff 	mov.w	r4, #4294967295
 8007cea:	230c      	movs	r3, #12
 8007cec:	4620      	mov	r0, r4
 8007cee:	f8c8 3000 	str.w	r3, [r8]
 8007cf2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	81aa      	strh	r2, [r5, #12]
 8007cfa:	f8ca 3008 	str.w	r3, [sl, #8]
 8007cfe:	f8ca 3004 	str.w	r3, [sl, #4]
 8007d02:	b003      	add	sp, #12
 8007d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f8ca 4004 	str.w	r4, [sl, #4]
 8007d0e:	b003      	add	sp, #12
 8007d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d14 <_svfiprintf_r>:
 8007d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d18:	b0b3      	sub	sp, #204	; 0xcc
 8007d1a:	4692      	mov	sl, r2
 8007d1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d1e:	898b      	ldrh	r3, [r1, #12]
 8007d20:	9108      	str	r1, [sp, #32]
 8007d22:	061a      	lsls	r2, r3, #24
 8007d24:	9005      	str	r0, [sp, #20]
 8007d26:	d503      	bpl.n	8007d30 <_svfiprintf_r+0x1c>
 8007d28:	690b      	ldr	r3, [r1, #16]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 8522 	beq.w	8008774 <_svfiprintf_r+0xa60>
 8007d30:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8007d34:	f24a 45e8 	movw	r5, #42216	; 0xa4e8
 8007d38:	4646      	mov	r6, r8
 8007d3a:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007d3e:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 8007d42:	2300      	movs	r3, #0
 8007d44:	950d      	str	r5, [sp, #52]	; 0x34
 8007d46:	f105 0710 	add.w	r7, r5, #16
 8007d4a:	930e      	str	r3, [sp, #56]	; 0x38
 8007d4c:	ebc4 0508 	rsb	r5, r4, r8
 8007d50:	9401      	str	r4, [sp, #4]
 8007d52:	930a      	str	r3, [sp, #40]	; 0x28
 8007d54:	9511      	str	r5, [sp, #68]	; 0x44
 8007d56:	9317      	str	r3, [sp, #92]	; 0x5c
 8007d58:	9316      	str	r3, [sp, #88]	; 0x58
 8007d5a:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 8007d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	bf18      	it	ne
 8007d66:	2b25      	cmpne	r3, #37	; 0x25
 8007d68:	f000 83ca 	beq.w	8008500 <_svfiprintf_r+0x7ec>
 8007d6c:	f10a 0201 	add.w	r2, sl, #1
 8007d70:	4614      	mov	r4, r2
 8007d72:	3201      	adds	r2, #1
 8007d74:	7823      	ldrb	r3, [r4, #0]
 8007d76:	2b25      	cmp	r3, #37	; 0x25
 8007d78:	bf18      	it	ne
 8007d7a:	2b00      	cmpne	r3, #0
 8007d7c:	d1f8      	bne.n	8007d70 <_svfiprintf_r+0x5c>
 8007d7e:	ebb4 050a 	subs.w	r5, r4, sl
 8007d82:	d010      	beq.n	8007da6 <_svfiprintf_r+0x92>
 8007d84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007d88:	3301      	adds	r3, #1
 8007d8a:	f8c6 a000 	str.w	sl, [r6]
 8007d8e:	2b07      	cmp	r3, #7
 8007d90:	6075      	str	r5, [r6, #4]
 8007d92:	442a      	add	r2, r5
 8007d94:	9316      	str	r3, [sp, #88]	; 0x58
 8007d96:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d98:	bfd8      	it	le
 8007d9a:	3608      	addle	r6, #8
 8007d9c:	f300 8436 	bgt.w	800860c <_svfiprintf_r+0x8f8>
 8007da0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007da2:	4428      	add	r0, r5
 8007da4:	900a      	str	r0, [sp, #40]	; 0x28
 8007da6:	7823      	ldrb	r3, [r4, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f000 83bc 	beq.w	8008526 <_svfiprintf_r+0x812>
 8007dae:	2300      	movs	r3, #0
 8007db0:	f104 0a01 	add.w	sl, r4, #1
 8007db4:	4619      	mov	r1, r3
 8007db6:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 8007dba:	4608      	mov	r0, r1
 8007dbc:	9304      	str	r3, [sp, #16]
 8007dbe:	9302      	str	r3, [sp, #8]
 8007dc0:	7863      	ldrb	r3, [r4, #1]
 8007dc2:	f04f 34ff 	mov.w	r4, #4294967295
 8007dc6:	9403      	str	r4, [sp, #12]
 8007dc8:	f10a 0a01 	add.w	sl, sl, #1
 8007dcc:	f1a3 0220 	sub.w	r2, r3, #32
 8007dd0:	2a58      	cmp	r2, #88	; 0x58
 8007dd2:	f200 82b5 	bhi.w	8008340 <_svfiprintf_r+0x62c>
 8007dd6:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007dda:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 8007dde:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 8007de2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007de6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007dea:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007dee:	02850059 	addeq	r0, r5, #89	; 0x59
 8007df2:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 8007df6:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 8007dfa:	01f70205 	mvnseq	r0, r5, lsl #4
 8007dfe:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007e02:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007e06:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007e0a:	01f701f7 	ldrsheq	r0, [r7, #23]!
 8007e0e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e12:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e16:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e1a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e1e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e22:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 8007e26:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e2a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e2e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e32:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e36:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 8007e3a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e3e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e42:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 8007e46:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e4a:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 8007e4e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e52:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e56:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e5a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e5e:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 8007e62:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 8007e66:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e6a:	01b001a9 	lsrseq	r0, r9, #3
 8007e6e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e72:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 8007e76:	01310185 	teqeq	r1, r5, lsl #3
 8007e7a:	017e0142 	cmneq	lr, r2, asr #2
 8007e7e:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 8007e82:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 8007e86:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 8007e8a:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 8007e8e:	1d23      	adds	r3, r4, #4
 8007e90:	6820      	ldr	r0, [r4, #0]
 8007e92:	2800      	cmp	r0, #0
 8007e94:	f280 8400 	bge.w	8008698 <_svfiprintf_r+0x984>
 8007e98:	4240      	negs	r0, r0
 8007e9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e9c:	9d02      	ldr	r5, [sp, #8]
 8007e9e:	f045 0504 	orr.w	r5, r5, #4
 8007ea2:	9502      	str	r5, [sp, #8]
 8007ea4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ea8:	e78e      	b.n	8007dc8 <_svfiprintf_r+0xb4>
 8007eaa:	9d02      	ldr	r5, [sp, #8]
 8007eac:	9004      	str	r0, [sp, #16]
 8007eae:	06aa      	lsls	r2, r5, #26
 8007eb0:	f140 81c8 	bpl.w	8008244 <_svfiprintf_r+0x530>
 8007eb4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	1de2      	adds	r2, r4, #7
 8007eba:	f022 0207 	bic.w	r2, r2, #7
 8007ebe:	f102 0508 	add.w	r5, r2, #8
 8007ec2:	950b      	str	r5, [sp, #44]	; 0x2c
 8007ec4:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007ec8:	f04f 0c00 	mov.w	ip, #0
 8007ecc:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8007ed0:	9a03      	ldr	r2, [sp, #12]
 8007ed2:	2a00      	cmp	r2, #0
 8007ed4:	bfa2      	ittt	ge
 8007ed6:	9802      	ldrge	r0, [sp, #8]
 8007ed8:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8007edc:	9002      	strge	r0, [sp, #8]
 8007ede:	ea54 0105 	orrs.w	r1, r4, r5
 8007ee2:	9803      	ldr	r0, [sp, #12]
 8007ee4:	bf0c      	ite	eq
 8007ee6:	2200      	moveq	r2, #0
 8007ee8:	2201      	movne	r2, #1
 8007eea:	2800      	cmp	r0, #0
 8007eec:	bf18      	it	ne
 8007eee:	f042 0201 	orrne.w	r2, r2, #1
 8007ef2:	2a00      	cmp	r2, #0
 8007ef4:	f000 8306 	beq.w	8008504 <_svfiprintf_r+0x7f0>
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	f000 83ab 	beq.w	8008654 <_svfiprintf_r+0x940>
 8007efe:	2b02      	cmp	r3, #2
 8007f00:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8007f04:	d179      	bne.n	8007ffa <_svfiprintf_r+0x2e6>
 8007f06:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007f0a:	f004 010f 	and.w	r1, r4, #15
 8007f0e:	0923      	lsrs	r3, r4, #4
 8007f10:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8007f14:	0928      	lsrs	r0, r5, #4
 8007f16:	f81b 1001 	ldrb.w	r1, [fp, r1]
 8007f1a:	461c      	mov	r4, r3
 8007f1c:	4605      	mov	r5, r0
 8007f1e:	4691      	mov	r9, r2
 8007f20:	ea54 0005 	orrs.w	r0, r4, r5
 8007f24:	f102 32ff 	add.w	r2, r2, #4294967295
 8007f28:	f889 1000 	strb.w	r1, [r9]
 8007f2c:	d1ed      	bne.n	8007f0a <_svfiprintf_r+0x1f6>
 8007f2e:	ebc9 0308 	rsb	r3, r9, r8
 8007f32:	9306      	str	r3, [sp, #24]
 8007f34:	9c06      	ldr	r4, [sp, #24]
 8007f36:	9d03      	ldr	r5, [sp, #12]
 8007f38:	42ac      	cmp	r4, r5
 8007f3a:	bfb8      	it	lt
 8007f3c:	462c      	movlt	r4, r5
 8007f3e:	f1bc 0f00 	cmp.w	ip, #0
 8007f42:	d000      	beq.n	8007f46 <_svfiprintf_r+0x232>
 8007f44:	3401      	adds	r4, #1
 8007f46:	9b02      	ldr	r3, [sp, #8]
 8007f48:	9d02      	ldr	r5, [sp, #8]
 8007f4a:	f013 0302 	ands.w	r3, r3, #2
 8007f4e:	9309      	str	r3, [sp, #36]	; 0x24
 8007f50:	bf18      	it	ne
 8007f52:	3402      	addne	r4, #2
 8007f54:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 8007f58:	950c      	str	r5, [sp, #48]	; 0x30
 8007f5a:	f040 8201 	bne.w	8008360 <_svfiprintf_r+0x64c>
 8007f5e:	9804      	ldr	r0, [sp, #16]
 8007f60:	1b05      	subs	r5, r0, r4
 8007f62:	2d00      	cmp	r5, #0
 8007f64:	f340 81fc 	ble.w	8008360 <_svfiprintf_r+0x64c>
 8007f68:	2d10      	cmp	r5, #16
 8007f6a:	f24a 43e8 	movw	r3, #42216	; 0xa4e8
 8007f6e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007f70:	f340 840d 	ble.w	800878e <_svfiprintf_r+0xa7a>
 8007f74:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007f78:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8007f7c:	9410      	str	r4, [sp, #64]	; 0x40
 8007f7e:	f04f 0b10 	mov.w	fp, #16
 8007f82:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007f84:	9307      	str	r3, [sp, #28]
 8007f86:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f8a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007f8c:	e002      	b.n	8007f94 <_svfiprintf_r+0x280>
 8007f8e:	3d10      	subs	r5, #16
 8007f90:	2d10      	cmp	r5, #16
 8007f92:	dd17      	ble.n	8007fc4 <_svfiprintf_r+0x2b0>
 8007f94:	3201      	adds	r2, #1
 8007f96:	3110      	adds	r1, #16
 8007f98:	2a07      	cmp	r2, #7
 8007f9a:	e886 0810 	stmia.w	r6, {r4, fp}
 8007f9e:	9216      	str	r2, [sp, #88]	; 0x58
 8007fa0:	f106 0608 	add.w	r6, r6, #8
 8007fa4:	9117      	str	r1, [sp, #92]	; 0x5c
 8007fa6:	ddf2      	ble.n	8007f8e <_svfiprintf_r+0x27a>
 8007fa8:	9805      	ldr	r0, [sp, #20]
 8007faa:	4649      	mov	r1, r9
 8007fac:	aa15      	add	r2, sp, #84	; 0x54
 8007fae:	4646      	mov	r6, r8
 8007fb0:	f7ff fe2e 	bl	8007c10 <__ssprint_r>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	f040 82bd 	bne.w	8008534 <_svfiprintf_r+0x820>
 8007fba:	3d10      	subs	r5, #16
 8007fbc:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007fbe:	2d10      	cmp	r5, #16
 8007fc0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007fc2:	dce7      	bgt.n	8007f94 <_svfiprintf_r+0x280>
 8007fc4:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007fc8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8007fca:	3201      	adds	r2, #1
 8007fcc:	9b07      	ldr	r3, [sp, #28]
 8007fce:	2a07      	cmp	r2, #7
 8007fd0:	4429      	add	r1, r5
 8007fd2:	9216      	str	r2, [sp, #88]	; 0x58
 8007fd4:	e886 0028 	stmia.w	r6, {r3, r5}
 8007fd8:	bfd8      	it	le
 8007fda:	3608      	addle	r6, #8
 8007fdc:	9117      	str	r1, [sp, #92]	; 0x5c
 8007fde:	f340 81c1 	ble.w	8008364 <_svfiprintf_r+0x650>
 8007fe2:	9805      	ldr	r0, [sp, #20]
 8007fe4:	aa15      	add	r2, sp, #84	; 0x54
 8007fe6:	9908      	ldr	r1, [sp, #32]
 8007fe8:	f7ff fe12 	bl	8007c10 <__ssprint_r>
 8007fec:	2800      	cmp	r0, #0
 8007fee:	f040 82a1 	bne.w	8008534 <_svfiprintf_r+0x820>
 8007ff2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8007ff4:	4646      	mov	r6, r8
 8007ff6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007ff8:	e1b4      	b.n	8008364 <_svfiprintf_r+0x650>
 8007ffa:	08e3      	lsrs	r3, r4, #3
 8007ffc:	08e9      	lsrs	r1, r5, #3
 8007ffe:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 8008002:	4691      	mov	r9, r2
 8008004:	460d      	mov	r5, r1
 8008006:	f004 0207 	and.w	r2, r4, #7
 800800a:	461c      	mov	r4, r3
 800800c:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8008010:	ea54 0105 	orrs.w	r1, r4, r5
 8008014:	f109 32ff 	add.w	r2, r9, #4294967295
 8008018:	f889 3000 	strb.w	r3, [r9]
 800801c:	d1ed      	bne.n	8007ffa <_svfiprintf_r+0x2e6>
 800801e:	9c02      	ldr	r4, [sp, #8]
 8008020:	4649      	mov	r1, r9
 8008022:	07e0      	lsls	r0, r4, #31
 8008024:	f140 8347 	bpl.w	80086b6 <_svfiprintf_r+0x9a2>
 8008028:	2b30      	cmp	r3, #48	; 0x30
 800802a:	d080      	beq.n	8007f2e <_svfiprintf_r+0x21a>
 800802c:	2330      	movs	r3, #48	; 0x30
 800802e:	ebc2 0408 	rsb	r4, r2, r8
 8008032:	4691      	mov	r9, r2
 8008034:	9406      	str	r4, [sp, #24]
 8008036:	f801 3c01 	strb.w	r3, [r1, #-1]
 800803a:	e77b      	b.n	8007f34 <_svfiprintf_r+0x220>
 800803c:	9d02      	ldr	r5, [sp, #8]
 800803e:	9004      	str	r0, [sp, #16]
 8008040:	f015 0320 	ands.w	r3, r5, #32
 8008044:	f000 813c 	beq.w	80082c0 <_svfiprintf_r+0x5ac>
 8008048:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800804a:	2300      	movs	r3, #0
 800804c:	1de2      	adds	r2, r4, #7
 800804e:	f022 0207 	bic.w	r2, r2, #7
 8008052:	f102 0508 	add.w	r5, r2, #8
 8008056:	950b      	str	r5, [sp, #44]	; 0x2c
 8008058:	e9d2 4500 	ldrd	r4, r5, [r2]
 800805c:	e734      	b.n	8007ec8 <_svfiprintf_r+0x1b4>
 800805e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008060:	9d02      	ldr	r5, [sp, #8]
 8008062:	9004      	str	r0, [sp, #16]
 8008064:	f045 0502 	orr.w	r5, r5, #2
 8008068:	9502      	str	r5, [sp, #8]
 800806a:	1d1d      	adds	r5, r3, #4
 800806c:	950b      	str	r5, [sp, #44]	; 0x2c
 800806e:	f24a 7598 	movw	r5, #42904	; 0xa798
 8008072:	681c      	ldr	r4, [r3, #0]
 8008074:	f6c0 0500 	movt	r5, #2048	; 0x800
 8008078:	2330      	movs	r3, #48	; 0x30
 800807a:	950e      	str	r5, [sp, #56]	; 0x38
 800807c:	2500      	movs	r5, #0
 800807e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8008082:	2378      	movs	r3, #120	; 0x78
 8008084:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 8008088:	2302      	movs	r3, #2
 800808a:	e71d      	b.n	8007ec8 <_svfiprintf_r+0x1b4>
 800808c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800808e:	9004      	str	r0, [sp, #16]
 8008090:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008092:	f8d4 9000 	ldr.w	r9, [r4]
 8008096:	2400      	movs	r4, #0
 8008098:	1d05      	adds	r5, r0, #4
 800809a:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 800809e:	f1b9 0f00 	cmp.w	r9, #0
 80080a2:	f000 8379 	beq.w	8008798 <_svfiprintf_r+0xa84>
 80080a6:	9803      	ldr	r0, [sp, #12]
 80080a8:	2800      	cmp	r0, #0
 80080aa:	4648      	mov	r0, r9
 80080ac:	f2c0 834b 	blt.w	8008746 <_svfiprintf_r+0xa32>
 80080b0:	4621      	mov	r1, r4
 80080b2:	9a03      	ldr	r2, [sp, #12]
 80080b4:	f7fe fee6 	bl	8006e84 <memchr>
 80080b8:	2800      	cmp	r0, #0
 80080ba:	f000 837a 	beq.w	80087b2 <_svfiprintf_r+0xa9e>
 80080be:	950b      	str	r5, [sp, #44]	; 0x2c
 80080c0:	ebc9 0000 	rsb	r0, r9, r0
 80080c4:	9d03      	ldr	r5, [sp, #12]
 80080c6:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 80080ca:	42a8      	cmp	r0, r5
 80080cc:	bfb8      	it	lt
 80080ce:	4605      	movlt	r5, r0
 80080d0:	9403      	str	r4, [sp, #12]
 80080d2:	9506      	str	r5, [sp, #24]
 80080d4:	e72e      	b.n	8007f34 <_svfiprintf_r+0x220>
 80080d6:	9c02      	ldr	r4, [sp, #8]
 80080d8:	f044 0420 	orr.w	r4, r4, #32
 80080dc:	9402      	str	r4, [sp, #8]
 80080de:	f89a 3000 	ldrb.w	r3, [sl]
 80080e2:	e671      	b.n	8007dc8 <_svfiprintf_r+0xb4>
 80080e4:	9c02      	ldr	r4, [sp, #8]
 80080e6:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80080ea:	06a0      	lsls	r0, r4, #26
 80080ec:	f100 831e 	bmi.w	800872c <_svfiprintf_r+0xa18>
 80080f0:	9c02      	ldr	r4, [sp, #8]
 80080f2:	06e1      	lsls	r1, r4, #27
 80080f4:	f140 8330 	bpl.w	8008758 <_svfiprintf_r+0xa44>
 80080f8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80080fa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80080fc:	3504      	adds	r5, #4
 80080fe:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8008102:	950b      	str	r5, [sp, #44]	; 0x2c
 8008104:	601c      	str	r4, [r3, #0]
 8008106:	e62a      	b.n	8007d5e <_svfiprintf_r+0x4a>
 8008108:	f89a 3000 	ldrb.w	r3, [sl]
 800810c:	4652      	mov	r2, sl
 800810e:	2b6c      	cmp	r3, #108	; 0x6c
 8008110:	bf05      	ittet	eq
 8008112:	f10a 0a01 	addeq.w	sl, sl, #1
 8008116:	9c02      	ldreq	r4, [sp, #8]
 8008118:	9d02      	ldrne	r5, [sp, #8]
 800811a:	f044 0420 	orreq.w	r4, r4, #32
 800811e:	bf0b      	itete	eq
 8008120:	7853      	ldrbeq	r3, [r2, #1]
 8008122:	f045 0510 	orrne.w	r5, r5, #16
 8008126:	9402      	streq	r4, [sp, #8]
 8008128:	9502      	strne	r5, [sp, #8]
 800812a:	e64d      	b.n	8007dc8 <_svfiprintf_r+0xb4>
 800812c:	9d02      	ldr	r5, [sp, #8]
 800812e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8008132:	9502      	str	r5, [sp, #8]
 8008134:	f89a 3000 	ldrb.w	r3, [sl]
 8008138:	e646      	b.n	8007dc8 <_svfiprintf_r+0xb4>
 800813a:	9d02      	ldr	r5, [sp, #8]
 800813c:	9004      	str	r0, [sp, #16]
 800813e:	06ab      	lsls	r3, r5, #26
 8008140:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008144:	d52f      	bpl.n	80081a6 <_svfiprintf_r+0x492>
 8008146:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008148:	1de3      	adds	r3, r4, #7
 800814a:	f023 0307 	bic.w	r3, r3, #7
 800814e:	f103 0508 	add.w	r5, r3, #8
 8008152:	950b      	str	r5, [sp, #44]	; 0x2c
 8008154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008158:	4614      	mov	r4, r2
 800815a:	461d      	mov	r5, r3
 800815c:	2a00      	cmp	r2, #0
 800815e:	f173 0000 	sbcs.w	r0, r3, #0
 8008162:	f2c0 82c8 	blt.w	80086f6 <_svfiprintf_r+0x9e2>
 8008166:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800816a:	2301      	movs	r3, #1
 800816c:	e6b0      	b.n	8007ed0 <_svfiprintf_r+0x1bc>
 800816e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008170:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 8008174:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008176:	2401      	movs	r4, #1
 8008178:	2200      	movs	r2, #0
 800817a:	9004      	str	r0, [sp, #16]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	3504      	adds	r5, #4
 8008180:	9406      	str	r4, [sp, #24]
 8008182:	950b      	str	r5, [sp, #44]	; 0x2c
 8008184:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 8008188:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800818c:	2500      	movs	r5, #0
 800818e:	9503      	str	r5, [sp, #12]
 8008190:	e6d9      	b.n	8007f46 <_svfiprintf_r+0x232>
 8008192:	9c02      	ldr	r4, [sp, #8]
 8008194:	9004      	str	r0, [sp, #16]
 8008196:	f044 0410 	orr.w	r4, r4, #16
 800819a:	9402      	str	r4, [sp, #8]
 800819c:	9d02      	ldr	r5, [sp, #8]
 800819e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 80081a2:	06ab      	lsls	r3, r5, #26
 80081a4:	d4cf      	bmi.n	8008146 <_svfiprintf_r+0x432>
 80081a6:	9c02      	ldr	r4, [sp, #8]
 80081a8:	06e5      	lsls	r5, r4, #27
 80081aa:	f100 8297 	bmi.w	80086dc <_svfiprintf_r+0x9c8>
 80081ae:	9c02      	ldr	r4, [sp, #8]
 80081b0:	0664      	lsls	r4, r4, #25
 80081b2:	f140 8293 	bpl.w	80086dc <_svfiprintf_r+0x9c8>
 80081b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80081b8:	3004      	adds	r0, #4
 80081ba:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 80081be:	900b      	str	r0, [sp, #44]	; 0x2c
 80081c0:	4622      	mov	r2, r4
 80081c2:	17e5      	asrs	r5, r4, #31
 80081c4:	462b      	mov	r3, r5
 80081c6:	e7c9      	b.n	800815c <_svfiprintf_r+0x448>
 80081c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80081cc:	2000      	movs	r0, #0
 80081ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80081d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
 80081d6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 80081da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80081de:	2a09      	cmp	r2, #9
 80081e0:	d9f5      	bls.n	80081ce <_svfiprintf_r+0x4ba>
 80081e2:	e5f3      	b.n	8007dcc <_svfiprintf_r+0xb8>
 80081e4:	9c02      	ldr	r4, [sp, #8]
 80081e6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80081ea:	9402      	str	r4, [sp, #8]
 80081ec:	f89a 3000 	ldrb.w	r3, [sl]
 80081f0:	e5ea      	b.n	8007dc8 <_svfiprintf_r+0xb4>
 80081f2:	f89a 3000 	ldrb.w	r3, [sl]
 80081f6:	f10a 0501 	add.w	r5, sl, #1
 80081fa:	2b2a      	cmp	r3, #42	; 0x2a
 80081fc:	f000 82e1 	beq.w	80087c2 <_svfiprintf_r+0xaae>
 8008200:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008204:	2a09      	cmp	r2, #9
 8008206:	bf82      	ittt	hi
 8008208:	2400      	movhi	r4, #0
 800820a:	46aa      	movhi	sl, r5
 800820c:	9403      	strhi	r4, [sp, #12]
 800820e:	f63f addd 	bhi.w	8007dcc <_svfiprintf_r+0xb8>
 8008212:	2400      	movs	r4, #0
 8008214:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8008218:	f815 3b01 	ldrb.w	r3, [r5], #1
 800821c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8008220:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008224:	2a09      	cmp	r2, #9
 8008226:	d9f5      	bls.n	8008214 <_svfiprintf_r+0x500>
 8008228:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 800822c:	46aa      	mov	sl, r5
 800822e:	9403      	str	r4, [sp, #12]
 8008230:	e5cc      	b.n	8007dcc <_svfiprintf_r+0xb8>
 8008232:	9c02      	ldr	r4, [sp, #8]
 8008234:	9004      	str	r0, [sp, #16]
 8008236:	f044 0410 	orr.w	r4, r4, #16
 800823a:	9402      	str	r4, [sp, #8]
 800823c:	9d02      	ldr	r5, [sp, #8]
 800823e:	06aa      	lsls	r2, r5, #26
 8008240:	f53f ae38 	bmi.w	8007eb4 <_svfiprintf_r+0x1a0>
 8008244:	9c02      	ldr	r4, [sp, #8]
 8008246:	06e3      	lsls	r3, r4, #27
 8008248:	f100 8267 	bmi.w	800871a <_svfiprintf_r+0xa06>
 800824c:	9c02      	ldr	r4, [sp, #8]
 800824e:	0665      	lsls	r5, r4, #25
 8008250:	f140 8263 	bpl.w	800871a <_svfiprintf_r+0xa06>
 8008254:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008256:	2500      	movs	r5, #0
 8008258:	2301      	movs	r3, #1
 800825a:	3004      	adds	r0, #4
 800825c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8008260:	900b      	str	r0, [sp, #44]	; 0x2c
 8008262:	e631      	b.n	8007ec8 <_svfiprintf_r+0x1b4>
 8008264:	9d02      	ldr	r5, [sp, #8]
 8008266:	f24a 7484 	movw	r4, #42884	; 0xa784
 800826a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800826e:	940e      	str	r4, [sp, #56]	; 0x38
 8008270:	06ac      	lsls	r4, r5, #26
 8008272:	9004      	str	r0, [sp, #16]
 8008274:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008278:	d543      	bpl.n	8008302 <_svfiprintf_r+0x5ee>
 800827a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800827c:	1de2      	adds	r2, r4, #7
 800827e:	f022 0207 	bic.w	r2, r2, #7
 8008282:	f102 0508 	add.w	r5, r2, #8
 8008286:	950b      	str	r5, [sp, #44]	; 0x2c
 8008288:	e9d2 4500 	ldrd	r4, r5, [r2]
 800828c:	9802      	ldr	r0, [sp, #8]
 800828e:	07c2      	lsls	r2, r0, #31
 8008290:	d554      	bpl.n	800833c <_svfiprintf_r+0x628>
 8008292:	ea54 0105 	orrs.w	r1, r4, r5
 8008296:	d051      	beq.n	800833c <_svfiprintf_r+0x628>
 8008298:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800829c:	f040 0002 	orr.w	r0, r0, #2
 80082a0:	2330      	movs	r3, #48	; 0x30
 80082a2:	9002      	str	r0, [sp, #8]
 80082a4:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 80082a8:	2302      	movs	r3, #2
 80082aa:	e60d      	b.n	8007ec8 <_svfiprintf_r+0x1b4>
 80082ac:	9c02      	ldr	r4, [sp, #8]
 80082ae:	9004      	str	r0, [sp, #16]
 80082b0:	f044 0410 	orr.w	r4, r4, #16
 80082b4:	9402      	str	r4, [sp, #8]
 80082b6:	9d02      	ldr	r5, [sp, #8]
 80082b8:	f015 0320 	ands.w	r3, r5, #32
 80082bc:	f47f aec4 	bne.w	8008048 <_svfiprintf_r+0x334>
 80082c0:	9c02      	ldr	r4, [sp, #8]
 80082c2:	f014 0210 	ands.w	r2, r4, #16
 80082c6:	f040 8220 	bne.w	800870a <_svfiprintf_r+0x9f6>
 80082ca:	9c02      	ldr	r4, [sp, #8]
 80082cc:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 80082d0:	f000 821b 	beq.w	800870a <_svfiprintf_r+0x9f6>
 80082d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80082d6:	4613      	mov	r3, r2
 80082d8:	2500      	movs	r5, #0
 80082da:	3004      	adds	r0, #4
 80082dc:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80082e0:	900b      	str	r0, [sp, #44]	; 0x2c
 80082e2:	e5f1      	b.n	8007ec8 <_svfiprintf_r+0x1b4>
 80082e4:	f89a 3000 	ldrb.w	r3, [sl]
 80082e8:	212b      	movs	r1, #43	; 0x2b
 80082ea:	e56d      	b.n	8007dc8 <_svfiprintf_r+0xb4>
 80082ec:	9d02      	ldr	r5, [sp, #8]
 80082ee:	f24a 7498 	movw	r4, #42904	; 0xa798
 80082f2:	f6c0 0400 	movt	r4, #2048	; 0x800
 80082f6:	940e      	str	r4, [sp, #56]	; 0x38
 80082f8:	06ac      	lsls	r4, r5, #26
 80082fa:	9004      	str	r0, [sp, #16]
 80082fc:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008300:	d4bb      	bmi.n	800827a <_svfiprintf_r+0x566>
 8008302:	9c02      	ldr	r4, [sp, #8]
 8008304:	06e0      	lsls	r0, r4, #27
 8008306:	f100 81e2 	bmi.w	80086ce <_svfiprintf_r+0x9ba>
 800830a:	9c02      	ldr	r4, [sp, #8]
 800830c:	0661      	lsls	r1, r4, #25
 800830e:	f140 81de 	bpl.w	80086ce <_svfiprintf_r+0x9ba>
 8008312:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008314:	2500      	movs	r5, #0
 8008316:	3004      	adds	r0, #4
 8008318:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800831c:	900b      	str	r0, [sp, #44]	; 0x2c
 800831e:	e7b5      	b.n	800828c <_svfiprintf_r+0x578>
 8008320:	f89a 3000 	ldrb.w	r3, [sl]
 8008324:	2900      	cmp	r1, #0
 8008326:	f47f ad4f 	bne.w	8007dc8 <_svfiprintf_r+0xb4>
 800832a:	2120      	movs	r1, #32
 800832c:	e54c      	b.n	8007dc8 <_svfiprintf_r+0xb4>
 800832e:	9d02      	ldr	r5, [sp, #8]
 8008330:	f045 0501 	orr.w	r5, r5, #1
 8008334:	9502      	str	r5, [sp, #8]
 8008336:	f89a 3000 	ldrb.w	r3, [sl]
 800833a:	e545      	b.n	8007dc8 <_svfiprintf_r+0xb4>
 800833c:	2302      	movs	r3, #2
 800833e:	e5c3      	b.n	8007ec8 <_svfiprintf_r+0x1b4>
 8008340:	9004      	str	r0, [sp, #16]
 8008342:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 8008346:	2b00      	cmp	r3, #0
 8008348:	f000 80ed 	beq.w	8008526 <_svfiprintf_r+0x812>
 800834c:	2401      	movs	r4, #1
 800834e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008352:	9406      	str	r4, [sp, #24]
 8008354:	2300      	movs	r3, #0
 8008356:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 800835a:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800835e:	e715      	b.n	800818c <_svfiprintf_r+0x478>
 8008360:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008362:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008364:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 8008368:	b173      	cbz	r3, 8008388 <_svfiprintf_r+0x674>
 800836a:	3201      	adds	r2, #1
 800836c:	3101      	adds	r1, #1
 800836e:	2a07      	cmp	r2, #7
 8008370:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 8008374:	f04f 0301 	mov.w	r3, #1
 8008378:	9216      	str	r2, [sp, #88]	; 0x58
 800837a:	e886 0009 	stmia.w	r6, {r0, r3}
 800837e:	bfd8      	it	le
 8008380:	3608      	addle	r6, #8
 8008382:	9117      	str	r1, [sp, #92]	; 0x5c
 8008384:	f300 8157 	bgt.w	8008636 <_svfiprintf_r+0x922>
 8008388:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800838a:	b16d      	cbz	r5, 80083a8 <_svfiprintf_r+0x694>
 800838c:	3201      	adds	r2, #1
 800838e:	3102      	adds	r1, #2
 8008390:	2a07      	cmp	r2, #7
 8008392:	a814      	add	r0, sp, #80	; 0x50
 8008394:	f04f 0302 	mov.w	r3, #2
 8008398:	9216      	str	r2, [sp, #88]	; 0x58
 800839a:	e886 0009 	stmia.w	r6, {r0, r3}
 800839e:	bfd8      	it	le
 80083a0:	3608      	addle	r6, #8
 80083a2:	9117      	str	r1, [sp, #92]	; 0x5c
 80083a4:	f300 813c 	bgt.w	8008620 <_svfiprintf_r+0x90c>
 80083a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083aa:	2b80      	cmp	r3, #128	; 0x80
 80083ac:	f000 80cd 	beq.w	800854a <_svfiprintf_r+0x836>
 80083b0:	9803      	ldr	r0, [sp, #12]
 80083b2:	9b06      	ldr	r3, [sp, #24]
 80083b4:	1ac5      	subs	r5, r0, r3
 80083b6:	2d00      	cmp	r5, #0
 80083b8:	dd44      	ble.n	8008444 <_svfiprintf_r+0x730>
 80083ba:	4ba5      	ldr	r3, [pc, #660]	; (8008650 <_svfiprintf_r+0x93c>)
 80083bc:	2d10      	cmp	r5, #16
 80083be:	9307      	str	r3, [sp, #28]
 80083c0:	dd2b      	ble.n	800841a <_svfiprintf_r+0x706>
 80083c2:	f8cd 900c 	str.w	r9, [sp, #12]
 80083c6:	f04f 0b10 	mov.w	fp, #16
 80083ca:	9409      	str	r4, [sp, #36]	; 0x24
 80083cc:	46a9      	mov	r9, r5
 80083ce:	9c05      	ldr	r4, [sp, #20]
 80083d0:	9d08      	ldr	r5, [sp, #32]
 80083d2:	e004      	b.n	80083de <_svfiprintf_r+0x6ca>
 80083d4:	f1a9 0910 	sub.w	r9, r9, #16
 80083d8:	f1b9 0f10 	cmp.w	r9, #16
 80083dc:	dd19      	ble.n	8008412 <_svfiprintf_r+0x6fe>
 80083de:	3201      	adds	r2, #1
 80083e0:	3110      	adds	r1, #16
 80083e2:	2a07      	cmp	r2, #7
 80083e4:	e886 0880 	stmia.w	r6, {r7, fp}
 80083e8:	9216      	str	r2, [sp, #88]	; 0x58
 80083ea:	f106 0608 	add.w	r6, r6, #8
 80083ee:	9117      	str	r1, [sp, #92]	; 0x5c
 80083f0:	ddf0      	ble.n	80083d4 <_svfiprintf_r+0x6c0>
 80083f2:	4620      	mov	r0, r4
 80083f4:	4629      	mov	r1, r5
 80083f6:	aa15      	add	r2, sp, #84	; 0x54
 80083f8:	4646      	mov	r6, r8
 80083fa:	f7ff fc09 	bl	8007c10 <__ssprint_r>
 80083fe:	2800      	cmp	r0, #0
 8008400:	f040 8098 	bne.w	8008534 <_svfiprintf_r+0x820>
 8008404:	f1a9 0910 	sub.w	r9, r9, #16
 8008408:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800840a:	f1b9 0f10 	cmp.w	r9, #16
 800840e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008410:	dce5      	bgt.n	80083de <_svfiprintf_r+0x6ca>
 8008412:	464d      	mov	r5, r9
 8008414:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008416:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800841a:	3201      	adds	r2, #1
 800841c:	9b07      	ldr	r3, [sp, #28]
 800841e:	2a07      	cmp	r2, #7
 8008420:	4429      	add	r1, r5
 8008422:	9216      	str	r2, [sp, #88]	; 0x58
 8008424:	e886 0028 	stmia.w	r6, {r3, r5}
 8008428:	bfd8      	it	le
 800842a:	3608      	addle	r6, #8
 800842c:	9117      	str	r1, [sp, #92]	; 0x5c
 800842e:	dd09      	ble.n	8008444 <_svfiprintf_r+0x730>
 8008430:	9805      	ldr	r0, [sp, #20]
 8008432:	aa15      	add	r2, sp, #84	; 0x54
 8008434:	9908      	ldr	r1, [sp, #32]
 8008436:	f7ff fbeb 	bl	8007c10 <__ssprint_r>
 800843a:	2800      	cmp	r0, #0
 800843c:	d17a      	bne.n	8008534 <_svfiprintf_r+0x820>
 800843e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008440:	4646      	mov	r6, r8
 8008442:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008444:	3201      	adds	r2, #1
 8008446:	9d06      	ldr	r5, [sp, #24]
 8008448:	2a07      	cmp	r2, #7
 800844a:	9216      	str	r2, [sp, #88]	; 0x58
 800844c:	4429      	add	r1, r5
 800844e:	f8c6 9000 	str.w	r9, [r6]
 8008452:	9117      	str	r1, [sp, #92]	; 0x5c
 8008454:	bfd8      	it	le
 8008456:	f106 0308 	addle.w	r3, r6, #8
 800845a:	6075      	str	r5, [r6, #4]
 800845c:	f300 80c0 	bgt.w	80085e0 <_svfiprintf_r+0x8cc>
 8008460:	9d02      	ldr	r5, [sp, #8]
 8008462:	076a      	lsls	r2, r5, #29
 8008464:	d538      	bpl.n	80084d8 <_svfiprintf_r+0x7c4>
 8008466:	9804      	ldr	r0, [sp, #16]
 8008468:	1b05      	subs	r5, r0, r4
 800846a:	2d00      	cmp	r5, #0
 800846c:	dd34      	ble.n	80084d8 <_svfiprintf_r+0x7c4>
 800846e:	2d10      	cmp	r5, #16
 8008470:	f24a 40e8 	movw	r0, #42216	; 0xa4e8
 8008474:	f6c0 0000 	movt	r0, #2048	; 0x800
 8008478:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800847a:	9007      	str	r0, [sp, #28]
 800847c:	dd22      	ble.n	80084c4 <_svfiprintf_r+0x7b0>
 800847e:	9402      	str	r4, [sp, #8]
 8008480:	2610      	movs	r6, #16
 8008482:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008486:	f8dd b020 	ldr.w	fp, [sp, #32]
 800848a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800848c:	e002      	b.n	8008494 <_svfiprintf_r+0x780>
 800848e:	3d10      	subs	r5, #16
 8008490:	2d10      	cmp	r5, #16
 8008492:	dd16      	ble.n	80084c2 <_svfiprintf_r+0x7ae>
 8008494:	3201      	adds	r2, #1
 8008496:	3110      	adds	r1, #16
 8008498:	2a07      	cmp	r2, #7
 800849a:	e883 0050 	stmia.w	r3, {r4, r6}
 800849e:	9216      	str	r2, [sp, #88]	; 0x58
 80084a0:	f103 0308 	add.w	r3, r3, #8
 80084a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80084a6:	ddf2      	ble.n	800848e <_svfiprintf_r+0x77a>
 80084a8:	4648      	mov	r0, r9
 80084aa:	4659      	mov	r1, fp
 80084ac:	aa15      	add	r2, sp, #84	; 0x54
 80084ae:	f7ff fbaf 	bl	8007c10 <__ssprint_r>
 80084b2:	4643      	mov	r3, r8
 80084b4:	2800      	cmp	r0, #0
 80084b6:	d13d      	bne.n	8008534 <_svfiprintf_r+0x820>
 80084b8:	3d10      	subs	r5, #16
 80084ba:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80084bc:	2d10      	cmp	r5, #16
 80084be:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084c0:	dce8      	bgt.n	8008494 <_svfiprintf_r+0x780>
 80084c2:	9c02      	ldr	r4, [sp, #8]
 80084c4:	3201      	adds	r2, #1
 80084c6:	9807      	ldr	r0, [sp, #28]
 80084c8:	2a07      	cmp	r2, #7
 80084ca:	4429      	add	r1, r5
 80084cc:	9216      	str	r2, [sp, #88]	; 0x58
 80084ce:	9117      	str	r1, [sp, #92]	; 0x5c
 80084d0:	e883 0021 	stmia.w	r3, {r0, r5}
 80084d4:	f300 80e5 	bgt.w	80086a2 <_svfiprintf_r+0x98e>
 80084d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80084da:	9804      	ldr	r0, [sp, #16]
 80084dc:	4284      	cmp	r4, r0
 80084de:	bfac      	ite	ge
 80084e0:	192d      	addge	r5, r5, r4
 80084e2:	182d      	addlt	r5, r5, r0
 80084e4:	950a      	str	r5, [sp, #40]	; 0x28
 80084e6:	2900      	cmp	r1, #0
 80084e8:	f040 8084 	bne.w	80085f4 <_svfiprintf_r+0x8e0>
 80084ec:	2300      	movs	r3, #0
 80084ee:	9316      	str	r3, [sp, #88]	; 0x58
 80084f0:	f89a 3000 	ldrb.w	r3, [sl]
 80084f4:	4646      	mov	r6, r8
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	bf18      	it	ne
 80084fa:	2b25      	cmpne	r3, #37	; 0x25
 80084fc:	f47f ac36 	bne.w	8007d6c <_svfiprintf_r+0x58>
 8008500:	4654      	mov	r4, sl
 8008502:	e450      	b.n	8007da6 <_svfiprintf_r+0x92>
 8008504:	2b00      	cmp	r3, #0
 8008506:	d17e      	bne.n	8008606 <_svfiprintf_r+0x8f2>
 8008508:	9c02      	ldr	r4, [sp, #8]
 800850a:	07e1      	lsls	r1, r4, #31
 800850c:	bf5c      	itt	pl
 800850e:	9306      	strpl	r3, [sp, #24]
 8008510:	46c1      	movpl	r9, r8
 8008512:	f57f ad0f 	bpl.w	8007f34 <_svfiprintf_r+0x220>
 8008516:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008518:	2330      	movs	r3, #48	; 0x30
 800851a:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800851e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8008522:	9506      	str	r5, [sp, #24]
 8008524:	e506      	b.n	8007f34 <_svfiprintf_r+0x220>
 8008526:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008528:	b123      	cbz	r3, 8008534 <_svfiprintf_r+0x820>
 800852a:	9805      	ldr	r0, [sp, #20]
 800852c:	aa15      	add	r2, sp, #84	; 0x54
 800852e:	9908      	ldr	r1, [sp, #32]
 8008530:	f7ff fb6e 	bl	8007c10 <__ssprint_r>
 8008534:	9c08      	ldr	r4, [sp, #32]
 8008536:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800853e:	bf18      	it	ne
 8008540:	f04f 30ff 	movne.w	r0, #4294967295
 8008544:	b033      	add	sp, #204	; 0xcc
 8008546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854a:	9804      	ldr	r0, [sp, #16]
 800854c:	1b05      	subs	r5, r0, r4
 800854e:	2d00      	cmp	r5, #0
 8008550:	f77f af2e 	ble.w	80083b0 <_svfiprintf_r+0x69c>
 8008554:	4b3e      	ldr	r3, [pc, #248]	; (8008650 <_svfiprintf_r+0x93c>)
 8008556:	2d10      	cmp	r5, #16
 8008558:	9307      	str	r3, [sp, #28]
 800855a:	dd2a      	ble.n	80085b2 <_svfiprintf_r+0x89e>
 800855c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008560:	f04f 0b10 	mov.w	fp, #16
 8008564:	940c      	str	r4, [sp, #48]	; 0x30
 8008566:	46a9      	mov	r9, r5
 8008568:	9c05      	ldr	r4, [sp, #20]
 800856a:	9d08      	ldr	r5, [sp, #32]
 800856c:	e004      	b.n	8008578 <_svfiprintf_r+0x864>
 800856e:	f1a9 0910 	sub.w	r9, r9, #16
 8008572:	f1b9 0f10 	cmp.w	r9, #16
 8008576:	dd18      	ble.n	80085aa <_svfiprintf_r+0x896>
 8008578:	3201      	adds	r2, #1
 800857a:	3110      	adds	r1, #16
 800857c:	2a07      	cmp	r2, #7
 800857e:	e886 0880 	stmia.w	r6, {r7, fp}
 8008582:	9216      	str	r2, [sp, #88]	; 0x58
 8008584:	f106 0608 	add.w	r6, r6, #8
 8008588:	9117      	str	r1, [sp, #92]	; 0x5c
 800858a:	ddf0      	ble.n	800856e <_svfiprintf_r+0x85a>
 800858c:	4620      	mov	r0, r4
 800858e:	4629      	mov	r1, r5
 8008590:	aa15      	add	r2, sp, #84	; 0x54
 8008592:	4646      	mov	r6, r8
 8008594:	f7ff fb3c 	bl	8007c10 <__ssprint_r>
 8008598:	2800      	cmp	r0, #0
 800859a:	d1cb      	bne.n	8008534 <_svfiprintf_r+0x820>
 800859c:	f1a9 0910 	sub.w	r9, r9, #16
 80085a0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80085a2:	f1b9 0f10 	cmp.w	r9, #16
 80085a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80085a8:	dce6      	bgt.n	8008578 <_svfiprintf_r+0x864>
 80085aa:	464d      	mov	r5, r9
 80085ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80085ae:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80085b2:	3201      	adds	r2, #1
 80085b4:	9b07      	ldr	r3, [sp, #28]
 80085b6:	2a07      	cmp	r2, #7
 80085b8:	4429      	add	r1, r5
 80085ba:	9216      	str	r2, [sp, #88]	; 0x58
 80085bc:	e886 0028 	stmia.w	r6, {r3, r5}
 80085c0:	bfd8      	it	le
 80085c2:	3608      	addle	r6, #8
 80085c4:	9117      	str	r1, [sp, #92]	; 0x5c
 80085c6:	f77f aef3 	ble.w	80083b0 <_svfiprintf_r+0x69c>
 80085ca:	9805      	ldr	r0, [sp, #20]
 80085cc:	aa15      	add	r2, sp, #84	; 0x54
 80085ce:	9908      	ldr	r1, [sp, #32]
 80085d0:	f7ff fb1e 	bl	8007c10 <__ssprint_r>
 80085d4:	2800      	cmp	r0, #0
 80085d6:	d1ad      	bne.n	8008534 <_svfiprintf_r+0x820>
 80085d8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80085da:	4646      	mov	r6, r8
 80085dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80085de:	e6e7      	b.n	80083b0 <_svfiprintf_r+0x69c>
 80085e0:	9805      	ldr	r0, [sp, #20]
 80085e2:	aa15      	add	r2, sp, #84	; 0x54
 80085e4:	9908      	ldr	r1, [sp, #32]
 80085e6:	f7ff fb13 	bl	8007c10 <__ssprint_r>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d1a2      	bne.n	8008534 <_svfiprintf_r+0x820>
 80085ee:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80085f0:	4643      	mov	r3, r8
 80085f2:	e735      	b.n	8008460 <_svfiprintf_r+0x74c>
 80085f4:	9805      	ldr	r0, [sp, #20]
 80085f6:	aa15      	add	r2, sp, #84	; 0x54
 80085f8:	9908      	ldr	r1, [sp, #32]
 80085fa:	f7ff fb09 	bl	8007c10 <__ssprint_r>
 80085fe:	2800      	cmp	r0, #0
 8008600:	f43f af74 	beq.w	80084ec <_svfiprintf_r+0x7d8>
 8008604:	e796      	b.n	8008534 <_svfiprintf_r+0x820>
 8008606:	9206      	str	r2, [sp, #24]
 8008608:	46c1      	mov	r9, r8
 800860a:	e493      	b.n	8007f34 <_svfiprintf_r+0x220>
 800860c:	9805      	ldr	r0, [sp, #20]
 800860e:	aa15      	add	r2, sp, #84	; 0x54
 8008610:	9908      	ldr	r1, [sp, #32]
 8008612:	f7ff fafd 	bl	8007c10 <__ssprint_r>
 8008616:	2800      	cmp	r0, #0
 8008618:	d18c      	bne.n	8008534 <_svfiprintf_r+0x820>
 800861a:	4646      	mov	r6, r8
 800861c:	f7ff bbc0 	b.w	8007da0 <_svfiprintf_r+0x8c>
 8008620:	9805      	ldr	r0, [sp, #20]
 8008622:	aa15      	add	r2, sp, #84	; 0x54
 8008624:	9908      	ldr	r1, [sp, #32]
 8008626:	f7ff faf3 	bl	8007c10 <__ssprint_r>
 800862a:	2800      	cmp	r0, #0
 800862c:	d182      	bne.n	8008534 <_svfiprintf_r+0x820>
 800862e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008630:	4646      	mov	r6, r8
 8008632:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008634:	e6b8      	b.n	80083a8 <_svfiprintf_r+0x694>
 8008636:	9805      	ldr	r0, [sp, #20]
 8008638:	aa15      	add	r2, sp, #84	; 0x54
 800863a:	9908      	ldr	r1, [sp, #32]
 800863c:	f7ff fae8 	bl	8007c10 <__ssprint_r>
 8008640:	2800      	cmp	r0, #0
 8008642:	f47f af77 	bne.w	8008534 <_svfiprintf_r+0x820>
 8008646:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008648:	4646      	mov	r6, r8
 800864a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800864c:	e69c      	b.n	8008388 <_svfiprintf_r+0x674>
 800864e:	bf00      	nop
 8008650:	0800a4f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, sp, pc}
 8008654:	2d00      	cmp	r5, #0
 8008656:	bf08      	it	eq
 8008658:	2c0a      	cmpeq	r4, #10
 800865a:	d330      	bcc.n	80086be <_svfiprintf_r+0x9aa>
 800865c:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 8008660:	46e1      	mov	r9, ip
 8008662:	9606      	str	r6, [sp, #24]
 8008664:	4620      	mov	r0, r4
 8008666:	4629      	mov	r1, r5
 8008668:	220a      	movs	r2, #10
 800866a:	2300      	movs	r3, #0
 800866c:	f001 fb10 	bl	8009c90 <__aeabi_uldivmod>
 8008670:	465e      	mov	r6, fp
 8008672:	4620      	mov	r0, r4
 8008674:	4629      	mov	r1, r5
 8008676:	2300      	movs	r3, #0
 8008678:	f10b 3bff 	add.w	fp, fp, #4294967295
 800867c:	3230      	adds	r2, #48	; 0x30
 800867e:	7032      	strb	r2, [r6, #0]
 8008680:	220a      	movs	r2, #10
 8008682:	f001 fb05 	bl	8009c90 <__aeabi_uldivmod>
 8008686:	4604      	mov	r4, r0
 8008688:	460d      	mov	r5, r1
 800868a:	ea54 0005 	orrs.w	r0, r4, r5
 800868e:	d1e9      	bne.n	8008664 <_svfiprintf_r+0x950>
 8008690:	46cc      	mov	ip, r9
 8008692:	46b1      	mov	r9, r6
 8008694:	9e06      	ldr	r6, [sp, #24]
 8008696:	e44a      	b.n	8007f2e <_svfiprintf_r+0x21a>
 8008698:	930b      	str	r3, [sp, #44]	; 0x2c
 800869a:	f89a 3000 	ldrb.w	r3, [sl]
 800869e:	f7ff bb93 	b.w	8007dc8 <_svfiprintf_r+0xb4>
 80086a2:	9805      	ldr	r0, [sp, #20]
 80086a4:	aa15      	add	r2, sp, #84	; 0x54
 80086a6:	9908      	ldr	r1, [sp, #32]
 80086a8:	f7ff fab2 	bl	8007c10 <__ssprint_r>
 80086ac:	2800      	cmp	r0, #0
 80086ae:	f47f af41 	bne.w	8008534 <_svfiprintf_r+0x820>
 80086b2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80086b4:	e710      	b.n	80084d8 <_svfiprintf_r+0x7c4>
 80086b6:	ebc9 0508 	rsb	r5, r9, r8
 80086ba:	9506      	str	r5, [sp, #24]
 80086bc:	e43a      	b.n	8007f34 <_svfiprintf_r+0x220>
 80086be:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80086c0:	3430      	adds	r4, #48	; 0x30
 80086c2:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 80086c6:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 80086ca:	9506      	str	r5, [sp, #24]
 80086cc:	e432      	b.n	8007f34 <_svfiprintf_r+0x220>
 80086ce:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80086d0:	3504      	adds	r5, #4
 80086d2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80086d6:	950b      	str	r5, [sp, #44]	; 0x2c
 80086d8:	2500      	movs	r5, #0
 80086da:	e5d7      	b.n	800828c <_svfiprintf_r+0x578>
 80086dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80086de:	3504      	adds	r5, #4
 80086e0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80086e4:	950b      	str	r5, [sp, #44]	; 0x2c
 80086e6:	4622      	mov	r2, r4
 80086e8:	17e5      	asrs	r5, r4, #31
 80086ea:	462b      	mov	r3, r5
 80086ec:	2a00      	cmp	r2, #0
 80086ee:	f173 0000 	sbcs.w	r0, r3, #0
 80086f2:	f6bf ad38 	bge.w	8008166 <_svfiprintf_r+0x452>
 80086f6:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 80086fa:	4264      	negs	r4, r4
 80086fc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008700:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 8008704:	2301      	movs	r3, #1
 8008706:	f7ff bbe3 	b.w	8007ed0 <_svfiprintf_r+0x1bc>
 800870a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800870c:	3504      	adds	r5, #4
 800870e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008712:	950b      	str	r5, [sp, #44]	; 0x2c
 8008714:	2500      	movs	r5, #0
 8008716:	f7ff bbd7 	b.w	8007ec8 <_svfiprintf_r+0x1b4>
 800871a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800871c:	2301      	movs	r3, #1
 800871e:	3504      	adds	r5, #4
 8008720:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008724:	950b      	str	r5, [sp, #44]	; 0x2c
 8008726:	2500      	movs	r5, #0
 8008728:	f7ff bbce 	b.w	8007ec8 <_svfiprintf_r+0x1b4>
 800872c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800872e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008730:	6829      	ldr	r1, [r5, #0]
 8008732:	4622      	mov	r2, r4
 8008734:	17e5      	asrs	r5, r4, #31
 8008736:	462b      	mov	r3, r5
 8008738:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800873a:	e9c1 2300 	strd	r2, r3, [r1]
 800873e:	3504      	adds	r5, #4
 8008740:	950b      	str	r5, [sp, #44]	; 0x2c
 8008742:	f7ff bb0c 	b.w	8007d5e <_svfiprintf_r+0x4a>
 8008746:	950b      	str	r5, [sp, #44]	; 0x2c
 8008748:	9403      	str	r4, [sp, #12]
 800874a:	f7ff fa31 	bl	8007bb0 <strlen>
 800874e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 8008752:	9006      	str	r0, [sp, #24]
 8008754:	f7ff bbee 	b.w	8007f34 <_svfiprintf_r+0x220>
 8008758:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800875a:	9d02      	ldr	r5, [sp, #8]
 800875c:	3404      	adds	r4, #4
 800875e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008762:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008766:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008768:	940b      	str	r4, [sp, #44]	; 0x2c
 800876a:	bf14      	ite	ne
 800876c:	801d      	strhne	r5, [r3, #0]
 800876e:	601d      	streq	r5, [r3, #0]
 8008770:	f7ff baf5 	b.w	8007d5e <_svfiprintf_r+0x4a>
 8008774:	2140      	movs	r1, #64	; 0x40
 8008776:	f7fe f8cd 	bl	8006914 <_malloc_r>
 800877a:	9c08      	ldr	r4, [sp, #32]
 800877c:	6020      	str	r0, [r4, #0]
 800877e:	6120      	str	r0, [r4, #16]
 8008780:	2800      	cmp	r0, #0
 8008782:	d02f      	beq.n	80087e4 <_svfiprintf_r+0xad0>
 8008784:	9c08      	ldr	r4, [sp, #32]
 8008786:	2340      	movs	r3, #64	; 0x40
 8008788:	6163      	str	r3, [r4, #20]
 800878a:	f7ff bad1 	b.w	8007d30 <_svfiprintf_r+0x1c>
 800878e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008792:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008794:	9307      	str	r3, [sp, #28]
 8008796:	e418      	b.n	8007fca <_svfiprintf_r+0x2b6>
 8008798:	9c03      	ldr	r4, [sp, #12]
 800879a:	f24a 79ac 	movw	r9, #42924	; 0xa7ac
 800879e:	950b      	str	r5, [sp, #44]	; 0x2c
 80087a0:	f6c0 0900 	movt	r9, #2048	; 0x800
 80087a4:	2c06      	cmp	r4, #6
 80087a6:	bf28      	it	cs
 80087a8:	2406      	movcs	r4, #6
 80087aa:	9406      	str	r4, [sp, #24]
 80087ac:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80087b0:	e4ec      	b.n	800818c <_svfiprintf_r+0x478>
 80087b2:	9c03      	ldr	r4, [sp, #12]
 80087b4:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 80087b8:	950b      	str	r5, [sp, #44]	; 0x2c
 80087ba:	9406      	str	r4, [sp, #24]
 80087bc:	9003      	str	r0, [sp, #12]
 80087be:	f7ff bbb9 	b.w	8007f34 <_svfiprintf_r+0x220>
 80087c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80087c4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80087c8:	46aa      	mov	sl, r5
 80087ca:	6824      	ldr	r4, [r4, #0]
 80087cc:	9403      	str	r4, [sp, #12]
 80087ce:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80087d0:	1d22      	adds	r2, r4, #4
 80087d2:	9c03      	ldr	r4, [sp, #12]
 80087d4:	920b      	str	r2, [sp, #44]	; 0x2c
 80087d6:	2c00      	cmp	r4, #0
 80087d8:	bfbc      	itt	lt
 80087da:	f04f 35ff 	movlt.w	r5, #4294967295
 80087de:	9503      	strlt	r5, [sp, #12]
 80087e0:	f7ff baf2 	b.w	8007dc8 <_svfiprintf_r+0xb4>
 80087e4:	9d05      	ldr	r5, [sp, #20]
 80087e6:	230c      	movs	r3, #12
 80087e8:	f04f 30ff 	mov.w	r0, #4294967295
 80087ec:	602b      	str	r3, [r5, #0]
 80087ee:	e6a9      	b.n	8008544 <_svfiprintf_r+0x830>

080087f0 <_calloc_r>:
 80087f0:	b510      	push	{r4, lr}
 80087f2:	fb02 f101 	mul.w	r1, r2, r1
 80087f6:	f7fe f88d 	bl	8006914 <_malloc_r>
 80087fa:	4604      	mov	r4, r0
 80087fc:	b170      	cbz	r0, 800881c <_calloc_r+0x2c>
 80087fe:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008802:	f022 0203 	bic.w	r2, r2, #3
 8008806:	3a04      	subs	r2, #4
 8008808:	2a24      	cmp	r2, #36	; 0x24
 800880a:	d81d      	bhi.n	8008848 <_calloc_r+0x58>
 800880c:	2a13      	cmp	r2, #19
 800880e:	bf98      	it	ls
 8008810:	4603      	movls	r3, r0
 8008812:	d805      	bhi.n	8008820 <_calloc_r+0x30>
 8008814:	2200      	movs	r2, #0
 8008816:	601a      	str	r2, [r3, #0]
 8008818:	605a      	str	r2, [r3, #4]
 800881a:	609a      	str	r2, [r3, #8]
 800881c:	4620      	mov	r0, r4
 800881e:	bd10      	pop	{r4, pc}
 8008820:	2a1b      	cmp	r2, #27
 8008822:	f04f 0100 	mov.w	r1, #0
 8008826:	bf98      	it	ls
 8008828:	f100 0308 	addls.w	r3, r0, #8
 800882c:	6001      	str	r1, [r0, #0]
 800882e:	6041      	str	r1, [r0, #4]
 8008830:	d9f0      	bls.n	8008814 <_calloc_r+0x24>
 8008832:	2a24      	cmp	r2, #36	; 0x24
 8008834:	6081      	str	r1, [r0, #8]
 8008836:	60c1      	str	r1, [r0, #12]
 8008838:	bf11      	iteee	ne
 800883a:	f100 0310 	addne.w	r3, r0, #16
 800883e:	6101      	streq	r1, [r0, #16]
 8008840:	f100 0318 	addeq.w	r3, r0, #24
 8008844:	6141      	streq	r1, [r0, #20]
 8008846:	e7e5      	b.n	8008814 <_calloc_r+0x24>
 8008848:	2100      	movs	r1, #0
 800884a:	f000 f989 	bl	8008b60 <memset>
 800884e:	4620      	mov	r0, r4
 8008850:	bd10      	pop	{r4, pc}
 8008852:	bf00      	nop

08008854 <_malloc_trim_r>:
 8008854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008856:	f240 1470 	movw	r4, #368	; 0x170
 800885a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800885e:	460f      	mov	r7, r1
 8008860:	4605      	mov	r5, r0
 8008862:	f7fe fbab 	bl	8006fbc <__malloc_lock>
 8008866:	68a3      	ldr	r3, [r4, #8]
 8008868:	685e      	ldr	r6, [r3, #4]
 800886a:	f026 0603 	bic.w	r6, r6, #3
 800886e:	1bf7      	subs	r7, r6, r7
 8008870:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 8008874:	0b3f      	lsrs	r7, r7, #12
 8008876:	3f01      	subs	r7, #1
 8008878:	033f      	lsls	r7, r7, #12
 800887a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800887e:	db07      	blt.n	8008890 <_malloc_trim_r+0x3c>
 8008880:	4628      	mov	r0, r5
 8008882:	2100      	movs	r1, #0
 8008884:	f7ff f862 	bl	800794c <_sbrk_r>
 8008888:	68a3      	ldr	r3, [r4, #8]
 800888a:	4433      	add	r3, r6
 800888c:	4298      	cmp	r0, r3
 800888e:	d004      	beq.n	800889a <_malloc_trim_r+0x46>
 8008890:	4628      	mov	r0, r5
 8008892:	f7fe fb95 	bl	8006fc0 <__malloc_unlock>
 8008896:	2000      	movs	r0, #0
 8008898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800889a:	4628      	mov	r0, r5
 800889c:	4279      	negs	r1, r7
 800889e:	f7ff f855 	bl	800794c <_sbrk_r>
 80088a2:	3001      	adds	r0, #1
 80088a4:	d010      	beq.n	80088c8 <_malloc_trim_r+0x74>
 80088a6:	f240 53a8 	movw	r3, #1448	; 0x5a8
 80088aa:	68a1      	ldr	r1, [r4, #8]
 80088ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088b0:	1bf6      	subs	r6, r6, r7
 80088b2:	4628      	mov	r0, r5
 80088b4:	f046 0601 	orr.w	r6, r6, #1
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	604e      	str	r6, [r1, #4]
 80088bc:	1bd7      	subs	r7, r2, r7
 80088be:	601f      	str	r7, [r3, #0]
 80088c0:	f7fe fb7e 	bl	8006fc0 <__malloc_unlock>
 80088c4:	2001      	movs	r0, #1
 80088c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088c8:	4628      	mov	r0, r5
 80088ca:	2100      	movs	r1, #0
 80088cc:	f7ff f83e 	bl	800794c <_sbrk_r>
 80088d0:	68a3      	ldr	r3, [r4, #8]
 80088d2:	1ac2      	subs	r2, r0, r3
 80088d4:	2a0f      	cmp	r2, #15
 80088d6:	dddb      	ble.n	8008890 <_malloc_trim_r+0x3c>
 80088d8:	f240 5478 	movw	r4, #1400	; 0x578
 80088dc:	f240 51a8 	movw	r1, #1448	; 0x5a8
 80088e0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80088e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80088e8:	f042 0201 	orr.w	r2, r2, #1
 80088ec:	605a      	str	r2, [r3, #4]
 80088ee:	6823      	ldr	r3, [r4, #0]
 80088f0:	1ac0      	subs	r0, r0, r3
 80088f2:	6008      	str	r0, [r1, #0]
 80088f4:	e7cc      	b.n	8008890 <_malloc_trim_r+0x3c>
 80088f6:	bf00      	nop

080088f8 <_free_r>:
 80088f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088fc:	460e      	mov	r6, r1
 80088fe:	4680      	mov	r8, r0
 8008900:	2900      	cmp	r1, #0
 8008902:	d05e      	beq.n	80089c2 <_free_r+0xca>
 8008904:	f7fe fb5a 	bl	8006fbc <__malloc_lock>
 8008908:	f240 1570 	movw	r5, #368	; 0x170
 800890c:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8008910:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8008914:	f1a6 0408 	sub.w	r4, r6, #8
 8008918:	f021 0301 	bic.w	r3, r1, #1
 800891c:	68af      	ldr	r7, [r5, #8]
 800891e:	18e2      	adds	r2, r4, r3
 8008920:	4297      	cmp	r7, r2
 8008922:	6850      	ldr	r0, [r2, #4]
 8008924:	f020 0003 	bic.w	r0, r0, #3
 8008928:	d061      	beq.n	80089ee <_free_r+0xf6>
 800892a:	f011 0101 	ands.w	r1, r1, #1
 800892e:	6050      	str	r0, [r2, #4]
 8008930:	bf18      	it	ne
 8008932:	2100      	movne	r1, #0
 8008934:	d10f      	bne.n	8008956 <_free_r+0x5e>
 8008936:	f856 6c08 	ldr.w	r6, [r6, #-8]
 800893a:	f105 0c08 	add.w	ip, r5, #8
 800893e:	1ba4      	subs	r4, r4, r6
 8008940:	4433      	add	r3, r6
 8008942:	68a6      	ldr	r6, [r4, #8]
 8008944:	4566      	cmp	r6, ip
 8008946:	bf0f      	iteee	eq
 8008948:	2101      	moveq	r1, #1
 800894a:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 800894e:	f8c6 c00c 	strne.w	ip, [r6, #12]
 8008952:	f8cc 6008 	strne.w	r6, [ip, #8]
 8008956:	1816      	adds	r6, r2, r0
 8008958:	6876      	ldr	r6, [r6, #4]
 800895a:	07f6      	lsls	r6, r6, #31
 800895c:	d408      	bmi.n	8008970 <_free_r+0x78>
 800895e:	4403      	add	r3, r0
 8008960:	6890      	ldr	r0, [r2, #8]
 8008962:	b911      	cbnz	r1, 800896a <_free_r+0x72>
 8008964:	4e49      	ldr	r6, [pc, #292]	; (8008a8c <_free_r+0x194>)
 8008966:	42b0      	cmp	r0, r6
 8008968:	d060      	beq.n	8008a2c <_free_r+0x134>
 800896a:	68d2      	ldr	r2, [r2, #12]
 800896c:	60c2      	str	r2, [r0, #12]
 800896e:	6090      	str	r0, [r2, #8]
 8008970:	f043 0201 	orr.w	r2, r3, #1
 8008974:	6062      	str	r2, [r4, #4]
 8008976:	50e3      	str	r3, [r4, r3]
 8008978:	b9f1      	cbnz	r1, 80089b8 <_free_r+0xc0>
 800897a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800897e:	d322      	bcc.n	80089c6 <_free_r+0xce>
 8008980:	0a5a      	lsrs	r2, r3, #9
 8008982:	2a04      	cmp	r2, #4
 8008984:	d85b      	bhi.n	8008a3e <_free_r+0x146>
 8008986:	0998      	lsrs	r0, r3, #6
 8008988:	3038      	adds	r0, #56	; 0x38
 800898a:	0041      	lsls	r1, r0, #1
 800898c:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8008990:	f240 1170 	movw	r1, #368	; 0x170
 8008994:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008998:	68aa      	ldr	r2, [r5, #8]
 800899a:	42aa      	cmp	r2, r5
 800899c:	d05b      	beq.n	8008a56 <_free_r+0x15e>
 800899e:	6851      	ldr	r1, [r2, #4]
 80089a0:	f021 0103 	bic.w	r1, r1, #3
 80089a4:	428b      	cmp	r3, r1
 80089a6:	d202      	bcs.n	80089ae <_free_r+0xb6>
 80089a8:	6892      	ldr	r2, [r2, #8]
 80089aa:	4295      	cmp	r5, r2
 80089ac:	d1f7      	bne.n	800899e <_free_r+0xa6>
 80089ae:	68d3      	ldr	r3, [r2, #12]
 80089b0:	60e3      	str	r3, [r4, #12]
 80089b2:	60a2      	str	r2, [r4, #8]
 80089b4:	609c      	str	r4, [r3, #8]
 80089b6:	60d4      	str	r4, [r2, #12]
 80089b8:	4640      	mov	r0, r8
 80089ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089be:	f7fe baff 	b.w	8006fc0 <__malloc_unlock>
 80089c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089c6:	08db      	lsrs	r3, r3, #3
 80089c8:	2101      	movs	r1, #1
 80089ca:	6868      	ldr	r0, [r5, #4]
 80089cc:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 80089d0:	109b      	asrs	r3, r3, #2
 80089d2:	fa01 f303 	lsl.w	r3, r1, r3
 80089d6:	6891      	ldr	r1, [r2, #8]
 80089d8:	4318      	orrs	r0, r3
 80089da:	60e2      	str	r2, [r4, #12]
 80089dc:	6068      	str	r0, [r5, #4]
 80089de:	4640      	mov	r0, r8
 80089e0:	60a1      	str	r1, [r4, #8]
 80089e2:	6094      	str	r4, [r2, #8]
 80089e4:	60cc      	str	r4, [r1, #12]
 80089e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089ea:	f7fe bae9 	b.w	8006fc0 <__malloc_unlock>
 80089ee:	07cf      	lsls	r7, r1, #31
 80089f0:	4418      	add	r0, r3
 80089f2:	d407      	bmi.n	8008a04 <_free_r+0x10c>
 80089f4:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80089f8:	1ae4      	subs	r4, r4, r3
 80089fa:	4418      	add	r0, r3
 80089fc:	68a2      	ldr	r2, [r4, #8]
 80089fe:	68e3      	ldr	r3, [r4, #12]
 8008a00:	60d3      	str	r3, [r2, #12]
 8008a02:	609a      	str	r2, [r3, #8]
 8008a04:	f240 527c 	movw	r2, #1404	; 0x57c
 8008a08:	f040 0301 	orr.w	r3, r0, #1
 8008a0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008a10:	6063      	str	r3, [r4, #4]
 8008a12:	60ac      	str	r4, [r5, #8]
 8008a14:	6813      	ldr	r3, [r2, #0]
 8008a16:	4298      	cmp	r0, r3
 8008a18:	d3ce      	bcc.n	80089b8 <_free_r+0xc0>
 8008a1a:	f240 53a4 	movw	r3, #1444	; 0x5a4
 8008a1e:	4640      	mov	r0, r8
 8008a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a24:	6819      	ldr	r1, [r3, #0]
 8008a26:	f7ff ff15 	bl	8008854 <_malloc_trim_r>
 8008a2a:	e7c5      	b.n	80089b8 <_free_r+0xc0>
 8008a2c:	616c      	str	r4, [r5, #20]
 8008a2e:	f043 0201 	orr.w	r2, r3, #1
 8008a32:	612c      	str	r4, [r5, #16]
 8008a34:	60e0      	str	r0, [r4, #12]
 8008a36:	60a0      	str	r0, [r4, #8]
 8008a38:	6062      	str	r2, [r4, #4]
 8008a3a:	50e3      	str	r3, [r4, r3]
 8008a3c:	e7bc      	b.n	80089b8 <_free_r+0xc0>
 8008a3e:	2a14      	cmp	r2, #20
 8008a40:	bf9c      	itt	ls
 8008a42:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8008a46:	0041      	lslls	r1, r0, #1
 8008a48:	d9a0      	bls.n	800898c <_free_r+0x94>
 8008a4a:	2a54      	cmp	r2, #84	; 0x54
 8008a4c:	d80c      	bhi.n	8008a68 <_free_r+0x170>
 8008a4e:	0b18      	lsrs	r0, r3, #12
 8008a50:	306e      	adds	r0, #110	; 0x6e
 8008a52:	0041      	lsls	r1, r0, #1
 8008a54:	e79a      	b.n	800898c <_free_r+0x94>
 8008a56:	2601      	movs	r6, #1
 8008a58:	684d      	ldr	r5, [r1, #4]
 8008a5a:	1080      	asrs	r0, r0, #2
 8008a5c:	4613      	mov	r3, r2
 8008a5e:	fa06 f000 	lsl.w	r0, r6, r0
 8008a62:	4305      	orrs	r5, r0
 8008a64:	604d      	str	r5, [r1, #4]
 8008a66:	e7a3      	b.n	80089b0 <_free_r+0xb8>
 8008a68:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008a6c:	d803      	bhi.n	8008a76 <_free_r+0x17e>
 8008a6e:	0bd8      	lsrs	r0, r3, #15
 8008a70:	3077      	adds	r0, #119	; 0x77
 8008a72:	0041      	lsls	r1, r0, #1
 8008a74:	e78a      	b.n	800898c <_free_r+0x94>
 8008a76:	f240 5154 	movw	r1, #1364	; 0x554
 8008a7a:	428a      	cmp	r2, r1
 8008a7c:	bf95      	itete	ls
 8008a7e:	0c98      	lsrls	r0, r3, #18
 8008a80:	21fc      	movhi	r1, #252	; 0xfc
 8008a82:	307c      	addls	r0, #124	; 0x7c
 8008a84:	207e      	movhi	r0, #126	; 0x7e
 8008a86:	bf98      	it	ls
 8008a88:	0041      	lslls	r1, r0, #1
 8008a8a:	e77f      	b.n	800898c <_free_r+0x94>
 8008a8c:	20000178 	andcs	r0, r0, r8, ror r1

08008a90 <memmove>:
 8008a90:	4288      	cmp	r0, r1
 8008a92:	b4f0      	push	{r4, r5, r6, r7}
 8008a94:	d910      	bls.n	8008ab8 <memmove+0x28>
 8008a96:	188c      	adds	r4, r1, r2
 8008a98:	42a0      	cmp	r0, r4
 8008a9a:	d20d      	bcs.n	8008ab8 <memmove+0x28>
 8008a9c:	1885      	adds	r5, r0, r2
 8008a9e:	1e53      	subs	r3, r2, #1
 8008aa0:	b142      	cbz	r2, 8008ab4 <memmove+0x24>
 8008aa2:	4621      	mov	r1, r4
 8008aa4:	462a      	mov	r2, r5
 8008aa6:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ab0:	1c5c      	adds	r4, r3, #1
 8008ab2:	d1f8      	bne.n	8008aa6 <memmove+0x16>
 8008ab4:	bcf0      	pop	{r4, r5, r6, r7}
 8008ab6:	4770      	bx	lr
 8008ab8:	2a0f      	cmp	r2, #15
 8008aba:	d946      	bls.n	8008b4a <memmove+0xba>
 8008abc:	ea40 0301 	orr.w	r3, r0, r1
 8008ac0:	079b      	lsls	r3, r3, #30
 8008ac2:	d146      	bne.n	8008b52 <memmove+0xc2>
 8008ac4:	f1a2 0710 	sub.w	r7, r2, #16
 8008ac8:	460c      	mov	r4, r1
 8008aca:	4603      	mov	r3, r0
 8008acc:	093f      	lsrs	r7, r7, #4
 8008ace:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8008ad2:	3610      	adds	r6, #16
 8008ad4:	6825      	ldr	r5, [r4, #0]
 8008ad6:	3310      	adds	r3, #16
 8008ad8:	3410      	adds	r4, #16
 8008ada:	f843 5c10 	str.w	r5, [r3, #-16]
 8008ade:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8008ae2:	f843 5c0c 	str.w	r5, [r3, #-12]
 8008ae6:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008aea:	f843 5c08 	str.w	r5, [r3, #-8]
 8008aee:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008af2:	f843 5c04 	str.w	r5, [r3, #-4]
 8008af6:	42b3      	cmp	r3, r6
 8008af8:	d1ec      	bne.n	8008ad4 <memmove+0x44>
 8008afa:	1c7b      	adds	r3, r7, #1
 8008afc:	f002 0c0f 	and.w	ip, r2, #15
 8008b00:	f1bc 0f03 	cmp.w	ip, #3
 8008b04:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008b08:	4419      	add	r1, r3
 8008b0a:	4403      	add	r3, r0
 8008b0c:	d923      	bls.n	8008b56 <memmove+0xc6>
 8008b0e:	460e      	mov	r6, r1
 8008b10:	461d      	mov	r5, r3
 8008b12:	4664      	mov	r4, ip
 8008b14:	f856 7b04 	ldr.w	r7, [r6], #4
 8008b18:	3c04      	subs	r4, #4
 8008b1a:	2c03      	cmp	r4, #3
 8008b1c:	f845 7b04 	str.w	r7, [r5], #4
 8008b20:	d8f8      	bhi.n	8008b14 <memmove+0x84>
 8008b22:	f1ac 0404 	sub.w	r4, ip, #4
 8008b26:	f002 0203 	and.w	r2, r2, #3
 8008b2a:	f024 0403 	bic.w	r4, r4, #3
 8008b2e:	3404      	adds	r4, #4
 8008b30:	4423      	add	r3, r4
 8008b32:	4421      	add	r1, r4
 8008b34:	2a00      	cmp	r2, #0
 8008b36:	d0bd      	beq.n	8008ab4 <memmove+0x24>
 8008b38:	441a      	add	r2, r3
 8008b3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b3e:	f803 4b01 	strb.w	r4, [r3], #1
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d1f9      	bne.n	8008b3a <memmove+0xaa>
 8008b46:	bcf0      	pop	{r4, r5, r6, r7}
 8008b48:	4770      	bx	lr
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	2a00      	cmp	r2, #0
 8008b4e:	d1f3      	bne.n	8008b38 <memmove+0xa8>
 8008b50:	e7b0      	b.n	8008ab4 <memmove+0x24>
 8008b52:	4603      	mov	r3, r0
 8008b54:	e7f0      	b.n	8008b38 <memmove+0xa8>
 8008b56:	4662      	mov	r2, ip
 8008b58:	2a00      	cmp	r2, #0
 8008b5a:	d1ed      	bne.n	8008b38 <memmove+0xa8>
 8008b5c:	e7aa      	b.n	8008ab4 <memmove+0x24>
 8008b5e:	bf00      	nop

08008b60 <memset>:
 8008b60:	0783      	lsls	r3, r0, #30
 8008b62:	b4f0      	push	{r4, r5, r6, r7}
 8008b64:	d048      	beq.n	8008bf8 <memset+0x98>
 8008b66:	1e54      	subs	r4, r2, #1
 8008b68:	2a00      	cmp	r2, #0
 8008b6a:	d043      	beq.n	8008bf4 <memset+0x94>
 8008b6c:	b2cd      	uxtb	r5, r1
 8008b6e:	4603      	mov	r3, r0
 8008b70:	e002      	b.n	8008b78 <memset+0x18>
 8008b72:	2c00      	cmp	r4, #0
 8008b74:	d03e      	beq.n	8008bf4 <memset+0x94>
 8008b76:	4614      	mov	r4, r2
 8008b78:	f803 5b01 	strb.w	r5, [r3], #1
 8008b7c:	f013 0f03 	tst.w	r3, #3
 8008b80:	f104 32ff 	add.w	r2, r4, #4294967295
 8008b84:	d1f5      	bne.n	8008b72 <memset+0x12>
 8008b86:	2c03      	cmp	r4, #3
 8008b88:	d92d      	bls.n	8008be6 <memset+0x86>
 8008b8a:	b2cd      	uxtb	r5, r1
 8008b8c:	2c0f      	cmp	r4, #15
 8008b8e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8008b92:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8008b96:	d918      	bls.n	8008bca <memset+0x6a>
 8008b98:	f1a4 0710 	sub.w	r7, r4, #16
 8008b9c:	f103 0610 	add.w	r6, r3, #16
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	093f      	lsrs	r7, r7, #4
 8008ba4:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8008ba8:	6015      	str	r5, [r2, #0]
 8008baa:	3210      	adds	r2, #16
 8008bac:	f842 5c0c 	str.w	r5, [r2, #-12]
 8008bb0:	f842 5c08 	str.w	r5, [r2, #-8]
 8008bb4:	f842 5c04 	str.w	r5, [r2, #-4]
 8008bb8:	42b2      	cmp	r2, r6
 8008bba:	d1f5      	bne.n	8008ba8 <memset+0x48>
 8008bbc:	f004 040f 	and.w	r4, r4, #15
 8008bc0:	3701      	adds	r7, #1
 8008bc2:	2c03      	cmp	r4, #3
 8008bc4:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8008bc8:	d90d      	bls.n	8008be6 <memset+0x86>
 8008bca:	461e      	mov	r6, r3
 8008bcc:	4622      	mov	r2, r4
 8008bce:	3a04      	subs	r2, #4
 8008bd0:	f846 5b04 	str.w	r5, [r6], #4
 8008bd4:	2a03      	cmp	r2, #3
 8008bd6:	d8fa      	bhi.n	8008bce <memset+0x6e>
 8008bd8:	1f22      	subs	r2, r4, #4
 8008bda:	f004 0403 	and.w	r4, r4, #3
 8008bde:	f022 0203 	bic.w	r2, r2, #3
 8008be2:	3204      	adds	r2, #4
 8008be4:	4413      	add	r3, r2
 8008be6:	b12c      	cbz	r4, 8008bf4 <memset+0x94>
 8008be8:	b2c9      	uxtb	r1, r1
 8008bea:	441c      	add	r4, r3
 8008bec:	f803 1b01 	strb.w	r1, [r3], #1
 8008bf0:	42a3      	cmp	r3, r4
 8008bf2:	d1fb      	bne.n	8008bec <memset+0x8c>
 8008bf4:	bcf0      	pop	{r4, r5, r6, r7}
 8008bf6:	4770      	bx	lr
 8008bf8:	4614      	mov	r4, r2
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	e7c3      	b.n	8008b86 <memset+0x26>
 8008bfe:	bf00      	nop

08008c00 <_realloc_r>:
 8008c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c04:	460c      	mov	r4, r1
 8008c06:	b083      	sub	sp, #12
 8008c08:	4690      	mov	r8, r2
 8008c0a:	4681      	mov	r9, r0
 8008c0c:	2900      	cmp	r1, #0
 8008c0e:	f000 8148 	beq.w	8008ea2 <_realloc_r+0x2a2>
 8008c12:	f7fe f9d3 	bl	8006fbc <__malloc_lock>
 8008c16:	f108 060b 	add.w	r6, r8, #11
 8008c1a:	2e16      	cmp	r6, #22
 8008c1c:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8008c20:	bf8d      	iteet	hi
 8008c22:	f026 0607 	bichi.w	r6, r6, #7
 8008c26:	2210      	movls	r2, #16
 8008c28:	2300      	movls	r3, #0
 8008c2a:	4632      	movhi	r2, r6
 8008c2c:	bf88      	it	hi
 8008c2e:	0ff3      	lsrhi	r3, r6, #31
 8008c30:	f1a4 0708 	sub.w	r7, r4, #8
 8008c34:	f02c 0503 	bic.w	r5, ip, #3
 8008c38:	bf98      	it	ls
 8008c3a:	4616      	movls	r6, r2
 8008c3c:	4546      	cmp	r6, r8
 8008c3e:	bf38      	it	cc
 8008c40:	f043 0301 	orrcc.w	r3, r3, #1
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	f040 8132 	bne.w	8008eae <_realloc_r+0x2ae>
 8008c4a:	4295      	cmp	r5, r2
 8008c4c:	db16      	blt.n	8008c7c <_realloc_r+0x7c>
 8008c4e:	46a0      	mov	r8, r4
 8008c50:	4660      	mov	r0, ip
 8008c52:	1bab      	subs	r3, r5, r6
 8008c54:	2b0f      	cmp	r3, #15
 8008c56:	f200 80cc 	bhi.w	8008df2 <_realloc_r+0x1f2>
 8008c5a:	197b      	adds	r3, r7, r5
 8008c5c:	f000 0c01 	and.w	ip, r0, #1
 8008c60:	ea4c 0505 	orr.w	r5, ip, r5
 8008c64:	607d      	str	r5, [r7, #4]
 8008c66:	685a      	ldr	r2, [r3, #4]
 8008c68:	f042 0201 	orr.w	r2, r2, #1
 8008c6c:	605a      	str	r2, [r3, #4]
 8008c6e:	4648      	mov	r0, r9
 8008c70:	f7fe f9a6 	bl	8006fc0 <__malloc_unlock>
 8008c74:	4640      	mov	r0, r8
 8008c76:	b003      	add	sp, #12
 8008c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c7c:	f240 1a70 	movw	sl, #368	; 0x170
 8008c80:	1979      	adds	r1, r7, r5
 8008c82:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008c86:	f8da 0008 	ldr.w	r0, [sl, #8]
 8008c8a:	4288      	cmp	r0, r1
 8008c8c:	f000 8114 	beq.w	8008eb8 <_realloc_r+0x2b8>
 8008c90:	f8d1 e004 	ldr.w	lr, [r1, #4]
 8008c94:	f02e 0b01 	bic.w	fp, lr, #1
 8008c98:	448b      	add	fp, r1
 8008c9a:	f8db b004 	ldr.w	fp, [fp, #4]
 8008c9e:	f01b 0f01 	tst.w	fp, #1
 8008ca2:	bf1c      	itt	ne
 8008ca4:	469e      	movne	lr, r3
 8008ca6:	4671      	movne	r1, lr
 8008ca8:	d056      	beq.n	8008d58 <_realloc_r+0x158>
 8008caa:	f01c 0f01 	tst.w	ip, #1
 8008cae:	f040 80b3 	bne.w	8008e18 <_realloc_r+0x218>
 8008cb2:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008cb6:	ebc3 0b07 	rsb	fp, r3, r7
 8008cba:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008cbe:	f023 0303 	bic.w	r3, r3, #3
 8008cc2:	442b      	add	r3, r5
 8008cc4:	2900      	cmp	r1, #0
 8008cc6:	d055      	beq.n	8008d74 <_realloc_r+0x174>
 8008cc8:	4281      	cmp	r1, r0
 8008cca:	f000 8121 	beq.w	8008f10 <_realloc_r+0x310>
 8008cce:	449e      	add	lr, r3
 8008cd0:	4596      	cmp	lr, r2
 8008cd2:	db4f      	blt.n	8008d74 <_realloc_r+0x174>
 8008cd4:	68cb      	ldr	r3, [r1, #12]
 8008cd6:	46d8      	mov	r8, fp
 8008cd8:	6889      	ldr	r1, [r1, #8]
 8008cda:	1f2a      	subs	r2, r5, #4
 8008cdc:	2a24      	cmp	r2, #36	; 0x24
 8008cde:	60cb      	str	r3, [r1, #12]
 8008ce0:	6099      	str	r1, [r3, #8]
 8008ce2:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008ce6:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008cea:	60cb      	str	r3, [r1, #12]
 8008cec:	6099      	str	r1, [r3, #8]
 8008cee:	f200 816a 	bhi.w	8008fc6 <_realloc_r+0x3c6>
 8008cf2:	2a13      	cmp	r2, #19
 8008cf4:	bf98      	it	ls
 8008cf6:	4642      	movls	r2, r8
 8008cf8:	d923      	bls.n	8008d42 <_realloc_r+0x142>
 8008cfa:	6823      	ldr	r3, [r4, #0]
 8008cfc:	2a1b      	cmp	r2, #27
 8008cfe:	bf98      	it	ls
 8008d00:	f10b 0210 	addls.w	r2, fp, #16
 8008d04:	f8cb 3008 	str.w	r3, [fp, #8]
 8008d08:	6863      	ldr	r3, [r4, #4]
 8008d0a:	bf98      	it	ls
 8008d0c:	3408      	addls	r4, #8
 8008d0e:	f8cb 300c 	str.w	r3, [fp, #12]
 8008d12:	d916      	bls.n	8008d42 <_realloc_r+0x142>
 8008d14:	68a3      	ldr	r3, [r4, #8]
 8008d16:	2a24      	cmp	r2, #36	; 0x24
 8008d18:	bf14      	ite	ne
 8008d1a:	f10b 0218 	addne.w	r2, fp, #24
 8008d1e:	f10b 0220 	addeq.w	r2, fp, #32
 8008d22:	f8cb 3010 	str.w	r3, [fp, #16]
 8008d26:	68e3      	ldr	r3, [r4, #12]
 8008d28:	bf18      	it	ne
 8008d2a:	3410      	addne	r4, #16
 8008d2c:	f8cb 3014 	str.w	r3, [fp, #20]
 8008d30:	bf01      	itttt	eq
 8008d32:	6923      	ldreq	r3, [r4, #16]
 8008d34:	f8cb 3018 	streq.w	r3, [fp, #24]
 8008d38:	6963      	ldreq	r3, [r4, #20]
 8008d3a:	3418      	addeq	r4, #24
 8008d3c:	bf08      	it	eq
 8008d3e:	f8cb 301c 	streq.w	r3, [fp, #28]
 8008d42:	6823      	ldr	r3, [r4, #0]
 8008d44:	4675      	mov	r5, lr
 8008d46:	465f      	mov	r7, fp
 8008d48:	6013      	str	r3, [r2, #0]
 8008d4a:	6863      	ldr	r3, [r4, #4]
 8008d4c:	6053      	str	r3, [r2, #4]
 8008d4e:	68a3      	ldr	r3, [r4, #8]
 8008d50:	6093      	str	r3, [r2, #8]
 8008d52:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008d56:	e77c      	b.n	8008c52 <_realloc_r+0x52>
 8008d58:	f02e 0e03 	bic.w	lr, lr, #3
 8008d5c:	eb0e 0305 	add.w	r3, lr, r5
 8008d60:	4293      	cmp	r3, r2
 8008d62:	dba2      	blt.n	8008caa <_realloc_r+0xaa>
 8008d64:	68ca      	ldr	r2, [r1, #12]
 8008d66:	46a0      	mov	r8, r4
 8008d68:	6889      	ldr	r1, [r1, #8]
 8008d6a:	4660      	mov	r0, ip
 8008d6c:	461d      	mov	r5, r3
 8008d6e:	60ca      	str	r2, [r1, #12]
 8008d70:	6091      	str	r1, [r2, #8]
 8008d72:	e76e      	b.n	8008c52 <_realloc_r+0x52>
 8008d74:	4293      	cmp	r3, r2
 8008d76:	db4f      	blt.n	8008e18 <_realloc_r+0x218>
 8008d78:	46d8      	mov	r8, fp
 8008d7a:	f8db 100c 	ldr.w	r1, [fp, #12]
 8008d7e:	1f2a      	subs	r2, r5, #4
 8008d80:	f858 0f08 	ldr.w	r0, [r8, #8]!
 8008d84:	2a24      	cmp	r2, #36	; 0x24
 8008d86:	60c1      	str	r1, [r0, #12]
 8008d88:	6088      	str	r0, [r1, #8]
 8008d8a:	f200 80b4 	bhi.w	8008ef6 <_realloc_r+0x2f6>
 8008d8e:	2a13      	cmp	r2, #19
 8008d90:	bf98      	it	ls
 8008d92:	4641      	movls	r1, r8
 8008d94:	d922      	bls.n	8008ddc <_realloc_r+0x1dc>
 8008d96:	6821      	ldr	r1, [r4, #0]
 8008d98:	2a1b      	cmp	r2, #27
 8008d9a:	f8cb 1008 	str.w	r1, [fp, #8]
 8008d9e:	6861      	ldr	r1, [r4, #4]
 8008da0:	bf98      	it	ls
 8008da2:	3408      	addls	r4, #8
 8008da4:	f8cb 100c 	str.w	r1, [fp, #12]
 8008da8:	bf98      	it	ls
 8008daa:	f10b 0110 	addls.w	r1, fp, #16
 8008dae:	d915      	bls.n	8008ddc <_realloc_r+0x1dc>
 8008db0:	68a1      	ldr	r1, [r4, #8]
 8008db2:	2a24      	cmp	r2, #36	; 0x24
 8008db4:	f8cb 1010 	str.w	r1, [fp, #16]
 8008db8:	68e1      	ldr	r1, [r4, #12]
 8008dba:	bf18      	it	ne
 8008dbc:	3410      	addne	r4, #16
 8008dbe:	f8cb 1014 	str.w	r1, [fp, #20]
 8008dc2:	bf11      	iteee	ne
 8008dc4:	f10b 0118 	addne.w	r1, fp, #24
 8008dc8:	6922      	ldreq	r2, [r4, #16]
 8008dca:	f10b 0120 	addeq.w	r1, fp, #32
 8008dce:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008dd2:	bf02      	ittt	eq
 8008dd4:	6962      	ldreq	r2, [r4, #20]
 8008dd6:	3418      	addeq	r4, #24
 8008dd8:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008ddc:	6822      	ldr	r2, [r4, #0]
 8008dde:	461d      	mov	r5, r3
 8008de0:	465f      	mov	r7, fp
 8008de2:	600a      	str	r2, [r1, #0]
 8008de4:	6863      	ldr	r3, [r4, #4]
 8008de6:	604b      	str	r3, [r1, #4]
 8008de8:	68a3      	ldr	r3, [r4, #8]
 8008dea:	608b      	str	r3, [r1, #8]
 8008dec:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008df0:	e72f      	b.n	8008c52 <_realloc_r+0x52>
 8008df2:	19b9      	adds	r1, r7, r6
 8008df4:	f000 0c01 	and.w	ip, r0, #1
 8008df8:	18ca      	adds	r2, r1, r3
 8008dfa:	ea4c 0606 	orr.w	r6, ip, r6
 8008dfe:	f043 0301 	orr.w	r3, r3, #1
 8008e02:	607e      	str	r6, [r7, #4]
 8008e04:	604b      	str	r3, [r1, #4]
 8008e06:	4648      	mov	r0, r9
 8008e08:	6853      	ldr	r3, [r2, #4]
 8008e0a:	3108      	adds	r1, #8
 8008e0c:	f043 0301 	orr.w	r3, r3, #1
 8008e10:	6053      	str	r3, [r2, #4]
 8008e12:	f7ff fd71 	bl	80088f8 <_free_r>
 8008e16:	e72a      	b.n	8008c6e <_realloc_r+0x6e>
 8008e18:	4641      	mov	r1, r8
 8008e1a:	4648      	mov	r0, r9
 8008e1c:	f7fd fd7a 	bl	8006914 <_malloc_r>
 8008e20:	4680      	mov	r8, r0
 8008e22:	2800      	cmp	r0, #0
 8008e24:	f43f af23 	beq.w	8008c6e <_realloc_r+0x6e>
 8008e28:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008e2c:	f1a0 0108 	sub.w	r1, r0, #8
 8008e30:	f023 0201 	bic.w	r2, r3, #1
 8008e34:	443a      	add	r2, r7
 8008e36:	4291      	cmp	r1, r2
 8008e38:	f000 80bd 	beq.w	8008fb6 <_realloc_r+0x3b6>
 8008e3c:	1f2a      	subs	r2, r5, #4
 8008e3e:	2a24      	cmp	r2, #36	; 0x24
 8008e40:	d862      	bhi.n	8008f08 <_realloc_r+0x308>
 8008e42:	2a13      	cmp	r2, #19
 8008e44:	bf9c      	itt	ls
 8008e46:	4603      	movls	r3, r0
 8008e48:	4622      	movls	r2, r4
 8008e4a:	d91f      	bls.n	8008e8c <_realloc_r+0x28c>
 8008e4c:	6823      	ldr	r3, [r4, #0]
 8008e4e:	2a1b      	cmp	r2, #27
 8008e50:	bf98      	it	ls
 8008e52:	f104 0208 	addls.w	r2, r4, #8
 8008e56:	6003      	str	r3, [r0, #0]
 8008e58:	6863      	ldr	r3, [r4, #4]
 8008e5a:	6043      	str	r3, [r0, #4]
 8008e5c:	bf98      	it	ls
 8008e5e:	f100 0308 	addls.w	r3, r0, #8
 8008e62:	d913      	bls.n	8008e8c <_realloc_r+0x28c>
 8008e64:	68a3      	ldr	r3, [r4, #8]
 8008e66:	2a24      	cmp	r2, #36	; 0x24
 8008e68:	bf14      	ite	ne
 8008e6a:	f104 0210 	addne.w	r2, r4, #16
 8008e6e:	f104 0218 	addeq.w	r2, r4, #24
 8008e72:	6083      	str	r3, [r0, #8]
 8008e74:	68e3      	ldr	r3, [r4, #12]
 8008e76:	60c3      	str	r3, [r0, #12]
 8008e78:	bf11      	iteee	ne
 8008e7a:	f100 0310 	addne.w	r3, r0, #16
 8008e7e:	6921      	ldreq	r1, [r4, #16]
 8008e80:	f100 0318 	addeq.w	r3, r0, #24
 8008e84:	6101      	streq	r1, [r0, #16]
 8008e86:	bf04      	itt	eq
 8008e88:	6961      	ldreq	r1, [r4, #20]
 8008e8a:	6141      	streq	r1, [r0, #20]
 8008e8c:	6811      	ldr	r1, [r2, #0]
 8008e8e:	6019      	str	r1, [r3, #0]
 8008e90:	6851      	ldr	r1, [r2, #4]
 8008e92:	6059      	str	r1, [r3, #4]
 8008e94:	6892      	ldr	r2, [r2, #8]
 8008e96:	609a      	str	r2, [r3, #8]
 8008e98:	4621      	mov	r1, r4
 8008e9a:	4648      	mov	r0, r9
 8008e9c:	f7ff fd2c 	bl	80088f8 <_free_r>
 8008ea0:	e6e5      	b.n	8008c6e <_realloc_r+0x6e>
 8008ea2:	4611      	mov	r1, r2
 8008ea4:	b003      	add	sp, #12
 8008ea6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eaa:	f7fd bd33 	b.w	8006914 <_malloc_r>
 8008eae:	230c      	movs	r3, #12
 8008eb0:	2000      	movs	r0, #0
 8008eb2:	f8c9 3000 	str.w	r3, [r9]
 8008eb6:	e6de      	b.n	8008c76 <_realloc_r+0x76>
 8008eb8:	6843      	ldr	r3, [r0, #4]
 8008eba:	f106 0110 	add.w	r1, r6, #16
 8008ebe:	f023 0e03 	bic.w	lr, r3, #3
 8008ec2:	eb0e 0305 	add.w	r3, lr, r5
 8008ec6:	428b      	cmp	r3, r1
 8008ec8:	bfb8      	it	lt
 8008eca:	4601      	movlt	r1, r0
 8008ecc:	f6ff aeed 	blt.w	8008caa <_realloc_r+0xaa>
 8008ed0:	4437      	add	r7, r6
 8008ed2:	1b9b      	subs	r3, r3, r6
 8008ed4:	f8ca 7008 	str.w	r7, [sl, #8]
 8008ed8:	f043 0301 	orr.w	r3, r3, #1
 8008edc:	607b      	str	r3, [r7, #4]
 8008ede:	4648      	mov	r0, r9
 8008ee0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008ee4:	f003 0301 	and.w	r3, r3, #1
 8008ee8:	431e      	orrs	r6, r3
 8008eea:	f844 6c04 	str.w	r6, [r4, #-4]
 8008eee:	f7fe f867 	bl	8006fc0 <__malloc_unlock>
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	e6bf      	b.n	8008c76 <_realloc_r+0x76>
 8008ef6:	4621      	mov	r1, r4
 8008ef8:	4640      	mov	r0, r8
 8008efa:	461d      	mov	r5, r3
 8008efc:	465f      	mov	r7, fp
 8008efe:	f7ff fdc7 	bl	8008a90 <memmove>
 8008f02:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008f06:	e6a4      	b.n	8008c52 <_realloc_r+0x52>
 8008f08:	4621      	mov	r1, r4
 8008f0a:	f7ff fdc1 	bl	8008a90 <memmove>
 8008f0e:	e7c3      	b.n	8008e98 <_realloc_r+0x298>
 8008f10:	f106 0110 	add.w	r1, r6, #16
 8008f14:	eb0e 0c03 	add.w	ip, lr, r3
 8008f18:	458c      	cmp	ip, r1
 8008f1a:	f6ff af2b 	blt.w	8008d74 <_realloc_r+0x174>
 8008f1e:	46d8      	mov	r8, fp
 8008f20:	f8db 300c 	ldr.w	r3, [fp, #12]
 8008f24:	1f2a      	subs	r2, r5, #4
 8008f26:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8008f2a:	2a24      	cmp	r2, #36	; 0x24
 8008f2c:	60cb      	str	r3, [r1, #12]
 8008f2e:	6099      	str	r1, [r3, #8]
 8008f30:	d852      	bhi.n	8008fd8 <_realloc_r+0x3d8>
 8008f32:	2a13      	cmp	r2, #19
 8008f34:	bf98      	it	ls
 8008f36:	4643      	movls	r3, r8
 8008f38:	d922      	bls.n	8008f80 <_realloc_r+0x380>
 8008f3a:	6823      	ldr	r3, [r4, #0]
 8008f3c:	2a1b      	cmp	r2, #27
 8008f3e:	f8cb 3008 	str.w	r3, [fp, #8]
 8008f42:	6863      	ldr	r3, [r4, #4]
 8008f44:	bf98      	it	ls
 8008f46:	3408      	addls	r4, #8
 8008f48:	f8cb 300c 	str.w	r3, [fp, #12]
 8008f4c:	bf98      	it	ls
 8008f4e:	f10b 0310 	addls.w	r3, fp, #16
 8008f52:	d915      	bls.n	8008f80 <_realloc_r+0x380>
 8008f54:	68a3      	ldr	r3, [r4, #8]
 8008f56:	2a24      	cmp	r2, #36	; 0x24
 8008f58:	f8cb 3010 	str.w	r3, [fp, #16]
 8008f5c:	68e3      	ldr	r3, [r4, #12]
 8008f5e:	bf18      	it	ne
 8008f60:	3410      	addne	r4, #16
 8008f62:	f8cb 3014 	str.w	r3, [fp, #20]
 8008f66:	bf11      	iteee	ne
 8008f68:	f10b 0318 	addne.w	r3, fp, #24
 8008f6c:	6922      	ldreq	r2, [r4, #16]
 8008f6e:	f10b 0320 	addeq.w	r3, fp, #32
 8008f72:	f8cb 2018 	streq.w	r2, [fp, #24]
 8008f76:	bf02      	ittt	eq
 8008f78:	6962      	ldreq	r2, [r4, #20]
 8008f7a:	3418      	addeq	r4, #24
 8008f7c:	f8cb 201c 	streq.w	r2, [fp, #28]
 8008f80:	6822      	ldr	r2, [r4, #0]
 8008f82:	601a      	str	r2, [r3, #0]
 8008f84:	6862      	ldr	r2, [r4, #4]
 8008f86:	605a      	str	r2, [r3, #4]
 8008f88:	68a2      	ldr	r2, [r4, #8]
 8008f8a:	609a      	str	r2, [r3, #8]
 8008f8c:	eb0b 0306 	add.w	r3, fp, r6
 8008f90:	ebc6 020c 	rsb	r2, r6, ip
 8008f94:	f8ca 3008 	str.w	r3, [sl, #8]
 8008f98:	f042 0201 	orr.w	r2, r2, #1
 8008f9c:	605a      	str	r2, [r3, #4]
 8008f9e:	4648      	mov	r0, r9
 8008fa0:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008fa4:	f003 0301 	and.w	r3, r3, #1
 8008fa8:	431e      	orrs	r6, r3
 8008faa:	f8cb 6004 	str.w	r6, [fp, #4]
 8008fae:	f7fe f807 	bl	8006fc0 <__malloc_unlock>
 8008fb2:	4640      	mov	r0, r8
 8008fb4:	e65f      	b.n	8008c76 <_realloc_r+0x76>
 8008fb6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008fba:	4618      	mov	r0, r3
 8008fbc:	46a0      	mov	r8, r4
 8008fbe:	f022 0303 	bic.w	r3, r2, #3
 8008fc2:	441d      	add	r5, r3
 8008fc4:	e645      	b.n	8008c52 <_realloc_r+0x52>
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	4640      	mov	r0, r8
 8008fca:	4675      	mov	r5, lr
 8008fcc:	465f      	mov	r7, fp
 8008fce:	f7ff fd5f 	bl	8008a90 <memmove>
 8008fd2:	f8db 0004 	ldr.w	r0, [fp, #4]
 8008fd6:	e63c      	b.n	8008c52 <_realloc_r+0x52>
 8008fd8:	4621      	mov	r1, r4
 8008fda:	4640      	mov	r0, r8
 8008fdc:	f8cd c004 	str.w	ip, [sp, #4]
 8008fe0:	f7ff fd56 	bl	8008a90 <memmove>
 8008fe4:	f8dd c004 	ldr.w	ip, [sp, #4]
 8008fe8:	e7d0      	b.n	8008f8c <_realloc_r+0x38c>
 8008fea:	bf00      	nop

08008fec <cleanup_glue>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	460c      	mov	r4, r1
 8008ff0:	6809      	ldr	r1, [r1, #0]
 8008ff2:	4605      	mov	r5, r0
 8008ff4:	b109      	cbz	r1, 8008ffa <cleanup_glue+0xe>
 8008ff6:	f7ff fff9 	bl	8008fec <cleanup_glue>
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009002:	f7ff bc79 	b.w	80088f8 <_free_r>
 8009006:	bf00      	nop

08009008 <_reclaim_reent>:
 8009008:	f240 0300 	movw	r3, #0
 800900c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009010:	b570      	push	{r4, r5, r6, lr}
 8009012:	4605      	mov	r5, r0
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4298      	cmp	r0, r3
 8009018:	d054      	beq.n	80090c4 <_reclaim_reent+0xbc>
 800901a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800901c:	b1f3      	cbz	r3, 800905c <_reclaim_reent+0x54>
 800901e:	68da      	ldr	r2, [r3, #12]
 8009020:	b1ba      	cbz	r2, 8009052 <_reclaim_reent+0x4a>
 8009022:	2300      	movs	r3, #0
 8009024:	461e      	mov	r6, r3
 8009026:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800902a:	b909      	cbnz	r1, 8009030 <_reclaim_reent+0x28>
 800902c:	e008      	b.n	8009040 <_reclaim_reent+0x38>
 800902e:	4621      	mov	r1, r4
 8009030:	680c      	ldr	r4, [r1, #0]
 8009032:	4628      	mov	r0, r5
 8009034:	f7ff fc60 	bl	80088f8 <_free_r>
 8009038:	2c00      	cmp	r4, #0
 800903a:	d1f8      	bne.n	800902e <_reclaim_reent+0x26>
 800903c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800903e:	68da      	ldr	r2, [r3, #12]
 8009040:	3601      	adds	r6, #1
 8009042:	2e20      	cmp	r6, #32
 8009044:	4633      	mov	r3, r6
 8009046:	d1ee      	bne.n	8009026 <_reclaim_reent+0x1e>
 8009048:	4611      	mov	r1, r2
 800904a:	4628      	mov	r0, r5
 800904c:	f7ff fc54 	bl	80088f8 <_free_r>
 8009050:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009052:	6819      	ldr	r1, [r3, #0]
 8009054:	b111      	cbz	r1, 800905c <_reclaim_reent+0x54>
 8009056:	4628      	mov	r0, r5
 8009058:	f7ff fc4e 	bl	80088f8 <_free_r>
 800905c:	6969      	ldr	r1, [r5, #20]
 800905e:	b111      	cbz	r1, 8009066 <_reclaim_reent+0x5e>
 8009060:	4628      	mov	r0, r5
 8009062:	f7ff fc49 	bl	80088f8 <_free_r>
 8009066:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8009068:	b111      	cbz	r1, 8009070 <_reclaim_reent+0x68>
 800906a:	4628      	mov	r0, r5
 800906c:	f7ff fc44 	bl	80088f8 <_free_r>
 8009070:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8009072:	b111      	cbz	r1, 800907a <_reclaim_reent+0x72>
 8009074:	4628      	mov	r0, r5
 8009076:	f7ff fc3f 	bl	80088f8 <_free_r>
 800907a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800907c:	b111      	cbz	r1, 8009084 <_reclaim_reent+0x7c>
 800907e:	4628      	mov	r0, r5
 8009080:	f7ff fc3a 	bl	80088f8 <_free_r>
 8009084:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8009086:	b111      	cbz	r1, 800908e <_reclaim_reent+0x86>
 8009088:	4628      	mov	r0, r5
 800908a:	f7ff fc35 	bl	80088f8 <_free_r>
 800908e:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 8009092:	b111      	cbz	r1, 800909a <_reclaim_reent+0x92>
 8009094:	4628      	mov	r0, r5
 8009096:	f7ff fc2f 	bl	80088f8 <_free_r>
 800909a:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 800909e:	b111      	cbz	r1, 80090a6 <_reclaim_reent+0x9e>
 80090a0:	4628      	mov	r0, r5
 80090a2:	f7ff fc29 	bl	80088f8 <_free_r>
 80090a6:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80090a8:	b12b      	cbz	r3, 80090b6 <_reclaim_reent+0xae>
 80090aa:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 80090ae:	b111      	cbz	r1, 80090b6 <_reclaim_reent+0xae>
 80090b0:	4628      	mov	r0, r5
 80090b2:	f7ff fc21 	bl	80088f8 <_free_r>
 80090b6:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80090b8:	b111      	cbz	r1, 80090c0 <_reclaim_reent+0xb8>
 80090ba:	4628      	mov	r0, r5
 80090bc:	f7ff fc1c 	bl	80088f8 <_free_r>
 80090c0:	69ab      	ldr	r3, [r5, #24]
 80090c2:	b903      	cbnz	r3, 80090c6 <_reclaim_reent+0xbe>
 80090c4:	bd70      	pop	{r4, r5, r6, pc}
 80090c6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80090c8:	4628      	mov	r0, r5
 80090ca:	4798      	blx	r3
 80090cc:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 80090d0:	2900      	cmp	r1, #0
 80090d2:	d0f7      	beq.n	80090c4 <_reclaim_reent+0xbc>
 80090d4:	4628      	mov	r0, r5
 80090d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80090da:	f7ff bf87 	b.w	8008fec <cleanup_glue>
 80090de:	bf00      	nop

080090e0 <__aeabi_uidiv>:
 80090e0:	1e4a      	subs	r2, r1, #1
 80090e2:	bf08      	it	eq
 80090e4:	4770      	bxeq	lr
 80090e6:	f0c0 8124 	bcc.w	8009332 <__aeabi_uidiv+0x252>
 80090ea:	4288      	cmp	r0, r1
 80090ec:	f240 8116 	bls.w	800931c <__aeabi_uidiv+0x23c>
 80090f0:	4211      	tst	r1, r2
 80090f2:	f000 8117 	beq.w	8009324 <__aeabi_uidiv+0x244>
 80090f6:	fab0 f380 	clz	r3, r0
 80090fa:	fab1 f281 	clz	r2, r1
 80090fe:	eba2 0303 	sub.w	r3, r2, r3
 8009102:	f1c3 031f 	rsb	r3, r3, #31
 8009106:	a204      	add	r2, pc, #16	; (adr r2, 8009118 <__aeabi_uidiv+0x38>)
 8009108:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800910c:	f04f 0200 	mov.w	r2, #0
 8009110:	469f      	mov	pc, r3
 8009112:	bf00      	nop
 8009114:	f3af 8000 	nop.w
 8009118:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 800911c:	bf00      	nop
 800911e:	eb42 0202 	adc.w	r2, r2, r2
 8009122:	bf28      	it	cs
 8009124:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8009128:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 800912c:	bf00      	nop
 800912e:	eb42 0202 	adc.w	r2, r2, r2
 8009132:	bf28      	it	cs
 8009134:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8009138:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 800913c:	bf00      	nop
 800913e:	eb42 0202 	adc.w	r2, r2, r2
 8009142:	bf28      	it	cs
 8009144:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8009148:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 800914c:	bf00      	nop
 800914e:	eb42 0202 	adc.w	r2, r2, r2
 8009152:	bf28      	it	cs
 8009154:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8009158:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 800915c:	bf00      	nop
 800915e:	eb42 0202 	adc.w	r2, r2, r2
 8009162:	bf28      	it	cs
 8009164:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8009168:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 800916c:	bf00      	nop
 800916e:	eb42 0202 	adc.w	r2, r2, r2
 8009172:	bf28      	it	cs
 8009174:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8009178:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 800917c:	bf00      	nop
 800917e:	eb42 0202 	adc.w	r2, r2, r2
 8009182:	bf28      	it	cs
 8009184:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8009188:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 800918c:	bf00      	nop
 800918e:	eb42 0202 	adc.w	r2, r2, r2
 8009192:	bf28      	it	cs
 8009194:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8009198:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 800919c:	bf00      	nop
 800919e:	eb42 0202 	adc.w	r2, r2, r2
 80091a2:	bf28      	it	cs
 80091a4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 80091a8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 80091ac:	bf00      	nop
 80091ae:	eb42 0202 	adc.w	r2, r2, r2
 80091b2:	bf28      	it	cs
 80091b4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 80091b8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 80091bc:	bf00      	nop
 80091be:	eb42 0202 	adc.w	r2, r2, r2
 80091c2:	bf28      	it	cs
 80091c4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 80091c8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 80091cc:	bf00      	nop
 80091ce:	eb42 0202 	adc.w	r2, r2, r2
 80091d2:	bf28      	it	cs
 80091d4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 80091d8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 80091dc:	bf00      	nop
 80091de:	eb42 0202 	adc.w	r2, r2, r2
 80091e2:	bf28      	it	cs
 80091e4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 80091e8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 80091ec:	bf00      	nop
 80091ee:	eb42 0202 	adc.w	r2, r2, r2
 80091f2:	bf28      	it	cs
 80091f4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 80091f8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 80091fc:	bf00      	nop
 80091fe:	eb42 0202 	adc.w	r2, r2, r2
 8009202:	bf28      	it	cs
 8009204:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8009208:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 800920c:	bf00      	nop
 800920e:	eb42 0202 	adc.w	r2, r2, r2
 8009212:	bf28      	it	cs
 8009214:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8009218:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 800921c:	bf00      	nop
 800921e:	eb42 0202 	adc.w	r2, r2, r2
 8009222:	bf28      	it	cs
 8009224:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8009228:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 800922c:	bf00      	nop
 800922e:	eb42 0202 	adc.w	r2, r2, r2
 8009232:	bf28      	it	cs
 8009234:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8009238:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 800923c:	bf00      	nop
 800923e:	eb42 0202 	adc.w	r2, r2, r2
 8009242:	bf28      	it	cs
 8009244:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8009248:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 800924c:	bf00      	nop
 800924e:	eb42 0202 	adc.w	r2, r2, r2
 8009252:	bf28      	it	cs
 8009254:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8009258:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 800925c:	bf00      	nop
 800925e:	eb42 0202 	adc.w	r2, r2, r2
 8009262:	bf28      	it	cs
 8009264:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8009268:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 800926c:	bf00      	nop
 800926e:	eb42 0202 	adc.w	r2, r2, r2
 8009272:	bf28      	it	cs
 8009274:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8009278:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 800927c:	bf00      	nop
 800927e:	eb42 0202 	adc.w	r2, r2, r2
 8009282:	bf28      	it	cs
 8009284:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8009288:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 800928c:	bf00      	nop
 800928e:	eb42 0202 	adc.w	r2, r2, r2
 8009292:	bf28      	it	cs
 8009294:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8009298:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 800929c:	bf00      	nop
 800929e:	eb42 0202 	adc.w	r2, r2, r2
 80092a2:	bf28      	it	cs
 80092a4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 80092a8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 80092ac:	bf00      	nop
 80092ae:	eb42 0202 	adc.w	r2, r2, r2
 80092b2:	bf28      	it	cs
 80092b4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 80092b8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 80092bc:	bf00      	nop
 80092be:	eb42 0202 	adc.w	r2, r2, r2
 80092c2:	bf28      	it	cs
 80092c4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 80092c8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 80092cc:	bf00      	nop
 80092ce:	eb42 0202 	adc.w	r2, r2, r2
 80092d2:	bf28      	it	cs
 80092d4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 80092d8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 80092dc:	bf00      	nop
 80092de:	eb42 0202 	adc.w	r2, r2, r2
 80092e2:	bf28      	it	cs
 80092e4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 80092e8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 80092ec:	bf00      	nop
 80092ee:	eb42 0202 	adc.w	r2, r2, r2
 80092f2:	bf28      	it	cs
 80092f4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 80092f8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 80092fc:	bf00      	nop
 80092fe:	eb42 0202 	adc.w	r2, r2, r2
 8009302:	bf28      	it	cs
 8009304:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 8009308:	ebb0 0f01 	cmp.w	r0, r1
 800930c:	bf00      	nop
 800930e:	eb42 0202 	adc.w	r2, r2, r2
 8009312:	bf28      	it	cs
 8009314:	eba0 0001 	subcs.w	r0, r0, r1
 8009318:	4610      	mov	r0, r2
 800931a:	4770      	bx	lr
 800931c:	bf0c      	ite	eq
 800931e:	2001      	moveq	r0, #1
 8009320:	2000      	movne	r0, #0
 8009322:	4770      	bx	lr
 8009324:	fab1 f281 	clz	r2, r1
 8009328:	f1c2 021f 	rsb	r2, r2, #31
 800932c:	fa20 f002 	lsr.w	r0, r0, r2
 8009330:	4770      	bx	lr
 8009332:	b108      	cbz	r0, 8009338 <__aeabi_uidiv+0x258>
 8009334:	f04f 30ff 	mov.w	r0, #4294967295
 8009338:	f000 b80e 	b.w	8009358 <__aeabi_idiv0>

0800933c <__aeabi_uidivmod>:
 800933c:	2900      	cmp	r1, #0
 800933e:	d0f8      	beq.n	8009332 <__aeabi_uidiv+0x252>
 8009340:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 8009344:	f7ff fecc 	bl	80090e0 <__aeabi_uidiv>
 8009348:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 800934c:	fb02 f300 	mul.w	r3, r2, r0
 8009350:	eba1 0103 	sub.w	r1, r1, r3
 8009354:	4770      	bx	lr
 8009356:	bf00      	nop

08009358 <__aeabi_idiv0>:
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop

0800935c <__aeabi_drsub>:
 800935c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8009360:	e002      	b.n	8009368 <__adddf3>
 8009362:	bf00      	nop

08009364 <__aeabi_dsub>:
 8009364:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08009368 <__adddf3>:
 8009368:	b530      	push	{r4, r5, lr}
 800936a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800936e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8009372:	ea94 0f05 	teq	r4, r5
 8009376:	bf08      	it	eq
 8009378:	ea90 0f02 	teqeq	r0, r2
 800937c:	bf1f      	itttt	ne
 800937e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8009382:	ea55 0c02 	orrsne.w	ip, r5, r2
 8009386:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800938a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800938e:	f000 80e2 	beq.w	8009556 <__adddf3+0x1ee>
 8009392:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8009396:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800939a:	bfb8      	it	lt
 800939c:	426d      	neglt	r5, r5
 800939e:	dd0c      	ble.n	80093ba <__adddf3+0x52>
 80093a0:	442c      	add	r4, r5
 80093a2:	ea80 0202 	eor.w	r2, r0, r2
 80093a6:	ea81 0303 	eor.w	r3, r1, r3
 80093aa:	ea82 0000 	eor.w	r0, r2, r0
 80093ae:	ea83 0101 	eor.w	r1, r3, r1
 80093b2:	ea80 0202 	eor.w	r2, r0, r2
 80093b6:	ea81 0303 	eor.w	r3, r1, r3
 80093ba:	2d36      	cmp	r5, #54	; 0x36
 80093bc:	bf88      	it	hi
 80093be:	bd30      	pophi	{r4, r5, pc}
 80093c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80093c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80093c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80093cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80093d0:	d002      	beq.n	80093d8 <__adddf3+0x70>
 80093d2:	4240      	negs	r0, r0
 80093d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80093d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80093dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80093e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80093e4:	d002      	beq.n	80093ec <__adddf3+0x84>
 80093e6:	4252      	negs	r2, r2
 80093e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80093ec:	ea94 0f05 	teq	r4, r5
 80093f0:	f000 80a7 	beq.w	8009542 <__adddf3+0x1da>
 80093f4:	f1a4 0401 	sub.w	r4, r4, #1
 80093f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80093fc:	db0d      	blt.n	800941a <__adddf3+0xb2>
 80093fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8009402:	fa22 f205 	lsr.w	r2, r2, r5
 8009406:	1880      	adds	r0, r0, r2
 8009408:	f141 0100 	adc.w	r1, r1, #0
 800940c:	fa03 f20e 	lsl.w	r2, r3, lr
 8009410:	1880      	adds	r0, r0, r2
 8009412:	fa43 f305 	asr.w	r3, r3, r5
 8009416:	4159      	adcs	r1, r3
 8009418:	e00e      	b.n	8009438 <__adddf3+0xd0>
 800941a:	f1a5 0520 	sub.w	r5, r5, #32
 800941e:	f10e 0e20 	add.w	lr, lr, #32
 8009422:	2a01      	cmp	r2, #1
 8009424:	fa03 fc0e 	lsl.w	ip, r3, lr
 8009428:	bf28      	it	cs
 800942a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800942e:	fa43 f305 	asr.w	r3, r3, r5
 8009432:	18c0      	adds	r0, r0, r3
 8009434:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8009438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800943c:	d507      	bpl.n	800944e <__adddf3+0xe6>
 800943e:	f04f 0e00 	mov.w	lr, #0
 8009442:	f1dc 0c00 	rsbs	ip, ip, #0
 8009446:	eb7e 0000 	sbcs.w	r0, lr, r0
 800944a:	eb6e 0101 	sbc.w	r1, lr, r1
 800944e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009452:	d31b      	bcc.n	800948c <__adddf3+0x124>
 8009454:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009458:	d30c      	bcc.n	8009474 <__adddf3+0x10c>
 800945a:	0849      	lsrs	r1, r1, #1
 800945c:	ea5f 0030 	movs.w	r0, r0, rrx
 8009460:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8009464:	f104 0401 	add.w	r4, r4, #1
 8009468:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800946c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8009470:	f080 809a 	bcs.w	80095a8 <__adddf3+0x240>
 8009474:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8009478:	bf08      	it	eq
 800947a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800947e:	f150 0000 	adcs.w	r0, r0, #0
 8009482:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009486:	ea41 0105 	orr.w	r1, r1, r5
 800948a:	bd30      	pop	{r4, r5, pc}
 800948c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8009490:	4140      	adcs	r0, r0
 8009492:	eb41 0101 	adc.w	r1, r1, r1
 8009496:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800949a:	f1a4 0401 	sub.w	r4, r4, #1
 800949e:	d1e9      	bne.n	8009474 <__adddf3+0x10c>
 80094a0:	f091 0f00 	teq	r1, #0
 80094a4:	bf04      	itt	eq
 80094a6:	4601      	moveq	r1, r0
 80094a8:	2000      	moveq	r0, #0
 80094aa:	fab1 f381 	clz	r3, r1
 80094ae:	bf08      	it	eq
 80094b0:	3320      	addeq	r3, #32
 80094b2:	f1a3 030b 	sub.w	r3, r3, #11
 80094b6:	f1b3 0220 	subs.w	r2, r3, #32
 80094ba:	da0c      	bge.n	80094d6 <__adddf3+0x16e>
 80094bc:	320c      	adds	r2, #12
 80094be:	dd08      	ble.n	80094d2 <__adddf3+0x16a>
 80094c0:	f102 0c14 	add.w	ip, r2, #20
 80094c4:	f1c2 020c 	rsb	r2, r2, #12
 80094c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80094cc:	fa21 f102 	lsr.w	r1, r1, r2
 80094d0:	e00c      	b.n	80094ec <__adddf3+0x184>
 80094d2:	f102 0214 	add.w	r2, r2, #20
 80094d6:	bfd8      	it	le
 80094d8:	f1c2 0c20 	rsble	ip, r2, #32
 80094dc:	fa01 f102 	lsl.w	r1, r1, r2
 80094e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80094e4:	bfdc      	itt	le
 80094e6:	ea41 010c 	orrle.w	r1, r1, ip
 80094ea:	4090      	lslle	r0, r2
 80094ec:	1ae4      	subs	r4, r4, r3
 80094ee:	bfa2      	ittt	ge
 80094f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80094f4:	4329      	orrge	r1, r5
 80094f6:	bd30      	popge	{r4, r5, pc}
 80094f8:	ea6f 0404 	mvn.w	r4, r4
 80094fc:	3c1f      	subs	r4, #31
 80094fe:	da1c      	bge.n	800953a <__adddf3+0x1d2>
 8009500:	340c      	adds	r4, #12
 8009502:	dc0e      	bgt.n	8009522 <__adddf3+0x1ba>
 8009504:	f104 0414 	add.w	r4, r4, #20
 8009508:	f1c4 0220 	rsb	r2, r4, #32
 800950c:	fa20 f004 	lsr.w	r0, r0, r4
 8009510:	fa01 f302 	lsl.w	r3, r1, r2
 8009514:	ea40 0003 	orr.w	r0, r0, r3
 8009518:	fa21 f304 	lsr.w	r3, r1, r4
 800951c:	ea45 0103 	orr.w	r1, r5, r3
 8009520:	bd30      	pop	{r4, r5, pc}
 8009522:	f1c4 040c 	rsb	r4, r4, #12
 8009526:	f1c4 0220 	rsb	r2, r4, #32
 800952a:	fa20 f002 	lsr.w	r0, r0, r2
 800952e:	fa01 f304 	lsl.w	r3, r1, r4
 8009532:	ea40 0003 	orr.w	r0, r0, r3
 8009536:	4629      	mov	r1, r5
 8009538:	bd30      	pop	{r4, r5, pc}
 800953a:	fa21 f004 	lsr.w	r0, r1, r4
 800953e:	4629      	mov	r1, r5
 8009540:	bd30      	pop	{r4, r5, pc}
 8009542:	f094 0f00 	teq	r4, #0
 8009546:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800954a:	bf06      	itte	eq
 800954c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8009550:	3401      	addeq	r4, #1
 8009552:	3d01      	subne	r5, #1
 8009554:	e74e      	b.n	80093f4 <__adddf3+0x8c>
 8009556:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800955a:	bf18      	it	ne
 800955c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8009560:	d029      	beq.n	80095b6 <__adddf3+0x24e>
 8009562:	ea94 0f05 	teq	r4, r5
 8009566:	bf08      	it	eq
 8009568:	ea90 0f02 	teqeq	r0, r2
 800956c:	d005      	beq.n	800957a <__adddf3+0x212>
 800956e:	ea54 0c00 	orrs.w	ip, r4, r0
 8009572:	bf04      	itt	eq
 8009574:	4619      	moveq	r1, r3
 8009576:	4610      	moveq	r0, r2
 8009578:	bd30      	pop	{r4, r5, pc}
 800957a:	ea91 0f03 	teq	r1, r3
 800957e:	bf1e      	ittt	ne
 8009580:	2100      	movne	r1, #0
 8009582:	2000      	movne	r0, #0
 8009584:	bd30      	popne	{r4, r5, pc}
 8009586:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800958a:	d105      	bne.n	8009598 <__adddf3+0x230>
 800958c:	0040      	lsls	r0, r0, #1
 800958e:	4149      	adcs	r1, r1
 8009590:	bf28      	it	cs
 8009592:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8009596:	bd30      	pop	{r4, r5, pc}
 8009598:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800959c:	bf3c      	itt	cc
 800959e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80095a2:	bd30      	popcc	{r4, r5, pc}
 80095a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80095a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80095ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80095b0:	f04f 0000 	mov.w	r0, #0
 80095b4:	bd30      	pop	{r4, r5, pc}
 80095b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80095ba:	bf1a      	itte	ne
 80095bc:	4619      	movne	r1, r3
 80095be:	4610      	movne	r0, r2
 80095c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80095c4:	bf1c      	itt	ne
 80095c6:	460b      	movne	r3, r1
 80095c8:	4602      	movne	r2, r0
 80095ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80095ce:	bf06      	itte	eq
 80095d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80095d4:	ea91 0f03 	teqeq	r1, r3
 80095d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80095dc:	bd30      	pop	{r4, r5, pc}
 80095de:	bf00      	nop

080095e0 <__aeabi_ui2d>:
 80095e0:	f090 0f00 	teq	r0, #0
 80095e4:	bf04      	itt	eq
 80095e6:	2100      	moveq	r1, #0
 80095e8:	4770      	bxeq	lr
 80095ea:	b530      	push	{r4, r5, lr}
 80095ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80095f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80095f4:	f04f 0500 	mov.w	r5, #0
 80095f8:	f04f 0100 	mov.w	r1, #0
 80095fc:	e750      	b.n	80094a0 <__adddf3+0x138>
 80095fe:	bf00      	nop

08009600 <__aeabi_i2d>:
 8009600:	f090 0f00 	teq	r0, #0
 8009604:	bf04      	itt	eq
 8009606:	2100      	moveq	r1, #0
 8009608:	4770      	bxeq	lr
 800960a:	b530      	push	{r4, r5, lr}
 800960c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8009610:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8009614:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8009618:	bf48      	it	mi
 800961a:	4240      	negmi	r0, r0
 800961c:	f04f 0100 	mov.w	r1, #0
 8009620:	e73e      	b.n	80094a0 <__adddf3+0x138>
 8009622:	bf00      	nop

08009624 <__aeabi_f2d>:
 8009624:	0042      	lsls	r2, r0, #1
 8009626:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800962a:	ea4f 0131 	mov.w	r1, r1, rrx
 800962e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8009632:	bf1f      	itttt	ne
 8009634:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8009638:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800963c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8009640:	4770      	bxne	lr
 8009642:	f092 0f00 	teq	r2, #0
 8009646:	bf14      	ite	ne
 8009648:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800964c:	4770      	bxeq	lr
 800964e:	b530      	push	{r4, r5, lr}
 8009650:	f44f 7460 	mov.w	r4, #896	; 0x380
 8009654:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800965c:	e720      	b.n	80094a0 <__adddf3+0x138>
 800965e:	bf00      	nop

08009660 <__aeabi_ul2d>:
 8009660:	ea50 0201 	orrs.w	r2, r0, r1
 8009664:	bf08      	it	eq
 8009666:	4770      	bxeq	lr
 8009668:	b530      	push	{r4, r5, lr}
 800966a:	f04f 0500 	mov.w	r5, #0
 800966e:	e00a      	b.n	8009686 <__aeabi_l2d+0x16>

08009670 <__aeabi_l2d>:
 8009670:	ea50 0201 	orrs.w	r2, r0, r1
 8009674:	bf08      	it	eq
 8009676:	4770      	bxeq	lr
 8009678:	b530      	push	{r4, r5, lr}
 800967a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800967e:	d502      	bpl.n	8009686 <__aeabi_l2d+0x16>
 8009680:	4240      	negs	r0, r0
 8009682:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009686:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800968a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800968e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8009692:	f43f aedc 	beq.w	800944e <__adddf3+0xe6>
 8009696:	f04f 0203 	mov.w	r2, #3
 800969a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800969e:	bf18      	it	ne
 80096a0:	3203      	addne	r2, #3
 80096a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80096a6:	bf18      	it	ne
 80096a8:	3203      	addne	r2, #3
 80096aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80096ae:	f1c2 0320 	rsb	r3, r2, #32
 80096b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80096b6:	fa20 f002 	lsr.w	r0, r0, r2
 80096ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80096be:	ea40 000e 	orr.w	r0, r0, lr
 80096c2:	fa21 f102 	lsr.w	r1, r1, r2
 80096c6:	4414      	add	r4, r2
 80096c8:	e6c1      	b.n	800944e <__adddf3+0xe6>
 80096ca:	bf00      	nop

080096cc <__aeabi_dmul>:
 80096cc:	b570      	push	{r4, r5, r6, lr}
 80096ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80096d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80096d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80096da:	bf1d      	ittte	ne
 80096dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80096e0:	ea94 0f0c 	teqne	r4, ip
 80096e4:	ea95 0f0c 	teqne	r5, ip
 80096e8:	f000 f8de 	bleq	80098a8 <__aeabi_dmul+0x1dc>
 80096ec:	442c      	add	r4, r5
 80096ee:	ea81 0603 	eor.w	r6, r1, r3
 80096f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80096f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80096fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80096fe:	bf18      	it	ne
 8009700:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8009704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009708:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800970c:	d038      	beq.n	8009780 <__aeabi_dmul+0xb4>
 800970e:	fba0 ce02 	umull	ip, lr, r0, r2
 8009712:	f04f 0500 	mov.w	r5, #0
 8009716:	fbe1 e502 	umlal	lr, r5, r1, r2
 800971a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800971e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8009722:	f04f 0600 	mov.w	r6, #0
 8009726:	fbe1 5603 	umlal	r5, r6, r1, r3
 800972a:	f09c 0f00 	teq	ip, #0
 800972e:	bf18      	it	ne
 8009730:	f04e 0e01 	orrne.w	lr, lr, #1
 8009734:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8009738:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800973c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8009740:	d204      	bcs.n	800974c <__aeabi_dmul+0x80>
 8009742:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8009746:	416d      	adcs	r5, r5
 8009748:	eb46 0606 	adc.w	r6, r6, r6
 800974c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8009750:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8009754:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8009758:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800975c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8009760:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009764:	bf88      	it	hi
 8009766:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800976a:	d81e      	bhi.n	80097aa <__aeabi_dmul+0xde>
 800976c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8009770:	bf08      	it	eq
 8009772:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8009776:	f150 0000 	adcs.w	r0, r0, #0
 800977a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800977e:	bd70      	pop	{r4, r5, r6, pc}
 8009780:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8009784:	ea46 0101 	orr.w	r1, r6, r1
 8009788:	ea40 0002 	orr.w	r0, r0, r2
 800978c:	ea81 0103 	eor.w	r1, r1, r3
 8009790:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8009794:	bfc2      	ittt	gt
 8009796:	ebd4 050c 	rsbsgt	r5, r4, ip
 800979a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800979e:	bd70      	popgt	{r4, r5, r6, pc}
 80097a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80097a4:	f04f 0e00 	mov.w	lr, #0
 80097a8:	3c01      	subs	r4, #1
 80097aa:	f300 80ab 	bgt.w	8009904 <__aeabi_dmul+0x238>
 80097ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80097b2:	bfde      	ittt	le
 80097b4:	2000      	movle	r0, #0
 80097b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80097ba:	bd70      	pople	{r4, r5, r6, pc}
 80097bc:	f1c4 0400 	rsb	r4, r4, #0
 80097c0:	3c20      	subs	r4, #32
 80097c2:	da35      	bge.n	8009830 <__aeabi_dmul+0x164>
 80097c4:	340c      	adds	r4, #12
 80097c6:	dc1b      	bgt.n	8009800 <__aeabi_dmul+0x134>
 80097c8:	f104 0414 	add.w	r4, r4, #20
 80097cc:	f1c4 0520 	rsb	r5, r4, #32
 80097d0:	fa00 f305 	lsl.w	r3, r0, r5
 80097d4:	fa20 f004 	lsr.w	r0, r0, r4
 80097d8:	fa01 f205 	lsl.w	r2, r1, r5
 80097dc:	ea40 0002 	orr.w	r0, r0, r2
 80097e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80097e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80097e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80097ec:	fa21 f604 	lsr.w	r6, r1, r4
 80097f0:	eb42 0106 	adc.w	r1, r2, r6
 80097f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80097f8:	bf08      	it	eq
 80097fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80097fe:	bd70      	pop	{r4, r5, r6, pc}
 8009800:	f1c4 040c 	rsb	r4, r4, #12
 8009804:	f1c4 0520 	rsb	r5, r4, #32
 8009808:	fa00 f304 	lsl.w	r3, r0, r4
 800980c:	fa20 f005 	lsr.w	r0, r0, r5
 8009810:	fa01 f204 	lsl.w	r2, r1, r4
 8009814:	ea40 0002 	orr.w	r0, r0, r2
 8009818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800981c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8009820:	f141 0100 	adc.w	r1, r1, #0
 8009824:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009828:	bf08      	it	eq
 800982a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800982e:	bd70      	pop	{r4, r5, r6, pc}
 8009830:	f1c4 0520 	rsb	r5, r4, #32
 8009834:	fa00 f205 	lsl.w	r2, r0, r5
 8009838:	ea4e 0e02 	orr.w	lr, lr, r2
 800983c:	fa20 f304 	lsr.w	r3, r0, r4
 8009840:	fa01 f205 	lsl.w	r2, r1, r5
 8009844:	ea43 0302 	orr.w	r3, r3, r2
 8009848:	fa21 f004 	lsr.w	r0, r1, r4
 800984c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009850:	fa21 f204 	lsr.w	r2, r1, r4
 8009854:	ea20 0002 	bic.w	r0, r0, r2
 8009858:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800985c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8009860:	bf08      	it	eq
 8009862:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8009866:	bd70      	pop	{r4, r5, r6, pc}
 8009868:	f094 0f00 	teq	r4, #0
 800986c:	d10f      	bne.n	800988e <__aeabi_dmul+0x1c2>
 800986e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8009872:	0040      	lsls	r0, r0, #1
 8009874:	eb41 0101 	adc.w	r1, r1, r1
 8009878:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800987c:	bf08      	it	eq
 800987e:	3c01      	subeq	r4, #1
 8009880:	d0f7      	beq.n	8009872 <__aeabi_dmul+0x1a6>
 8009882:	ea41 0106 	orr.w	r1, r1, r6
 8009886:	f095 0f00 	teq	r5, #0
 800988a:	bf18      	it	ne
 800988c:	4770      	bxne	lr
 800988e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8009892:	0052      	lsls	r2, r2, #1
 8009894:	eb43 0303 	adc.w	r3, r3, r3
 8009898:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800989c:	bf08      	it	eq
 800989e:	3d01      	subeq	r5, #1
 80098a0:	d0f7      	beq.n	8009892 <__aeabi_dmul+0x1c6>
 80098a2:	ea43 0306 	orr.w	r3, r3, r6
 80098a6:	4770      	bx	lr
 80098a8:	ea94 0f0c 	teq	r4, ip
 80098ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80098b0:	bf18      	it	ne
 80098b2:	ea95 0f0c 	teqne	r5, ip
 80098b6:	d00c      	beq.n	80098d2 <__aeabi_dmul+0x206>
 80098b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80098bc:	bf18      	it	ne
 80098be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80098c2:	d1d1      	bne.n	8009868 <__aeabi_dmul+0x19c>
 80098c4:	ea81 0103 	eor.w	r1, r1, r3
 80098c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80098cc:	f04f 0000 	mov.w	r0, #0
 80098d0:	bd70      	pop	{r4, r5, r6, pc}
 80098d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80098d6:	bf06      	itte	eq
 80098d8:	4610      	moveq	r0, r2
 80098da:	4619      	moveq	r1, r3
 80098dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80098e0:	d019      	beq.n	8009916 <__aeabi_dmul+0x24a>
 80098e2:	ea94 0f0c 	teq	r4, ip
 80098e6:	d102      	bne.n	80098ee <__aeabi_dmul+0x222>
 80098e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80098ec:	d113      	bne.n	8009916 <__aeabi_dmul+0x24a>
 80098ee:	ea95 0f0c 	teq	r5, ip
 80098f2:	d105      	bne.n	8009900 <__aeabi_dmul+0x234>
 80098f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80098f8:	bf1c      	itt	ne
 80098fa:	4610      	movne	r0, r2
 80098fc:	4619      	movne	r1, r3
 80098fe:	d10a      	bne.n	8009916 <__aeabi_dmul+0x24a>
 8009900:	ea81 0103 	eor.w	r1, r1, r3
 8009904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8009908:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800990c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009910:	f04f 0000 	mov.w	r0, #0
 8009914:	bd70      	pop	{r4, r5, r6, pc}
 8009916:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800991a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800991e:	bd70      	pop	{r4, r5, r6, pc}

08009920 <__aeabi_ddiv>:
 8009920:	b570      	push	{r4, r5, r6, lr}
 8009922:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8009926:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800992a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800992e:	bf1d      	ittte	ne
 8009930:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8009934:	ea94 0f0c 	teqne	r4, ip
 8009938:	ea95 0f0c 	teqne	r5, ip
 800993c:	f000 f8a7 	bleq	8009a8e <__aeabi_ddiv+0x16e>
 8009940:	eba4 0405 	sub.w	r4, r4, r5
 8009944:	ea81 0e03 	eor.w	lr, r1, r3
 8009948:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800994c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8009950:	f000 8088 	beq.w	8009a64 <__aeabi_ddiv+0x144>
 8009954:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8009958:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800995c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8009960:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8009964:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8009968:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800996c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8009970:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8009974:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8009978:	429d      	cmp	r5, r3
 800997a:	bf08      	it	eq
 800997c:	4296      	cmpeq	r6, r2
 800997e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8009982:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8009986:	d202      	bcs.n	800998e <__aeabi_ddiv+0x6e>
 8009988:	085b      	lsrs	r3, r3, #1
 800998a:	ea4f 0232 	mov.w	r2, r2, rrx
 800998e:	1ab6      	subs	r6, r6, r2
 8009990:	eb65 0503 	sbc.w	r5, r5, r3
 8009994:	085b      	lsrs	r3, r3, #1
 8009996:	ea4f 0232 	mov.w	r2, r2, rrx
 800999a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800999e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80099a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80099a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80099aa:	bf22      	ittt	cs
 80099ac:	1ab6      	subcs	r6, r6, r2
 80099ae:	4675      	movcs	r5, lr
 80099b0:	ea40 000c 	orrcs.w	r0, r0, ip
 80099b4:	085b      	lsrs	r3, r3, #1
 80099b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80099ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80099be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80099c2:	bf22      	ittt	cs
 80099c4:	1ab6      	subcs	r6, r6, r2
 80099c6:	4675      	movcs	r5, lr
 80099c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80099cc:	085b      	lsrs	r3, r3, #1
 80099ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80099d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80099d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80099da:	bf22      	ittt	cs
 80099dc:	1ab6      	subcs	r6, r6, r2
 80099de:	4675      	movcs	r5, lr
 80099e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80099e4:	085b      	lsrs	r3, r3, #1
 80099e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80099ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80099ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80099f2:	bf22      	ittt	cs
 80099f4:	1ab6      	subcs	r6, r6, r2
 80099f6:	4675      	movcs	r5, lr
 80099f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80099fc:	ea55 0e06 	orrs.w	lr, r5, r6
 8009a00:	d018      	beq.n	8009a34 <__aeabi_ddiv+0x114>
 8009a02:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8009a06:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8009a0a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8009a0e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8009a12:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8009a16:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009a1a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8009a1e:	d1c0      	bne.n	80099a2 <__aeabi_ddiv+0x82>
 8009a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009a24:	d10b      	bne.n	8009a3e <__aeabi_ddiv+0x11e>
 8009a26:	ea41 0100 	orr.w	r1, r1, r0
 8009a2a:	f04f 0000 	mov.w	r0, #0
 8009a2e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8009a32:	e7b6      	b.n	80099a2 <__aeabi_ddiv+0x82>
 8009a34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8009a38:	bf04      	itt	eq
 8009a3a:	4301      	orreq	r1, r0
 8009a3c:	2000      	moveq	r0, #0
 8009a3e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8009a42:	bf88      	it	hi
 8009a44:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8009a48:	f63f aeaf 	bhi.w	80097aa <__aeabi_dmul+0xde>
 8009a4c:	ebb5 0c03 	subs.w	ip, r5, r3
 8009a50:	bf04      	itt	eq
 8009a52:	ebb6 0c02 	subseq.w	ip, r6, r2
 8009a56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8009a5a:	f150 0000 	adcs.w	r0, r0, #0
 8009a5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8009a62:	bd70      	pop	{r4, r5, r6, pc}
 8009a64:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8009a68:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8009a6c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8009a70:	bfc2      	ittt	gt
 8009a72:	ebd4 050c 	rsbsgt	r5, r4, ip
 8009a76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8009a7a:	bd70      	popgt	{r4, r5, r6, pc}
 8009a7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009a80:	f04f 0e00 	mov.w	lr, #0
 8009a84:	3c01      	subs	r4, #1
 8009a86:	e690      	b.n	80097aa <__aeabi_dmul+0xde>
 8009a88:	ea45 0e06 	orr.w	lr, r5, r6
 8009a8c:	e68d      	b.n	80097aa <__aeabi_dmul+0xde>
 8009a8e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8009a92:	ea94 0f0c 	teq	r4, ip
 8009a96:	bf08      	it	eq
 8009a98:	ea95 0f0c 	teqeq	r5, ip
 8009a9c:	f43f af3b 	beq.w	8009916 <__aeabi_dmul+0x24a>
 8009aa0:	ea94 0f0c 	teq	r4, ip
 8009aa4:	d10a      	bne.n	8009abc <__aeabi_ddiv+0x19c>
 8009aa6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8009aaa:	f47f af34 	bne.w	8009916 <__aeabi_dmul+0x24a>
 8009aae:	ea95 0f0c 	teq	r5, ip
 8009ab2:	f47f af25 	bne.w	8009900 <__aeabi_dmul+0x234>
 8009ab6:	4610      	mov	r0, r2
 8009ab8:	4619      	mov	r1, r3
 8009aba:	e72c      	b.n	8009916 <__aeabi_dmul+0x24a>
 8009abc:	ea95 0f0c 	teq	r5, ip
 8009ac0:	d106      	bne.n	8009ad0 <__aeabi_ddiv+0x1b0>
 8009ac2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8009ac6:	f43f aefd 	beq.w	80098c4 <__aeabi_dmul+0x1f8>
 8009aca:	4610      	mov	r0, r2
 8009acc:	4619      	mov	r1, r3
 8009ace:	e722      	b.n	8009916 <__aeabi_dmul+0x24a>
 8009ad0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8009ad4:	bf18      	it	ne
 8009ad6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8009ada:	f47f aec5 	bne.w	8009868 <__aeabi_dmul+0x19c>
 8009ade:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8009ae2:	f47f af0d 	bne.w	8009900 <__aeabi_dmul+0x234>
 8009ae6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8009aea:	f47f aeeb 	bne.w	80098c4 <__aeabi_dmul+0x1f8>
 8009aee:	e712      	b.n	8009916 <__aeabi_dmul+0x24a>

08009af0 <__gedf2>:
 8009af0:	f04f 3cff 	mov.w	ip, #4294967295
 8009af4:	e006      	b.n	8009b04 <__cmpdf2+0x4>
 8009af6:	bf00      	nop

08009af8 <__ledf2>:
 8009af8:	f04f 0c01 	mov.w	ip, #1
 8009afc:	e002      	b.n	8009b04 <__cmpdf2+0x4>
 8009afe:	bf00      	nop

08009b00 <__cmpdf2>:
 8009b00:	f04f 0c01 	mov.w	ip, #1
 8009b04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8009b08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009b0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009b14:	bf18      	it	ne
 8009b16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8009b1a:	d01b      	beq.n	8009b54 <__cmpdf2+0x54>
 8009b1c:	b001      	add	sp, #4
 8009b1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8009b22:	bf0c      	ite	eq
 8009b24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8009b28:	ea91 0f03 	teqne	r1, r3
 8009b2c:	bf02      	ittt	eq
 8009b2e:	ea90 0f02 	teqeq	r0, r2
 8009b32:	2000      	moveq	r0, #0
 8009b34:	4770      	bxeq	lr
 8009b36:	f110 0f00 	cmn.w	r0, #0
 8009b3a:	ea91 0f03 	teq	r1, r3
 8009b3e:	bf58      	it	pl
 8009b40:	4299      	cmppl	r1, r3
 8009b42:	bf08      	it	eq
 8009b44:	4290      	cmpeq	r0, r2
 8009b46:	bf2c      	ite	cs
 8009b48:	17d8      	asrcs	r0, r3, #31
 8009b4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8009b4e:	f040 0001 	orr.w	r0, r0, #1
 8009b52:	4770      	bx	lr
 8009b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8009b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b5c:	d102      	bne.n	8009b64 <__cmpdf2+0x64>
 8009b5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8009b62:	d107      	bne.n	8009b74 <__cmpdf2+0x74>
 8009b64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8009b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8009b6c:	d1d6      	bne.n	8009b1c <__cmpdf2+0x1c>
 8009b6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8009b72:	d0d3      	beq.n	8009b1c <__cmpdf2+0x1c>
 8009b74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop

08009b7c <__aeabi_cdrcmple>:
 8009b7c:	4684      	mov	ip, r0
 8009b7e:	4610      	mov	r0, r2
 8009b80:	4662      	mov	r2, ip
 8009b82:	468c      	mov	ip, r1
 8009b84:	4619      	mov	r1, r3
 8009b86:	4663      	mov	r3, ip
 8009b88:	e000      	b.n	8009b8c <__aeabi_cdcmpeq>
 8009b8a:	bf00      	nop

08009b8c <__aeabi_cdcmpeq>:
 8009b8c:	b501      	push	{r0, lr}
 8009b8e:	f7ff ffb7 	bl	8009b00 <__cmpdf2>
 8009b92:	2800      	cmp	r0, #0
 8009b94:	bf48      	it	mi
 8009b96:	f110 0f00 	cmnmi.w	r0, #0
 8009b9a:	bd01      	pop	{r0, pc}

08009b9c <__aeabi_dcmpeq>:
 8009b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009ba0:	f7ff fff4 	bl	8009b8c <__aeabi_cdcmpeq>
 8009ba4:	bf0c      	ite	eq
 8009ba6:	2001      	moveq	r0, #1
 8009ba8:	2000      	movne	r0, #0
 8009baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bae:	bf00      	nop

08009bb0 <__aeabi_dcmplt>:
 8009bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009bb4:	f7ff ffea 	bl	8009b8c <__aeabi_cdcmpeq>
 8009bb8:	bf34      	ite	cc
 8009bba:	2001      	movcc	r0, #1
 8009bbc:	2000      	movcs	r0, #0
 8009bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bc2:	bf00      	nop

08009bc4 <__aeabi_dcmple>:
 8009bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009bc8:	f7ff ffe0 	bl	8009b8c <__aeabi_cdcmpeq>
 8009bcc:	bf94      	ite	ls
 8009bce:	2001      	movls	r0, #1
 8009bd0:	2000      	movhi	r0, #0
 8009bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bd6:	bf00      	nop

08009bd8 <__aeabi_dcmpge>:
 8009bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009bdc:	f7ff ffce 	bl	8009b7c <__aeabi_cdrcmple>
 8009be0:	bf94      	ite	ls
 8009be2:	2001      	movls	r0, #1
 8009be4:	2000      	movhi	r0, #0
 8009be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bea:	bf00      	nop

08009bec <__aeabi_dcmpgt>:
 8009bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8009bf0:	f7ff ffc4 	bl	8009b7c <__aeabi_cdrcmple>
 8009bf4:	bf34      	ite	cc
 8009bf6:	2001      	movcc	r0, #1
 8009bf8:	2000      	movcs	r0, #0
 8009bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8009bfe:	bf00      	nop

08009c00 <__aeabi_d2iz>:
 8009c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8009c04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009c08:	d215      	bcs.n	8009c36 <__aeabi_d2iz+0x36>
 8009c0a:	d511      	bpl.n	8009c30 <__aeabi_d2iz+0x30>
 8009c0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009c10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009c14:	d912      	bls.n	8009c3c <__aeabi_d2iz+0x3c>
 8009c16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009c1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009c1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009c22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8009c26:	fa23 f002 	lsr.w	r0, r3, r2
 8009c2a:	bf18      	it	ne
 8009c2c:	4240      	negne	r0, r0
 8009c2e:	4770      	bx	lr
 8009c30:	f04f 0000 	mov.w	r0, #0
 8009c34:	4770      	bx	lr
 8009c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009c3a:	d105      	bne.n	8009c48 <__aeabi_d2iz+0x48>
 8009c3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8009c40:	bf08      	it	eq
 8009c42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8009c46:	4770      	bx	lr
 8009c48:	f04f 0000 	mov.w	r0, #0
 8009c4c:	4770      	bx	lr
 8009c4e:	bf00      	nop

08009c50 <__aeabi_d2uiz>:
 8009c50:	004a      	lsls	r2, r1, #1
 8009c52:	d211      	bcs.n	8009c78 <__aeabi_d2uiz+0x28>
 8009c54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8009c58:	d211      	bcs.n	8009c7e <__aeabi_d2uiz+0x2e>
 8009c5a:	d50d      	bpl.n	8009c78 <__aeabi_d2uiz+0x28>
 8009c5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8009c60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8009c64:	d40e      	bmi.n	8009c84 <__aeabi_d2uiz+0x34>
 8009c66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8009c6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009c6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8009c72:	fa23 f002 	lsr.w	r0, r3, r2
 8009c76:	4770      	bx	lr
 8009c78:	f04f 0000 	mov.w	r0, #0
 8009c7c:	4770      	bx	lr
 8009c7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8009c82:	d102      	bne.n	8009c8a <__aeabi_d2uiz+0x3a>
 8009c84:	f04f 30ff 	mov.w	r0, #4294967295
 8009c88:	4770      	bx	lr
 8009c8a:	f04f 0000 	mov.w	r0, #0
 8009c8e:	4770      	bx	lr

08009c90 <__aeabi_uldivmod>:
 8009c90:	b94b      	cbnz	r3, 8009ca6 <__aeabi_uldivmod+0x16>
 8009c92:	b942      	cbnz	r2, 8009ca6 <__aeabi_uldivmod+0x16>
 8009c94:	2900      	cmp	r1, #0
 8009c96:	bf08      	it	eq
 8009c98:	2800      	cmpeq	r0, #0
 8009c9a:	d002      	beq.n	8009ca2 <__aeabi_uldivmod+0x12>
 8009c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8009ca0:	4608      	mov	r0, r1
 8009ca2:	f7ff bb59 	b.w	8009358 <__aeabi_idiv0>
 8009ca6:	b082      	sub	sp, #8
 8009ca8:	46ec      	mov	ip, sp
 8009caa:	e92d 5000 	stmdb	sp!, {ip, lr}
 8009cae:	f000 f81d 	bl	8009cec <__gnu_uldivmod_helper>
 8009cb2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009cb6:	b002      	add	sp, #8
 8009cb8:	bc0c      	pop	{r2, r3}
 8009cba:	4770      	bx	lr

08009cbc <__gnu_ldivmod_helper>:
 8009cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cc0:	4617      	mov	r7, r2
 8009cc2:	4680      	mov	r8, r0
 8009cc4:	4689      	mov	r9, r1
 8009cc6:	469a      	mov	sl, r3
 8009cc8:	9e08      	ldr	r6, [sp, #32]
 8009cca:	f000 f827 	bl	8009d1c <__divdi3>
 8009cce:	fba7 4500 	umull	r4, r5, r7, r0
 8009cd2:	fb07 f701 	mul.w	r7, r7, r1
 8009cd6:	fb00 720a 	mla	r2, r0, sl, r7
 8009cda:	4415      	add	r5, r2
 8009cdc:	ebb8 0404 	subs.w	r4, r8, r4
 8009ce0:	eb69 0505 	sbc.w	r5, r9, r5
 8009ce4:	e9c6 4500 	strd	r4, r5, [r6]
 8009ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009cec <__gnu_uldivmod_helper>:
 8009cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cf0:	4617      	mov	r7, r2
 8009cf2:	4680      	mov	r8, r0
 8009cf4:	4689      	mov	r9, r1
 8009cf6:	461d      	mov	r5, r3
 8009cf8:	9e08      	ldr	r6, [sp, #32]
 8009cfa:	f000 f9b9 	bl	800a070 <__udivdi3>
 8009cfe:	fb00 f305 	mul.w	r3, r0, r5
 8009d02:	fba0 4507 	umull	r4, r5, r0, r7
 8009d06:	fb07 3701 	mla	r7, r7, r1, r3
 8009d0a:	443d      	add	r5, r7
 8009d0c:	ebb8 0404 	subs.w	r4, r8, r4
 8009d10:	eb69 0505 	sbc.w	r5, r9, r5
 8009d14:	e9c6 4500 	strd	r4, r5, [r6]
 8009d18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009d1c <__divdi3>:
 8009d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d20:	4244      	negs	r4, r0
 8009d22:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 8009d26:	2900      	cmp	r1, #0
 8009d28:	f04f 36ff 	mov.w	r6, #4294967295
 8009d2c:	bfa2      	ittt	ge
 8009d2e:	4604      	movge	r4, r0
 8009d30:	460d      	movge	r5, r1
 8009d32:	2600      	movge	r6, #0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	b085      	sub	sp, #20
 8009d38:	f2c0 80c7 	blt.w	8009eca <__divdi3+0x1ae>
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	46aa      	mov	sl, r5
 8009d40:	4694      	mov	ip, r2
 8009d42:	4619      	mov	r1, r3
 8009d44:	4690      	mov	r8, r2
 8009d46:	4627      	mov	r7, r4
 8009d48:	46a9      	mov	r9, r5
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d158      	bne.n	8009e00 <__divdi3+0xe4>
 8009d4e:	42aa      	cmp	r2, r5
 8009d50:	d96c      	bls.n	8009e2c <__divdi3+0x110>
 8009d52:	fab2 f382 	clz	r3, r2
 8009d56:	b15b      	cbz	r3, 8009d70 <__divdi3+0x54>
 8009d58:	f1c3 0220 	rsb	r2, r3, #32
 8009d5c:	fa05 f903 	lsl.w	r9, r5, r3
 8009d60:	fa24 f202 	lsr.w	r2, r4, r2
 8009d64:	fa0c f803 	lsl.w	r8, ip, r3
 8009d68:	ea42 0909 	orr.w	r9, r2, r9
 8009d6c:	fa04 f703 	lsl.w	r7, r4, r3
 8009d70:	ea4f 4418 	mov.w	r4, r8, lsr #16
 8009d74:	4648      	mov	r0, r9
 8009d76:	4621      	mov	r1, r4
 8009d78:	fa1f fa88 	uxth.w	sl, r8
 8009d7c:	f7ff f9b0 	bl	80090e0 <__aeabi_uidiv>
 8009d80:	4621      	mov	r1, r4
 8009d82:	4683      	mov	fp, r0
 8009d84:	4648      	mov	r0, r9
 8009d86:	f7ff fad9 	bl	800933c <__aeabi_uidivmod>
 8009d8a:	0c3a      	lsrs	r2, r7, #16
 8009d8c:	fb0a f00b 	mul.w	r0, sl, fp
 8009d90:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009d94:	4288      	cmp	r0, r1
 8009d96:	d90b      	bls.n	8009db0 <__divdi3+0x94>
 8009d98:	eb11 0108 	adds.w	r1, r1, r8
 8009d9c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009da0:	d205      	bcs.n	8009dae <__divdi3+0x92>
 8009da2:	4288      	cmp	r0, r1
 8009da4:	bf84      	itt	hi
 8009da6:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009daa:	4441      	addhi	r1, r8
 8009dac:	d800      	bhi.n	8009db0 <__divdi3+0x94>
 8009dae:	469b      	mov	fp, r3
 8009db0:	ebc0 0901 	rsb	r9, r0, r1
 8009db4:	4621      	mov	r1, r4
 8009db6:	4648      	mov	r0, r9
 8009db8:	b2bf      	uxth	r7, r7
 8009dba:	f7ff f991 	bl	80090e0 <__aeabi_uidiv>
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4605      	mov	r5, r0
 8009dc2:	4648      	mov	r0, r9
 8009dc4:	f7ff faba 	bl	800933c <__aeabi_uidivmod>
 8009dc8:	fb0a fa05 	mul.w	sl, sl, r5
 8009dcc:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009dd0:	458a      	cmp	sl, r1
 8009dd2:	d909      	bls.n	8009de8 <__divdi3+0xcc>
 8009dd4:	eb11 0808 	adds.w	r8, r1, r8
 8009dd8:	f105 33ff 	add.w	r3, r5, #4294967295
 8009ddc:	d203      	bcs.n	8009de6 <__divdi3+0xca>
 8009dde:	45c2      	cmp	sl, r8
 8009de0:	bf88      	it	hi
 8009de2:	3d02      	subhi	r5, #2
 8009de4:	d800      	bhi.n	8009de8 <__divdi3+0xcc>
 8009de6:	461d      	mov	r5, r3
 8009de8:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 8009dec:	2400      	movs	r4, #0
 8009dee:	4618      	mov	r0, r3
 8009df0:	4621      	mov	r1, r4
 8009df2:	b116      	cbz	r6, 8009dfa <__divdi3+0xde>
 8009df4:	4240      	negs	r0, r0
 8009df6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8009dfa:	b005      	add	sp, #20
 8009dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e00:	42ab      	cmp	r3, r5
 8009e02:	bf84      	itt	hi
 8009e04:	2400      	movhi	r4, #0
 8009e06:	4623      	movhi	r3, r4
 8009e08:	d8f1      	bhi.n	8009dee <__divdi3+0xd2>
 8009e0a:	fab1 f581 	clz	r5, r1
 8009e0e:	2d00      	cmp	r5, #0
 8009e10:	f040 80b5 	bne.w	8009f7e <__divdi3+0x262>
 8009e14:	4551      	cmp	r1, sl
 8009e16:	bf28      	it	cs
 8009e18:	4282      	cmpcs	r2, r0
 8009e1a:	bf8c      	ite	hi
 8009e1c:	2400      	movhi	r4, #0
 8009e1e:	2401      	movls	r4, #1
 8009e20:	bf9c      	itt	ls
 8009e22:	2301      	movls	r3, #1
 8009e24:	462c      	movls	r4, r5
 8009e26:	d9e2      	bls.n	8009dee <__divdi3+0xd2>
 8009e28:	4623      	mov	r3, r4
 8009e2a:	e7e0      	b.n	8009dee <__divdi3+0xd2>
 8009e2c:	b922      	cbnz	r2, 8009e38 <__divdi3+0x11c>
 8009e2e:	4611      	mov	r1, r2
 8009e30:	2001      	movs	r0, #1
 8009e32:	f7ff f955 	bl	80090e0 <__aeabi_uidiv>
 8009e36:	4680      	mov	r8, r0
 8009e38:	fab8 f388 	clz	r3, r8
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d149      	bne.n	8009ed4 <__divdi3+0x1b8>
 8009e40:	ebc8 0909 	rsb	r9, r8, r9
 8009e44:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009e48:	fa1f fa88 	uxth.w	sl, r8
 8009e4c:	2401      	movs	r4, #1
 8009e4e:	4629      	mov	r1, r5
 8009e50:	4648      	mov	r0, r9
 8009e52:	f7ff f945 	bl	80090e0 <__aeabi_uidiv>
 8009e56:	4629      	mov	r1, r5
 8009e58:	4683      	mov	fp, r0
 8009e5a:	4648      	mov	r0, r9
 8009e5c:	f7ff fa6e 	bl	800933c <__aeabi_uidivmod>
 8009e60:	0c3a      	lsrs	r2, r7, #16
 8009e62:	fb0a f00b 	mul.w	r0, sl, fp
 8009e66:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 8009e6a:	4288      	cmp	r0, r1
 8009e6c:	d90c      	bls.n	8009e88 <__divdi3+0x16c>
 8009e6e:	eb11 0108 	adds.w	r1, r1, r8
 8009e72:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009e76:	f080 80f2 	bcs.w	800a05e <__divdi3+0x342>
 8009e7a:	4288      	cmp	r0, r1
 8009e7c:	bf84      	itt	hi
 8009e7e:	f1ab 0b02 	subhi.w	fp, fp, #2
 8009e82:	4441      	addhi	r1, r8
 8009e84:	f240 80eb 	bls.w	800a05e <__divdi3+0x342>
 8009e88:	1a0a      	subs	r2, r1, r0
 8009e8a:	4629      	mov	r1, r5
 8009e8c:	4610      	mov	r0, r2
 8009e8e:	9201      	str	r2, [sp, #4]
 8009e90:	f7ff f926 	bl	80090e0 <__aeabi_uidiv>
 8009e94:	9a01      	ldr	r2, [sp, #4]
 8009e96:	4629      	mov	r1, r5
 8009e98:	b2bf      	uxth	r7, r7
 8009e9a:	4681      	mov	r9, r0
 8009e9c:	4610      	mov	r0, r2
 8009e9e:	f7ff fa4d 	bl	800933c <__aeabi_uidivmod>
 8009ea2:	fb0a fa09 	mul.w	sl, sl, r9
 8009ea6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 8009eaa:	458a      	cmp	sl, r1
 8009eac:	d90a      	bls.n	8009ec4 <__divdi3+0x1a8>
 8009eae:	eb11 0808 	adds.w	r8, r1, r8
 8009eb2:	f109 33ff 	add.w	r3, r9, #4294967295
 8009eb6:	d204      	bcs.n	8009ec2 <__divdi3+0x1a6>
 8009eb8:	45c2      	cmp	sl, r8
 8009eba:	bf88      	it	hi
 8009ebc:	f1a9 0902 	subhi.w	r9, r9, #2
 8009ec0:	d800      	bhi.n	8009ec4 <__divdi3+0x1a8>
 8009ec2:	4699      	mov	r9, r3
 8009ec4:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 8009ec8:	e791      	b.n	8009dee <__divdi3+0xd2>
 8009eca:	43f6      	mvns	r6, r6
 8009ecc:	4252      	negs	r2, r2
 8009ece:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8009ed2:	e733      	b.n	8009d3c <__divdi3+0x20>
 8009ed4:	fa08 f803 	lsl.w	r8, r8, r3
 8009ed8:	f1c3 0b20 	rsb	fp, r3, #32
 8009edc:	fa29 f40b 	lsr.w	r4, r9, fp
 8009ee0:	fa09 f903 	lsl.w	r9, r9, r3
 8009ee4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8009ee8:	4620      	mov	r0, r4
 8009eea:	4629      	mov	r1, r5
 8009eec:	fa27 fb0b 	lsr.w	fp, r7, fp
 8009ef0:	409f      	lsls	r7, r3
 8009ef2:	f7ff f8f5 	bl	80090e0 <__aeabi_uidiv>
 8009ef6:	4629      	mov	r1, r5
 8009ef8:	fa1f fa88 	uxth.w	sl, r8
 8009efc:	ea4b 0b09 	orr.w	fp, fp, r9
 8009f00:	4602      	mov	r2, r0
 8009f02:	4620      	mov	r0, r4
 8009f04:	9201      	str	r2, [sp, #4]
 8009f06:	f7ff fa19 	bl	800933c <__aeabi_uidivmod>
 8009f0a:	9a01      	ldr	r2, [sp, #4]
 8009f0c:	ea4f 431b 	mov.w	r3, fp, lsr #16
 8009f10:	fb0a f002 	mul.w	r0, sl, r2
 8009f14:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8009f18:	4288      	cmp	r0, r1
 8009f1a:	d90b      	bls.n	8009f34 <__divdi3+0x218>
 8009f1c:	eb11 0108 	adds.w	r1, r1, r8
 8009f20:	f102 33ff 	add.w	r3, r2, #4294967295
 8009f24:	f080 80a1 	bcs.w	800a06a <__divdi3+0x34e>
 8009f28:	4288      	cmp	r0, r1
 8009f2a:	bf84      	itt	hi
 8009f2c:	3a02      	subhi	r2, #2
 8009f2e:	4441      	addhi	r1, r8
 8009f30:	f240 809b 	bls.w	800a06a <__divdi3+0x34e>
 8009f34:	ebc0 0901 	rsb	r9, r0, r1
 8009f38:	4629      	mov	r1, r5
 8009f3a:	4648      	mov	r0, r9
 8009f3c:	9201      	str	r2, [sp, #4]
 8009f3e:	f7ff f8cf 	bl	80090e0 <__aeabi_uidiv>
 8009f42:	4629      	mov	r1, r5
 8009f44:	fa1f fb8b 	uxth.w	fp, fp
 8009f48:	4604      	mov	r4, r0
 8009f4a:	4648      	mov	r0, r9
 8009f4c:	f7ff f9f6 	bl	800933c <__aeabi_uidivmod>
 8009f50:	9a01      	ldr	r2, [sp, #4]
 8009f52:	fb0a f904 	mul.w	r9, sl, r4
 8009f56:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 8009f5a:	4589      	cmp	r9, r1
 8009f5c:	d90a      	bls.n	8009f74 <__divdi3+0x258>
 8009f5e:	eb11 0108 	adds.w	r1, r1, r8
 8009f62:	f104 33ff 	add.w	r3, r4, #4294967295
 8009f66:	d204      	bcs.n	8009f72 <__divdi3+0x256>
 8009f68:	4589      	cmp	r9, r1
 8009f6a:	bf84      	itt	hi
 8009f6c:	3c02      	subhi	r4, #2
 8009f6e:	4441      	addhi	r1, r8
 8009f70:	d800      	bhi.n	8009f74 <__divdi3+0x258>
 8009f72:	461c      	mov	r4, r3
 8009f74:	ebc9 0901 	rsb	r9, r9, r1
 8009f78:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009f7c:	e767      	b.n	8009e4e <__divdi3+0x132>
 8009f7e:	f1c5 0320 	rsb	r3, r5, #32
 8009f82:	40a9      	lsls	r1, r5
 8009f84:	fa22 f803 	lsr.w	r8, r2, r3
 8009f88:	fa2a fb03 	lsr.w	fp, sl, r3
 8009f8c:	ea48 0801 	orr.w	r8, r8, r1
 8009f90:	fa20 f303 	lsr.w	r3, r0, r3
 8009f94:	fa0a fa05 	lsl.w	sl, sl, r5
 8009f98:	4658      	mov	r0, fp
 8009f9a:	ea4f 4918 	mov.w	r9, r8, lsr #16
 8009f9e:	fa02 fc05 	lsl.w	ip, r2, r5
 8009fa2:	4649      	mov	r1, r9
 8009fa4:	ea43 0a0a 	orr.w	sl, r3, sl
 8009fa8:	f8cd c00c 	str.w	ip, [sp, #12]
 8009fac:	f7ff f898 	bl	80090e0 <__aeabi_uidiv>
 8009fb0:	4649      	mov	r1, r9
 8009fb2:	4604      	mov	r4, r0
 8009fb4:	4658      	mov	r0, fp
 8009fb6:	f7ff f9c1 	bl	800933c <__aeabi_uidivmod>
 8009fba:	fa1f f288 	uxth.w	r2, r8
 8009fbe:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 8009fc2:	fb02 f004 	mul.w	r0, r2, r4
 8009fc6:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 8009fca:	4570      	cmp	r0, lr
 8009fcc:	d909      	bls.n	8009fe2 <__divdi3+0x2c6>
 8009fce:	eb1e 0e08 	adds.w	lr, lr, r8
 8009fd2:	f104 31ff 	add.w	r1, r4, #4294967295
 8009fd6:	d246      	bcs.n	800a066 <__divdi3+0x34a>
 8009fd8:	4570      	cmp	r0, lr
 8009fda:	bf84      	itt	hi
 8009fdc:	3c02      	subhi	r4, #2
 8009fde:	44c6      	addhi	lr, r8
 8009fe0:	d941      	bls.n	800a066 <__divdi3+0x34a>
 8009fe2:	ebc0 0c0e 	rsb	ip, r0, lr
 8009fe6:	4649      	mov	r1, r9
 8009fe8:	4660      	mov	r0, ip
 8009fea:	9201      	str	r2, [sp, #4]
 8009fec:	f8cd c008 	str.w	ip, [sp, #8]
 8009ff0:	f7ff f876 	bl	80090e0 <__aeabi_uidiv>
 8009ff4:	f8dd c008 	ldr.w	ip, [sp, #8]
 8009ff8:	4649      	mov	r1, r9
 8009ffa:	fa1f fa8a 	uxth.w	sl, sl
 8009ffe:	4683      	mov	fp, r0
 800a000:	4660      	mov	r0, ip
 800a002:	f7ff f99b 	bl	800933c <__aeabi_uidivmod>
 800a006:	9a01      	ldr	r2, [sp, #4]
 800a008:	fb02 f20b 	mul.w	r2, r2, fp
 800a00c:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 800a010:	428a      	cmp	r2, r1
 800a012:	d90a      	bls.n	800a02a <__divdi3+0x30e>
 800a014:	eb11 0108 	adds.w	r1, r1, r8
 800a018:	f10b 30ff 	add.w	r0, fp, #4294967295
 800a01c:	d221      	bcs.n	800a062 <__divdi3+0x346>
 800a01e:	428a      	cmp	r2, r1
 800a020:	bf84      	itt	hi
 800a022:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a026:	4441      	addhi	r1, r8
 800a028:	d91b      	bls.n	800a062 <__divdi3+0x346>
 800a02a:	9803      	ldr	r0, [sp, #12]
 800a02c:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 800a030:	1a89      	subs	r1, r1, r2
 800a032:	fbab 2300 	umull	r2, r3, fp, r0
 800a036:	4299      	cmp	r1, r3
 800a038:	d30d      	bcc.n	800a056 <__divdi3+0x33a>
 800a03a:	bf14      	ite	ne
 800a03c:	2300      	movne	r3, #0
 800a03e:	2301      	moveq	r3, #1
 800a040:	fa07 f405 	lsl.w	r4, r7, r5
 800a044:	4294      	cmp	r4, r2
 800a046:	bf2c      	ite	cs
 800a048:	2400      	movcs	r4, #0
 800a04a:	f003 0401 	andcc.w	r4, r3, #1
 800a04e:	465b      	mov	r3, fp
 800a050:	2c00      	cmp	r4, #0
 800a052:	f43f aecc 	beq.w	8009dee <__divdi3+0xd2>
 800a056:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a05a:	2400      	movs	r4, #0
 800a05c:	e6c7      	b.n	8009dee <__divdi3+0xd2>
 800a05e:	469b      	mov	fp, r3
 800a060:	e712      	b.n	8009e88 <__divdi3+0x16c>
 800a062:	4683      	mov	fp, r0
 800a064:	e7e1      	b.n	800a02a <__divdi3+0x30e>
 800a066:	460c      	mov	r4, r1
 800a068:	e7bb      	b.n	8009fe2 <__divdi3+0x2c6>
 800a06a:	461a      	mov	r2, r3
 800a06c:	e762      	b.n	8009f34 <__divdi3+0x218>
 800a06e:	bf00      	nop

0800a070 <__udivdi3>:
 800a070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a074:	4606      	mov	r6, r0
 800a076:	b083      	sub	sp, #12
 800a078:	460d      	mov	r5, r1
 800a07a:	4614      	mov	r4, r2
 800a07c:	4607      	mov	r7, r0
 800a07e:	4688      	mov	r8, r1
 800a080:	2b00      	cmp	r3, #0
 800a082:	d151      	bne.n	800a128 <__udivdi3+0xb8>
 800a084:	428a      	cmp	r2, r1
 800a086:	d964      	bls.n	800a152 <__udivdi3+0xe2>
 800a088:	fab2 f382 	clz	r3, r2
 800a08c:	b15b      	cbz	r3, 800a0a6 <__udivdi3+0x36>
 800a08e:	f1c3 0820 	rsb	r8, r3, #32
 800a092:	fa01 f503 	lsl.w	r5, r1, r3
 800a096:	fa20 f808 	lsr.w	r8, r0, r8
 800a09a:	fa02 f403 	lsl.w	r4, r2, r3
 800a09e:	ea48 0805 	orr.w	r8, r8, r5
 800a0a2:	fa00 f703 	lsl.w	r7, r0, r3
 800a0a6:	0c25      	lsrs	r5, r4, #16
 800a0a8:	4640      	mov	r0, r8
 800a0aa:	4629      	mov	r1, r5
 800a0ac:	fa1f fa84 	uxth.w	sl, r4
 800a0b0:	f7ff f816 	bl	80090e0 <__aeabi_uidiv>
 800a0b4:	4629      	mov	r1, r5
 800a0b6:	4681      	mov	r9, r0
 800a0b8:	4640      	mov	r0, r8
 800a0ba:	f7ff f93f 	bl	800933c <__aeabi_uidivmod>
 800a0be:	0c3b      	lsrs	r3, r7, #16
 800a0c0:	fb0a f009 	mul.w	r0, sl, r9
 800a0c4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a0c8:	4288      	cmp	r0, r1
 800a0ca:	d90a      	bls.n	800a0e2 <__udivdi3+0x72>
 800a0cc:	1909      	adds	r1, r1, r4
 800a0ce:	f109 32ff 	add.w	r2, r9, #4294967295
 800a0d2:	d205      	bcs.n	800a0e0 <__udivdi3+0x70>
 800a0d4:	4288      	cmp	r0, r1
 800a0d6:	bf84      	itt	hi
 800a0d8:	f1a9 0902 	subhi.w	r9, r9, #2
 800a0dc:	1909      	addhi	r1, r1, r4
 800a0de:	d800      	bhi.n	800a0e2 <__udivdi3+0x72>
 800a0e0:	4691      	mov	r9, r2
 800a0e2:	ebc0 0801 	rsb	r8, r0, r1
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	4640      	mov	r0, r8
 800a0ea:	b2bf      	uxth	r7, r7
 800a0ec:	f7fe fff8 	bl	80090e0 <__aeabi_uidiv>
 800a0f0:	4629      	mov	r1, r5
 800a0f2:	4606      	mov	r6, r0
 800a0f4:	4640      	mov	r0, r8
 800a0f6:	f7ff f921 	bl	800933c <__aeabi_uidivmod>
 800a0fa:	fb0a fa06 	mul.w	sl, sl, r6
 800a0fe:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a102:	458a      	cmp	sl, r1
 800a104:	d909      	bls.n	800a11a <__udivdi3+0xaa>
 800a106:	190c      	adds	r4, r1, r4
 800a108:	f106 33ff 	add.w	r3, r6, #4294967295
 800a10c:	f080 8119 	bcs.w	800a342 <__udivdi3+0x2d2>
 800a110:	45a2      	cmp	sl, r4
 800a112:	bf88      	it	hi
 800a114:	3e02      	subhi	r6, #2
 800a116:	f240 8114 	bls.w	800a342 <__udivdi3+0x2d2>
 800a11a:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 800a11e:	2600      	movs	r6, #0
 800a120:	4631      	mov	r1, r6
 800a122:	b003      	add	sp, #12
 800a124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a128:	428b      	cmp	r3, r1
 800a12a:	bf84      	itt	hi
 800a12c:	2600      	movhi	r6, #0
 800a12e:	4630      	movhi	r0, r6
 800a130:	d8f6      	bhi.n	800a120 <__udivdi3+0xb0>
 800a132:	fab3 f483 	clz	r4, r3
 800a136:	2c00      	cmp	r4, #0
 800a138:	d15a      	bne.n	800a1f0 <__udivdi3+0x180>
 800a13a:	428b      	cmp	r3, r1
 800a13c:	bf28      	it	cs
 800a13e:	42b2      	cmpcs	r2, r6
 800a140:	bf8c      	ite	hi
 800a142:	2600      	movhi	r6, #0
 800a144:	2601      	movls	r6, #1
 800a146:	bf9c      	itt	ls
 800a148:	2001      	movls	r0, #1
 800a14a:	4626      	movls	r6, r4
 800a14c:	d9e8      	bls.n	800a120 <__udivdi3+0xb0>
 800a14e:	4630      	mov	r0, r6
 800a150:	e7e6      	b.n	800a120 <__udivdi3+0xb0>
 800a152:	b922      	cbnz	r2, 800a15e <__udivdi3+0xee>
 800a154:	4611      	mov	r1, r2
 800a156:	2001      	movs	r0, #1
 800a158:	f7fe ffc2 	bl	80090e0 <__aeabi_uidiv>
 800a15c:	4604      	mov	r4, r0
 800a15e:	fab4 f384 	clz	r3, r4
 800a162:	2b00      	cmp	r3, #0
 800a164:	f040 80a2 	bne.w	800a2ac <__udivdi3+0x23c>
 800a168:	1b2d      	subs	r5, r5, r4
 800a16a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a16e:	fa1f fa84 	uxth.w	sl, r4
 800a172:	2601      	movs	r6, #1
 800a174:	4641      	mov	r1, r8
 800a176:	4628      	mov	r0, r5
 800a178:	f7fe ffb2 	bl	80090e0 <__aeabi_uidiv>
 800a17c:	4641      	mov	r1, r8
 800a17e:	4681      	mov	r9, r0
 800a180:	4628      	mov	r0, r5
 800a182:	f7ff f8db 	bl	800933c <__aeabi_uidivmod>
 800a186:	0c3b      	lsrs	r3, r7, #16
 800a188:	fb0a f009 	mul.w	r0, sl, r9
 800a18c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a190:	4288      	cmp	r0, r1
 800a192:	d90b      	bls.n	800a1ac <__udivdi3+0x13c>
 800a194:	1909      	adds	r1, r1, r4
 800a196:	f109 32ff 	add.w	r2, r9, #4294967295
 800a19a:	f080 80d4 	bcs.w	800a346 <__udivdi3+0x2d6>
 800a19e:	4288      	cmp	r0, r1
 800a1a0:	bf84      	itt	hi
 800a1a2:	f1a9 0902 	subhi.w	r9, r9, #2
 800a1a6:	1909      	addhi	r1, r1, r4
 800a1a8:	f240 80cd 	bls.w	800a346 <__udivdi3+0x2d6>
 800a1ac:	ebc0 0b01 	rsb	fp, r0, r1
 800a1b0:	4641      	mov	r1, r8
 800a1b2:	4658      	mov	r0, fp
 800a1b4:	b2bf      	uxth	r7, r7
 800a1b6:	f7fe ff93 	bl	80090e0 <__aeabi_uidiv>
 800a1ba:	4641      	mov	r1, r8
 800a1bc:	4605      	mov	r5, r0
 800a1be:	4658      	mov	r0, fp
 800a1c0:	f7ff f8bc 	bl	800933c <__aeabi_uidivmod>
 800a1c4:	fb0a fa05 	mul.w	sl, sl, r5
 800a1c8:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800a1cc:	458a      	cmp	sl, r1
 800a1ce:	d909      	bls.n	800a1e4 <__udivdi3+0x174>
 800a1d0:	190c      	adds	r4, r1, r4
 800a1d2:	f105 33ff 	add.w	r3, r5, #4294967295
 800a1d6:	f080 80b8 	bcs.w	800a34a <__udivdi3+0x2da>
 800a1da:	45a2      	cmp	sl, r4
 800a1dc:	bf88      	it	hi
 800a1de:	3d02      	subhi	r5, #2
 800a1e0:	f240 80b3 	bls.w	800a34a <__udivdi3+0x2da>
 800a1e4:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 800a1e8:	4631      	mov	r1, r6
 800a1ea:	b003      	add	sp, #12
 800a1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1f0:	f1c4 0120 	rsb	r1, r4, #32
 800a1f4:	40a3      	lsls	r3, r4
 800a1f6:	fa22 f801 	lsr.w	r8, r2, r1
 800a1fa:	fa25 f701 	lsr.w	r7, r5, r1
 800a1fe:	ea48 0803 	orr.w	r8, r8, r3
 800a202:	4638      	mov	r0, r7
 800a204:	fa26 f301 	lsr.w	r3, r6, r1
 800a208:	40a5      	lsls	r5, r4
 800a20a:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800a20e:	40a2      	lsls	r2, r4
 800a210:	4649      	mov	r1, r9
 800a212:	9201      	str	r2, [sp, #4]
 800a214:	431d      	orrs	r5, r3
 800a216:	f7fe ff63 	bl	80090e0 <__aeabi_uidiv>
 800a21a:	4649      	mov	r1, r9
 800a21c:	4683      	mov	fp, r0
 800a21e:	4638      	mov	r0, r7
 800a220:	f7ff f88c 	bl	800933c <__aeabi_uidivmod>
 800a224:	fa1f f288 	uxth.w	r2, r8
 800a228:	0c2f      	lsrs	r7, r5, #16
 800a22a:	fb02 f00b 	mul.w	r0, r2, fp
 800a22e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800a232:	42b8      	cmp	r0, r7
 800a234:	d906      	bls.n	800a244 <__udivdi3+0x1d4>
 800a236:	eb17 0708 	adds.w	r7, r7, r8
 800a23a:	f10b 31ff 	add.w	r1, fp, #4294967295
 800a23e:	f0c0 808d 	bcc.w	800a35c <__udivdi3+0x2ec>
 800a242:	468b      	mov	fp, r1
 800a244:	1a3f      	subs	r7, r7, r0
 800a246:	4649      	mov	r1, r9
 800a248:	4638      	mov	r0, r7
 800a24a:	9200      	str	r2, [sp, #0]
 800a24c:	f7fe ff48 	bl	80090e0 <__aeabi_uidiv>
 800a250:	4649      	mov	r1, r9
 800a252:	b2ad      	uxth	r5, r5
 800a254:	4682      	mov	sl, r0
 800a256:	4638      	mov	r0, r7
 800a258:	f7ff f870 	bl	800933c <__aeabi_uidivmod>
 800a25c:	9a00      	ldr	r2, [sp, #0]
 800a25e:	fb02 f20a 	mul.w	r2, r2, sl
 800a262:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800a266:	428a      	cmp	r2, r1
 800a268:	d905      	bls.n	800a276 <__udivdi3+0x206>
 800a26a:	eb11 0108 	adds.w	r1, r1, r8
 800a26e:	f10a 30ff 	add.w	r0, sl, #4294967295
 800a272:	d36c      	bcc.n	800a34e <__udivdi3+0x2de>
 800a274:	4682      	mov	sl, r0
 800a276:	9d01      	ldr	r5, [sp, #4]
 800a278:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 800a27c:	1a89      	subs	r1, r1, r2
 800a27e:	fba0 2305 	umull	r2, r3, r0, r5
 800a282:	4299      	cmp	r1, r3
 800a284:	d30c      	bcc.n	800a2a0 <__udivdi3+0x230>
 800a286:	fa06 f604 	lsl.w	r6, r6, r4
 800a28a:	bf14      	ite	ne
 800a28c:	2100      	movne	r1, #0
 800a28e:	2101      	moveq	r1, #1
 800a290:	4296      	cmp	r6, r2
 800a292:	bf2c      	ite	cs
 800a294:	2600      	movcs	r6, #0
 800a296:	f001 0601 	andcc.w	r6, r1, #1
 800a29a:	2e00      	cmp	r6, #0
 800a29c:	f43f af40 	beq.w	800a120 <__udivdi3+0xb0>
 800a2a0:	2600      	movs	r6, #0
 800a2a2:	3801      	subs	r0, #1
 800a2a4:	4631      	mov	r1, r6
 800a2a6:	b003      	add	sp, #12
 800a2a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ac:	409c      	lsls	r4, r3
 800a2ae:	f1c3 0920 	rsb	r9, r3, #32
 800a2b2:	fa25 fa09 	lsr.w	sl, r5, r9
 800a2b6:	fa06 f703 	lsl.w	r7, r6, r3
 800a2ba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a2be:	4650      	mov	r0, sl
 800a2c0:	4641      	mov	r1, r8
 800a2c2:	409d      	lsls	r5, r3
 800a2c4:	f7fe ff0c 	bl	80090e0 <__aeabi_uidiv>
 800a2c8:	4641      	mov	r1, r8
 800a2ca:	fa26 f909 	lsr.w	r9, r6, r9
 800a2ce:	ea49 0905 	orr.w	r9, r9, r5
 800a2d2:	4683      	mov	fp, r0
 800a2d4:	4650      	mov	r0, sl
 800a2d6:	f7ff f831 	bl	800933c <__aeabi_uidivmod>
 800a2da:	fa1f fa84 	uxth.w	sl, r4
 800a2de:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800a2e2:	fb0a f00b 	mul.w	r0, sl, fp
 800a2e6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a2ea:	4288      	cmp	r0, r1
 800a2ec:	d909      	bls.n	800a302 <__udivdi3+0x292>
 800a2ee:	1909      	adds	r1, r1, r4
 800a2f0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800a2f4:	d23a      	bcs.n	800a36c <__udivdi3+0x2fc>
 800a2f6:	4288      	cmp	r0, r1
 800a2f8:	bf84      	itt	hi
 800a2fa:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a2fe:	1909      	addhi	r1, r1, r4
 800a300:	d934      	bls.n	800a36c <__udivdi3+0x2fc>
 800a302:	1a0d      	subs	r5, r1, r0
 800a304:	4641      	mov	r1, r8
 800a306:	4628      	mov	r0, r5
 800a308:	fa1f f989 	uxth.w	r9, r9
 800a30c:	f7fe fee8 	bl	80090e0 <__aeabi_uidiv>
 800a310:	4641      	mov	r1, r8
 800a312:	4606      	mov	r6, r0
 800a314:	4628      	mov	r0, r5
 800a316:	f7ff f811 	bl	800933c <__aeabi_uidivmod>
 800a31a:	fb0a f506 	mul.w	r5, sl, r6
 800a31e:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800a322:	428d      	cmp	r5, r1
 800a324:	d909      	bls.n	800a33a <__udivdi3+0x2ca>
 800a326:	1909      	adds	r1, r1, r4
 800a328:	f106 33ff 	add.w	r3, r6, #4294967295
 800a32c:	d204      	bcs.n	800a338 <__udivdi3+0x2c8>
 800a32e:	428d      	cmp	r5, r1
 800a330:	bf84      	itt	hi
 800a332:	3e02      	subhi	r6, #2
 800a334:	1909      	addhi	r1, r1, r4
 800a336:	d800      	bhi.n	800a33a <__udivdi3+0x2ca>
 800a338:	461e      	mov	r6, r3
 800a33a:	1b4d      	subs	r5, r1, r5
 800a33c:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800a340:	e718      	b.n	800a174 <__udivdi3+0x104>
 800a342:	461e      	mov	r6, r3
 800a344:	e6e9      	b.n	800a11a <__udivdi3+0xaa>
 800a346:	4691      	mov	r9, r2
 800a348:	e730      	b.n	800a1ac <__udivdi3+0x13c>
 800a34a:	461d      	mov	r5, r3
 800a34c:	e74a      	b.n	800a1e4 <__udivdi3+0x174>
 800a34e:	428a      	cmp	r2, r1
 800a350:	bf84      	itt	hi
 800a352:	f1aa 0a02 	subhi.w	sl, sl, #2
 800a356:	4441      	addhi	r1, r8
 800a358:	d88d      	bhi.n	800a276 <__udivdi3+0x206>
 800a35a:	e78b      	b.n	800a274 <__udivdi3+0x204>
 800a35c:	42b8      	cmp	r0, r7
 800a35e:	bf84      	itt	hi
 800a360:	f1ab 0b02 	subhi.w	fp, fp, #2
 800a364:	4447      	addhi	r7, r8
 800a366:	f63f af6d 	bhi.w	800a244 <__udivdi3+0x1d4>
 800a36a:	e76a      	b.n	800a242 <__udivdi3+0x1d2>
 800a36c:	469b      	mov	fp, r3
 800a36e:	e7c8      	b.n	800a302 <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800a370 <.ARM.exidx>:
 800a370:	7ffff9ac 	svcvc	0x00fff9ac
 800a374:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800a378 <Stack_reg>:
 800a378:	0800a74c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, sp, pc}
 800a37c:	0800a750 	stmdaeq	r0, {r4, r6, r8, r9, sl, sp, pc}
 800a380:	0800a754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, sp, pc}
 800a384:	0800a758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, sp, pc}
 800a388:	0800a75c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, sp, pc}
 800a38c:	0800a760 	stmdaeq	r0, {r5, r6, r8, r9, sl, sp, pc}
 800a390:	0800a764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, sp, pc}
 800a394:	0800a768 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, sp, pc}

0800a398 <_global_impure_ptr>:
 800a398:	20000004 	andcs	r0, r0, r4

0800a39c <blanks.6752>:
 800a39c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a3a0:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a3a4:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a3a8:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a3ac <zeroes.6753>:
 800a3ac:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a3b0:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a3b4:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a3b8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a3bc:	00000000 	andeq	r0, r0, r0

0800a3c0 <p05.5301>:
 800a3c0:	00000005 	andeq	r0, r0, r5
 800a3c4:	00000019 	andeq	r0, r0, r9, lsl r0
 800a3c8:	0000007d 	andeq	r0, r0, sp, ror r0
 800a3cc:	00000000 	andeq	r0, r0, r0

0800a3d0 <__mprec_tens>:
 800a3d0:	00000000 	andeq	r0, r0, r0
 800a3d4:	3ff00000 	svccc	0x00f00000	; IMB
 800a3d8:	00000000 	andeq	r0, r0, r0
 800a3dc:	40240000 	eormi	r0, r4, r0
 800a3e0:	00000000 	andeq	r0, r0, r0
 800a3e4:	40590000 	subsmi	r0, r9, r0
 800a3e8:	00000000 	andeq	r0, r0, r0
 800a3ec:	408f4000 	addmi	r4, pc, r0
 800a3f0:	00000000 	andeq	r0, r0, r0
 800a3f4:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 800a3f8:	00000000 	andeq	r0, r0, r0
 800a3fc:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 800a400:	00000000 	andeq	r0, r0, r0
 800a404:	412e8480 	smlawbmi	lr, r0, r4, r8
 800a408:	00000000 	andeq	r0, r0, r0
 800a40c:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 800a410:	00000000 	andeq	r0, r0, r0
 800a414:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 800a418:	00000000 	andeq	r0, r0, r0
 800a41c:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 800a420:	20000000 	andcs	r0, r0, r0
 800a424:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 800a428:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 800a42c:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 800a430:	a2000000 	andge	r0, r0, #0
 800a434:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 800a438:	e5400000 	strb	r0, [r0, #-0]
 800a43c:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 800a440:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 800a444:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 800a448:	26340000 	ldrtcs	r0, [r4], -r0
 800a44c:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800a450:	37e08000 	strbcc	r8, [r0, r0]!
 800a454:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a458:	85d8a000 	ldrbhi	sl, [r8]
 800a45c:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800a460:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800a464:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800a468:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800a46c:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800a470:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800a474:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800a478:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800a47c:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800a480:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800a484:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800a488:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800a48c:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800a490:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800a494:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800a498 <__mprec_tinytens>:
 800a498:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800a49c:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800a4a0:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800a4a4:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800a4a8:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800a4ac:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800a4b0:	cf8c979d 	svcgt	0x008c979d
 800a4b4:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800a4b8:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800a4bc:	0ac80628 	beq	720bd64 <__RW_SIZE__+0x720b7e4>

0800a4c0 <__mprec_bigtens>:
 800a4c0:	37e08000 	strbcc	r8, [r0, r0]!
 800a4c4:	4341c379 	movtmi	ip, #4985	; 0x1379
 800a4c8:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800a4cc:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800a4d0:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800a4d4:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800a4d8:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800a4dc:	5a827748 	bpl	60a8204 <__RW_SIZE__+0x60a7c84>
 800a4e0:	7f73bf3c 	svcvc	0x0073bf3c
 800a4e4:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800a4e8 <blanks.6696>:
 800a4e8:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a4ec:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a4f0:	20202020 	eorcs	r2, r0, r0, lsr #32
 800a4f4:	20202020 	eorcs	r2, r0, r0, lsr #32

0800a4f8 <zeroes.6697>:
 800a4f8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a4fc:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a500:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a504:	30303030 	eorscc	r3, r0, r0, lsr r0
 800a508:	2044454c 	subcs	r4, r4, ip, asr #10
 800a50c:	656d6147 	strbvs	r6, [sp, #-327]!	; 0xfffffeb9
 800a510:	0000000a 	andeq	r0, r0, sl
 800a514:	255b7325 	ldrbcs	r7, [fp, #-805]	; 0xfffffcdb
 800a518:	252c5d64 	strcs	r5, [ip, #-3428]!	; 0xfffff29c
 800a51c:	78303d73 	ldmdavc	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp}
 800a520:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800a524:	0000000a 	andeq	r0, r0, sl
 800a528:	61766e49 	cmnvs	r6, r9, asr #28
 800a52c:	5f64696c 	svcpl	0x0064696c
 800a530:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a534:	6f697470 	svcvs	0x00697470
 800a538:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xfffff592
 800a53c:	000a2164 	andeq	r2, sl, r4, ror #2
 800a540:	61766e49 	cmnvs	r6, r9, asr #28
 800a544:	5f64696c 	svcpl	0x0064696c
 800a548:	3a525349 	bcc	949f274 <__RO_LIMIT__+0x1494a9c>
 800a54c:	21642520 	cmncs	r4, r0, lsr #10
 800a550:	0000000a 	andeq	r0, r0, sl
 800a554:	21494d4e 	cmpcs	r9, lr, asr #26
 800a558:	0000000a 	andeq	r0, r0, sl
 800a55c:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
 800a560:	75614620 	strbvc	r4, [r1, #-1568]!	; 0xfffff9e0
 800a564:	0a21746c 	beq	886771c <__RO_LIMIT__+0x85cf44>
 800a568:	00000000 	andeq	r0, r0, r0
 800a56c:	4528524c 	strmi	r5, [r8, #-588]!	; 0xfffffdb4
 800a570:	525f4358 	subspl	r4, pc, #88, 6	; 0x60000001
 800a574:	52555445 	subspl	r5, r5, #1157627904	; 0x45000000
 800a578:	303d294e 	eorscc	r2, sp, lr, asr #18
 800a57c:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800a580:	00000a58 	andeq	r0, r0, r8, asr sl
 800a584:	3d50534d 	ldclcc	3, cr5, [r0, #-308]	; 0xfffffecc
 800a588:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a58c:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a590:	3d505350 	ldclcc	3, cr5, [r0, #-320]	; 0xfffffec0
 800a594:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800a598:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a59c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a5a0:	6f697470 	svcvs	0x00697470
 800a5a4:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a5a8:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a5ac:	6f726620 	svcvs	0x00726620
 800a5b0:	6168206d 	cmnvs	r8, sp, rrx
 800a5b4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 800a5b8:	6f6d2072 	svcvs	0x006d2072
 800a5bc:	000a6564 	andeq	r6, sl, r4, ror #10
 800a5c0:	0050534d 	subseq	r5, r0, sp, asr #6
 800a5c4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a5c8:	6f697470 	svcvs	0x00697470
 800a5cc:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a5d0:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a5d4:	6f726620 	svcvs	0x00726620
 800a5d8:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a5dc:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a5e0:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a5e8 <zeroes.6697+0xf0>
 800a5e4:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a5e8:	4d206874 	stcmi	8, cr6, [r0, #-464]!	; 0xfffffe30
 800a5ec:	000a5053 	andeq	r5, sl, r3, asr r0
 800a5f0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800a5f4:	6f697470 	svcvs	0x00697470
 800a5f8:	636f206e 	cmnvs	pc, #110	; 0x6e
 800a5fc:	73727563 	cmnvc	r2, #415236096	; 0x18c00000
 800a600:	6f726620 	svcvs	0x00726620
 800a604:	6874206d 	ldmdavs	r4!, {r0, r2, r3, r5, r6, sp}^
 800a608:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 800a60c:	646f6d20 	strbtvs	r6, [pc], #-3360	; 800a614 <zeroes.6697+0x11c>
 800a610:	69772065 	ldmdbvs	r7!, {r0, r2, r5, r6, sp}^
 800a614:	50206874 	eorpl	r6, r0, r4, ror r8
 800a618:	000a5053 	andeq	r5, sl, r3, asr r0
 800a61c:	00505350 	subseq	r5, r0, r0, asr r3
 800a620:	61766e49 	cmnvs	r6, r9, asr #28
 800a624:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a628:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 800a62c:	6f697470 	svcvs	0x00697470
 800a630:	6572206e 	ldrbvs	r2, [r2, #-110]!	; 0xffffff92
 800a634:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 800a638:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
 800a63c:	3d206575 	cfstr32cc	mvfx6, [r0, #-468]!	; 0xfffffe2c
 800a640:	2325203e 	teqcs	r5, #62	; 0x3e
 800a644:	0a58382e 	beq	9618704 <__RO_LIMIT__+0x160df2c>
 800a648:	00000000 	andeq	r0, r0, r0
 800a64c:	53434853 	movtpl	r4, #14419	; 0x3853
 800a650:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a654:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a658:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a65c:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 800a660:	75614628 	strbvc	r4, [r1, #-1576]!	; 0xfffff9d8
 800a664:	5220746c 	eorpl	r7, r0, #108, 8	; 0x6c000000
 800a668:	6f736165 	svcvs	0x00736165
 800a66c:	3d20296e 	stccc	9, cr2, [r0, #-440]!	; 0xfffffe48
 800a670:	2325203e 	teqcs	r5, #62	; 0x3e
 800a674:	0a58382e 	beq	9618734 <__RO_LIMIT__+0x160df5c>
 800a678:	00000000 	andeq	r0, r0, r0
 800a67c:	41464d4d 	cmpmi	r6, sp, asr #26
 800a680:	61562052 	cmpvs	r6, r2, asr r0
 800a684:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800a688:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a68c:	00000a64 	andeq	r0, r0, r4, ror #20
 800a690:	41464d4d 	cmpmi	r6, sp, asr #26
 800a694:	3e3d2052 	mrccc	0, 1, r2, cr13, cr2, {2}
 800a698:	2e232520 	cfsh64cs	mvdx2, mvdx3, #16
 800a69c:	000a5838 	andeq	r5, sl, r8, lsr r8
 800a6a0:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a6a4:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
 800a6a8:	3d206469 	cfstrscc	mvf6, [r0, #-420]!	; 0xfffffe5c
 800a6ac:	6425203e 	strtvs	r2, [r5], #-62	; 0xffffffc2
 800a6b0:	0000000a 	andeq	r0, r0, sl
 800a6b4:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800a6b8:	203e3d20 	eorscs	r3, lr, r0, lsr #26
 800a6bc:	382e2325 	stmdacc	lr!, {r0, r2, r5, r8, r9, sp}
 800a6c0:	00000a58 	andeq	r0, r0, r8, asr sl
 800a6c4:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
 800a6c8:	72614828 	rsbvc	r4, r1, #40, 16	; 0x280000
 800a6cc:	61462064 	cmpvs	r6, r4, rrx
 800a6d0:	20746c75 	rsbscs	r6, r4, r5, ror ip
 800a6d4:	73616552 	cmnvc	r1, #343932928	; 0x14800000
 800a6d8:	20296e6f 	eorcs	r6, r9, pc, ror #28
 800a6dc:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800a6e0:	58382e23 	ldmdapl	r8!, {r0, r1, r5, r9, sl, fp, sp}
 800a6e4:	0000000a 	andeq	r0, r0, sl
 800a6e8:	6f6d654d 	svcvs	0x006d654d
 800a6ec:	4d207972 	stcmi	9, cr7, [r0, #-456]!	; 0xfffffe38
 800a6f0:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 800a6f4:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 800a6f8:	61462074 	hvcvs	25092	; 0x6204
 800a6fc:	21746c75 	cmncs	r4, r5, ror ip
 800a700:	0000000a 	andeq	r0, r0, sl
 800a704:	20737542 	rsbscs	r7, r3, r2, asr #10
 800a708:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 800a70c:	000a2174 	andeq	r2, sl, r4, ror r1
 800a710:	67617355 			; <UNDEFINED> instruction: 0x67617355
 800a714:	61462065 	cmpvs	r6, r5, rrx
 800a718:	21746c75 	cmncs	r4, r5, ror ip
 800a71c:	0000000a 	andeq	r0, r0, sl
 800a720:	20435653 	subcs	r5, r3, r3, asr r6
 800a724:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
 800a728:	0000000a 	andeq	r0, r0, sl
 800a72c:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
 800a730:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
 800a734:	6c614320 	stclvs	3, cr4, [r1], #-128	; 0xffffff80
 800a738:	00000a6c 	andeq	r0, r0, ip, ror #20
 800a73c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 800a740:	43205653 	teqmi	r0, #87031808	; 0x5300000
 800a744:	0a6c6c61 	beq	9b258d0 <__RO_LIMIT__+0x1b1b0f8>
 800a748:	00000000 	andeq	r0, r0, r0
 800a74c:	00003052 	andeq	r3, r0, r2, asr r0
 800a750:	00003152 	andeq	r3, r0, r2, asr r1
 800a754:	00003252 	andeq	r3, r0, r2, asr r2
 800a758:	00003352 	andeq	r3, r0, r2, asr r3
 800a75c:	00323152 	eorseq	r3, r2, r2, asr r1
 800a760:	0000524c 	andeq	r5, r0, ip, asr #4
 800a764:	00004152 	andeq	r4, r0, r2, asr r1
 800a768:	52535078 	subspl	r5, r3, #120	; 0x78
 800a76c:	00000000 	andeq	r0, r0, r0
 800a770:	00000043 	andeq	r0, r0, r3, asr #32
 800a774:	00464e49 	subeq	r4, r6, r9, asr #28
 800a778:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800a77c:	004e414e 	subeq	r4, lr, lr, asr #2
 800a780:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800a784:	33323130 	teqcc	r2, #48, 2
 800a788:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a78c:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800a790:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800a794:	00000000 	andeq	r0, r0, r0
 800a798:	33323130 	teqcc	r2, #48, 2
 800a79c:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800a7a0:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800a7a4:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800a7a8:	00000000 	andeq	r0, r0, r0
 800a7ac:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800a7b0:	0000296c 	andeq	r2, r0, ip, ror #18
 800a7b4:	00000030 	andeq	r0, r0, r0, lsr r0
 800a7b8:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800a7bc:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800a7c0:	00000000 	andeq	r0, r0, r0
 800a7c4:	004e614e 	subeq	r6, lr, lr, asr #2
 800a7c8:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800a7cc:	00000058 	andeq	r0, r0, r8, asr r0
 800a7d0:	0000002e 	andeq	r0, r0, lr, lsr #32
 800a7d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

20000000 <__RW_BASE__>:
20000000:	20000004 	andcs	r0, r0, r4

20000004 <impure_data>:
	...
20000024:	0800a770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, sp, pc}
	...

200000f4 <lc_ctype_charset>:
200000f4:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
200000f8:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000114 <__mb_cur_max>:
20000114:	00000001 	andeq	r0, r0, r1

20000118 <lc_message_charset>:
20000118:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
2000011c:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000138 <lconv>:
20000138:	0800a7d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, sp, pc}
2000013c:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
20000140:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
20000144:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
20000148:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
2000014c:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
20000150:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
20000154:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
20000158:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
2000015c:	0800a568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, pc}
20000160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000170 <__malloc_av_>:
	...
20000178:	20000170 	andcs	r0, r0, r0, ror r1
2000017c:	20000170 	andcs	r0, r0, r0, ror r1
20000180:	20000178 	andcs	r0, r0, r8, ror r1
20000184:	20000178 	andcs	r0, r0, r8, ror r1
20000188:	20000180 	andcs	r0, r0, r0, lsl #3
2000018c:	20000180 	andcs	r0, r0, r0, lsl #3
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10

20000578 <__malloc_sbrk_base>:
20000578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

2000057c <__malloc_trim_threshold>:
2000057c:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000580 <__ZI_BASE__>:
20000580:	00000000 	andeq	r0, r0, r0

20000584 <SysTick_Flag>:
20000584:	00000000 	andeq	r0, r0, r0

20000588 <Key_Value>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <TIM4_Expired>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <Uart1_Rx_Data>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <Uart1_Rx_In>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <_PathLocale>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <__mlocale_changed>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <__nlocale_changed>:
200005a0:	00000000 	andeq	r0, r0, r0

200005a4 <__malloc_top_pad>:
200005a4:	00000000 	andeq	r0, r0, r0

200005a8 <__malloc_current_mallinfo>:
	...

200005d0 <__malloc_max_sbrked_mem>:
200005d0:	00000000 	andeq	r0, r0, r0

200005d4 <__malloc_max_total_mem>:
200005d4:	00000000 	andeq	r0, r0, r0

200005d8 <__ZI_LIMIT__>:
200005d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000001c7 	andeq	r0, r0, r7, asr #3
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000b2 	strheq	r0, [r0], -r2
      10:	00003201 	andeq	r3, r0, r1, lsl #4
      14:	00016600 	andeq	r6, r1, r0, lsl #12
      18:	0031ec00 	eorseq	lr, r1, r0, lsl #24
      1c:	00005808 	andeq	r5, r0, r8, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	0000006d 	andeq	r0, r0, sp, rrx
      2c:	6b080102 	blvs	20043c <__RW_SIZE__+0x1ffebc>
      30:	02000000 	andeq	r0, r0, #0
      34:	015c0502 	cmpeq	ip, r2, lsl #10
      38:	02020000 	andeq	r0, r2, #0
      3c:	00004307 	andeq	r4, r0, r7, lsl #6
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	00000005 	andeq	r0, r0, r5
      48:	0001a703 	andeq	sl, r1, r3, lsl #14
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	00a00704 	adceq	r0, r0, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00000005 	andeq	r0, r0, r5
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	0000009b 	muleq	r0, fp, r0
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	00a50704 	adceq	r0, r5, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	00014807 	andeq	r4, r1, r7, lsl #16
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	24060000 	strcs	r0, [r6], #-0
      84:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	00524341 	subseq	r4, r2, r1, asr #6
      90:	7d038702 	stcvc	7, cr8, [r3, #-8]
      94:	00000000 	andeq	r0, r0, r0
      98:	00006608 	andeq	r6, r0, r8, lsl #12
      9c:	03880200 	orreq	r0, r8, #0, 4
      a0:	0000007d 	andeq	r0, r0, sp, ror r0
      a4:	00630804 	rsbeq	r0, r3, r4, lsl #16
      a8:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
      ac:	00007d03 	andeq	r7, r0, r3, lsl #26
      b0:	53070800 	movwpl	r0, #30720	; 0x7800
      b4:	8a020052 	bhi	80204 <__RW_SIZE__+0x7fc84>
      b8:	00007d03 	andeq	r7, r0, r3, lsl #26
      bc:	43070c00 	movwmi	r0, #31744	; 0x7c00
      c0:	8b020052 	blhi	80210 <__RW_SIZE__+0x7fc90>
      c4:	00007d03 	andeq	r7, r0, r3, lsl #26
      c8:	41071000 	mrsmi	r1, (UNDEF: 7)
      cc:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
      d0:	00007d03 	andeq	r7, r0, r3, lsl #26
      d4:	79081400 	stmdbvc	r8, {sl, ip}
      d8:	02000000 	andeq	r0, r0, #0
      dc:	007d038d 	rsbseq	r0, sp, sp, lsl #7
      e0:	07180000 	ldreq	r0, [r8, -r0]
      e4:	0052424f 	subseq	r4, r2, pc, asr #4
      e8:	7d038e02 	stcvc	14, cr8, [r3, #-8]
      ec:	1c000000 	stcne	0, cr0, [r0], {-0}
      f0:	00002d08 	andeq	r2, r0, r8, lsl #26
      f4:	038f0200 	orreq	r0, pc, #0, 4
      f8:	0000007d 	andeq	r0, r0, sp, ror r0
      fc:	18090020 	stmdane	r9, {r5}
     100:	02000000 	andeq	r0, r0, #0
     104:	00820398 	umulleq	r0, r2, r8, r3
     108:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     10c:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     110:	07000001 	streq	r0, [r0, -r1]
     114:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     118:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     120:	00000013 	andeq	r0, r0, r3, lsl r0
     124:	7d043702 	stcvc	7, cr3, [r4, #-8]
     128:	04000000 	streq	r0, [r0], #-0
     12c:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     130:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     134:	0000007d 	andeq	r0, r0, sp, ror r0
     138:	00920808 	addseq	r0, r2, r8, lsl #16
     13c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     140:	00007d04 	andeq	r7, r0, r4, lsl #26
     144:	3a080c00 	bcc	20314c <__RW_SIZE__+0x202bcc>
     148:	02000000 	andeq	r0, r0, #0
     14c:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     150:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     154:	00000026 	andeq	r0, r0, r6, lsr #32
     158:	7d043b02 	vstrvc	d3, [r4, #-8]
     15c:	14000000 	strne	r0, [r0], #-0
     160:	00008208 	andeq	r8, r0, r8, lsl #4
     164:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     168:	0000007d 	andeq	r0, r0, sp, ror r0
     16c:	008a0818 	addeq	r0, sl, r8, lsl r8
     170:	3d020000 	stccc	0, cr0, [r2, #-0]
     174:	00007d04 	andeq	r7, r0, r4, lsl #26
     178:	0e081c00 	cdpeq	12, 0, cr1, cr8, cr0, {0}
     17c:	02000000 	andeq	r0, r0, #0
     180:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     184:	07200000 	streq	r0, [r0, -r0]!
     188:	00525343 	subseq	r5, r2, r3, asr #6
     18c:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     190:	24000000 	strcs	r0, [r0], #-0
     194:	019b0900 	orrseq	r0, fp, r0, lsl #18
     198:	4a020000 	bmi	801a0 <__RW_SIZE__+0x7fc20>
     19c:	00010a04 	andeq	r0, r1, r4, lsl #20
     1a0:	08010200 	stmdaeq	r1, {r9}
     1a4:	00000074 	andeq	r0, r0, r4, ror r0
     1a8:	0001510a 	andeq	r5, r1, sl, lsl #2
     1ac:	ec030100 	stfs	f0, [r3], {-0}
     1b0:	58080031 	stmdapl	r8, {r0, r4, r5}
     1b4:	01000000 	mrseq	r0, (UNDEF: 0)
     1b8:	00560b9c 			; <UNDEFINED> instruction: 0x00560b9c
     1bc:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     1c0:	0001c506 	andeq	ip, r1, r6, lsl #10
     1c4:	00680500 	rsbeq	r0, r8, r0, lsl #10
     1c8:	05000000 	streq	r0, [r0, #-0]
     1cc:	04000005 	streq	r0, [r0], #-5
     1d0:	00009f00 	andeq	r9, r0, r0, lsl #30
     1d4:	b2010400 	andlt	r0, r1, #0, 8
     1d8:	01000000 	mrseq	r0, (UNDEF: 0)
     1dc:	000001fc 	strdeq	r0, [r0], -ip
     1e0:	00000166 	andeq	r0, r0, r6, ror #2
	...
     1ec:	000000a7 	andeq	r0, r0, r7, lsr #1
     1f0:	6d060102 	stfvss	f0, [r6, #-8]
     1f4:	03000000 	movweq	r0, #0
     1f8:	0000026b 	andeq	r0, r0, fp, ror #4
     1fc:	00372a02 	eorseq	r2, r7, r2, lsl #20
     200:	01020000 	mrseq	r0, (UNDEF: 2)
     204:	00006b08 	andeq	r6, r0, r8, lsl #22
     208:	02c90300 	sbceq	r0, r9, #0, 6
     20c:	35020000 	strcc	r0, [r2, #-0]
     210:	00000049 	andeq	r0, r0, r9, asr #32
     214:	5c050202 	sfmpl	f0, 4, [r5], {2}
     218:	03000001 	movweq	r0, #1
     21c:	000002c8 	andeq	r0, r0, r8, asr #5
     220:	005b3602 	subseq	r3, fp, r2, lsl #12
     224:	02020000 	andeq	r0, r2, #0
     228:	00004307 	andeq	r4, r0, r7, lsl #6
     22c:	01a80300 			; <UNDEFINED> instruction: 0x01a80300
     230:	4f020000 	svcmi	0x00020000
     234:	0000006d 	andeq	r0, r0, sp, rrx
     238:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
     23c:	03000000 	movweq	r0, #0
     240:	000001a7 	andeq	r0, r0, r7, lsr #3
     244:	007f5002 	rsbseq	r5, pc, r2
     248:	04020000 	streq	r0, [r2], #-0
     24c:	0000a007 	andeq	sl, r0, r7
     250:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     254:	00000000 	andeq	r0, r0, r0
     258:	9b070802 	blls	1c2268 <__RW_SIZE__+0x1c1ce8>
     25c:	04000000 	streq	r0, [r0], #-0
     260:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     264:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     268:	0000a507 	andeq	sl, r0, r7, lsl #10
     26c:	021b0500 	andseq	r0, fp, #0, 10
     270:	bf010000 	svclt	0x00010000
     274:	00007401 	andeq	r7, r0, r1, lsl #8
     278:	00324400 	eorseq	r4, r2, r0, lsl #8
     27c:	00000808 	andeq	r0, r0, r8, lsl #16
     280:	cd9c0100 	ldfgts	f0, [ip]
     284:	06000000 	streq	r0, [r0], -r0
     288:	00000273 	andeq	r0, r0, r3, ror r2
     28c:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     298:	00022507 	andeq	r2, r2, r7, lsl #10
     29c:	01d20100 	bicseq	r0, r2, r0, lsl #2
     2a0:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
     2a4:	00000006 	andeq	r0, r0, r6
     2a8:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     2ac:	e3080000 	movw	r0, #32768	; 0x8000
     2b0:	01000001 	tsteq	r0, r1
     2b4:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     2b8:	50010000 	andpl	r0, r1, r0
     2bc:	02070500 	andeq	r0, r7, #0, 10
     2c0:	e1010000 	mrs	r0, (UNDEF: 1)
     2c4:	00007401 	andeq	r7, r0, r1, lsl #8
     2c8:	00325400 	eorseq	r5, r2, r0, lsl #8
     2cc:	00000808 	andeq	r0, r0, r8, lsl #16
     2d0:	1d9c0100 	ldfnes	f0, [ip]
     2d4:	06000001 	streq	r0, [r0], -r1
     2d8:	00000273 	andeq	r0, r0, r3, ror r2
     2dc:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     2e0:	1f000000 	svcne	0x00000000
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	00021107 	andeq	r1, r2, r7, lsl #2
     2ec:	01f40100 	mvnseq	r0, r0, lsl #2
     2f0:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     2f4:	00000006 	andeq	r0, r0, r6
     2f8:	01429c01 	cmpeq	r2, r1, lsl #24
     2fc:	82080000 	andhi	r0, r8, #0
     300:	01000002 	tsteq	r0, r2
     304:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     308:	50010000 	andpl	r0, r1, r0
     30c:	02ba0500 	adcseq	r0, sl, #0, 10
     310:	01010000 	mrseq	r0, (UNDEF: 1)
     314:	00007402 	andeq	r7, r0, r2, lsl #8
     318:	00326400 	eorseq	r6, r2, r0, lsl #8
     31c:	00000608 	andeq	r0, r0, r8, lsl #12
     320:	6d9c0100 	ldfvss	f0, [ip]
     324:	06000001 	streq	r0, [r0], -r1
     328:	00000273 	andeq	r0, r0, r3, ror r2
     32c:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     330:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     334:	00000000 	andeq	r0, r0, r0
     338:	00025d07 	andeq	r5, r2, r7, lsl #26
     33c:	02100100 	andseq	r0, r0, #0, 2
     340:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
     344:	00000006 	andeq	r0, r0, r6
     348:	01929c01 	orrseq	r9, r2, r1, lsl #24
     34c:	cc080000 	stcgt	0, cr0, [r8], {-0}
     350:	01000001 	tsteq	r0, r1
     354:	00740210 	rsbseq	r0, r4, r0, lsl r2
     358:	50010000 	andpl	r0, r1, r0
     35c:	02370500 	eorseq	r0, r7, #0, 10
     360:	1c010000 	stcne	0, cr0, [r1], {-0}
     364:	00007402 	andeq	r7, r0, r2, lsl #8
     368:	00327400 	eorseq	r7, r2, r0, lsl #8
     36c:	00000608 	andeq	r0, r0, r8, lsl #12
     370:	bd9c0100 	ldflts	f0, [ip]
     374:	06000001 	streq	r0, [r0], -r1
     378:	00000273 	andeq	r0, r0, r3, ror r2
     37c:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     380:	5d000000 	stcpl	0, cr0, [r0, #-0]
     384:	00000000 	andeq	r0, r0, r0
     388:	00029107 	andeq	r9, r2, r7, lsl #2
     38c:	022b0100 	eoreq	r0, fp, #0, 2
     390:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
     394:	00000006 	andeq	r0, r0, r6
     398:	01e29c01 	mvneq	r9, r1, lsl #24
     39c:	db080000 	blle	2003a4 <__RW_SIZE__+0x1ffe24>
     3a0:	01000001 	tsteq	r0, r1
     3a4:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     3a8:	50010000 	andpl	r0, r1, r0
     3ac:	02ec0500 	rsceq	r0, ip, #0, 10
     3b0:	37010000 	strcc	r0, [r1, -r0]
     3b4:	00007402 	andeq	r7, r0, r2, lsl #8
     3b8:	00328400 	eorseq	r8, r2, r0, lsl #8
     3bc:	00000608 	andeq	r0, r0, r8, lsl #12
     3c0:	0d9c0100 	ldfeqs	f0, [ip]
     3c4:	06000002 	streq	r0, [r0], -r2
     3c8:	00000273 	andeq	r0, r0, r3, ror r2
     3cc:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     3d0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	00024507 	andeq	r4, r2, r7, lsl #10
     3dc:	02460100 	subeq	r0, r6, #0, 2
     3e0:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	02329c01 	eorseq	r9, r2, #256	; 0x100
     3ec:	f2080000 	vhadd.s8	d0, d8, d0
     3f0:	01000001 	tsteq	r0, r1
     3f4:	00740246 	rsbseq	r0, r4, r6, asr #4
     3f8:	50010000 	andpl	r0, r1, r0
     3fc:	02a50500 	adceq	r0, r5, #0, 10
     400:	52010000 	andpl	r0, r1, #0
     404:	00007402 	andeq	r7, r0, r2, lsl #8
     408:	00329400 	eorseq	r9, r2, r0, lsl #8
     40c:	00000608 	andeq	r0, r0, r8, lsl #12
     410:	5d9c0100 	ldfpls	f0, [ip]
     414:	06000002 	streq	r0, [r0], -r2
     418:	00000273 	andeq	r0, r0, r3, ror r2
     41c:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     420:	9b000000 	blls	428 <MSP_SIZE+0x28>
     424:	00000000 	andeq	r0, r0, r0
     428:	0001be07 	andeq	fp, r1, r7, lsl #28
     42c:	02610100 	rsbeq	r0, r1, #0, 2
     430:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
     434:	00000006 	andeq	r0, r0, r6
     438:	02829c01 	addeq	r9, r2, #256	; 0x100
     43c:	55080000 	strpl	r0, [r8, #-0]
     440:	01000002 	tsteq	r0, r2
     444:	00740261 	rsbseq	r0, r4, r1, ror #4
     448:	50010000 	andpl	r0, r1, r0
     44c:	029f0500 	addseq	r0, pc, #0, 10
     450:	6f010000 	svcvs	0x00010000
     454:	00007402 	andeq	r7, r0, r2, lsl #8
     458:	0032a400 	eorseq	sl, r2, r0, lsl #8
     45c:	00000408 	andeq	r0, r0, r8, lsl #8
     460:	bd9c0100 	ldflts	f0, [ip]
     464:	09000002 	stmdbeq	r0, {r1}
     468:	000001cc 	andeq	r0, r0, ip, asr #3
     46c:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     470:	ba000000 	blt	478 <MSP_SIZE+0x78>
     474:	06000000 	streq	r0, [r0], -r0
     478:	00000273 	andeq	r0, r0, r3, ror r2
     47c:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     480:	db000000 	blle	488 <MSP_SIZE+0x88>
     484:	00000000 	andeq	r0, r0, r0
     488:	00022f05 	andeq	r2, r2, r5, lsl #30
     48c:	027f0100 	rsbseq	r0, pc, #0, 2
     490:	00000074 	andeq	r0, r0, r4, ror r0
     494:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     498:	00000004 	andeq	r0, r0, r4
     49c:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     4a0:	cc090000 	stcgt	0, cr0, [r9], {-0}
     4a4:	01000001 	tsteq	r0, r1
     4a8:	0050027f 	subseq	r0, r0, pc, ror r2
     4ac:	00fa0000 	rscseq	r0, sl, r0
     4b0:	73060000 	movwvc	r0, #24576	; 0x6000
     4b4:	01000002 	tsteq	r0, r2
     4b8:	00740281 	rsbseq	r0, r4, r1, lsl #5
     4bc:	011b0000 	tsteq	fp, r0
     4c0:	05000000 	streq	r0, [r0, #-0]
     4c4:	0000027a 	andeq	r0, r0, sl, ror r2
     4c8:	62028f01 	andvs	r8, r2, #1, 30
     4cc:	ac000000 	stcge	0, cr0, [r0], {-0}
     4d0:	04080032 	streq	r0, [r8], #-50	; 0xffffffce
     4d4:	01000000 	mrseq	r0, (UNDEF: 0)
     4d8:	0003339c 	muleq	r3, ip, r3
     4dc:	01cc0900 	biceq	r0, ip, r0, lsl #18
     4e0:	8f010000 	svchi	0x00010000
     4e4:	00003e02 	andeq	r3, r0, r2, lsl #28
     4e8:	00013a00 	andeq	r3, r1, r0, lsl #20
     4ec:	02730600 	rsbseq	r0, r3, #0, 12
     4f0:	91010000 	mrsls	r0, (UNDEF: 1)
     4f4:	00007402 	andeq	r7, r0, r2, lsl #8
     4f8:	00015b00 	andeq	r5, r1, r0, lsl #22
     4fc:	b3050000 	movwlt	r0, #20480	; 0x5000
     500:	01000002 	tsteq	r0, r2
     504:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     508:	32b00000 	adcscc	r0, r0, #0
     50c:	00060800 	andeq	r0, r6, r0, lsl #16
     510:	9c010000 	stcls	0, cr0, [r1], {-0}
     514:	0000036e 	andeq	r0, r0, lr, ror #6
     518:	0001cc09 	andeq	ip, r1, r9, lsl #24
     51c:	029f0100 	addseq	r0, pc, #0, 2
     520:	00000074 	andeq	r0, r0, r4, ror r0
     524:	0000017a 	andeq	r0, r0, sl, ror r1
     528:	00027306 	andeq	r7, r2, r6, lsl #6
     52c:	02a10100 	adceq	r0, r1, #0, 2
     530:	00000074 	andeq	r0, r0, r4, ror r0
     534:	0000019b 	muleq	r0, fp, r1
     538:	02da0500 	sbcseq	r0, sl, #0, 10
     53c:	af010000 	svcge	0x00010000
     540:	00002c02 	andeq	r2, r0, r2, lsl #24
     544:	0032b800 	eorseq	fp, r2, r0, lsl #16
     548:	00000808 	andeq	r0, r0, r8, lsl #16
     54c:	a99c0100 	ldmibge	ip, {r8}
     550:	09000003 	stmdbeq	r0, {r0, r1}
     554:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
     558:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     55c:	ba000003 	blt	570 <MSP_SIZE+0x170>
     560:	06000001 	streq	r0, [r0], -r1
     564:	00000273 	andeq	r0, r0, r3, ror r2
     568:	2c02b101 	stfcsd	f3, [r2], {1}
     56c:	db000000 	blle	574 <MSP_SIZE+0x174>
     570:	00000001 	andeq	r0, r0, r1
     574:	002c040a 	eoreq	r0, ip, sl, lsl #8
     578:	fc050000 	stc2	0, cr0, [r5], {-0}
     57c:	01000002 	tsteq	r0, r2
     580:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     584:	32c00000 	sbccc	r0, r0, #0
     588:	00080800 	andeq	r0, r8, r0, lsl #16
     58c:	9c010000 	stcls	0, cr0, [r1], {-0}
     590:	000003ea 	andeq	r0, r0, sl, ror #7
     594:	0001b909 	andeq	fp, r1, r9, lsl #18
     598:	02bf0100 	adcseq	r0, pc, #0, 2
     59c:	000003ea 	andeq	r0, r0, sl, ror #7
     5a0:	000001fa 	strdeq	r0, [r0], -sl
     5a4:	00027306 	andeq	r7, r2, r6, lsl #6
     5a8:	02c10100 	sbceq	r0, r1, #0, 2
     5ac:	00000050 	andeq	r0, r0, r0, asr r0
     5b0:	0000021b 	andeq	r0, r0, fp, lsl r2
     5b4:	50040a00 	andpl	r0, r4, r0, lsl #20
     5b8:	05000000 	streq	r0, [r0, #-0]
     5bc:	000001d2 	ldrdeq	r0, [r0], -r2
     5c0:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     5c4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
     5c8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     5cc:	01000000 	mrseq	r0, (UNDEF: 0)
     5d0:	00042b9c 	muleq	r4, ip, fp
     5d4:	01b90900 			; <UNDEFINED> instruction: 0x01b90900
     5d8:	cf010000 	svcgt	0x00010000
     5dc:	00042b02 	andeq	r2, r4, r2, lsl #22
     5e0:	00023a00 	andeq	r3, r2, r0, lsl #20
     5e4:	02730600 	rsbseq	r0, r3, #0, 12
     5e8:	d1010000 	mrsle	r0, (UNDEF: 1)
     5ec:	00007402 	andeq	r7, r0, r2, lsl #8
     5f0:	00025b00 	andeq	r5, r2, r0, lsl #22
     5f4:	040a0000 	streq	r0, [sl], #-0
     5f8:	00000074 	andeq	r0, r0, r4, ror r0
     5fc:	0002e305 	andeq	lr, r2, r5, lsl #6
     600:	02e00100 	rsceq	r0, r0, #0, 2
     604:	00000074 	andeq	r0, r0, r4, ror r0
     608:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     60c:	00000008 	andeq	r0, r0, r8
     610:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     614:	cc090000 	stcgt	0, cr0, [r9], {-0}
     618:	01000001 	tsteq	r0, r1
     61c:	002c02e0 	eoreq	r0, ip, r0, ror #5
     620:	027a0000 	rsbseq	r0, sl, #0
     624:	b9080000 	stmdblt	r8, {}	; <UNPREDICTABLE>
     628:	01000001 	tsteq	r0, r1
     62c:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     630:	51010000 	mrspl	r0, (UNDEF: 1)
     634:	00027306 	andeq	r7, r2, r6, lsl #6
     638:	02e20100 	rsceq	r0, r2, #0, 2
     63c:	00000074 	andeq	r0, r0, r4, ror r0
     640:	0000029b 	muleq	r0, fp, r2
     644:	01b00500 	lslseq	r0, r0, #10
     648:	f1010000 	setend	le
     64c:	00007402 	andeq	r7, r0, r2, lsl #8
     650:	0032d800 	eorseq	sp, r2, r0, lsl #16
     654:	00000808 	andeq	r0, r0, r8, lsl #16
     658:	c39c0100 	orrsgt	r0, ip, #0, 2
     65c:	09000004 	stmdbeq	r0, {r2}
     660:	000001cc 	andeq	r0, r0, ip, asr #3
     664:	5002f101 	andpl	pc, r2, r1, lsl #2
     668:	ba000000 	blt	670 <__RW_SIZE__+0xf0>
     66c:	08000002 	stmdaeq	r0, {r1}
     670:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
     674:	ea02f101 	b	bca80 <__RW_SIZE__+0xbc500>
     678:	01000003 	tsteq	r0, r3
     67c:	02730651 	rsbseq	r0, r3, #84934656	; 0x5100000
     680:	f3010000 	vhadd.u8	d0, d1, d0
     684:	00007402 	andeq	r7, r0, r2, lsl #8
     688:	0002db00 	andeq	sp, r2, r0, lsl #22
     68c:	d10b0000 	mrsle	r0, (UNDEF: 11)
     690:	01000002 	tsteq	r0, r2
     694:	00740302 	rsbseq	r0, r4, r2, lsl #6
     698:	32e00000 	rsccc	r0, r0, #0
     69c:	00060800 	andeq	r0, r6, r0, lsl #16
     6a0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6a4:	0001cc09 	andeq	ip, r1, r9, lsl #24
     6a8:	03020100 	movweq	r0, #8448	; 0x2100
     6ac:	00000074 	andeq	r0, r0, r4, ror r0
     6b0:	000002fa 	strdeq	r0, [r0], -sl
     6b4:	0001b908 	andeq	fp, r1, r8, lsl #18
     6b8:	03020100 	movweq	r0, #8448	; 0x2100
     6bc:	0000042b 	andeq	r0, r0, fp, lsr #8
     6c0:	73065101 	movwvc	r5, #24833	; 0x6101
     6c4:	01000002 	tsteq	r0, r2
     6c8:	00740304 	rsbseq	r0, r4, r4, lsl #6
     6cc:	031b0000 	tsteq	fp, #0
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	00000438 	andeq	r0, r0, r8, lsr r4
     6d8:	015c0004 	cmpeq	ip, r4
     6dc:	01040000 	mrseq	r0, (UNDEF: 4)
     6e0:	000000b2 	strheq	r0, [r0], -r2
     6e4:	00042501 	andeq	r2, r4, r1, lsl #10
     6e8:	00016600 	andeq	r6, r1, r0, lsl #12
     6ec:	0032e800 	eorseq	lr, r2, r0, lsl #16
     6f0:	00029a08 	andeq	r9, r2, r8, lsl #20
     6f4:	00018d00 	andeq	r8, r1, r0, lsl #26
     6f8:	07040200 	streq	r0, [r4, -r0, lsl #4]
     6fc:	000000a5 	andeq	r0, r0, r5, lsr #1
     700:	6d060102 	stfvss	f0, [r6, #-8]
     704:	02000000 	andeq	r0, r0, #0
     708:	006b0801 	rsbeq	r0, fp, r1, lsl #16
     70c:	02020000 	andeq	r0, r2, #0
     710:	00015c05 	andeq	r5, r1, r5, lsl #24
     714:	02c80300 	sbceq	r0, r8, #0, 6
     718:	36020000 	strcc	r0, [r2], -r0
     71c:	0000004c 	andeq	r0, r0, ip, asr #32
     720:	43070202 	movwmi	r0, #29186	; 0x7202
     724:	02000000 	andeq	r0, r0, #0
     728:	00050504 	andeq	r0, r5, r4, lsl #10
     72c:	a7030000 	strge	r0, [r3, -r0]
     730:	02000001 	andeq	r0, r0, #1
     734:	00006550 	andeq	r6, r0, r0, asr r5
     738:	07040200 	streq	r0, [r4, -r0, lsl #4]
     73c:	000000a0 	andeq	r0, r0, r0, lsr #1
     740:	00050802 	andeq	r0, r5, r2, lsl #16
     744:	02000000 	andeq	r0, r0, #0
     748:	009b0708 	addseq	r0, fp, r8, lsl #14
     74c:	04040000 	streq	r0, [r4], #-0
     750:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     754:	07040200 	streq	r0, [r4, -r0, lsl #4]
     758:	00000148 	andeq	r0, r0, r8, asr #2
     75c:	00005a05 	andeq	r5, r0, r5, lsl #20
     760:	005a0600 	subseq	r0, sl, r0, lsl #12
     764:	009d0000 	addseq	r0, sp, r0
     768:	81070000 	mrshi	r0, (UNDEF: 7)
     76c:	03000000 	movweq	r0, #0
     770:	00410500 	subeq	r0, r1, r0, lsl #10
     774:	1c080000 	stcne	0, cr0, [r8], {-0}
     778:	0703e903 	streq	lr, [r3, -r3, lsl #18]
     77c:	09000001 	stmdbeq	r0, {r0}
     780:	004c5243 	subeq	r5, ip, r3, asr #4
     784:	8803eb03 	stmdahi	r3, {r0, r1, r8, r9, fp, sp, lr, pc}
     788:	00000000 	andeq	r0, r0, r0
     78c:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
     790:	03ec0300 	mvneq	r0, #0, 6
     794:	00000088 	andeq	r0, r0, r8, lsl #1
     798:	44490904 	strbmi	r0, [r9], #-2308	; 0xfffff6fc
     79c:	ed030052 	stc	0, cr0, [r3, #-328]	; 0xfffffeb8
     7a0:	00008803 	andeq	r8, r0, r3, lsl #16
     7a4:	4f090800 	svcmi	0x00090800
     7a8:	03005244 	movweq	r5, #580	; 0x244
     7ac:	008803ee 	addeq	r0, r8, lr, ror #7
     7b0:	0a0c0000 	beq	3007b8 <__RW_SIZE__+0x300238>
     7b4:	00000359 	andeq	r0, r0, r9, asr r3
     7b8:	8803ef03 	stmdahi	r3, {r0, r1, r8, r9, sl, fp, sp, lr, pc}
     7bc:	10000000 	andne	r0, r0, r0
     7c0:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
     7c4:	03f00300 	mvnseq	r0, #0, 6
     7c8:	00000088 	andeq	r0, r0, r8, lsl #1
     7cc:	04130a14 	ldreq	r0, [r3], #-2580	; 0xfffff5ec
     7d0:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
     7d4:	00008803 	andeq	r8, r0, r3, lsl #16
     7d8:	0b001800 	bleq	67e0 <__RW_SIZE__+0x6260>
     7dc:	00000418 	andeq	r0, r0, r8, lsl r4
     7e0:	a203f203 	andge	pc, r3, #805306368	; 0x30000000
     7e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     7e8:	03f80320 	mvnseq	r0, #32, 6	; 0x80000000
     7ec:	0000015e 	andeq	r0, r0, lr, asr r1
     7f0:	0003f50a 	andeq	pc, r3, sl, lsl #10
     7f4:	03fa0300 	mvnseq	r0, #0, 6
     7f8:	00000088 	andeq	r0, r0, r8, lsl #1
     7fc:	03f00a00 	mvnseq	r0, #0, 20
     800:	fb030000 	blx	c080a <__RW_SIZE__+0xc028a>
     804:	00008803 	andeq	r8, r0, r3, lsl #16
     808:	430a0400 	movwmi	r0, #41984	; 0xa400
     80c:	03000003 	movweq	r0, #3
     810:	015e03fc 	ldrsheq	r0, [lr, #-60]	; 0xffffffc4
     814:	0a080000 	beq	20081c <__RW_SIZE__+0x20029c>
     818:	0000037f 	andeq	r0, r0, pc, ror r3
     81c:	5a03fd03 	bpl	ffc30 <__RW_SIZE__+0xff6b0>
     820:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     824:	0003790a 	andeq	r7, r3, sl, lsl #18
     828:	03fe0300 	mvnseq	r0, #0, 6
     82c:	00000088 	andeq	r0, r0, r8, lsl #1
     830:	8d05001c 	stchi	0, cr0, [r5, #-112]	; 0xffffff90
     834:	0b000000 	bleq	83c <__RW_SIZE__+0x2bc>
     838:	000003cb 	andeq	r0, r0, fp, asr #7
     83c:	1303ff03 	movwne	pc, #16131	; 0x3f03	; <UNPREDICTABLE>
     840:	08000001 	stmdaeq	r0, {r0}
     844:	04040324 	streq	r0, [r4], #-804	; 0xfffffcdc
     848:	00000262 	andeq	r0, r0, r2, ror #4
     84c:	31524309 	cmpcc	r2, r9, lsl #6
     850:	04060300 	streq	r0, [r6], #-768	; 0xfffffd00
     854:	0000009d 	muleq	r0, sp, r0
     858:	037f0a00 	cmneq	pc, #0, 20
     85c:	07030000 	streq	r0, [r3, -r0]
     860:	00004104 	andeq	r4, r0, r4, lsl #2
     864:	43090200 	movwmi	r0, #37376	; 0x9200
     868:	03003252 	movweq	r3, #594	; 0x252
     86c:	009d0408 	addseq	r0, sp, r8, lsl #8
     870:	0a040000 	beq	100878 <__RW_SIZE__+0x1002f8>
     874:	00000339 	andeq	r0, r0, r9, lsr r3
     878:	41040903 	tstmi	r4, r3, lsl #18
     87c:	06000000 	streq	r0, [r0], -r0
     880:	00036a0a 	andeq	r6, r3, sl, lsl #20
     884:	040a0300 	streq	r0, [sl], #-768	; 0xfffffd00
     888:	0000009d 	muleq	r0, sp, r0
     88c:	038f0a08 	orreq	r0, pc, #8, 20	; 0x8000
     890:	0b030000 	bleq	c0898 <__RW_SIZE__+0xc0318>
     894:	00004104 	andeq	r4, r0, r4, lsl #2
     898:	6f0a0a00 	svcvs	0x000a0a00
     89c:	03000003 	movweq	r0, #3
     8a0:	009d040c 	addseq	r0, sp, ip, lsl #8
     8a4:	0a0c0000 	beq	3008ac <__RW_SIZE__+0x30032c>
     8a8:	00000399 	muleq	r0, r9, r3
     8ac:	41040d03 	tstmi	r4, r3, lsl #26
     8b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     8b4:	00524409 	subseq	r4, r2, r9, lsl #8
     8b8:	9d040e03 	stcls	14, cr0, [r4, #-12]
     8bc:	10000000 	andne	r0, r0, r0
     8c0:	0003a30a 	andeq	sl, r3, sl, lsl #6
     8c4:	040f0300 	streq	r0, [pc], #-768	; 8cc <__RW_SIZE__+0x34c>
     8c8:	00000041 	andeq	r0, r0, r1, asr #32
     8cc:	52530912 	subspl	r0, r3, #294912	; 0x48000
     8d0:	10030031 	andne	r0, r3, r1, lsr r0
     8d4:	00009d04 	andeq	r9, r0, r4, lsl #26
     8d8:	ad0a1400 	cfstrsge	mvf1, [sl, #-0]
     8dc:	03000003 	movweq	r0, #3
     8e0:	00410411 	subeq	r0, r1, r1, lsl r4
     8e4:	09160000 	ldmdbeq	r6, {}	; <UNPREDICTABLE>
     8e8:	00325253 	eorseq	r5, r2, r3, asr r2
     8ec:	9d041203 	sfmls	f1, 4, [r4, #-12]
     8f0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     8f4:	0003b70a 	andeq	fp, r3, sl, lsl #14
     8f8:	04130300 	ldreq	r0, [r3], #-768	; 0xfffffd00
     8fc:	00000041 	andeq	r0, r0, r1, asr #32
     900:	4343091a 	movtmi	r0, #14618	; 0x391a
     904:	14030052 	strne	r0, [r3], #-82	; 0xffffffae
     908:	00009d04 	andeq	r9, r0, r4, lsl #26
     90c:	c10a1c00 	tstgt	sl, r0, lsl #24
     910:	03000003 	movweq	r0, #3
     914:	00410415 	subeq	r0, r1, r5, lsl r4
     918:	0a1e0000 	beq	780920 <__RW_SIZE__+0x7803a0>
     91c:	00000389 	andeq	r0, r0, r9, lsl #7
     920:	9d041603 	stcls	6, cr1, [r4, #-12]
     924:	20000000 	andcs	r0, r0, r0
     928:	00034a0a 	andeq	r4, r3, sl, lsl #20
     92c:	04170300 	ldreq	r0, [r7], #-768	; 0xfffffd00
     930:	00000041 	andeq	r0, r0, r1, asr #32
     934:	5e0b0022 	cdppl	0, 0, cr0, cr11, cr2, {1}
     938:	03000003 	movweq	r0, #3
     93c:	016f0418 	cmneq	pc, r8, lsl r4	; <UNPREDICTABLE>
     940:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     944:	f9043403 			; <UNDEFINED> instruction: 0xf9043403
     948:	09000002 	stmdbeq	r0, {r1}
     94c:	03005243 	movweq	r5, #579	; 0x243
     950:	00880436 	addeq	r0, r8, r6, lsr r4
     954:	0a000000 	beq	95c <__RW_SIZE__+0x3dc>
     958:	00000013 	andeq	r0, r0, r3, lsl r0
     95c:	88043703 	stmdahi	r4, {r0, r1, r8, r9, sl, ip, sp}
     960:	04000000 	streq	r0, [r0], #-0
     964:	52494309 	subpl	r4, r9, #603979776	; 0x24000000
     968:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
     96c:	00000088 	andeq	r0, r0, r8, lsl #1
     970:	00920a08 	addseq	r0, r2, r8, lsl #20
     974:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
     978:	00008804 	andeq	r8, r0, r4, lsl #16
     97c:	3a0a0c00 	bcc	283984 <__RW_SIZE__+0x283404>
     980:	03000000 	movweq	r0, #0
     984:	0088043a 	addeq	r0, r8, sl, lsr r4
     988:	0a100000 	beq	400990 <__RW_SIZE__+0x400410>
     98c:	00000026 	andeq	r0, r0, r6, lsr #32
     990:	88043b03 	stmdahi	r4, {r0, r1, r8, r9, fp, ip, sp}
     994:	14000000 	strne	r0, [r0], #-0
     998:	0000820a 	andeq	r8, r0, sl, lsl #4
     99c:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
     9a0:	00000088 	andeq	r0, r0, r8, lsl #1
     9a4:	008a0a18 	addeq	r0, sl, r8, lsl sl
     9a8:	3d030000 	stccc	0, cr0, [r3, #-0]
     9ac:	00008804 	andeq	r8, r0, r4, lsl #16
     9b0:	0e0a1c00 	cdpeq	12, 0, cr1, cr10, cr0, {0}
     9b4:	03000000 	movweq	r0, #0
     9b8:	0088043e 	addeq	r0, r8, lr, lsr r4
     9bc:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
     9c0:	00525343 	subseq	r5, r2, r3, asr #6
     9c4:	88043f03 	stmdahi	r4, {r0, r1, r8, r9, sl, fp, ip, sp}
     9c8:	24000000 	strcs	r0, [r0], #-0
     9cc:	019b0b00 	orrseq	r0, fp, r0, lsl #22
     9d0:	4a030000 	bmi	c09d8 <__RW_SIZE__+0xc0458>
     9d4:	00026e04 	andeq	r6, r2, r4, lsl #28
     9d8:	08010200 	stmdaeq	r1, {r9}
     9dc:	00000074 	andeq	r0, r0, r4, ror r0
     9e0:	0003050c 	andeq	r0, r3, ip, lsl #10
     9e4:	e8090100 	stmda	r9, {r8}
     9e8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     9ec:	01000001 	tsteq	r0, r1
     9f0:	0003599c 	muleq	r3, ip, r9
     9f4:	03540d00 	cmpeq	r4, #0, 26
     9f8:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
     9fc:	00000025 	andeq	r0, r0, r5, lsr #32
     a00:	0000033a 	andeq	r0, r0, sl, lsr r3
     a04:	0100720e 	tsteq	r0, lr, lsl #4
     a08:	0000250b 	andeq	r2, r0, fp, lsl #10
     a0c:	000c1200 	andeq	r1, ip, r0, lsl #4
     a10:	f7022551 			; <UNDEFINED> instruction: 0xf7022551
     a14:	5001f325 	andpl	pc, r1, r5, lsr #6
     a18:	25f72431 	ldrbcs	r2, [r7, #1073]!	; 0x431
     a1c:	9f00f71b 	svcls	0x0000f71b
     a20:	0100690e 	tsteq	r0, lr, lsl #18
     a24:	0003590c 	andeq	r5, r3, ip, lsl #18
     a28:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     a2c:	007a0500 	rsbseq	r0, sl, r0, lsl #10
     a30:	d80f0000 	stmdale	pc, {}	; <UNPREDICTABLE>
     a34:	01000003 	tsteq	r0, r3
     a38:	03810126 	orreq	r0, r1, #-2147483639	; 0x80000009
     a3c:	b9100000 	ldmdblt	r0, {}	; <UNPREDICTABLE>
     a40:	01000001 	tsteq	r0, r1
     a44:	00002526 	andeq	r2, r0, r6, lsr #10
     a48:	03741000 	cmneq	r4, #0
     a4c:	26010000 	strcs	r0, [r1], -r0
     a50:	00000025 	andeq	r0, r0, r5, lsr #32
     a54:	035e1100 	cmpeq	lr, #0, 2
     a58:	33f00000 	mvnscc	r0, #0
     a5c:	008a0800 	addeq	r0, sl, r0, lsl #16
     a60:	9c010000 	stcls	0, cr0, [r1], {-0}
     a64:	000003a7 	andeq	r0, r0, r7, lsr #7
     a68:	00036a12 	andeq	r6, r3, r2, lsl sl
     a6c:	00035b00 	andeq	r5, r3, r0, lsl #22
     a70:	03751200 	cmneq	r5, #0, 4
     a74:	037c0000 	cmneq	ip, #0
     a78:	0c000000 	stceq	0, cr0, [r0], {-0}
     a7c:	00000318 	andeq	r0, r0, r8, lsl r3
     a80:	347c3b01 	ldrbtcc	r3, [ip], #-2817	; 0xfffff4ff
     a84:	00820800 	addeq	r0, r2, r0, lsl #16
     a88:	9c010000 	stcls	0, cr0, [r1], {-0}
     a8c:	000003eb 	andeq	r0, r0, fp, ror #7
     a90:	0003320d 	andeq	r3, r3, sp, lsl #4
     a94:	253b0100 	ldrcs	r0, [fp, #-256]!	; 0xffffff00
     a98:	9d000000 	stcls	0, cr0, [r0, #-0]
     a9c:	13000003 	movwne	r0, #3
     aa0:	0000035e 	andeq	r0, r0, lr, asr r3
     aa4:	0800347c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, ip, sp}
     aa8:	00000080 	andeq	r0, r0, r0, lsl #1
     aac:	75123d01 	ldrvc	r3, [r2, #-3329]	; 0xfffff2ff
     ab0:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
     ab4:	14000003 	strne	r0, [r0], #-3
     ab8:	0000036a 	andeq	r0, r0, sl, ror #6
     abc:	0c00000a 	stceq	0, cr0, [r0], {10}
     ac0:	000003fa 	strdeq	r0, [r0], -sl
     ac4:	35004001 	strcc	r4, [r0, #-1]
     ac8:	00820800 	addeq	r0, r2, r0, lsl #16
     acc:	9c010000 	stcls	0, cr0, [r1], {-0}
     ad0:	0000042f 	andeq	r0, r0, pc, lsr #8
     ad4:	0003740d 	andeq	r7, r3, sp, lsl #8
     ad8:	25400100 	strbcs	r0, [r0, #-256]	; 0xffffff00
     adc:	df000000 	svcle	0x00000000
     ae0:	13000003 	movwne	r0, #3
     ae4:	0000035e 	andeq	r0, r0, lr, asr r3
     ae8:	08003500 	stmdaeq	r0, {r8, sl, ip, sp}
     aec:	00000080 	andeq	r0, r0, r0, lsl #1
     af0:	75124201 	ldrvc	r4, [r2, #-513]	; 0xfffffdff
     af4:	00000003 	andeq	r0, r0, r3
     af8:	14000004 	strne	r0, [r0], #-4
     afc:	0000036a 	andeq	r0, r0, sl, ror #6
     b00:	1500000b 	strne	r0, [r0, #-11]
     b04:	00000056 	andeq	r0, r0, r6, asr r0
     b08:	5906ce04 	stmdbpl	r6, {r2, r9, sl, fp, lr, pc}
     b0c:	00000003 	andeq	r0, r0, r3
     b10:	000006ea 	andeq	r0, r0, sl, ror #13
     b14:	02800004 	addeq	r0, r0, #4
     b18:	01040000 	mrseq	r0, (UNDEF: 4)
     b1c:	000000b2 	strheq	r0, [r0], -r2
     b20:	00044e01 	andeq	r4, r4, r1, lsl #28
     b24:	00016600 	andeq	r6, r1, r0, lsl #12
     b28:	00358400 	eorseq	r8, r5, r0, lsl #8
     b2c:	00015808 	andeq	r5, r1, r8, lsl #16
     b30:	0002c000 	andeq	ip, r2, r0
     b34:	04bf0200 	ldrteq	r0, [pc], #512	; b3c <__RW_SIZE__+0x5bc>
     b38:	03010000 	movweq	r0, #4096	; 0x1000
     b3c:	000164a8 	andeq	r6, r1, r8, lsr #9
     b40:	06ca0300 	strbeq	r0, [sl], r0, lsl #6
     b44:	03720000 	cmneq	r2, #0
     b48:	000004ef 	andeq	r0, r0, pc, ror #9
     b4c:	064f0374 			; <UNDEFINED> instruction: 0x064f0374
     b50:	03750000 	cmneq	r5, #0
     b54:	00000758 	andeq	r0, r0, r8, asr r7
     b58:	07750376 			; <UNDEFINED> instruction: 0x07750376
     b5c:	037b0000 	cmneq	fp, #0
     b60:	00000746 	andeq	r0, r0, r6, asr #14
     b64:	04da037c 	ldrbeq	r0, [sl], #892	; 0x37c
     b68:	037e0000 	cmneq	lr, #0
     b6c:	00000724 	andeq	r0, r0, r4, lsr #14
     b70:	0645037f 			; <UNDEFINED> instruction: 0x0645037f
     b74:	03000000 	movweq	r0, #0
     b78:	00000668 	andeq	r0, r0, r8, ror #12
     b7c:	07d00301 	ldrbeq	r0, [r0, r1, lsl #6]
     b80:	03020000 	movweq	r0, #8192	; 0x2000
     b84:	000006a8 	andeq	r0, r0, r8, lsr #13
     b88:	049f0303 	ldreq	r0, [pc], #771	; b90 <__RW_SIZE__+0x610>
     b8c:	03040000 	movweq	r0, #16384	; 0x4000
     b90:	000004e6 	andeq	r0, r0, r6, ror #9
     b94:	04aa0305 	strteq	r0, [sl], #773	; 0x305
     b98:	03060000 	movweq	r0, #24576	; 0x6000
     b9c:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ba0:	05c90307 	strbeq	r0, [r9, #775]	; 0x307
     ba4:	03080000 	movweq	r0, #32768	; 0x8000
     ba8:	000007a8 	andeq	r0, r0, r8, lsr #15
     bac:	065d0309 	ldrbeq	r0, [sp], -r9, lsl #6
     bb0:	030a0000 	movweq	r0, #40960	; 0xa000
     bb4:	00000623 	andeq	r0, r0, r3, lsr #12
     bb8:	048c030b 	streq	r0, [ip], #779	; 0x30b
     bbc:	030c0000 	movweq	r0, #49152	; 0xc000
     bc0:	00000676 	andeq	r0, r0, r6, ror r6
     bc4:	053a030d 	ldreq	r0, [sl, #-781]!	; 0xfffffcf3
     bc8:	030e0000 	movweq	r0, #57344	; 0xe000
     bcc:	00000795 	muleq	r0, r5, r7
     bd0:	05f1030f 	ldrbeq	r0, [r1, #783]!	; 0x30f
     bd4:	03100000 	tsteq	r0, #0
     bd8:	00000462 	andeq	r0, r0, r2, ror #8
     bdc:	07b80311 			; <UNDEFINED> instruction: 0x07b80311
     be0:	03120000 	tsteq	r2, #0
     be4:	0000058f 	andeq	r0, r0, pc, lsl #11
     be8:	042b0313 	strteq	r0, [fp], #-787	; 0xfffffced
     bec:	03140000 	tsteq	r4, #0
     bf0:	00000581 	andeq	r0, r0, r1, lsl #11
     bf4:	04540315 	ldrbeq	r0, [r4], #-789	; 0xfffffceb
     bf8:	03160000 	tsteq	r6, #0
     bfc:	00000768 	andeq	r0, r0, r8, ror #14
     c00:	05190317 	ldreq	r0, [r9, #-791]	; 0xfffffce9
     c04:	03180000 	tsteq	r8, #0
     c08:	00000696 	muleq	r0, r6, r6
     c0c:	07050319 	smladeq	r5, r9, r3, r0
     c10:	031a0000 	tsteq	sl, #0
     c14:	000006de 	ldrdeq	r0, [r0], -lr
     c18:	0737031b 			; <UNDEFINED> instruction: 0x0737031b
     c1c:	031c0000 	tsteq	ip, #0
     c20:	00000619 	andeq	r0, r0, r9, lsl r6
     c24:	0482031d 	streq	r0, [r2], #797	; 0x31d
     c28:	031e0000 	tsteq	lr, #0
     c2c:	00000689 	andeq	r0, r0, r9, lsl #13
     c30:	0717031f 			; <UNDEFINED> instruction: 0x0717031f
     c34:	03200000 	teqeq	r0, #0
     c38:	000005e4 	andeq	r0, r0, r4, ror #11
     c3c:	04750321 	ldrbteq	r0, [r5], #-801	; 0xfffffcdf
     c40:	03220000 	teqeq	r2, #0
     c44:	00000530 	andeq	r0, r0, r0, lsr r5
     c48:	07860323 	streq	r0, [r6, r3, lsr #6]
     c4c:	03240000 	teqeq	r4, #0
     c50:	000006be 			; <UNDEFINED> instruction: 0x000006be
     c54:	05ad0325 	streq	r0, [sp, #805]!	; 0x325
     c58:	03260000 	teqeq	r6, #0
     c5c:	000007c4 	andeq	r0, r0, r4, asr #15
     c60:	04b50327 	ldrteq	r0, [r5], #807	; 0x327
     c64:	03280000 	teqeq	r8, #0
     c68:	000007dc 	ldrdeq	r0, [r0], -ip
     c6c:	06360329 	ldrteq	r0, [r6], -r9, lsr #6
     c70:	002a0000 	eoreq	r0, sl, r0
     c74:	0005a304 	andeq	sl, r5, r4, lsl #6
     c78:	01d90300 	bicseq	r0, r9, r0, lsl #6
     c7c:	00000025 	andeq	r0, r0, r5, lsr #32
     c80:	6d060105 	stfvss	f0, [r6, #-20]	; 0xffffffec
     c84:	06000000 	streq	r0, [r0], -r0
     c88:	0000026b 	andeq	r0, r0, fp, ror #4
     c8c:	01822a04 	orreq	r2, r2, r4, lsl #20
     c90:	01050000 	mrseq	r0, (UNDEF: 5)
     c94:	00006b08 	andeq	r6, r0, r8, lsl #22
     c98:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
     c9c:	0000015c 	andeq	r0, r0, ip, asr r1
     ca0:	43070205 	movwmi	r0, #29189	; 0x7205
     ca4:	05000000 	streq	r0, [r0, #-0]
     ca8:	00050504 	andeq	r0, r5, r4, lsl #10
     cac:	a7060000 	strge	r0, [r6, -r0]
     cb0:	04000001 	streq	r0, [r0], #-1
     cb4:	0001a950 	andeq	sl, r1, r0, asr r9
     cb8:	07040500 	streq	r0, [r4, -r0, lsl #10]
     cbc:	000000a0 	andeq	r0, r0, r0, lsr #1
     cc0:	00050805 	andeq	r0, r5, r5, lsl #16
     cc4:	05000000 	streq	r0, [r0, #-0]
     cc8:	009b0708 	addseq	r0, fp, r8, lsl #14
     ccc:	04070000 	streq	r0, [r7], #-0
     cd0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     cd4:	07040500 	streq	r0, [r4, -r0, lsl #10]
     cd8:	000000a5 	andeq	r0, r0, r5, lsr #1
     cdc:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
     ce0:	00027a84 	andeq	r7, r2, r4, lsl #21
     ce4:	05140900 	ldreq	r0, [r4, #-2304]	; 0xfffff700
     ce8:	86020000 	strhi	r0, [r2], -r0
     cec:	00000291 	muleq	r0, r1, r2
     cf0:	037f0900 	cmneq	pc, #0, 18
     cf4:	87020000 	strhi	r0, [r2, -r0]
     cf8:	00000296 	muleq	r0, r6, r2
     cfc:	07810920 	streq	r0, [r1, r0, lsr #18]
     d00:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
     d04:	000002a6 	andeq	r0, r0, r6, lsr #5
     d08:	05270980 	streq	r0, [r7, #-2432]!	; 0xfffff680
     d0c:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
     d10:	00000296 	muleq	r0, r6, r2
     d14:	07b30aa0 	ldreq	r0, [r3, r0, lsr #21]!
     d18:	8a020000 	bhi	80d20 <__RW_SIZE__+0x807a0>
     d1c:	000002ab 	andeq	r0, r0, fp, lsr #5
     d20:	8f0a0100 	svchi	0x000a0100
     d24:	02000003 	andeq	r0, r0, #3
     d28:	0002968b 	andeq	r9, r2, fp, lsl #13
     d2c:	0a012000 	beq	48d34 <__RW_SIZE__+0x487b4>
     d30:	00000671 	andeq	r0, r0, r1, ror r6
     d34:	02b08c02 	adcseq	r8, r0, #512	; 0x200
     d38:	01800000 	orreq	r0, r0, r0
     d3c:	0003990a 	andeq	r9, r3, sl, lsl #18
     d40:	968d0200 	strls	r0, [sp], r0, lsl #4
     d44:	a0000002 	andge	r0, r0, r2
     d48:	07900a01 	ldreq	r0, [r0, r1, lsl #20]
     d4c:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
     d50:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
     d54:	a30a0200 	movwge	r0, #41472	; 0xa200
     d58:	02000003 	andeq	r0, r0, #3
     d5c:	0002ba8f 	andeq	fp, r2, pc, lsl #21
     d60:	0b022000 	bleq	88d68 <__RW_SIZE__+0x887e8>
     d64:	02005049 	andeq	r5, r0, #73	; 0x49
     d68:	0002da90 	muleq	r2, r0, sl
     d6c:	0a030000 	beq	c0d74 <__RW_SIZE__+0xc07f4>
     d70:	000003ad 	andeq	r0, r0, sp, lsr #7
     d74:	02df9102 	sbcseq	r9, pc, #-2147483648	; 0x80000000
     d78:	03f00000 	mvnseq	r0, #0
     d7c:	0006a30a 	andeq	sl, r6, sl, lsl #6
     d80:	f0920200 			; <UNDEFINED> instruction: 0xf0920200
     d84:	00000002 	andeq	r0, r0, r2
     d88:	9e0c000e 	cdpls	0, 0, cr0, cr12, cr14, {0}
     d8c:	8a000001 	bhi	d98 <__RW_SIZE__+0x818>
     d90:	0d000002 	stceq	0, cr0, [r0, #-8]
     d94:	0000028a 	andeq	r0, r0, sl, lsl #5
     d98:	04050007 	streq	r0, [r5], #-7
     d9c:	00014807 	andeq	r4, r1, r7, lsl #16
     da0:	027a0e00 	rsbseq	r0, sl, #0, 28
     da4:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     da8:	a6000001 	strge	r0, [r0], -r1
     dac:	0d000002 	stceq	0, cr0, [r0, #-8]
     db0:	0000028a 	andeq	r0, r0, sl, lsl #5
     db4:	7a0e0017 	bvc	380e18 <__RW_SIZE__+0x380898>
     db8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     dbc:	0000027a 	andeq	r0, r0, sl, ror r2
     dc0:	00027a0e 	andeq	r7, r2, lr, lsl #20
     dc4:	027a0e00 	rsbseq	r0, sl, #0, 28
     dc8:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
     dcc:	ca000001 	bgt	dd8 <__RW_SIZE__+0x858>
     dd0:	0d000002 	stceq	0, cr0, [r0, #-8]
     dd4:	0000028a 	andeq	r0, r0, sl, lsl #5
     dd8:	770c0037 	smladxvc	ip, r7, r0, r0
     ddc:	da000001 	ble	de8 <__RW_SIZE__+0x868>
     de0:	0d000002 	stceq	0, cr0, [r0, #-8]
     de4:	0000028a 	andeq	r0, r0, sl, lsl #5
     de8:	ca0e00ef 	bgt	3811ac <__RW_SIZE__+0x380c2c>
     dec:	0c000002 	stceq	0, cr0, [r0], {2}
     df0:	0000019e 	muleq	r0, lr, r1
     df4:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     df8:	00028a0f 	andeq	r8, r2, pc, lsl #20
     dfc:	00028300 	andeq	r8, r2, r0, lsl #6
     e00:	00019e0e 	andeq	r9, r1, lr, lsl #28
     e04:	06fb0600 	ldrbteq	r0, [fp], r0, lsl #12
     e08:	93020000 	movwls	r0, #8192	; 0x2000
     e0c:	000001cc 	andeq	r0, r0, ip, asr #3
     e10:	00019e0c 	andeq	r9, r1, ip, lsl #28
     e14:	00031000 	andeq	r1, r3, r0
     e18:	028a0d00 	addeq	r0, sl, #0, 26
     e1c:	00030000 	andeq	r0, r3, r0
     e20:	77031810 	smladvc	r3, r0, r8, r1
     e24:	00036703 	andeq	r6, r3, r3, lsl #14
     e28:	4d491100 	stfmie	f1, [r9, #-0]
     e2c:	79030052 	stmdbvc	r3, {r1, r4, r6}
     e30:	0002f003 	andeq	pc, r2, r3
     e34:	45110000 	ldrmi	r0, [r1, #-0]
     e38:	0300524d 	movweq	r5, #589	; 0x24d
     e3c:	02f0037a 	rscseq	r0, r0, #-402653183	; 0xe8000001
     e40:	12040000 	andne	r0, r4, #0
     e44:	000006eb 	andeq	r0, r0, fp, ror #13
     e48:	f0037b03 			; <UNDEFINED> instruction: 0xf0037b03
     e4c:	08000002 	stmdaeq	r0, {r1}
     e50:	00074112 	andeq	r4, r7, r2, lsl r1
     e54:	037c0300 	cmneq	ip, #0, 6
     e58:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e5c:	0731120c 	ldreq	r1, [r1, -ip, lsl #4]!
     e60:	7d030000 	stcvc	0, cr0, [r3, #-0]
     e64:	0002f003 	andeq	pc, r2, r3
     e68:	50111000 	andspl	r1, r1, r0
     e6c:	7e030052 	mcrvc	0, 0, r0, cr3, cr2, {2}
     e70:	0002f003 	andeq	pc, r2, r3
     e74:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
     e78:	000006b1 			; <UNDEFINED> instruction: 0x000006b1
     e7c:	10037f03 	andne	r7, r3, r3, lsl #30
     e80:	10000003 	andne	r0, r0, r3
     e84:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
     e88:	000003d8 	ldrdeq	r0, [r0], -r8
     e8c:	4c524311 	mrrcmi	3, 1, r4, r2, cr1
     e90:	03eb0300 	mvneq	r0, #0, 6
     e94:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e98:	52431100 	subpl	r1, r3, #0, 2
     e9c:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
     ea0:	0002f003 	andeq	pc, r2, r3
     ea4:	49110400 	ldmdbmi	r1, {sl}
     ea8:	03005244 	movweq	r5, #580	; 0x244
     eac:	02f003ed 	rscseq	r0, r0, #-1275068413	; 0xb4000003
     eb0:	11080000 	mrsne	r0, (UNDEF: 8)
     eb4:	0052444f 	subseq	r4, r2, pc, asr #8
     eb8:	f003ee03 			; <UNDEFINED> instruction: 0xf003ee03
     ebc:	0c000002 	stceq	0, cr0, [r0], {2}
     ec0:	00035912 	andeq	r5, r3, r2, lsl r9
     ec4:	03ef0300 	mvneq	r0, #0, 6
     ec8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ecc:	52421110 	subpl	r1, r2, #16, 2
     ed0:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
     ed4:	0002f003 	andeq	pc, r2, r3
     ed8:	13121400 	tstne	r2, #0, 8
     edc:	03000004 	movweq	r0, #4
     ee0:	02f003f1 	rscseq	r0, r0, #-1006632957	; 0xc4000003
     ee4:	00180000 	andseq	r0, r8, r0
     ee8:	00041804 	andeq	r1, r4, r4, lsl #16
     eec:	03f20300 	mvnseq	r0, #0, 6
     ef0:	00000373 	andeq	r0, r0, r3, ror r3
     ef4:	f8032010 			; <UNDEFINED> instruction: 0xf8032010
     ef8:	00042f03 	andeq	r2, r4, r3, lsl #30
     efc:	03f51200 	mvnseq	r1, #0, 4
     f00:	fa030000 	blx	c0f08 <__RW_SIZE__+0xc0988>
     f04:	0002f003 	andeq	pc, r2, r3
     f08:	f0120000 			; <UNDEFINED> instruction: 0xf0120000
     f0c:	03000003 	movweq	r0, #3
     f10:	02f003fb 	rscseq	r0, r0, #-335544317	; 0xec000003
     f14:	12040000 	andne	r0, r4, #0
     f18:	00000343 	andeq	r0, r0, r3, asr #6
     f1c:	2f03fc03 	svccs	0x0003fc03
     f20:	08000004 	stmdaeq	r0, {r2}
     f24:	00037f12 	andeq	r7, r3, r2, lsl pc
     f28:	03fd0300 	mvnseq	r0, #0, 6
     f2c:	0000019e 	muleq	r0, lr, r1
     f30:	03791218 	cmneq	r9, #24, 4	; 0x80000001
     f34:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
     f38:	0002f003 	andeq	pc, r2, r3
     f3c:	0e001c00 	cdpeq	12, 0, cr1, cr0, cr0, {0}
     f40:	00000300 	andeq	r0, r0, r0, lsl #6
     f44:	0003cb04 	andeq	ip, r3, r4, lsl #22
     f48:	03ff0300 	mvnseq	r0, #0, 6
     f4c:	000003e4 	andeq	r0, r0, r4, ror #7
     f50:	34032810 	strcc	r2, [r3], #-2064	; 0xfffff7f0
     f54:	0004cb04 	andeq	ip, r4, r4, lsl #22
     f58:	52431100 	subpl	r1, r3, #0, 2
     f5c:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
     f60:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f64:	00131200 	andseq	r1, r3, r0, lsl #4
     f68:	37030000 	strcc	r0, [r3, -r0]
     f6c:	0002f004 	andeq	pc, r2, r4
     f70:	43110400 	tstmi	r1, #0, 8
     f74:	03005249 	movweq	r5, #585	; 0x249
     f78:	02f00438 	rscseq	r0, r0, #56, 8	; 0x38000000
     f7c:	12080000 	andne	r0, r8, #0
     f80:	00000092 	muleq	r0, r2, r0
     f84:	f0043903 			; <UNDEFINED> instruction: 0xf0043903
     f88:	0c000002 	stceq	0, cr0, [r0], {2}
     f8c:	00003a12 	andeq	r3, r0, r2, lsl sl
     f90:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
     f94:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f98:	00261210 	eoreq	r1, r6, r0, lsl r2
     f9c:	3b030000 	blcc	c0fa4 <__RW_SIZE__+0xc0a24>
     fa0:	0002f004 	andeq	pc, r2, r4
     fa4:	82121400 	andshi	r1, r2, #0, 8
     fa8:	03000000 	movweq	r0, #0
     fac:	02f0043c 	rscseq	r0, r0, #60, 8	; 0x3c000000
     fb0:	12180000 	andsne	r0, r8, #0
     fb4:	0000008a 	andeq	r0, r0, sl, lsl #1
     fb8:	f0043d03 			; <UNDEFINED> instruction: 0xf0043d03
     fbc:	1c000002 	stcne	0, cr0, [r0], {2}
     fc0:	00000e12 	andeq	r0, r0, r2, lsl lr
     fc4:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
     fc8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fcc:	53431120 	movtpl	r1, #12576	; 0x3120
     fd0:	3f030052 	svccc	0x00030052
     fd4:	0002f004 	andeq	pc, r2, r4
     fd8:	04002400 	streq	r2, [r0], #-1024	; 0xfffffc00
     fdc:	0000019b 	muleq	r0, fp, r1
     fe0:	40044a03 	andmi	r4, r4, r3, lsl #20
     fe4:	05000004 	streq	r0, [r0, #-4]
     fe8:	00740801 	rsbseq	r0, r4, r1, lsl #16
     fec:	71130000 	tstvc	r3, r0
     ff0:	01000005 	tsteq	r0, r5
     ff4:	0001be0b 	andeq	fp, r1, fp, lsl #28
     ff8:	04140100 	ldreq	r0, [r4], #-256	; 0xffffff00
     ffc:	02000006 	andeq	r0, r0, #6
    1000:	04030613 	streq	r0, [r3], #-1555	; 0xfffff9ed
    1004:	15000005 	strne	r0, [r0, #-5]
    1008:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
    100c:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
    1010:	00000001 	andeq	r0, r0, r1
    1014:	00054d14 	andeq	r4, r5, r4, lsl sp
    1018:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    101c:	00051e03 	andeq	r1, r5, r3, lsl #28
    1020:	04bf1500 	ldrteq	r1, [pc], #1280	; 1028 <__RW_SIZE__+0xaa8>
    1024:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
    1028:	00016405 	andeq	r6, r1, r5, lsl #8
    102c:	d4140000 	ldrle	r0, [r4], #-0
    1030:	02000005 	andeq	r0, r0, #5
    1034:	380305eb 	stmdacc	r3, {r0, r1, r3, r5, r6, r7, r8, sl}
    1038:	15000005 	strne	r0, [r0, #-5]
    103c:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
    1040:	6405eb02 	strvs	lr, [r5], #-2818	; 0xfffff4fe
    1044:	00000001 	andeq	r0, r0, r1
    1048:	00044016 	andeq	r4, r4, r6, lsl r0
    104c:	84030100 	strhi	r0, [r3], #-256	; 0xffffff00
    1050:	26080035 			; <UNDEFINED> instruction: 0x26080035
    1054:	01000000 	mrseq	r0, (UNDEF: 0)
    1058:	05b9179c 	ldreq	r1, [r9, #1948]!	; 0x79c
    105c:	10010000 	andne	r0, r1, r0
    1060:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1064:	00056c01 	andeq	r6, r5, r1, lsl #24
    1068:	00691800 	rsbeq	r1, r9, r0, lsl #16
    106c:	01c51201 	biceq	r1, r5, r1, lsl #4
    1070:	6b180000 	blvs	601078 <__RW_SIZE__+0x600af8>
    1074:	c5120100 	ldrgt	r0, [r2, #-256]	; 0xffffff00
    1078:	00000001 	andeq	r0, r0, r1
    107c:	00054919 	andeq	r4, r5, r9, lsl r9
    1080:	0035ac00 	eorseq	sl, r5, r0, lsl #24
    1084:	00002a08 	andeq	r2, r0, r8, lsl #20
    1088:	aa9c0100 	bge	fe701490 <MSP_BASE+0xde6fc490>
    108c:	1a000005 	bne	10a8 <__RW_SIZE__+0xb28>
    1090:	00000559 	andeq	r0, r0, r9, asr r5
    1094:	0005621b 	andeq	r6, r5, fp, lsl r2
    1098:	1c500100 	ldfnee	f0, [r0], {-0}
    109c:	000004de 	ldrdeq	r0, [r0], -lr
    10a0:	080035ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip, sp}
    10a4:	00000016 	andeq	r0, r0, r6, lsl r0
    10a8:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
    10ac:	c2000004 	andgt	r0, r0, #4
    10b0:	0a080035 	beq	20118c <__RW_SIZE__+0x200c0c>
    10b4:	01000000 	mrseq	r0, (UNDEF: 0)
    10b8:	c41d001a 	ldrgt	r0, [sp], #-26	; 0xffffffe6
    10bc:	01000004 	tsteq	r0, r4
    10c0:	0035d826 	eorseq	sp, r5, r6, lsr #16
    10c4:	00002e08 	andeq	r2, r0, r8, lsl #28
    10c8:	049c0100 	ldreq	r0, [ip], #256	; 0x100
    10cc:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    10d0:	00000549 	andeq	r0, r0, r9, asr #10
    10d4:	080035d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp}
    10d8:	00000028 	andeq	r0, r0, r8, lsr #32
    10dc:	d81f2801 	ldmdale	pc, {r0, fp, sp}	; <UNPREDICTABLE>
    10e0:	28080035 	stmdacs	r8, {r0, r2, r4, r5}
    10e4:	1a000000 	bne	10ec <__RW_SIZE__+0xb6c>
    10e8:	00000559 	andeq	r0, r0, r9, asr r5
    10ec:	0005621b 	andeq	r6, r5, fp, lsl r2
    10f0:	1c510100 	ldfnee	f0, [r1], {-0}
    10f4:	000004de 	ldrdeq	r0, [r0], -lr
    10f8:	080035d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp}
    10fc:	00000016 	andeq	r0, r0, r6, lsl r0
    1100:	de1c1601 	cfmsub32le	mvax0, mvfx1, mvfx12, mvfx1
    1104:	ee000004 	cdp	0, 0, cr0, cr0, cr4, {0}
    1108:	0a080035 	beq	2011e4 <__RW_SIZE__+0x200c64>
    110c:	01000000 	mrseq	r0, (UNDEF: 0)
    1110:	0000001a 	andeq	r0, r0, sl, lsl r0
    1114:	00055c20 	andeq	r5, r5, r0, lsr #24
    1118:	be2b0100 	suflte	f0, f3, f0
    111c:	08000001 	stmdaeq	r0, {r0}
    1120:	2e080036 	mcrcs	0, 0, r0, cr8, cr6, {1}
    1124:	01000000 	mrseq	r0, (UNDEF: 0)
    1128:	00066b9c 	muleq	r6, ip, fp
    112c:	006b1800 	rsbeq	r1, fp, r0, lsl #16
    1130:	01be2d01 			; <UNDEFINED> instruction: 0x01be2d01
    1134:	491e0000 	ldmdbmi	lr, {}	; <UNPREDICTABLE>
    1138:	08000005 	stmdaeq	r0, {r0, r2}
    113c:	28080036 	stmdacs	r8, {r1, r2, r4, r5}
    1140:	01000000 	mrseq	r0, (UNDEF: 0)
    1144:	36081f2f 	strcc	r1, [r8], -pc, lsr #30
    1148:	00280800 	eoreq	r0, r8, r0, lsl #16
    114c:	591a0000 	ldmdbpl	sl, {}	; <UNPREDICTABLE>
    1150:	1b000005 	blne	116c <__RW_SIZE__+0xbec>
    1154:	00000562 	andeq	r0, r0, r2, ror #10
    1158:	de1c5001 	cdple	0, 1, cr5, cr12, cr1, {0}
    115c:	08000004 	stmdaeq	r0, {r2}
    1160:	16080036 			; <UNDEFINED> instruction: 0x16080036
    1164:	01000000 	mrseq	r0, (UNDEF: 0)
    1168:	04de1c16 	ldrbeq	r1, [lr], #3094	; 0xc16
    116c:	361e0000 	ldrcc	r0, [lr], -r0
    1170:	000a0800 	andeq	r0, sl, r0, lsl #16
    1174:	1a010000 	bne	4117c <__RW_SIZE__+0x40bfc>
    1178:	1d000000 	stcne	0, cr0, [r0, #-0]
    117c:	00000505 	andeq	r0, r0, r5, lsl #10
    1180:	36383301 	ldrtcc	r3, [r8], -r1, lsl #6
    1184:	00a40800 	adceq	r0, r4, r0, lsl #16
    1188:	9c010000 	stcls	0, cr0, [r1], {-0}
    118c:	000006dc 	ldrdeq	r0, [r0], -ip
    1190:	006e6521 	rsbeq	r6, lr, r1, lsr #10
    1194:	01be3301 			; <UNDEFINED> instruction: 0x01be3301
    1198:	04210000 	strteq	r0, [r1], #-0
    119c:	1e220000 	cdpne	0, 2, cr0, cr2, cr0, {0}
    11a0:	3c000005 	stccc	0, cr0, [r0], {5}
    11a4:	10080036 	andne	r0, r8, r6, lsr r0
    11a8:	01000000 	mrseq	r0, (UNDEF: 0)
    11ac:	0006ab45 	andeq	sl, r6, r5, asr #22
    11b0:	052b2300 	streq	r2, [fp, #-768]!	; 0xfffffd00
    11b4:	04420000 	strbeq	r0, [r2], #-0
    11b8:	22000000 	andcs	r0, r0, #0
    11bc:	000004ea 	andeq	r0, r0, sl, ror #9
    11c0:	080036b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, ip, sp}
    11c4:	00000028 	andeq	r0, r0, r8, lsr #32
    11c8:	06c53e01 	strbeq	r3, [r5], r1, lsl #28
    11cc:	f7240000 			; <UNDEFINED> instruction: 0xf7240000
    11d0:	17000004 	strne	r0, [r0, -r4]
    11d4:	05041e00 	streq	r1, [r4, #-3584]	; 0xfffff200
    11d8:	36d40000 	ldrbcc	r0, [r4], r0
    11dc:	00020800 	andeq	r0, r2, r0, lsl #16
    11e0:	40010000 	andmi	r0, r1, r0
    11e4:	00051124 	andeq	r1, r5, r4, lsr #2
    11e8:	00001700 	andeq	r1, r0, r0, lsl #14
    11ec:	00005625 	andeq	r5, r0, r5, lsr #12
    11f0:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    11f4:	000006e8 	andeq	r0, r0, r8, ror #13
    11f8:	0001be0e 	andeq	fp, r1, lr, lsl #28
    11fc:	01f70000 	mvnseq	r0, r0
    1200:	00040000 	andeq	r0, r4, r0
    1204:	0000048e 	andeq	r0, r0, lr, lsl #9
    1208:	00b20104 	adcseq	r0, r2, r4, lsl #2
    120c:	02010000 	andeq	r0, r1, #0
    1210:	66000008 	strvs	r0, [r0], -r8
    1214:	dc000001 	stcle	0, cr0, [r0], {1}
    1218:	72080036 	andvc	r0, r8, #54	; 0x36
    121c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1220:	02000003 	andeq	r0, r0, #3
    1224:	006d0601 	rsbeq	r0, sp, r1, lsl #12
    1228:	01020000 	mrseq	r0, (UNDEF: 2)
    122c:	00006b08 	andeq	r6, r0, r8, lsl #22
    1230:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    1234:	0000015c 	andeq	r0, r0, ip, asr r1
    1238:	43070202 	movwmi	r0, #29186	; 0x7202
    123c:	02000000 	andeq	r0, r0, #0
    1240:	00050504 	andeq	r0, r5, r4, lsl #10
    1244:	a7030000 	strge	r0, [r3, -r0]
    1248:	03000001 	movweq	r0, #1
    124c:	00005350 	andeq	r5, r0, r0, asr r3
    1250:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1254:	000000a0 	andeq	r0, r0, r0, lsr #1
    1258:	00050802 	andeq	r0, r5, r2, lsl #16
    125c:	02000000 	andeq	r0, r0, #0
    1260:	009b0708 	addseq	r0, fp, r8, lsl #14
    1264:	04040000 	streq	r0, [r4], #-0
    1268:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    126c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1270:	000000a5 	andeq	r0, r0, r5, lsr #1
    1274:	48070402 	stmdami	r7, {r1, sl}
    1278:	05000001 	streq	r0, [r0, #-1]
    127c:	00000048 	andeq	r0, r0, r8, asr #32
    1280:	e9021c06 	stmdb	r2, {r1, r2, sl, fp, ip}
    1284:	0000e703 	andeq	lr, r0, r3, lsl #14
    1288:	52430700 	subpl	r0, r3, #0, 14
    128c:	eb02004c 	bl	813c4 <__RW_SIZE__+0x80e44>
    1290:	00007d03 	andeq	r7, r0, r3, lsl #26
    1294:	43070000 	movwmi	r0, #28672	; 0x7000
    1298:	02004852 	andeq	r4, r0, #5373952	; 0x520000
    129c:	007d03ec 	rsbseq	r0, sp, ip, ror #7
    12a0:	07040000 	streq	r0, [r4, -r0]
    12a4:	00524449 	subseq	r4, r2, r9, asr #8
    12a8:	7d03ed02 	stcvc	13, cr14, [r3, #-8]
    12ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    12b0:	52444f07 	subpl	r4, r4, #7, 30
    12b4:	03ee0200 	mvneq	r0, #0, 4
    12b8:	0000007d 	andeq	r0, r0, sp, ror r0
    12bc:	0359080c 	cmpeq	r9, #12, 16	; 0xc0000
    12c0:	ef020000 	svc	0x00020000
    12c4:	00007d03 	andeq	r7, r0, r3, lsl #26
    12c8:	42071000 	andmi	r1, r7, #0
    12cc:	02005252 	andeq	r5, r0, #536870917	; 0x20000005
    12d0:	007d03f0 	ldrshteq	r0, [sp], #-48	; 0xffffffd0
    12d4:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    12d8:	00000413 	andeq	r0, r0, r3, lsl r4
    12dc:	7d03f102 	stfvcd	f7, [r3, #-8]
    12e0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    12e4:	04180900 	ldreq	r0, [r8], #-2304	; 0xfffff700
    12e8:	f2020000 	vhadd.s8	d0, d2, d0
    12ec:	00008203 	andeq	r8, r0, r3, lsl #4
    12f0:	02280600 	eoreq	r0, r8, #0, 12
    12f4:	017e0434 	cmneq	lr, r4, lsr r4
    12f8:	43070000 	movwmi	r0, #28672	; 0x7000
    12fc:	36020052 			; <UNDEFINED> instruction: 0x36020052
    1300:	00007d04 	andeq	r7, r0, r4, lsl #26
    1304:	13080000 	movwne	r0, #32768	; 0x8000
    1308:	02000000 	andeq	r0, r0, #0
    130c:	007d0437 	rsbseq	r0, sp, r7, lsr r4
    1310:	07040000 	streq	r0, [r4, -r0]
    1314:	00524943 	subseq	r4, r2, r3, asr #18
    1318:	7d043802 	stcvc	8, cr3, [r4, #-8]
    131c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1320:	00009208 	andeq	r9, r0, r8, lsl #4
    1324:	04390200 	ldrteq	r0, [r9], #-512	; 0xfffffe00
    1328:	0000007d 	andeq	r0, r0, sp, ror r0
    132c:	003a080c 	eorseq	r0, sl, ip, lsl #16
    1330:	3a020000 	bcc	81338 <__RW_SIZE__+0x80db8>
    1334:	00007d04 	andeq	r7, r0, r4, lsl #26
    1338:	26081000 	strcs	r1, [r8], -r0
    133c:	02000000 	andeq	r0, r0, #0
    1340:	007d043b 	rsbseq	r0, sp, fp, lsr r4
    1344:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    1348:	00000082 	andeq	r0, r0, r2, lsl #1
    134c:	7d043c02 	stcvc	12, cr3, [r4, #-8]
    1350:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1354:	00008a08 	andeq	r8, r0, r8, lsl #20
    1358:	043d0200 	ldrteq	r0, [sp], #-512	; 0xfffffe00
    135c:	0000007d 	andeq	r0, r0, sp, ror r0
    1360:	000e081c 	andeq	r0, lr, ip, lsl r8
    1364:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    1368:	00007d04 	andeq	r7, r0, r4, lsl #26
    136c:	43072000 	movwmi	r2, #28672	; 0x7000
    1370:	02005253 	andeq	r5, r0, #805306373	; 0x30000005
    1374:	007d043f 	rsbseq	r0, sp, pc, lsr r4
    1378:	00240000 	eoreq	r0, r4, r0
    137c:	00019b09 	andeq	r9, r1, r9, lsl #22
    1380:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
    1384:	000000f3 	strdeq	r0, [r0], -r3
    1388:	74080102 	strvc	r0, [r8], #-258	; 0xfffffefe
    138c:	0a000000 	beq	1394 <__RW_SIZE__+0xe14>
    1390:	00000813 	andeq	r0, r0, r3, lsl r8
    1394:	36dc0301 	ldrbcc	r0, [ip], r1, lsl #6
    1398:	002e0800 	eoreq	r0, lr, r0, lsl #16
    139c:	9c010000 	stcls	0, cr0, [r1], {-0}
    13a0:	0007f60b 	andeq	pc, r7, fp, lsl #12
    13a4:	0c0a0100 	stfeqs	f0, [sl], {-0}
    13a8:	1c080037 	stcne	0, cr0, [r8], {55}	; 0x37
    13ac:	01000000 	mrseq	r0, (UNDEF: 0)
    13b0:	0001c79c 	muleq	r1, ip, r7
    13b4:	756e0c00 	strbvc	r0, [lr, #-3072]!	; 0xfffff400
    13b8:	0a01006d 	beq	41574 <__RW_SIZE__+0x40ff4>
    13bc:	0000006f 	andeq	r0, r0, pc, rrx
    13c0:	00000456 	andeq	r0, r0, r6, asr r4
    13c4:	08080a00 	stmdaeq	r8, {r9, fp}
    13c8:	0f010000 	svceq	0x00010000
    13cc:	08003728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, sp}
    13d0:	00000012 	andeq	r0, r0, r2, lsl r0
    13d4:	ea0a9c01 	b	2a83e0 <__RW_SIZE__+0x2a7e60>
    13d8:	01000007 	tsteq	r0, r7
    13dc:	00373c14 	eorseq	r3, r7, r4, lsl ip
    13e0:	00001208 	andeq	r1, r0, r8, lsl #4
    13e4:	0d9c0100 	ldfeqs	f0, [ip]
    13e8:	00000056 	andeq	r0, r0, r6, asr r0
    13ec:	f506ce04 			; <UNDEFINED> instruction: 0xf506ce04
    13f0:	05000001 	streq	r0, [r0, #-1]
    13f4:	00000068 	andeq	r0, r0, r8, rrx
    13f8:	00039600 	andeq	r9, r3, r0, lsl #12
    13fc:	56000400 	strpl	r0, [r0], -r0, lsl #8
    1400:	04000005 	streq	r0, [r0], #-5
    1404:	0000b201 	andeq	fp, r0, r1, lsl #4
    1408:	08980100 	ldmeq	r8, {r8}
    140c:	01660000 	cmneq	r6, r0
    1410:	37500000 	ldrbcc	r0, [r0, -r0]
    1414:	00980800 	addseq	r0, r8, r0, lsl #16
    1418:	04770000 	ldrbteq	r0, [r7], #-0
    141c:	01020000 	mrseq	r0, (UNDEF: 2)
    1420:	00006d06 	andeq	r6, r0, r6, lsl #26
    1424:	026b0300 	rsbeq	r0, fp, #0, 6
    1428:	2a020000 	bcs	81430 <__RW_SIZE__+0x80eb0>
    142c:	00000037 	andeq	r0, r0, r7, lsr r0
    1430:	6b080102 	blvs	201840 <__RW_SIZE__+0x2012c0>
    1434:	02000000 	andeq	r0, r0, #0
    1438:	015c0502 	cmpeq	ip, r2, lsl #10
    143c:	02020000 	andeq	r0, r2, #0
    1440:	00004307 	andeq	r4, r0, r7, lsl #6
    1444:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1448:	00000005 	andeq	r0, r0, r5
    144c:	0001a703 	andeq	sl, r1, r3, lsl #14
    1450:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    1454:	02000000 	andeq	r0, r0, #0
    1458:	00a00704 	adceq	r0, r0, r4, lsl #14
    145c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1460:	00000005 	andeq	r0, r0, r5
    1464:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1468:	0000009b 	muleq	r0, fp, r0
    146c:	69050404 	stmdbvs	r5, {r2, sl}
    1470:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1474:	00a50704 	adceq	r0, r5, r4, lsl #14
    1478:	04020000 	streq	r0, [r2], #-0
    147c:	00014807 	andeq	r4, r1, r7, lsl #16
    1480:	00530500 	subseq	r0, r3, r0, lsl #10
    1484:	74060000 	strvc	r0, [r6], #-0
    1488:	017a9b03 	cmneq	sl, r3, lsl #22
    148c:	92070000 	andls	r0, r7, #0
    1490:	03000008 	movweq	r0, #8
    1494:	00017a9d 	muleq	r1, sp, sl
    1498:	78070000 	stmdavc	r7, {}	; <UNPREDICTABLE>
    149c:	03000008 	movweq	r0, #8
    14a0:	0000889e 	muleq	r0, lr, r8
    14a4:	55070400 	strpl	r0, [r7, #-1024]	; 0xfffffc00
    14a8:	03000008 	movweq	r0, #8
    14ac:	0000889f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    14b0:	7d070800 	stcvc	8, cr0, [r7, #-0]
    14b4:	03000008 	movweq	r0, #8
    14b8:	000088a0 	andeq	r8, r0, r0, lsr #17
    14bc:	53080c00 	movwpl	r0, #35840	; 0x8c00
    14c0:	03005243 	movweq	r5, #579	; 0x243
    14c4:	000088a1 	andeq	r8, r0, r1, lsr #17
    14c8:	43081000 	movwmi	r1, #32768	; 0x8000
    14cc:	03005243 	movweq	r5, #579	; 0x243
    14d0:	000088a2 	andeq	r8, r0, r2, lsr #17
    14d4:	53081400 	movwpl	r1, #33792	; 0x8400
    14d8:	03005048 	movweq	r5, #72	; 0x48
    14dc:	00018fa3 	andeq	r8, r1, r3, lsr #31
    14e0:	2d071800 	stccs	8, cr1, [r7, #-0]
    14e4:	03000008 	movweq	r0, #8
    14e8:	000088a4 	andeq	r8, r0, r4, lsr #17
    14ec:	33072400 	movwcc	r2, #29696	; 0x7400
    14f0:	03000008 	movweq	r0, #8
    14f4:	000088a5 	andeq	r8, r0, r5, lsr #17
    14f8:	5a072800 	bpl	1cb500 <__RW_SIZE__+0x1caf80>
    14fc:	03000008 	movweq	r0, #8
    1500:	000088a6 	andeq	r8, r0, r6, lsr #17
    1504:	73072c00 	movwvc	r2, #31744	; 0x7c00
    1508:	03000008 	movweq	r0, #8
    150c:	000088a7 	andeq	r8, r0, r7, lsr #17
    1510:	ac073000 	stcge	0, cr3, [r7], {-0}
    1514:	03000008 	movweq	r0, #8
    1518:	000088a8 	andeq	r8, r0, r8, lsr #17
    151c:	88073400 	stmdahi	r7, {sl, ip, sp}
    1520:	03000008 	movweq	r0, #8
    1524:	000088a9 	andeq	r8, r0, r9, lsr #17
    1528:	e2073800 	and	r3, r7, #0, 16
    152c:	03000008 	movweq	r0, #8
    1530:	000088aa 	andeq	r8, r0, sl, lsr #17
    1534:	50083c00 	andpl	r3, r8, r0, lsl #24
    1538:	03005246 	movweq	r5, #582	; 0x246
    153c:	0001a4ab 	andeq	sl, r1, fp, lsr #9
    1540:	44084000 	strmi	r4, [r8], #-0
    1544:	03005246 	movweq	r5, #582	; 0x246
    1548:	00017aac 	andeq	r7, r1, ip, lsr #21
    154c:	41084800 	tstmi	r8, r0, lsl #16
    1550:	03005244 	movweq	r5, #580	; 0x244
    1554:	00017aad 	andeq	r7, r1, sp, lsr #21
    1558:	28074c00 	stmdacs	r7, {sl, fp, lr}
    155c:	03000008 	movweq	r0, #8
    1560:	0001beae 	andeq	fp, r1, lr, lsr #29
    1564:	83075000 	movwhi	r5, #28672	; 0x7000
    1568:	03000008 	movweq	r0, #8
    156c:	0001d8af 	andeq	sp, r1, pc, lsr #17
    1570:	09006000 	stmdbeq	r0, {sp, lr}
    1574:	00000088 	andeq	r0, r0, r8, lsl #1
    1578:	00002c0a 	andeq	r2, r0, sl, lsl #24
    157c:	00018f00 	andeq	r8, r1, r0, lsl #30
    1580:	00810b00 	addeq	r0, r1, r0, lsl #22
    1584:	000b0000 	andeq	r0, fp, r0
    1588:	00017f05 	andeq	r7, r1, r5, lsl #30
    158c:	00530a00 	subseq	r0, r3, r0, lsl #20
    1590:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    1594:	810b0000 	mrshi	r0, (UNDEF: 11)
    1598:	01000000 	mrseq	r0, (UNDEF: 0)
    159c:	01a90900 			; <UNDEFINED> instruction: 0x01a90900
    15a0:	94050000 	strls	r0, [r5], #-0
    15a4:	0a000001 	beq	15b0 <__RW_SIZE__+0x1030>
    15a8:	00000053 	andeq	r0, r0, r3, asr r0
    15ac:	000001be 			; <UNDEFINED> instruction: 0x000001be
    15b0:	0000810b 	andeq	r8, r0, fp, lsl #2
    15b4:	09000300 	stmdbeq	r0, {r8, r9}
    15b8:	000001c3 	andeq	r0, r0, r3, asr #3
    15bc:	0001ae05 	andeq	sl, r1, r5, lsl #28
    15c0:	00530a00 	subseq	r0, r3, r0, lsl #20
    15c4:	01d80000 	bicseq	r0, r8, r0
    15c8:	810b0000 	mrshi	r0, (UNDEF: 11)
    15cc:	04000000 	streq	r0, [r0], #-0
    15d0:	01dd0900 	bicseq	r0, sp, r0, lsl #18
    15d4:	c8050000 	stmdagt	r5, {}	; <UNPREDICTABLE>
    15d8:	03000001 	movweq	r0, #1
    15dc:	0000085f 	andeq	r0, r0, pc, asr r8
    15e0:	008db003 	addeq	fp, sp, r3
    15e4:	040c0000 	streq	r0, [ip], #-0
    15e8:	000001f3 	strdeq	r0, [r0], -r3
    15ec:	74080102 	strvc	r0, [r8], #-258	; 0xfffffefe
    15f0:	0d000000 	stceq	0, cr0, [r0, #-0]
    15f4:	000008cc 	andeq	r0, r0, ip, asr #17
    15f8:	0e010301 	cdpeq	3, 0, cr0, cr1, cr1, {0}
    15fc:	0000088d 	andeq	r0, r0, sp, lsl #17
    1600:	37501701 	ldrbcc	r1, [r0, -r1, lsl #14]
    1604:	00980800 	addseq	r0, r8, r0, lsl #16
    1608:	9c010000 	stcls	0, cr0, [r1], {-0}
    160c:	000002d9 	ldrdeq	r0, [r0], -r9
    1610:	0001fa0f 	andeq	pc, r1, pc, lsl #20
    1614:	00375200 	eorseq	r5, r7, r0, lsl #4
    1618:	00004808 	andeq	r4, r0, r8, lsl #16
    161c:	5c190100 	ldfpls	f0, [r9], {-0}
    1620:	10000002 	andne	r0, r0, r2
    1624:	08003756 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, sl, ip, sp}
    1628:	0000030b 	andeq	r0, r0, fp, lsl #6
    162c:	00375a10 	eorseq	r5, r7, r0, lsl sl
    1630:	00031208 	andeq	r1, r3, r8, lsl #4
    1634:	37621100 	strbcc	r1, [r2, -r0, lsl #2]!
    1638:	03190800 	tsteq	r9, #0, 16
    163c:	02520000 	subseq	r0, r2, #0
    1640:	01120000 	tsteq	r2, r0
    1644:	e1080450 	tst	r8, r0, asr r4
    1648:	10002439 	andne	r2, r0, r9, lsr r4
    164c:	08003766 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, ip, sp}
    1650:	0000032a 	andeq	r0, r0, sl, lsr #6
    1654:	37881100 	strcc	r1, [r8, r0, lsl #2]
    1658:	03310800 	teqeq	r1, #0, 16
    165c:	02730000 	rsbseq	r0, r3, #0
    1660:	01120000 	tsteq	r2, r0
    1664:	08030550 	stmdaeq	r3, {r4, r6, r8, sl}
    1668:	000800a5 	andeq	r0, r8, r5, lsr #1
    166c:	00378e11 	eorseq	r8, r7, r1, lsl lr
    1670:	00034308 	andeq	r4, r3, r8, lsl #6
    1674:	00028600 	andeq	r8, r2, r0, lsl #12
    1678:	50011200 	andpl	r1, r1, r0, lsl #4
    167c:	11003101 	tstne	r0, r1, lsl #2
    1680:	08003794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip, sp}
    1684:	00000354 	andeq	r0, r0, r4, asr r3
    1688:	00000299 	muleq	r0, r9, r2
    168c:	01500112 	cmpeq	r0, r2, lsl r1
    1690:	9e110031 	mrcls	0, 0, r0, cr1, cr1, {1}
    1694:	65080037 	strvs	r0, [r8, #-55]	; 0xffffffc9
    1698:	b3000003 	movwlt	r0, #3
    169c:	12000002 	andne	r0, r0, #2
    16a0:	0a035101 	beq	d5aac <__RW_SIZE__+0xd552c>
    16a4:	011201f4 			; <UNDEFINED> instruction: 0x011201f4
    16a8:	00310150 	eorseq	r0, r1, r0, asr r1
    16ac:	0037a611 	eorseq	sl, r7, r1, lsl r6
    16b0:	00037b08 	andeq	r7, r3, r8, lsl #22
    16b4:	0002c800 	andeq	ip, r2, r0, lsl #16
    16b8:	50011200 	andpl	r1, r1, r0, lsl #4
    16bc:	13880a03 	orrne	r0, r8, #12288	; 0x3000
    16c0:	37ac1300 	strcc	r1, [ip, r0, lsl #6]!
    16c4:	038c0800 	orreq	r0, ip, #0, 16
    16c8:	01120000 	tsteq	r2, r0
    16cc:	ff080250 			; <UNDEFINED> instruction: 0xff080250
    16d0:	56140000 	ldrpl	r0, [r4], -r0
    16d4:	03000000 	movweq	r0, #0
    16d8:	02e506ce 	rsceq	r0, r5, #216006656	; 0xce00000
    16dc:	73050000 	movwvc	r0, #20480	; 0x5000
    16e0:	15000000 	strne	r0, [r0, #-0]
    16e4:	000008e7 	andeq	r0, r0, r7, ror #17
    16e8:	02e50e01 	rsceq	r0, r5, #1, 28
    16ec:	1c150000 	ldcne	0, cr0, [r5], {-0}
    16f0:	01000008 	tsteq	r0, r8
    16f4:	0002e50f 	andeq	lr, r2, pc, lsl #10
    16f8:	089f1500 	ldmeq	pc, {r8, sl, ip}	; <UNPREDICTABLE>
    16fc:	11010000 	mrsne	r0, (UNDEF: 1)
    1700:	000002e5 	andeq	r0, r0, r5, ror #5
    1704:	00015116 	andeq	r5, r1, r6, lsl r1
    1708:	161e0400 	ldrne	r0, [lr], -r0, lsl #8
    170c:	00000813 	andeq	r0, r0, r3, lsl r8
    1710:	68171704 	ldmdavs	r7, {r2, r8, r9, sl, ip}
    1714:	04000008 	streq	r0, [r0], #-8
    1718:	00032a0d 	andeq	r2, r3, sp, lsl #20
    171c:	00731800 	rsbseq	r1, r3, r0, lsl #16
    1720:	16000000 	strne	r0, [r0], -r0
    1724:	00000440 	andeq	r0, r0, r0, asr #8
    1728:	d5172204 	ldrle	r2, [r7, #-516]	; 0xfffffdfc
    172c:	04000008 	streq	r0, [r0], #-8
    1730:	00034310 	andeq	r4, r3, r0, lsl r3
    1734:	01ed1800 	mvneq	r1, r0, lsl #16
    1738:	00190000 	andseq	r0, r9, r0
    173c:	00050517 	andeq	r0, r5, r7, lsl r5
    1740:	54260400 	strtpl	r0, [r6], #-1024	; 0xfffffc00
    1744:	18000003 	stmdane	r0, {r0, r1}
    1748:	00000073 	andeq	r0, r0, r3, ror r0
    174c:	08b21700 	ldmeq	r2!, {r8, r9, sl, ip}
    1750:	13040000 	movwne	r0, #16384	; 0x4000
    1754:	00000365 	andeq	r0, r0, r5, ror #6
    1758:	00007318 	andeq	r7, r0, r8, lsl r3
    175c:	38170000 	ldmdacc	r7, {}	; <UNPREDICTABLE>
    1760:	04000008 	streq	r0, [r0], #-8
    1764:	00037b3d 	andeq	r7, r3, sp, lsr fp
    1768:	00731800 	rsbseq	r1, r3, r0, lsl #16
    176c:	73180000 	tstvc	r8, #0
    1770:	00000000 	andeq	r0, r0, r0
    1774:	00030517 	andeq	r0, r3, r7, lsl r5
    1778:	8c460400 	cfstrdhi	mvd0, [r6], {-0}
    177c:	18000003 	stmdane	r0, {r0, r1}
    1780:	0000007a 	andeq	r0, r0, sl, ror r0
    1784:	03181a00 	tsteq	r8, #0, 20
    1788:	48040000 	stmdami	r4, {}	; <UNPREDICTABLE>
    178c:	00007a18 	andeq	r7, r0, r8, lsl sl
    1790:	fb000000 	blx	179a <__RW_SIZE__+0x121a>
    1794:	04000000 	streq	r0, [r0], #-0
    1798:	0006ad00 	andeq	sl, r6, r0, lsl #26
    179c:	b2010400 	andlt	r0, r1, #0, 8
    17a0:	01000000 	mrseq	r0, (UNDEF: 0)
    17a4:	00000908 	andeq	r0, r0, r8, lsl #18
    17a8:	00000166 	andeq	r0, r0, r6, ror #2
    17ac:	080037e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp}
    17b0:	00000044 	andeq	r0, r0, r4, asr #32
    17b4:	00000543 	andeq	r0, r0, r3, asr #10
    17b8:	6d060102 	stfvss	f0, [r6, #-8]
    17bc:	02000000 	andeq	r0, r0, #0
    17c0:	006b0801 	rsbeq	r0, fp, r1, lsl #16
    17c4:	02020000 	andeq	r0, r2, #0
    17c8:	00015c05 	andeq	r5, r1, r5, lsl #24
    17cc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    17d0:	00000043 	andeq	r0, r0, r3, asr #32
    17d4:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    17d8:	02000000 	andeq	r0, r0, #0
    17dc:	00a00704 	adceq	r0, r0, r4, lsl #14
    17e0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    17e4:	00000005 	andeq	r0, r0, r5
    17e8:	07080200 	streq	r0, [r8, -r0, lsl #4]
    17ec:	0000009b 	muleq	r0, fp, r0
    17f0:	69050403 	stmdbvs	r5, {r0, r1, sl}
    17f4:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    17f8:	00a50704 	adceq	r0, r5, r4, lsl #14
    17fc:	04020000 	streq	r0, [r2], #-0
    1800:	00014807 	andeq	r4, r1, r7, lsl #16
    1804:	78040400 	stmdavc	r4, {sl}
    1808:	02000000 	andeq	r0, r0, #0
    180c:	00740801 	rsbseq	r0, r4, r1, lsl #16
    1810:	12050000 	andne	r0, r5, #0
    1814:	01000009 	tsteq	r0, r9
    1818:	00007203 	andeq	r7, r0, r3, lsl #4
    181c:	0037e800 	eorseq	lr, r7, r0, lsl #16
    1820:	00004408 	andeq	r4, r0, r8, lsl #8
    1824:	e29c0100 	adds	r0, ip, #0, 2
    1828:	06000000 	streq	r0, [r0], -r0
    182c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1830:	005d0301 	subseq	r0, sp, r1, lsl #6
    1834:	04850000 	streq	r0, [r5], #0
    1838:	18070000 	stmdane	r7, {}	; <UNPREDICTABLE>
    183c:	01000009 	tsteq	r0, r9
    1840:	00002c05 	andeq	r2, r0, r5, lsl #24
    1844:	08f10800 	ldmeq	r1!, {fp}^
    1848:	06010000 	streq	r0, [r1], -r0
    184c:	00000072 	andeq	r0, r0, r2, ror r0
    1850:	05800305 	streq	r0, [r0, #773]	; 0x305
    1854:	f6092000 			; <UNDEFINED> instruction: 0xf6092000
    1858:	01000008 	tsteq	r0, r8
    185c:	00007208 	andeq	r7, r0, r8, lsl #4
    1860:	0004d400 	andeq	sp, r4, r0, lsl #8
    1864:	08ff0900 	ldmeq	pc!, {r8, fp}^	; <UNPREDICTABLE>
    1868:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    186c:	00000072 	andeq	r0, r0, r2, ror r0
    1870:	000004e7 	andeq	r0, r0, r7, ror #9
    1874:	00560a00 	subseq	r0, r6, r0, lsl #20
    1878:	ce020000 	cdpgt	0, 0, cr0, cr2, cr0, {0}
    187c:	0000ee06 	andeq	lr, r0, r6, lsl #28
    1880:	005d0b00 	subseq	r0, sp, r0, lsl #22
    1884:	18070000 	stmdane	r7, {}	; <UNPREDICTABLE>
    1888:	01000009 	tsteq	r0, r9
    188c:	00002c05 	andeq	r2, r0, r5, lsl #24
    1890:	127f0000 	rsbsne	r0, pc, #0
    1894:	00040000 	andeq	r0, r4, r0
    1898:	00000752 	andeq	r0, r0, r2, asr r7
    189c:	00b20104 	adcseq	r0, r2, r4, lsl #2
    18a0:	f3010000 	vhadd.u8	d0, d1, d0
    18a4:	6600000b 	strvs	r0, [r0], -fp
    18a8:	2c000001 	stccs	0, cr0, [r0], {1}
    18ac:	f2080038 	vqadd.s8	d0, d8, d24
    18b0:	99000003 	stmdbls	r0, {r0, r1}
    18b4:	02000005 	andeq	r0, r0, #5
    18b8:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
    18bc:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    18c0:	03000001 	movweq	r0, #1
    18c4:	000006ca 	andeq	r0, r0, sl, asr #13
    18c8:	04ef0372 	strbteq	r0, [pc], #882	; 18d0 <__RW_SIZE__+0x1350>
    18cc:	03740000 	cmneq	r4, #0
    18d0:	0000064f 	andeq	r0, r0, pc, asr #12
    18d4:	07580375 			; <UNDEFINED> instruction: 0x07580375
    18d8:	03760000 	cmneq	r6, #0
    18dc:	00000775 	andeq	r0, r0, r5, ror r7
    18e0:	0746037b 	smlsldxeq	r0, r6, fp, r3
    18e4:	037c0000 	cmneq	ip, #0
    18e8:	000004da 	ldrdeq	r0, [r0], -sl
    18ec:	0724037e 			; <UNDEFINED> instruction: 0x0724037e
    18f0:	037f0000 	cmneq	pc, #0
    18f4:	00000645 	andeq	r0, r0, r5, asr #12
    18f8:	06680300 	strbteq	r0, [r8], -r0, lsl #6
    18fc:	03010000 	movweq	r0, #4096	; 0x1000
    1900:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1904:	06a80302 	strteq	r0, [r8], r2, lsl #6
    1908:	03030000 	movweq	r0, #12288	; 0x3000
    190c:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    1910:	04e60304 	strbteq	r0, [r6], #772	; 0x304
    1914:	03050000 	movweq	r0, #20480	; 0x5000
    1918:	000004aa 	andeq	r0, r0, sl, lsr #9
    191c:	06f00306 	ldrbteq	r0, [r0], r6, lsl #6
    1920:	03070000 	movweq	r0, #28672	; 0x7000
    1924:	000005c9 	andeq	r0, r0, r9, asr #11
    1928:	07a80308 	streq	r0, [r8, r8, lsl #6]!
    192c:	03090000 	movweq	r0, #36864	; 0x9000
    1930:	0000065d 	andeq	r0, r0, sp, asr r6
    1934:	0623030a 	strteq	r0, [r3], -sl, lsl #6
    1938:	030b0000 	movweq	r0, #45056	; 0xb000
    193c:	0000048c 	andeq	r0, r0, ip, lsl #9
    1940:	0676030c 	ldrbteq	r0, [r6], -ip, lsl #6
    1944:	030d0000 	movweq	r0, #53248	; 0xd000
    1948:	0000053a 	andeq	r0, r0, sl, lsr r5
    194c:	0795030e 	ldreq	r0, [r5, lr, lsl #6]
    1950:	030f0000 	movweq	r0, #61440	; 0xf000
    1954:	000005f1 	strdeq	r0, [r0], -r1
    1958:	04620310 	strbteq	r0, [r2], #-784	; 0xfffffcf0
    195c:	03110000 	tsteq	r1, #0
    1960:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    1964:	058f0312 	streq	r0, [pc, #786]	; 1c7e <__RW_SIZE__+0x16fe>
    1968:	03130000 	tsteq	r3, #0
    196c:	0000042b 	andeq	r0, r0, fp, lsr #8
    1970:	05810314 	streq	r0, [r1, #788]	; 0x314
    1974:	03150000 	tsteq	r5, #0
    1978:	00000454 	andeq	r0, r0, r4, asr r4
    197c:	07680316 			; <UNDEFINED> instruction: 0x07680316
    1980:	03170000 	tsteq	r7, #0
    1984:	00000519 	andeq	r0, r0, r9, lsl r5
    1988:	06960318 			; <UNDEFINED> instruction: 0x06960318
    198c:	03190000 	tsteq	r9, #0
    1990:	00000705 	andeq	r0, r0, r5, lsl #14
    1994:	06de031a 			; <UNDEFINED> instruction: 0x06de031a
    1998:	031b0000 	tsteq	fp, #0
    199c:	00000737 	andeq	r0, r0, r7, lsr r7
    19a0:	0619031c 			; <UNDEFINED> instruction: 0x0619031c
    19a4:	031d0000 	tsteq	sp, #0
    19a8:	00000482 	andeq	r0, r0, r2, lsl #9
    19ac:	0689031e 	pkhbteq	r0, r9, lr, lsl #6
    19b0:	031f0000 	tsteq	pc, #0
    19b4:	00000717 	andeq	r0, r0, r7, lsl r7
    19b8:	05e40320 	strbeq	r0, [r4, #800]!	; 0x320
    19bc:	03210000 	teqeq	r1, #0
    19c0:	00000475 	andeq	r0, r0, r5, ror r4
    19c4:	05300322 	ldreq	r0, [r0, #-802]!	; 0xfffffcde
    19c8:	03230000 	teqeq	r3, #0
    19cc:	00000786 	andeq	r0, r0, r6, lsl #15
    19d0:	06be0324 	ldrteq	r0, [lr], r4, lsr #6
    19d4:	03250000 	teqeq	r5, #0
    19d8:	000005ad 	andeq	r0, r0, sp, lsr #11
    19dc:	07c40326 	strbeq	r0, [r4, r6, lsr #6]
    19e0:	03270000 	teqeq	r7, #0
    19e4:	000004b5 			; <UNDEFINED> instruction: 0x000004b5
    19e8:	07dc0328 	ldrbeq	r0, [ip, r8, lsr #6]
    19ec:	03290000 	teqeq	r9, #0
    19f0:	00000636 	andeq	r0, r0, r6, lsr r6
    19f4:	a304002a 	movwge	r0, #16426	; 0x402a
    19f8:	03000005 	movweq	r0, #5
    19fc:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    1a00:	01050000 	mrseq	r0, (UNDEF: 5)
    1a04:	00006d06 	andeq	r6, r0, r6, lsl #26
    1a08:	026b0600 	rsbeq	r0, fp, #0, 12
    1a0c:	2a040000 	bcs	101a14 <__RW_SIZE__+0x101494>
    1a10:	00000182 	andeq	r0, r0, r2, lsl #3
    1a14:	6b080105 	blvs	201e30 <__RW_SIZE__+0x2018b0>
    1a18:	05000000 	streq	r0, [r0, #-0]
    1a1c:	015c0502 	cmpeq	ip, r2, lsl #10
    1a20:	c8060000 	stmdagt	r6, {}	; <UNPREDICTABLE>
    1a24:	04000002 	streq	r0, [r0], #-2
    1a28:	00019b36 	andeq	r9, r1, r6, lsr fp
    1a2c:	07020500 	streq	r0, [r2, -r0, lsl #10]
    1a30:	00000043 	andeq	r0, r0, r3, asr #32
    1a34:	05050405 	streq	r0, [r5, #-1029]	; 0xfffffbfb
    1a38:	06000000 	streq	r0, [r0], -r0
    1a3c:	000001a7 	andeq	r0, r0, r7, lsr #3
    1a40:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    1a44:	04050000 	streq	r0, [r5], #-0
    1a48:	0000a007 	andeq	sl, r0, r7
    1a4c:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	9b070805 	blls	1c3a70 <__RW_SIZE__+0x1c34f0>
    1a58:	07000000 	streq	r0, [r0, -r0]
    1a5c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1a60:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    1a64:	0000a507 	andeq	sl, r0, r7, lsl #10
    1a68:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    1a6c:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    1a70:	14090000 	strne	r0, [r9], #-0
    1a74:	02000005 	andeq	r0, r0, #5
    1a78:	00029c86 	andeq	r9, r2, r6, lsl #25
    1a7c:	7f090000 	svcvc	0x00090000
    1a80:	02000003 	andeq	r0, r0, #3
    1a84:	0002a187 	andeq	sl, r2, r7, lsl #3
    1a88:	81092000 	mrshi	r2, (UNDEF: 9)
    1a8c:	02000007 	andeq	r0, r0, #7
    1a90:	0002b188 	andeq	fp, r2, r8, lsl #3
    1a94:	27098000 	strcs	r8, [r9, -r0]
    1a98:	02000005 	andeq	r0, r0, #5
    1a9c:	0002a189 	andeq	sl, r2, r9, lsl #3
    1aa0:	b30aa000 	movwlt	sl, #40960	; 0xa000
    1aa4:	02000007 	andeq	r0, r0, #7
    1aa8:	0002b68a 	andeq	fp, r2, sl, lsl #13
    1aac:	0a010000 	beq	41ab4 <__RW_SIZE__+0x41534>
    1ab0:	0000038f 	andeq	r0, r0, pc, lsl #7
    1ab4:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    1ab8:	01200000 	teqeq	r0, r0
    1abc:	0006710a 	andeq	r7, r6, sl, lsl #2
    1ac0:	bb8c0200 	bllt	fe3022c8 <MSP_BASE+0xde2fd2c8>
    1ac4:	80000002 	andhi	r0, r0, r2
    1ac8:	03990a01 	orrseq	r0, r9, #4096	; 0x1000
    1acc:	8d020000 	stchi	0, cr0, [r2, #-0]
    1ad0:	000002a1 	andeq	r0, r0, r1, lsr #5
    1ad4:	900a01a0 	andls	r0, sl, r0, lsr #3
    1ad8:	02000007 	andeq	r0, r0, #7
    1adc:	0002c08e 	andeq	ip, r2, lr, lsl #1
    1ae0:	0a020000 	beq	81ae8 <__RW_SIZE__+0x81568>
    1ae4:	000003a3 	andeq	r0, r0, r3, lsr #7
    1ae8:	02c58f02 	sbceq	r8, r5, #2, 30
    1aec:	02200000 	eoreq	r0, r0, #0
    1af0:	0050490b 	subseq	r4, r0, fp, lsl #18
    1af4:	02e59002 	rsceq	r9, r5, #2
    1af8:	03000000 	movweq	r0, #0
    1afc:	0003ad0a 	andeq	sl, r3, sl, lsl #26
    1b00:	ea910200 	b	fe442308 <MSP_BASE+0xde43d308>
    1b04:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    1b08:	06a30a03 	strteq	r0, [r3], r3, lsl #20
    1b0c:	92020000 	andls	r0, r2, #0
    1b10:	000002fb 	strdeq	r0, [r0], -fp
    1b14:	0c000e00 	stceq	14, cr0, [r0], {-0}
    1b18:	000001a9 	andeq	r0, r0, r9, lsr #3
    1b1c:	00000295 	muleq	r0, r5, r2
    1b20:	0002950d 	andeq	r9, r2, sp, lsl #10
    1b24:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    1b28:	01480704 	cmpeq	r8, r4, lsl #14
    1b2c:	850e0000 	strhi	r0, [lr, #-0]
    1b30:	0c000002 	stceq	0, cr0, [r0], {2}
    1b34:	000001a9 	andeq	r0, r0, r9, lsr #3
    1b38:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    1b3c:	0002950d 	andeq	r9, r2, sp, lsl #10
    1b40:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    1b44:	00000285 	andeq	r0, r0, r5, lsl #5
    1b48:	0002850e 	andeq	r8, r2, lr, lsl #10
    1b4c:	02850e00 	addeq	r0, r5, #0, 28
    1b50:	850e0000 	strhi	r0, [lr, #-0]
    1b54:	0c000002 	stceq	0, cr0, [r0], {2}
    1b58:	000001a9 	andeq	r0, r0, r9, lsr #3
    1b5c:	000002d5 	ldrdeq	r0, [r0], -r5
    1b60:	0002950d 	andeq	r9, r2, sp, lsl #10
    1b64:	0c003700 	stceq	7, cr3, [r0], {-0}
    1b68:	00000177 	andeq	r0, r0, r7, ror r1
    1b6c:	000002e5 	andeq	r0, r0, r5, ror #5
    1b70:	0002950d 	andeq	r9, r2, sp, lsl #10
    1b74:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    1b78:	000002d5 	ldrdeq	r0, [r0], -r5
    1b7c:	0001a90c 	andeq	sl, r1, ip, lsl #18
    1b80:	0002fb00 	andeq	pc, r2, r0, lsl #22
    1b84:	02950f00 	addseq	r0, r5, #0, 30
    1b88:	02830000 	addeq	r0, r3, #0
    1b8c:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    1b90:	fb060000 	blx	181b9a <__RW_SIZE__+0x18161a>
    1b94:	02000006 	andeq	r0, r0, #6
    1b98:	0001d793 	muleq	r1, r3, r7
    1b9c:	02741000 	rsbseq	r1, r4, #0
    1ba0:	0003f89b 	muleq	r3, fp, r8
    1ba4:	08920900 	ldmeq	r2, {r8, fp}
    1ba8:	9d020000 	stcls	0, cr0, [r2, #-0]
    1bac:	000003f8 	strdeq	r0, [r0], -r8
    1bb0:	08780900 	ldmdaeq	r8!, {r8, fp}^
    1bb4:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
    1bb8:	000002fb 	strdeq	r0, [r0], -fp
    1bbc:	08550904 	ldmdaeq	r5, {r2, r8, fp}^
    1bc0:	9f020000 	svcls	0x00020000
    1bc4:	000002fb 	strdeq	r0, [r0], -fp
    1bc8:	087d0908 	ldmdaeq	sp!, {r3, r8, fp}^
    1bcc:	a0020000 	andge	r0, r2, r0
    1bd0:	000002fb 	strdeq	r0, [r0], -fp
    1bd4:	4353110c 	cmpmi	r3, #12, 2
    1bd8:	a1020052 	qaddge	r0, r2, r2
    1bdc:	000002fb 	strdeq	r0, [r0], -fp
    1be0:	43431110 	movtmi	r1, #12560	; 0x3110
    1be4:	a2020052 	andge	r0, r2, #82	; 0x52
    1be8:	000002fb 	strdeq	r0, [r0], -fp
    1bec:	48531114 	ldmdami	r3, {r2, r4, r8, ip}^
    1bf0:	a3020050 	movwge	r0, #8272	; 0x2050
    1bf4:	0000040d 	andeq	r0, r0, sp, lsl #8
    1bf8:	082d0918 	stmdaeq	sp!, {r3, r4, r8, fp}
    1bfc:	a4020000 	strge	r0, [r2], #-0
    1c00:	000002fb 	strdeq	r0, [r0], -fp
    1c04:	08330924 	ldmdaeq	r3!, {r2, r5, r8, fp}
    1c08:	a5020000 	strge	r0, [r2, #-0]
    1c0c:	000002fb 	strdeq	r0, [r0], -fp
    1c10:	085a0928 	ldmdaeq	sl, {r3, r5, r8, fp}^
    1c14:	a6020000 	strge	r0, [r2], -r0
    1c18:	000002fb 	strdeq	r0, [r0], -fp
    1c1c:	0873092c 	ldmdaeq	r3!, {r2, r3, r5, r8, fp}^
    1c20:	a7020000 	strge	r0, [r2, -r0]
    1c24:	000002fb 	strdeq	r0, [r0], -fp
    1c28:	08ac0930 	stmiaeq	ip!, {r4, r5, r8, fp}
    1c2c:	a8020000 	stmdage	r2, {}	; <UNPREDICTABLE>
    1c30:	000002fb 	strdeq	r0, [r0], -fp
    1c34:	08880934 	stmeq	r8, {r2, r4, r5, r8, fp}
    1c38:	a9020000 	stmdbge	r2, {}	; <UNPREDICTABLE>
    1c3c:	000002fb 	strdeq	r0, [r0], -fp
    1c40:	08e20938 	stmiaeq	r2!, {r3, r4, r5, r8, fp}^
    1c44:	aa020000 	bge	81c4c <__RW_SIZE__+0x816cc>
    1c48:	000002fb 	strdeq	r0, [r0], -fp
    1c4c:	4650113c 			; <UNDEFINED> instruction: 0x4650113c
    1c50:	ab020052 	blge	81da0 <__RW_SIZE__+0x81820>
    1c54:	00000422 	andeq	r0, r0, r2, lsr #8
    1c58:	46441140 	strbmi	r1, [r4], -r0, asr #2
    1c5c:	ac020052 	stcge	0, cr0, [r2], {82}	; 0x52
    1c60:	000003f8 	strdeq	r0, [r0], -r8
    1c64:	44411148 	strbmi	r1, [r1], #-328	; 0xfffffeb8
    1c68:	ad020052 	stcge	0, cr0, [r2, #-328]	; 0xfffffeb8
    1c6c:	000003f8 	strdeq	r0, [r0], -r8
    1c70:	0828094c 	stmdaeq	r8!, {r2, r3, r6, r8, fp}
    1c74:	ae020000 	cdpge	0, 0, cr0, cr2, cr0, {0}
    1c78:	0000043c 	andeq	r0, r0, ip, lsr r4
    1c7c:	08830950 	stmeq	r3, {r4, r6, r8, fp}
    1c80:	af020000 	svcge	0x00020000
    1c84:	00000456 	andeq	r0, r0, r6, asr r4
    1c88:	fb120060 	blx	481e12 <__RW_SIZE__+0x481892>
    1c8c:	0c000002 	stceq	0, cr0, [r0], {2}
    1c90:	00000177 	andeq	r0, r0, r7, ror r1
    1c94:	0000040d 	andeq	r0, r0, sp, lsl #8
    1c98:	0002950d 	andeq	r9, r2, sp, lsl #10
    1c9c:	0e000b00 	vmlaeq.f64	d0, d0, d0
    1ca0:	000003fd 	strdeq	r0, [r0], -sp
    1ca4:	0001a90c 	andeq	sl, r1, ip, lsl #18
    1ca8:	00042200 	andeq	r2, r4, r0, lsl #4
    1cac:	02950d00 	addseq	r0, r5, #0, 26
    1cb0:	00010000 	andeq	r0, r1, r0
    1cb4:	00042712 	andeq	r2, r4, r2, lsl r7
    1cb8:	04120e00 	ldreq	r0, [r2], #-3584	; 0xfffff200
    1cbc:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    1cc0:	3c000001 	stccc	0, cr0, [r0], {1}
    1cc4:	0d000004 	stceq	0, cr0, [r0, #-16]
    1cc8:	00000295 	muleq	r0, r5, r2
    1ccc:	41120003 	tstmi	r2, r3
    1cd0:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    1cd4:	0000042c 	andeq	r0, r0, ip, lsr #8
    1cd8:	0001a90c 	andeq	sl, r1, ip, lsl #18
    1cdc:	00045600 	andeq	r5, r4, r0, lsl #12
    1ce0:	02950d00 	addseq	r0, r5, #0, 26
    1ce4:	00040000 	andeq	r0, r4, r0
    1ce8:	00045b12 	andeq	r5, r4, r2, lsl fp
    1cec:	04460e00 	strbeq	r0, [r6], #-3584	; 0xfffff200
    1cf0:	5f060000 	svcpl	0x00060000
    1cf4:	02000008 	andeq	r0, r0, #8
    1cf8:	00030bb0 			; <UNDEFINED> instruction: 0x00030bb0
    1cfc:	01900e00 	orrseq	r0, r0, r0, lsl #28
    1d00:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
    1d04:	c7037703 	strgt	r7, [r3, -r3, lsl #14]
    1d08:	14000004 	strne	r0, [r0], #-4
    1d0c:	00524d49 	subseq	r4, r2, r9, asr #26
    1d10:	fb037903 	blx	e0126 <__RW_SIZE__+0xdfba6>
    1d14:	00000002 	andeq	r0, r0, r2
    1d18:	524d4514 	subpl	r4, sp, #20, 10	; 0x5000000
    1d1c:	037a0300 	cmneq	sl, #0, 6
    1d20:	000002fb 	strdeq	r0, [r0], -fp
    1d24:	06eb1504 	strbteq	r1, [fp], r4, lsl #10
    1d28:	7b030000 	blvc	c1d30 <__RW_SIZE__+0xc17b0>
    1d2c:	0002fb03 	andeq	pc, r2, r3, lsl #22
    1d30:	41150800 	tstmi	r5, r0, lsl #16
    1d34:	03000007 	movweq	r0, #7
    1d38:	02fb037c 	rscseq	r0, fp, #124, 6	; 0xf0000001
    1d3c:	150c0000 	strne	r0, [ip, #-0]
    1d40:	00000731 	andeq	r0, r0, r1, lsr r7
    1d44:	fb037d03 	blx	e115a <__RW_SIZE__+0xe0bda>
    1d48:	10000002 	andne	r0, r0, r2
    1d4c:	00525014 	subseq	r5, r2, r4, lsl r0
    1d50:	fb037e03 	blx	e1566 <__RW_SIZE__+0xe0fe6>
    1d54:	14000002 	strne	r0, [r0], #-2
    1d58:	06b10400 	ldrteq	r0, [r1], r0, lsl #8
    1d5c:	7f030000 	svcvc	0x00030000
    1d60:	00047003 	andeq	r7, r4, r3
    1d64:	03501300 	cmpeq	r0, #0, 6
    1d68:	06e404a2 	strbteq	r0, [r4], r2, lsr #9
    1d6c:	43140000 	tstmi	r4, #0
    1d70:	03003152 	movweq	r3, #338	; 0x152
    1d74:	046b04a4 	strbteq	r0, [fp], #-1188	; 0xfffffb5c
    1d78:	15000000 	strne	r0, [r0, #-0]
    1d7c:	0000037f 	andeq	r0, r0, pc, ror r3
    1d80:	9004a503 	andls	sl, r4, r3, lsl #10
    1d84:	02000001 	andeq	r0, r0, #1
    1d88:	32524314 	subscc	r4, r2, #20, 6	; 0x50000000
    1d8c:	04a60300 	strteq	r0, [r6], #768	; 0x300
    1d90:	0000046b 	andeq	r0, r0, fp, ror #8
    1d94:	03391504 	teqeq	r9, #4, 10	; 0x1000000
    1d98:	a7030000 	strge	r0, [r3, -r0]
    1d9c:	00019004 	andeq	r9, r1, r4
    1da0:	c1150600 	tstgt	r5, r0, lsl #12
    1da4:	0300000c 	movweq	r0, #12
    1da8:	046b04a8 	strbteq	r0, [fp], #-1192	; 0xfffffb58
    1dac:	15080000 	strne	r0, [r8, #-0]
    1db0:	0000038f 	andeq	r0, r0, pc, lsl #7
    1db4:	9004a903 	andls	sl, r4, r3, lsl #18
    1db8:	0a000001 	beq	1dc4 <__RW_SIZE__+0x1844>
    1dbc:	00093115 	andeq	r3, r9, r5, lsl r1
    1dc0:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    1dc4:	0000046b 	andeq	r0, r0, fp, ror #8
    1dc8:	0399150c 	orrseq	r1, r9, #12, 10	; 0x3000000
    1dcc:	ab030000 	blge	c1dd4 <__RW_SIZE__+0xc1854>
    1dd0:	00019004 	andeq	r9, r1, r4
    1dd4:	53140e00 	tstpl	r4, #0, 28
    1dd8:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    1ddc:	00046b04 	andeq	r6, r4, r4, lsl #22
    1de0:	a3151000 	tstge	r5, #0
    1de4:	03000003 	movweq	r0, #3
    1de8:	019004ad 	orrseq	r0, r0, sp, lsr #9
    1dec:	14120000 	ldrne	r0, [r2], #-0
    1df0:	00524745 	subseq	r4, r2, r5, asr #14
    1df4:	6b04ae03 	blvs	12d608 <__RW_SIZE__+0x12d088>
    1df8:	14000004 	strne	r0, [r0], #-4
    1dfc:	0003ad15 	andeq	sl, r3, r5, lsl sp
    1e00:	04af0300 	strteq	r0, [pc], #768	; 1e08 <__RW_SIZE__+0x1888>
    1e04:	00000190 	muleq	r0, r0, r1
    1e08:	09d71516 	ldmibeq	r7, {r1, r2, r4, r8, sl, ip}^
    1e0c:	b0030000 	andlt	r0, r3, r0
    1e10:	00046b04 	andeq	r6, r4, r4, lsl #22
    1e14:	b7151800 	ldrlt	r1, [r5, -r0, lsl #16]
    1e18:	03000003 	movweq	r0, #3
    1e1c:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    1e20:	151a0000 	ldrne	r0, [sl, #-0]
    1e24:	000009dd 	ldrdeq	r0, [r0], -sp
    1e28:	6b04b203 	blvs	12e63c <__RW_SIZE__+0x12e0bc>
    1e2c:	1c000004 	stcne	0, cr0, [r0], {4}
    1e30:	0003c115 	andeq	ip, r3, r5, lsl r1
    1e34:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    1e38:	00000190 	muleq	r0, r0, r1
    1e3c:	0a9b151e 	beq	fe6c72bc <MSP_BASE+0xde6c22bc>
    1e40:	b4030000 	strlt	r0, [r3], #-0
    1e44:	00046b04 	andeq	r6, r4, r4, lsl #22
    1e48:	4a152000 	bmi	549e50 <__RW_SIZE__+0x5498d0>
    1e4c:	03000003 	movweq	r0, #3
    1e50:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    1e54:	14220000 	strtne	r0, [r2], #-0
    1e58:	00544e43 	subseq	r4, r4, r3, asr #28
    1e5c:	6b04b603 	blvs	12f670 <__RW_SIZE__+0x12f0f0>
    1e60:	24000004 	strcs	r0, [r0], #-4
    1e64:	000c1b15 	andeq	r1, ip, r5, lsl fp
    1e68:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    1e6c:	00000190 	muleq	r0, r0, r1
    1e70:	53501426 	cmppl	r0, #637534208	; 0x26000000
    1e74:	b8030043 	stmdalt	r3, {r0, r1, r6}
    1e78:	00046b04 	andeq	r6, r4, r4, lsl #22
    1e7c:	18152800 	ldmdane	r5, {fp, sp}
    1e80:	0300000a 	movweq	r0, #10
    1e84:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    1e88:	142a0000 	strtne	r0, [sl], #-0
    1e8c:	00525241 	subseq	r5, r2, r1, asr #4
    1e90:	6b04ba03 	blvs	1306a4 <__RW_SIZE__+0x130124>
    1e94:	2c000004 	stccs	0, cr0, [r0], {4}
    1e98:	000a2315 	andeq	r2, sl, r5, lsl r3
    1e9c:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    1ea0:	00000190 	muleq	r0, r0, r1
    1ea4:	4352142e 	cmpmi	r2, #771751936	; 0x2e000000
    1ea8:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    1eac:	00046b04 	andeq	r6, r4, r4, lsl #22
    1eb0:	2e153000 	cdpcs	0, 1, cr3, cr5, cr0, {0}
    1eb4:	0300000a 	movweq	r0, #10
    1eb8:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    1ebc:	15320000 	ldrne	r0, [r2, #-0]!
    1ec0:	00000d2f 	andeq	r0, r0, pc, lsr #26
    1ec4:	6b04be03 	blvs	1316d8 <__RW_SIZE__+0x131158>
    1ec8:	34000004 	strcc	r0, [r0], #-4
    1ecc:	000a3915 	andeq	r3, sl, r5, lsl r9
    1ed0:	04bf0300 	ldrteq	r0, [pc], #768	; 1ed8 <__RW_SIZE__+0x1958>
    1ed4:	00000190 	muleq	r0, r0, r1
    1ed8:	09ac1536 	stmibeq	ip!, {r1, r2, r4, r5, r8, sl, ip}
    1edc:	c0030000 	andgt	r0, r3, r0
    1ee0:	00046b04 	andeq	r6, r4, r4, lsl #22
    1ee4:	44153800 	ldrmi	r3, [r5], #-2048	; 0xfffff800
    1ee8:	0300000a 	movweq	r0, #10
    1eec:	019004c1 	orrseq	r0, r0, r1, asr #9
    1ef0:	153a0000 	ldrne	r0, [sl, #-0]!
    1ef4:	00000d34 	andeq	r0, r0, r4, lsr sp
    1ef8:	6b04c203 	blvs	13270c <__RW_SIZE__+0x13218c>
    1efc:	3c000004 	stccc	0, cr0, [r0], {4}
    1f00:	000a4f15 	andeq	r4, sl, r5, lsl pc
    1f04:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    1f08:	00000190 	muleq	r0, r0, r1
    1f0c:	0d39153e 	cfldr32eq	mvfx1, [r9, #-248]!	; 0xffffff08
    1f10:	c4030000 	strgt	r0, [r3], #-0
    1f14:	00046b04 	andeq	r6, r4, r4, lsl #22
    1f18:	3e154000 	cdpcc	0, 1, cr4, cr5, cr0, {0}
    1f1c:	0300000d 	movweq	r0, #13
    1f20:	019004c5 	orrseq	r0, r0, r5, asr #9
    1f24:	15420000 	strbne	r0, [r2, #-0]
    1f28:	00000b17 	andeq	r0, r0, r7, lsl fp
    1f2c:	6b04c603 	blvs	133740 <__RW_SIZE__+0x1331c0>
    1f30:	44000004 	strmi	r0, [r0], #-4
    1f34:	000a6715 	andeq	r6, sl, r5, lsl r7
    1f38:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    1f3c:	00000190 	muleq	r0, r0, r1
    1f40:	43441446 	movtmi	r1, #17478	; 0x4446
    1f44:	c8030052 	stmdagt	r3, {r1, r4, r6}
    1f48:	00046b04 	andeq	r6, r4, r4, lsl #22
    1f4c:	72154800 	andsvc	r4, r5, #0, 16
    1f50:	0300000a 	movweq	r0, #10
    1f54:	019004c9 	orrseq	r0, r0, r9, asr #9
    1f58:	154a0000 	strbne	r0, [sl, #-0]
    1f5c:	00000cea 	andeq	r0, r0, sl, ror #25
    1f60:	6b04ca03 	blvs	134774 <__RW_SIZE__+0x1341f4>
    1f64:	4c000004 	stcmi	0, cr0, [r0], {4}
    1f68:	000a7d15 	andeq	r7, sl, r5, lsl sp
    1f6c:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    1f70:	00000190 	muleq	r0, r0, r1
    1f74:	8104004e 	tsthi	r4, lr, asr #32
    1f78:	03000009 	movweq	r0, #9
    1f7c:	04d304cc 	ldrbeq	r0, [r3], #1228	; 0x4cc
    1f80:	1c130000 	ldcne	0, cr0, [r3], {-0}
    1f84:	ae04d203 	cdpge	2, 0, cr13, cr4, cr3, {0}
    1f88:	14000007 	strne	r0, [r0], #-7
    1f8c:	03005253 	movweq	r5, #595	; 0x253
    1f90:	046b04d4 	strbteq	r0, [fp], #-1236	; 0xfffffb2c
    1f94:	15000000 	strne	r0, [r0, #-0]
    1f98:	0000037f 	andeq	r0, r0, pc, ror r3
    1f9c:	9004d503 	andls	sp, r4, r3, lsl #10
    1fa0:	02000001 	andeq	r0, r0, #1
    1fa4:	00524414 	subseq	r4, r2, r4, lsl r4
    1fa8:	6b04d603 	blvs	1377bc <__RW_SIZE__+0x13723c>
    1fac:	04000004 	streq	r0, [r0], #-4
    1fb0:	00033915 	andeq	r3, r3, r5, lsl r9
    1fb4:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    1fb8:	00000190 	muleq	r0, r0, r1
    1fbc:	52421406 	subpl	r1, r2, #100663296	; 0x6000000
    1fc0:	d8030052 	stmdale	r3, {r1, r4, r6}
    1fc4:	00046b04 	andeq	r6, r4, r4, lsl #22
    1fc8:	8f150800 	svchi	0x00150800
    1fcc:	03000003 	movweq	r0, #3
    1fd0:	019004d9 			; <UNDEFINED> instruction: 0x019004d9
    1fd4:	140a0000 	strne	r0, [sl], #-0
    1fd8:	00315243 	eorseq	r5, r1, r3, asr #4
    1fdc:	6b04da03 	blvs	1387f0 <__RW_SIZE__+0x138270>
    1fe0:	0c000004 	stceq	0, cr0, [r0], {4}
    1fe4:	00039915 	andeq	r9, r3, r5, lsl r9
    1fe8:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    1fec:	00000190 	muleq	r0, r0, r1
    1ff0:	5243140e 	subpl	r1, r3, #234881024	; 0xe000000
    1ff4:	dc030032 	stcle	0, cr0, [r3], {50}	; 0x32
    1ff8:	00046b04 	andeq	r6, r4, r4, lsl #22
    1ffc:	a3151000 	tstge	r5, #0
    2000:	03000003 	movweq	r0, #3
    2004:	019004dd 			; <UNDEFINED> instruction: 0x019004dd
    2008:	14120000 	ldrne	r0, [r2], #-0
    200c:	00335243 	eorseq	r5, r3, r3, asr #4
    2010:	6b04de03 	blvs	139824 <__RW_SIZE__+0x1392a4>
    2014:	14000004 	strne	r0, [r0], #-4
    2018:	0003ad15 	andeq	sl, r3, r5, lsl sp
    201c:	04df0300 	ldrbeq	r0, [pc], #768	; 2024 <__RW_SIZE__+0x1aa4>
    2020:	00000190 	muleq	r0, r0, r1
    2024:	09f31516 	ldmibeq	r3!, {r1, r2, r4, r8, sl, ip}^
    2028:	e0030000 	and	r0, r3, r0
    202c:	00046b04 	andeq	r6, r4, r4, lsl #22
    2030:	b7151800 	ldrlt	r1, [r5, -r0, lsl #16]
    2034:	03000003 	movweq	r0, #3
    2038:	019004e1 	orrseq	r0, r0, r1, ror #9
    203c:	001a0000 	andseq	r0, sl, r0
    2040:	000b5504 	andeq	r5, fp, r4, lsl #10
    2044:	04e20300 	strbteq	r0, [r2], #768	; 0x300
    2048:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    204c:	07c00416 	bfieq	r0, r6, (invalid: 8:0)
    2050:	01050000 	mrseq	r0, (UNDEF: 5)
    2054:	00007408 	andeq	r7, r0, r8, lsl #8
    2058:	cd041600 	stcgt	6, cr1, [r4, #-0]
    205c:	12000007 	andne	r0, r0, #7
    2060:	000007c0 	andeq	r0, r0, r0, asr #15
    2064:	00060417 	andeq	r0, r6, r7, lsl r4
    2068:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    206c:	0007ec03 	andeq	lr, r7, r3, lsl #24
    2070:	04bf1800 	ldrteq	r1, [pc], #2048	; 2078 <__RW_SIZE__+0x1af8>
    2074:	13020000 	movwne	r0, #8192	; 0x2000
    2078:	00016406 	andeq	r6, r1, r6, lsl #8
    207c:	76190000 	ldrvc	r0, [r9], -r0
    2080:	0100000c 	tsteq	r0, ip
    2084:	00382c25 	eorseq	r2, r8, r5, lsr #24
    2088:	00003808 	andeq	r3, r0, r8, lsl #16
    208c:	4b9c0100 	blmi	fe702494 <MSP_BASE+0xde6fd494>
    2090:	1a000008 	bne	20b8 <__RW_SIZE__+0x1b38>
    2094:	00000dfe 	strdeq	r0, [r0], -lr
    2098:	07c72501 	strbeq	r2, [r7, r1, lsl #10]
    209c:	04fa0000 	ldrbteq	r0, [sl], #0
    20a0:	731b0000 	tstvc	fp, #0
    20a4:	25010070 	strcs	r0, [r1, #-112]	; 0xffffff90
    20a8:	0000084b 	andeq	r0, r0, fp, asr #16
    20ac:	00000526 	andeq	r0, r0, r6, lsr #10
    20b0:	0100691c 	tsteq	r0, ip, lsl r9
    20b4:	0001c927 	andeq	ip, r1, r7, lsr #18
    20b8:	00055200 	andeq	r5, r5, r0, lsl #4
    20bc:	38561d00 	ldmdacc	r6, {r8, sl, fp, ip}^
    20c0:	12740800 	rsbsne	r0, r4, #0, 16
    20c4:	011e0000 	tsteq	lr, r0
    20c8:	7f740252 	svcvc	0x00740252
    20cc:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    20d0:	011e0076 	tsteq	lr, r6, ror r0
    20d4:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
    20d8:	000800a5 	andeq	r0, r8, r5, lsr #1
    20dc:	d0041600 	andle	r1, r4, r0, lsl #12
    20e0:	1f000001 	svcne	0x00000001
    20e4:	00000cb5 			; <UNDEFINED> instruction: 0x00000cb5
    20e8:	38641c01 	stmdacc	r4!, {r0, sl, fp, ip}^
    20ec:	00320800 	eorseq	r0, r2, r0, lsl #16
    20f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    20f4:	00000891 	muleq	r0, r1, r8
    20f8:	00388020 	eorseq	r8, r8, r0, lsr #32
    20fc:	00127408 	andseq	r7, r2, r8, lsl #8
    2100:	00087d00 	andeq	r7, r8, r0, lsl #26
    2104:	50011e00 	andpl	r1, r1, r0, lsl #28
    2108:	a5280305 	strge	r0, [r8, #-773]!	; 0xfffffcfb
    210c:	1d000800 	stcne	8, cr0, [r0, #-0]
    2110:	08003894 	stmdaeq	r0, {r2, r4, r7, fp, ip, sp}
    2114:	00001274 	andeq	r1, r0, r4, ror r2
    2118:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    211c:	00a54003 	adceq	r4, r5, r3
    2120:	1f000008 	svcne	0x00000008
    2124:	00000925 	andeq	r0, r0, r5, lsr #18
    2128:	38984801 	ldmcc	r8, {r0, fp, lr}
    212c:	00100800 	andseq	r0, r0, r0, lsl #16
    2130:	9c010000 	stcls	0, cr0, [r1], {-0}
    2134:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
    2138:	0038a61d 	eorseq	sl, r8, sp, lsl r6
    213c:	00127408 	andseq	r7, r2, r8, lsl #8
    2140:	50011e00 	andpl	r1, r1, r0, lsl #28
    2144:	a5540305 	ldrbge	r0, [r4, #-773]	; 0xfffffcfb
    2148:	00000800 	andeq	r0, r0, r0, lsl #16
    214c:	00099f21 	andeq	r9, r9, r1, lsr #30
    2150:	012f0100 	teqeq	pc, r0, lsl #2
    2154:	000008e7 	andeq	r0, r0, r7, ror #17
    2158:	70736d22 	rsbsvc	r6, r3, r2, lsr #26
    215c:	4b2f0100 	blmi	bc2564 <__RW_SIZE__+0xbc1fe4>
    2160:	22000008 	andcs	r0, r0, #8
    2164:	0100726c 	tsteq	r0, ip, ror #4
    2168:	0001d02f 	andeq	sp, r1, pc, lsr #32
    216c:	73702200 	cmnvc	r0, #0, 4
    2170:	2f010070 	svccs	0x00010070
    2174:	0000084b 	andeq	r0, r0, fp, asr #16
    2178:	0b431f00 	bleq	10c9d80 <__RW_SIZE__+0x10c9800>
    217c:	55010000 	strpl	r0, [r1, #-0]
    2180:	080038a8 	stmdaeq	r0, {r3, r5, r7, fp, ip, sp}
    2184:	0000012a 	andeq	r0, r0, sl, lsr #2
    2188:	0ad49c01 	beq	ff529194 <MSP_BASE+0xdf524194>
    218c:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    2190:	01007073 	tsteq	r0, r3, ror r0
    2194:	00084b55 	andeq	r4, r8, r5, asr fp
    2198:	00059f00 	andeq	r9, r5, r0, lsl #30
    219c:	726c1b00 	rsbvc	r1, ip, #0, 22
    21a0:	d0550100 	subsle	r0, r5, r0, lsl #2
    21a4:	d6000001 	strle	r0, [r0], -r1
    21a8:	1b000005 	blne	21c4 <__RW_SIZE__+0x1c44>
    21ac:	00707370 	rsbseq	r7, r0, r0, ror r3
    21b0:	084b5501 	stmdaeq	fp, {r0, r8, sl, ip, lr}^
    21b4:	05f40000 	ldrbeq	r0, [r4, #0]!
    21b8:	ba230000 	blt	8c21c0 <__RW_SIZE__+0x8c1c40>
    21bc:	bc000008 	stclt	0, cr0, [r0], {8}
    21c0:	68080038 	stmdavs	r8, {r3, r4, r5}
    21c4:	01000000 	mrseq	r0, (UNDEF: 0)
    21c8:	000a4d59 	andeq	r4, sl, r9, asr sp
    21cc:	08db2400 	ldmeq	fp, {sl, sp}^
    21d0:	56010000 	strpl	r0, [r1], -r0
    21d4:	0008d124 	andeq	sp, r8, r4, lsr #2
    21d8:	25550100 	ldrbcs	r0, [r5, #-256]	; 0xffffff00
    21dc:	000008c6 	andeq	r0, r0, r6, asr #17
    21e0:	00000612 	andeq	r0, r0, r2, lsl r6
    21e4:	0038ca20 	eorseq	ip, r8, r0, lsr #20
    21e8:	00127408 	andseq	r7, r2, r8, lsl #8
    21ec:	00096f00 	andeq	r6, r9, r0, lsl #30
    21f0:	51011e00 	tstpl	r1, r0, lsl #28
    21f4:	1e007502 	cfsh32ne	mvfx7, mvfx0, #2
    21f8:	03055001 	movweq	r5, #20481	; 0x5001
    21fc:	0800a56c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, sp, pc}
    2200:	38d82000 	ldmcc	r8, {sp}^
    2204:	12740800 	rsbsne	r0, r4, #0, 16
    2208:	098c0000 	stmibeq	ip, {}	; <UNPREDICTABLE>
    220c:	011e0000 	tsteq	lr, r0
    2210:	00740251 	rsbseq	r0, r4, r1, asr r2
    2214:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2218:	00a58403 	adceq	r8, r5, r3, lsl #8
    221c:	e6200008 	strt	r0, [r0], -r8
    2220:	74080038 	strvc	r0, [r8], #-56	; 0xffffffc8
    2224:	a9000012 	stmdbge	r0, {r1, r4}
    2228:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    222c:	76025101 	strvc	r5, [r2], -r1, lsl #2
    2230:	50011e00 	andpl	r1, r1, r0, lsl #28
    2234:	a5900305 	ldrge	r0, [r0, #773]	; 0x305
    2238:	20000800 	andcs	r0, r0, r0, lsl #16
    223c:	08003926 	stmdaeq	r0, {r1, r2, r5, r8, fp, ip, sp}
    2240:	00001274 	andeq	r1, r0, r4, ror r2
    2244:	000009c8 	andeq	r0, r0, r8, asr #19
    2248:	0451011e 	ldrbeq	r0, [r1], #-286	; 0xfffffee2
    224c:	1a3f0075 	bne	fc2428 <__RW_SIZE__+0xfc1ea8>
    2250:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2254:	00a62003 	adceq	r2, r6, r3
    2258:	3c200008 	stccc	0, cr0, [r0], #-32	; 0xffffffe0
    225c:	74080039 	strvc	r0, [r8], #-57	; 0xffffffc7
    2260:	df000012 	svcle	0x00000012
    2264:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    2268:	03055001 	movweq	r5, #20481	; 0x5001
    226c:	0800a64c 	stmdaeq	r0, {r2, r3, r6, r9, sl, sp, pc}
    2270:	394a2000 	stmdbcc	sl, {sp}^
    2274:	12740800 	rsbsne	r0, r4, #0, 16
    2278:	09f60000 	ldmibeq	r6!, {}^	; <UNPREDICTABLE>
    227c:	011e0000 	tsteq	lr, r0
    2280:	5c030550 	cfstr32pl	mvfx0, [r3], {80}	; 0x50
    2284:	000800a6 	andeq	r0, r8, r6, lsr #1
    2288:	0039a626 	eorseq	sl, r9, r6, lsr #12
    228c:	00127408 	andseq	r7, r2, r8, lsl #8
    2290:	39b42000 	ldmibcc	r4!, {sp}
    2294:	07ec0800 	strbeq	r0, [ip, r0, lsl #16]!
    2298:	0a1c0000 	beq	7022a0 <__RW_SIZE__+0x701d20>
    229c:	011e0000 	tsteq	lr, r0
    22a0:	00740251 	rsbseq	r0, r4, r1, asr r2
    22a4:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    22a8:	00a5c003 	adceq	ip, r5, r3
    22ac:	c2200008 	eorgt	r0, r0, #8
    22b0:	74080039 	strvc	r0, [r8], #-57	; 0xffffffc7
    22b4:	33000012 	movwcc	r0, #18
    22b8:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    22bc:	03055001 	movweq	r5, #20481	; 0x5001
    22c0:	0800a5f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl, sp, pc}
    22c4:	39d01d00 	ldmibcc	r0, {r8, sl, fp, ip}^
    22c8:	07ec0800 	strbeq	r0, [ip, r0, lsl #16]!
    22cc:	011e0000 	tsteq	lr, r0
    22d0:	00760251 	rsbseq	r0, r6, r1, asr r2
    22d4:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    22d8:	00a61c03 	adceq	r1, r6, r3, lsl #24
    22dc:	20000008 	andcs	r0, r0, r8
    22e0:	080038bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip, sp}
    22e4:	00001274 	andeq	r1, r0, r4, ror r2
    22e8:	00000a64 	andeq	r0, r0, r4, ror #20
    22ec:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    22f0:	00a55c03 	adceq	r5, r5, r3, lsl #24
    22f4:	5c200008 	stcpl	0, cr0, [r0], #-32	; 0xffffffe0
    22f8:	74080039 	strvc	r0, [r8], #-57	; 0xffffffc7
    22fc:	7b000012 	blvc	234c <__RW_SIZE__+0x1dcc>
    2300:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    2304:	03055001 	movweq	r5, #20481	; 0x5001
    2308:	0800a67c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, sp, pc}
    230c:	396a2000 	stmdbcc	sl!, {sp}^
    2310:	12740800 	rsbsne	r0, r4, #0, 16
    2314:	0a920000 	beq	fe48231c <MSP_BASE+0xde47d31c>
    2318:	011e0000 	tsteq	lr, r0
    231c:	90030550 	andls	r0, r3, r0, asr r5
    2320:	000800a6 	andeq	r0, r8, r6, lsr #1
    2324:	00397c20 	eorseq	r7, r9, r0, lsr #24
    2328:	00127408 	andseq	r7, r2, r8, lsl #8
    232c:	000aa900 	andeq	sl, sl, r0, lsl #18
    2330:	50011e00 	andpl	r1, r1, r0, lsl #28
    2334:	a6a00305 	strtge	r0, [r0], r5, lsl #6
    2338:	20000800 	andcs	r0, r0, r0, lsl #16
    233c:	0800398a 	stmdaeq	r0, {r1, r3, r7, r8, fp, ip, sp}
    2340:	00001274 	andeq	r1, r0, r4, ror r2
    2344:	00000ac0 	andeq	r0, r0, r0, asr #21
    2348:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    234c:	00a6b403 	adceq	fp, r6, r3, lsl #8
    2350:	981d0008 	ldmdals	sp, {r3}
    2354:	74080039 	strvc	r0, [r8], #-57	; 0xffffffc7
    2358:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    235c:	03055001 	movweq	r5, #20481	; 0x5001
    2360:	0800a6c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, sp, pc}
    2364:	311f0000 	tstcc	pc, r0
    2368:	0100000b 	tsteq	r0, fp
    236c:	0039d46b 	eorseq	sp, r9, fp, ror #8
    2370:	00001008 	andeq	r1, r0, r8
    2374:	299c0100 	ldmibcs	ip, {r8}
    2378:	1b00000b 	blne	23ac <__RW_SIZE__+0x1e2c>
    237c:	0070736d 	rsbseq	r7, r0, sp, ror #6
    2380:	084b6b01 	stmdaeq	fp, {r0, r8, r9, fp, sp, lr}^
    2384:	063e0000 	ldrteq	r0, [lr], -r0
    2388:	6c1b0000 	ldcvs	0, cr0, [fp], {-0}
    238c:	6b010072 	blvs	4255c <__RW_SIZE__+0x41fdc>
    2390:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2394:	0000065f 	andeq	r0, r0, pc, asr r6
    2398:	7073701b 	rsbsvc	r7, r3, fp, lsl r0
    239c:	4b6b0100 	blmi	1ac27a4 <__RW_SIZE__+0x1ac2224>
    23a0:	80000008 	andhi	r0, r0, r8
    23a4:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    23a8:	080039e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, fp, ip, sp}
    23ac:	00001274 	andeq	r1, r0, r4, ror r2
    23b0:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    23b4:	00a6e803 	adceq	lr, r6, r3, lsl #16
    23b8:	1f000008 	svcne	0x00000008
    23bc:	00000cc6 	andeq	r0, r0, r6, asr #25
    23c0:	39e47801 	stmibcc	r4!, {r0, fp, ip, sp, lr}^
    23c4:	00100800 	andseq	r0, r0, r0, lsl #16
    23c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    23cc:	00000b7e 	andeq	r0, r0, lr, ror fp
    23d0:	70736d1b 	rsbsvc	r6, r3, fp, lsl sp
    23d4:	4b780100 	blmi	1e027dc <__RW_SIZE__+0x1e0225c>
    23d8:	a1000008 	tstge	r0, r8
    23dc:	1b000006 	blne	23fc <__RW_SIZE__+0x1e7c>
    23e0:	0100726c 	tsteq	r0, ip, ror #4
    23e4:	0001d078 	andeq	sp, r1, r8, ror r0
    23e8:	0006c200 	andeq	ip, r6, r0, lsl #4
    23ec:	73701b00 	cmnvc	r0, #0, 22
    23f0:	78010070 	stmdavc	r1, {r4, r5, r6}
    23f4:	0000084b 	andeq	r0, r0, fp, asr #16
    23f8:	000006e3 	andeq	r0, r0, r3, ror #13
    23fc:	0039f21d 	eorseq	pc, r9, sp, lsl r2	; <UNPREDICTABLE>
    2400:	00127408 	andseq	r7, r2, r8, lsl #8
    2404:	50011e00 	andpl	r1, r1, r0, lsl #28
    2408:	a7040305 	strge	r0, [r4, -r5, lsl #6]
    240c:	00000800 	andeq	r0, r0, r0, lsl #16
    2410:	000a881f 	andeq	r8, sl, pc, lsl r8
    2414:	f4850100 	vst2.8	{d0[0],d1[0]}, [r5], r0
    2418:	10080039 	andne	r0, r8, r9, lsr r0
    241c:	01000000 	mrseq	r0, (UNDEF: 0)
    2420:	000bd39c 	muleq	fp, ip, r3
    2424:	736d1b00 	cmnvc	sp, #0, 22
    2428:	85010070 	strhi	r0, [r1, #-112]	; 0xffffff90
    242c:	0000084b 	andeq	r0, r0, fp, asr #16
    2430:	00000704 	andeq	r0, r0, r4, lsl #14
    2434:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    2438:	01d08501 	bicseq	r8, r0, r1, lsl #10
    243c:	07250000 	streq	r0, [r5, -r0]!
    2440:	701b0000 	andsvc	r0, fp, r0
    2444:	01007073 	tsteq	r0, r3, ror r0
    2448:	00084b85 	andeq	r4, r8, r5, lsl #23
    244c:	00074600 	andeq	r4, r7, r0, lsl #12
    2450:	3a021d00 	bcc	89858 <__RW_SIZE__+0x892d8>
    2454:	12740800 	rsbsne	r0, r4, #0, 16
    2458:	011e0000 	tsteq	lr, r0
    245c:	10030550 	andne	r0, r3, r0, asr r5
    2460:	000800a7 	andeq	r0, r8, r7, lsr #1
    2464:	0c6a1f00 	stcleq	15, cr1, [sl], #-0
    2468:	92010000 	andls	r0, r1, #0
    246c:	08003a04 	stmdaeq	r0, {r2, r9, fp, ip, sp}
    2470:	00000010 	andeq	r0, r0, r0, lsl r0
    2474:	0bfc9c01 	bleq	fff29480 <MSP_BASE+0xdff24480>
    2478:	121d0000 	andsne	r0, sp, #0
    247c:	7408003a 	strvc	r0, [r8], #-58	; 0xffffffc6
    2480:	1e000012 	mcrne	0, 0, r0, cr0, cr2, {0}
    2484:	03055001 	movweq	r5, #20481	; 0x5001
    2488:	0800a720 	stmdaeq	r0, {r5, r8, r9, sl, sp, pc}
    248c:	361f0000 	ldrcc	r0, [pc], -r0
    2490:	01000009 	tsteq	r0, r9
    2494:	003a149f 	mlaseq	sl, pc, r4, r1	; <UNPREDICTABLE>
    2498:	00001008 	andeq	r1, r0, r8
    249c:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    24a0:	1d00000c 	stcne	0, cr0, [r0, #-48]	; 0xffffffd0
    24a4:	08003a22 	stmdaeq	r0, {r1, r5, r9, fp, ip, sp}
    24a8:	00001274 	andeq	r1, r0, r4, ror r2
    24ac:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    24b0:	00a72c03 	adceq	r2, r7, r3, lsl #24
    24b4:	1f000008 	svcne	0x00000008
    24b8:	00000be4 	andeq	r0, r0, r4, ror #23
    24bc:	3a24ac01 	bcc	92d4c8 <__RW_SIZE__+0x92cf48>
    24c0:	00100800 	andseq	r0, r0, r0, lsl #16
    24c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    24c8:	00000c4e 	andeq	r0, r0, lr, asr #24
    24cc:	003a321d 	eorseq	r3, sl, sp, lsl r2
    24d0:	00127408 	andseq	r7, r2, r8, lsl #8
    24d4:	50011e00 	andpl	r1, r1, r0, lsl #28
    24d8:	a73c0305 	ldrge	r0, [ip, -r5, lsl #6]!
    24dc:	00000800 	andeq	r0, r0, r0, lsl #16
    24e0:	000c9127 	andeq	r9, ip, r7, lsr #2
    24e4:	34bb0100 	ldrtcc	r0, [fp], #256	; 0x100
    24e8:	0e08003a 	mcreq	0, 0, r0, cr8, cr10, {1}
    24ec:	01000000 	mrseq	r0, (UNDEF: 0)
    24f0:	09711f9c 	ldmdbeq	r1!, {r2, r3, r4, r7, r8, r9, sl, fp, ip}^
    24f4:	c7010000 	strgt	r0, [r1, -r0]
    24f8:	08003a44 	stmdaeq	r0, {r2, r6, r9, fp, ip, sp}
    24fc:	00000006 	andeq	r0, r0, r6
    2500:	0c7e9c01 	ldcleq	12, cr9, [lr], #-4
    2504:	4a260000 	bmi	98250c <__RW_SIZE__+0x981f8c>
    2508:	5108003a 	tstpl	r8, sl, lsr r0
    250c:	00000008 	andeq	r0, r0, r8
    2510:	0009f81f 	andeq	pc, r9, pc, lsl r8	; <UNPREDICTABLE>
    2514:	4cd30100 	ldfmie	f0, [r3], {0}
    2518:	0608003a 			; <UNDEFINED> instruction: 0x0608003a
    251c:	01000000 	mrseq	r0, (UNDEF: 0)
    2520:	000c9d9c 	muleq	ip, ip, sp
    2524:	3a522600 	bcc	148bd2c <__RW_SIZE__+0x148b7ac>
    2528:	08510800 	ldmdaeq	r1, {fp}^
    252c:	1f000000 	svcne	0x00000000
    2530:	00000d73 	andeq	r0, r0, r3, ror sp
    2534:	3a54df01 	bcc	153a140 <__RW_SIZE__+0x1539bc0>
    2538:	00060800 	andeq	r0, r6, r0, lsl #16
    253c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2540:	00000cbc 			; <UNDEFINED> instruction: 0x00000cbc
    2544:	003a5a26 	eorseq	r5, sl, r6, lsr #20
    2548:	00085108 	andeq	r5, r8, r8, lsl #2
    254c:	5b1f0000 	blpl	7c2554 <__RW_SIZE__+0x7c1fd4>
    2550:	0100000c 	tsteq	r0, ip
    2554:	003a5ceb 	eorseq	r5, sl, fp, ror #25
    2558:	00000608 	andeq	r0, r0, r8, lsl #12
    255c:	db9c0100 	blle	fe702964 <MSP_BASE+0xde6fd964>
    2560:	2600000c 	strcs	r0, [r0], -ip
    2564:	08003a62 	stmdaeq	r0, {r1, r5, r6, r9, fp, ip, sp}
    2568:	00000851 	andeq	r0, r0, r1, asr r8
    256c:	0b631f00 	bleq	18ca174 <__RW_SIZE__+0x18c9bf4>
    2570:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    2574:	08003a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, ip, sp}
    2578:	00000006 	andeq	r0, r0, r6
    257c:	0cfa9c01 	ldcleq	12, cr9, [sl], #4
    2580:	6a260000 	bvs	982588 <__RW_SIZE__+0x982008>
    2584:	5108003a 	tstpl	r8, sl, lsr r0
    2588:	00000008 	andeq	r0, r0, r8
    258c:	000c3328 	andeq	r3, ip, r8, lsr #6
    2590:	01030100 	mrseq	r0, (UNDEF: 19)
    2594:	08003a6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, fp, ip, sp}
    2598:	00000006 	andeq	r0, r0, r6
    259c:	0d1a9c01 	ldceq	12, cr9, [sl, #-4]
    25a0:	72260000 	eorvc	r0, r6, #0
    25a4:	5108003a 	tstpl	r8, sl, lsr r0
    25a8:	00000008 	andeq	r0, r0, r8
    25ac:	000b7428 	andeq	r7, fp, r8, lsr #8
    25b0:	010f0100 	mrseq	r0, (UNDEF: 31)
    25b4:	08003a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip, sp}
    25b8:	00000006 	andeq	r0, r0, r6
    25bc:	0d3a9c01 	ldceq	12, cr9, [sl, #-4]!
    25c0:	7a260000 	bvc	9825c8 <__RW_SIZE__+0x982048>
    25c4:	5108003a 	tstpl	r8, sl, lsr r0
    25c8:	00000008 	andeq	r0, r0, r8
    25cc:	000bd328 	andeq	sp, fp, r8, lsr #6
    25d0:	011b0100 	tsteq	fp, r0, lsl #2
    25d4:	08003a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, ip, sp}
    25d8:	00000006 	andeq	r0, r0, r6
    25dc:	0d5a9c01 	ldcleq	12, cr9, [sl, #-4]
    25e0:	82260000 	eorhi	r0, r6, #0
    25e4:	5108003a 	tstpl	r8, sl, lsr r0
    25e8:	00000008 	andeq	r0, r0, r8
    25ec:	000d6228 	andeq	r6, sp, r8, lsr #4
    25f0:	01270100 	teqeq	r7, r0, lsl #2
    25f4:	08003a84 	stmdaeq	r0, {r2, r7, r9, fp, ip, sp}
    25f8:	00000006 	andeq	r0, r0, r6
    25fc:	0d7a9c01 	ldcleq	12, cr9, [sl, #-4]!
    2600:	8a260000 	bhi	982608 <__RW_SIZE__+0x982088>
    2604:	5108003a 	tstpl	r8, sl, lsr r0
    2608:	00000008 	andeq	r0, r0, r8
    260c:	000a0728 	andeq	r0, sl, r8, lsr #14
    2610:	01330100 	teqeq	r3, r0, lsl #2
    2614:	08003a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp}
    2618:	00000006 	andeq	r0, r0, r6
    261c:	0d9a9c01 	ldceq	12, cr9, [sl, #4]
    2620:	92260000 	eorls	r0, r6, #0
    2624:	5108003a 	tstpl	r8, sl, lsr r0
    2628:	00000008 	andeq	r0, r0, r8
    262c:	00094728 	andeq	r4, r9, r8, lsr #14
    2630:	013f0100 	teqeq	pc, r0, lsl #2
    2634:	08003a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip, sp}
    2638:	00000006 	andeq	r0, r0, r6
    263c:	0dba9c01 	ldceq	12, cr9, [sl, #4]!
    2640:	9a260000 	bls	982648 <__RW_SIZE__+0x9820c8>
    2644:	5108003a 	tstpl	r8, sl, lsr r0
    2648:	00000008 	andeq	r0, r0, r8
    264c:	000d8528 	andeq	r8, sp, r8, lsr #10
    2650:	014b0100 	mrseq	r0, (UNDEF: 91)
    2654:	08003a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip, sp}
    2658:	00000006 	andeq	r0, r0, r6
    265c:	0dda9c01 	ldcleq	12, cr9, [sl, #4]
    2660:	a2260000 	eorge	r0, r6, #0
    2664:	5108003a 	tstpl	r8, sl, lsr r0
    2668:	00000008 	andeq	r0, r0, r8
    266c:	000bba28 	andeq	fp, fp, r8, lsr #20
    2670:	01570100 	cmpeq	r7, r0, lsl #2
    2674:	08003aa4 	stmdaeq	r0, {r2, r5, r7, r9, fp, ip, sp}
    2678:	00000006 	andeq	r0, r0, r6
    267c:	0dfa9c01 	ldcleq	12, cr9, [sl, #4]!
    2680:	aa260000 	bge	982688 <__RW_SIZE__+0x982108>
    2684:	5108003a 	tstpl	r8, sl, lsr r0
    2688:	00000008 	andeq	r0, r0, r8
    268c:	000d4928 	andeq	r4, sp, r8, lsr #18
    2690:	01630100 	cmneq	r3, r0, lsl #2
    2694:	08003aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, sp}
    2698:	00000006 	andeq	r0, r0, r6
    269c:	0e1a9c01 	cdpeq	12, 1, cr9, cr10, cr1, {0}
    26a0:	b2260000 	eorlt	r0, r6, #0
    26a4:	5108003a 	tstpl	r8, sl, lsr r0
    26a8:	00000008 	andeq	r0, r0, r8
    26ac:	000acc28 	andeq	ip, sl, r8, lsr #24
    26b0:	016f0100 	cmneq	pc, r0, lsl #2
    26b4:	08003ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip, sp}
    26b8:	00000006 	andeq	r0, r0, r6
    26bc:	0e3a9c01 	cdpeq	12, 3, cr9, cr10, cr1, {0}
    26c0:	ba260000 	blt	9826c8 <__RW_SIZE__+0x982148>
    26c4:	5108003a 	tstpl	r8, sl, lsr r0
    26c8:	00000008 	andeq	r0, r0, r8
    26cc:	000c0228 	andeq	r0, ip, r8, lsr #4
    26d0:	017b0100 	cmneq	fp, r0, lsl #2
    26d4:	08003abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip, sp}
    26d8:	00000006 	andeq	r0, r0, r6
    26dc:	0e5a9c01 	cdpeq	12, 5, cr9, cr10, cr1, {0}
    26e0:	c2260000 	eorgt	r0, r6, #0
    26e4:	5108003a 	tstpl	r8, sl, lsr r0
    26e8:	00000008 	andeq	r0, r0, r8
    26ec:	000c4228 	andeq	r4, ip, r8, lsr #4
    26f0:	01870100 	orreq	r0, r7, r0, lsl #2
    26f4:	08003ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, ip, sp}
    26f8:	00000006 	andeq	r0, r0, r6
    26fc:	0e7a9c01 	cdpeq	12, 7, cr9, cr10, cr1, {0}
    2700:	ca260000 	bgt	982708 <__RW_SIZE__+0x982188>
    2704:	5108003a 	tstpl	r8, sl, lsr r0
    2708:	00000008 	andeq	r0, r0, r8
    270c:	00095828 	andeq	r5, r9, r8, lsr #16
    2710:	01930100 	orrseq	r0, r3, r0, lsl #2
    2714:	08003acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, sp}
    2718:	00000006 	andeq	r0, r0, r6
    271c:	0e9a9c01 	cdpeq	12, 9, cr9, cr10, cr1, {0}
    2720:	d2260000 	eorle	r0, r6, #0
    2724:	5108003a 	tstpl	r8, sl, lsr r0
    2728:	00000008 	andeq	r0, r0, r8
    272c:	000b8528 	andeq	r8, fp, r8, lsr #10
    2730:	019f0100 	orrseq	r0, pc, r0, lsl #2
    2734:	08003ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip, sp}
    2738:	00000006 	andeq	r0, r0, r6
    273c:	0eba9c01 	cdpeq	12, 11, cr9, cr10, cr1, {0}
    2740:	da260000 	ble	982748 <__RW_SIZE__+0x9821c8>
    2744:	5108003a 	tstpl	r8, sl, lsr r0
    2748:	00000008 	andeq	r0, r0, r8
    274c:	000aa028 	andeq	sl, sl, r8, lsr #32
    2750:	01ac0100 			; <UNDEFINED> instruction: 0x01ac0100
    2754:	08003adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, ip, sp}
    2758:	00000006 	andeq	r0, r0, r6
    275c:	0eda9c01 	cdpeq	12, 13, cr9, cr10, cr1, {0}
    2760:	e2260000 	eor	r0, r6, #0
    2764:	5108003a 	tstpl	r8, sl, lsr r0
    2768:	00000008 	andeq	r0, r0, r8
    276c:	000d0228 	andeq	r0, sp, r8, lsr #4
    2770:	01b90100 			; <UNDEFINED> instruction: 0x01b90100
    2774:	08003ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, ip, sp}
    2778:	00000006 	andeq	r0, r0, r6
    277c:	0efa9c01 	cdpeq	12, 15, cr9, cr10, cr1, {0}
    2780:	ea260000 	b	982788 <__RW_SIZE__+0x982208>
    2784:	5108003a 	tstpl	r8, sl, lsr r0
    2788:	00000008 	andeq	r0, r0, r8
    278c:	000b9728 	andeq	r9, fp, r8, lsr #14
    2790:	01c50100 	biceq	r0, r5, r0, lsl #2
    2794:	08003aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, ip, sp}
    2798:	00000006 	andeq	r0, r0, r6
    279c:	0f1a9c01 	svceq	0x001a9c01
    27a0:	f2260000 	vhadd.s32	d0, d6, d0
    27a4:	5108003a 	tstpl	r8, sl, lsr r0
    27a8:	00000008 	andeq	r0, r0, r8
    27ac:	0009b128 	andeq	fp, r9, r8, lsr #2
    27b0:	01d10100 	bicseq	r0, r1, r0, lsl #2
    27b4:	08003af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, ip, sp}
    27b8:	00000006 	andeq	r0, r0, r6
    27bc:	0f3a9c01 	svceq	0x003a9c01
    27c0:	fa260000 	blx	9827c8 <__RW_SIZE__+0x982248>
    27c4:	5108003a 	tstpl	r8, sl, lsr r0
    27c8:	00000008 	andeq	r0, r0, r8
    27cc:	000dc528 	andeq	ip, sp, r8, lsr #10
    27d0:	01df0100 	bicseq	r0, pc, r0, lsl #2
    27d4:	08003afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
    27d8:	00000032 	andeq	r0, r0, r2, lsr r0
    27dc:	0f689c01 	svceq	0x00689c01
    27e0:	d2290000 	eorle	r0, r9, #0
    27e4:	0c000007 	stceq	0, cr0, [r0], {7}
    27e8:	8008003b 	andhi	r0, r8, fp, lsr r0
    27ec:	01000000 	mrseq	r0, (UNDEF: 0)
    27f0:	df2a01e4 	svcle	0x002a01e4
    27f4:	17000007 	strne	r0, [r0, -r7]
    27f8:	a1280000 	teqge	r8, r0
    27fc:	0100000c 	tsteq	r0, ip
    2800:	3b3001ee 	blcc	c02fc0 <__RW_SIZE__+0xc02a40>
    2804:	00060800 	andeq	r0, r6, r0, lsl #16
    2808:	9c010000 	stcls	0, cr0, [r1], {-0}
    280c:	00000f88 	andeq	r0, r0, r8, lsl #31
    2810:	003b3626 	eorseq	r3, fp, r6, lsr #12
    2814:	00085108 	andeq	r5, r8, r8, lsl #2
    2818:	b9280000 	stmdblt	r8!, {}	; <UNPREDICTABLE>
    281c:	0100000a 	tsteq	r0, sl
    2820:	3b3801fb 	blcc	e03014 <__RW_SIZE__+0xe02a94>
    2824:	00060800 	andeq	r0, r6, r0, lsl #16
    2828:	9c010000 	stcls	0, cr0, [r1], {-0}
    282c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    2830:	003b3e26 	eorseq	r3, fp, r6, lsr #28
    2834:	00085108 	andeq	r5, r8, r8, lsl #2
    2838:	ff280000 			; <UNDEFINED> instruction: 0xff280000
    283c:	0100000a 	tsteq	r0, sl
    2840:	3b400208 	blcc	1003068 <__RW_SIZE__+0x1002ae8>
    2844:	00060800 	andeq	r0, r6, r0, lsl #16
    2848:	9c010000 	stcls	0, cr0, [r1], {-0}
    284c:	00000fc8 	andeq	r0, r0, r8, asr #31
    2850:	003b4626 	eorseq	r4, fp, r6, lsr #12
    2854:	00085108 	andeq	r5, r8, r8, lsl #2
    2858:	1c280000 	stcne	0, cr0, [r8], #-0
    285c:	0100000d 	tsteq	r0, sp
    2860:	3b480214 	blcc	12030b8 <__RW_SIZE__+0x1202b38>
    2864:	00060800 	andeq	r0, r6, r0, lsl #16
    2868:	9c010000 	stcls	0, cr0, [r1], {-0}
    286c:	00000fe8 	andeq	r0, r0, r8, ror #31
    2870:	003b4e26 	eorseq	r4, fp, r6, lsr #28
    2874:	00085108 	andeq	r5, r8, r8, lsl #2
    2878:	17280000 	strne	r0, [r8, -r0]!
    287c:	0100000e 	tsteq	r0, lr
    2880:	3b500220 	blcc	1403108 <__RW_SIZE__+0x1402b88>
    2884:	00060800 	andeq	r0, r6, r0, lsl #16
    2888:	9c010000 	stcls	0, cr0, [r1], {-0}
    288c:	00001008 	andeq	r1, r0, r8
    2890:	003b5626 	eorseq	r5, fp, r6, lsr #12
    2894:	00085108 	andeq	r5, r8, r8, lsl #2
    2898:	e5280000 	str	r0, [r8, #-0]!
    289c:	0100000a 	tsteq	r0, sl
    28a0:	3b58022c 	blcc	1603158 <__RW_SIZE__+0x1602bd8>
    28a4:	00060800 	andeq	r0, r6, r0, lsl #16
    28a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    28ac:	00001028 	andeq	r1, r0, r8, lsr #32
    28b0:	003b5e26 	eorseq	r5, fp, r6, lsr #28
    28b4:	00085108 	andeq	r5, r8, r8, lsl #2
    28b8:	81280000 	teqhi	r8, r0
    28bc:	0100000c 	tsteq	r0, ip
    28c0:	3b60023a 	blcc	18031b0 <__RW_SIZE__+0x1802c30>
    28c4:	00360800 	eorseq	r0, r6, r0, lsl #16
    28c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    28cc:	00001056 	andeq	r1, r0, r6, asr r0
    28d0:	0007d229 	andeq	sp, r7, r9, lsr #4
    28d4:	003b6c00 	eorseq	r6, fp, r0, lsl #24
    28d8:	0000a008 	andeq	sl, r0, r8
    28dc:	023d0100 	eorseq	r0, sp, #0, 2
    28e0:	0007df2a 	andeq	sp, r7, sl, lsr #30
    28e4:	00001e00 	andeq	r1, r0, r0, lsl #28
    28e8:	000e0428 	andeq	r0, lr, r8, lsr #8
    28ec:	02480100 	subeq	r0, r8, #0, 2
    28f0:	08003b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp, ip, sp}
    28f4:	00000006 	andeq	r0, r0, r6
    28f8:	10769c01 	rsbsne	r9, r6, r1, lsl #24
    28fc:	9e260000 	cdpls	0, 2, cr0, cr6, cr0, {0}
    2900:	5108003b 	tstpl	r8, fp, lsr r0
    2904:	00000008 	andeq	r0, r0, r8
    2908:	000cef28 	andeq	lr, ip, r8, lsr #30
    290c:	02540100 	subseq	r0, r4, #0, 2
    2910:	08003ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp, ip, sp}
    2914:	00000006 	andeq	r0, r0, r6
    2918:	10969c01 	addsne	r9, r6, r1, lsl #24
    291c:	a6260000 	strtge	r0, [r6], -r0
    2920:	5108003b 	tstpl	r8, fp, lsr r0
    2924:	00000008 	andeq	r0, r0, r8
    2928:	000cd728 	andeq	sp, ip, r8, lsr #14
    292c:	02600100 	rsbeq	r0, r0, #0, 2
    2930:	08003ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, ip, sp}
    2934:	00000006 	andeq	r0, r0, r6
    2938:	10b69c01 	adcsne	r9, r6, r1, lsl #24
    293c:	ae260000 	cdpge	0, 2, cr0, cr6, cr0, {0}
    2940:	5108003b 	tstpl	r8, fp, lsr r0
    2944:	00000008 	andeq	r0, r0, r8
    2948:	0009c428 	andeq	ip, r9, r8, lsr #8
    294c:	026c0100 	rsbeq	r0, ip, #0, 2
    2950:	08003bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp, ip, sp}
    2954:	00000006 	andeq	r0, r0, r6
    2958:	10d69c01 	sbcsne	r9, r6, r1, lsl #24
    295c:	b6260000 	strtlt	r0, [r6], -r0
    2960:	5108003b 	tstpl	r8, fp, lsr r0
    2964:	00000008 	andeq	r0, r0, r8
    2968:	0009e328 	andeq	lr, r9, r8, lsr #6
    296c:	02780100 	rsbseq	r0, r8, #0, 2
    2970:	08003bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, ip, sp}
    2974:	00000006 	andeq	r0, r0, r6
    2978:	10f69c01 	rscsne	r9, r6, r1, lsl #24
    297c:	be260000 	cdplt	0, 2, cr0, cr6, cr0, {0}
    2980:	5108003b 	tstpl	r8, fp, lsr r0
    2984:	00000008 	andeq	r0, r0, r8
    2988:	000baa28 	andeq	sl, fp, r8, lsr #20
    298c:	02840100 	addeq	r0, r4, #0, 2
    2990:	08003bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp, ip, sp}
    2994:	00000006 	andeq	r0, r0, r6
    2998:	11169c01 	tstne	r6, r1, lsl #24
    299c:	c6260000 	strtgt	r0, [r6], -r0
    29a0:	5108003b 	tstpl	r8, fp, lsr r0
    29a4:	00000008 	andeq	r0, r0, r8
    29a8:	00098d28 	andeq	r8, r9, r8, lsr #26
    29ac:	02930100 	addseq	r0, r3, #0, 2
    29b0:	08003bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, ip, sp}
    29b4:	00000030 	andeq	r0, r0, r0, lsr r0
    29b8:	11449c01 	cmpne	r4, r1, lsl #24
    29bc:	d2290000 	eorle	r0, r9, #0
    29c0:	d4000007 	strle	r0, [r0], #-7
    29c4:	c808003b 	stmdagt	r8, {r0, r1, r3, r4, r5}
    29c8:	01000000 	mrseq	r0, (UNDEF: 0)
    29cc:	df2a0297 	svcle	0x002a0297
    29d0:	25000007 	strcs	r0, [r0, #-7]
    29d4:	ec280000 	stc	0, cr0, [r8], #-0
    29d8:	0100000d 	tsteq	r0, sp
    29dc:	3bf802a1 	blcc	ffe03468 <MSP_BASE+0xdfdfe468>
    29e0:	00060800 	andeq	r0, r6, r0, lsl #16
    29e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    29e8:	00001164 	andeq	r1, r0, r4, ror #2
    29ec:	003bfe26 	eorseq	pc, fp, r6, lsr #28
    29f0:	00085108 	andeq	r5, r8, r8, lsl #2
    29f4:	9e280000 	cdpls	0, 2, cr0, cr8, cr0, {0}
    29f8:	0100000d 	tsteq	r0, sp
    29fc:	3c0002ad 	sfmcc	f0, 4, [r0], {173}	; 0xad
    2a00:	00060800 	andeq	r0, r6, r0, lsl #16
    2a04:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a08:	00001184 	andeq	r1, r0, r4, lsl #3
    2a0c:	003c0626 	eorseq	r0, ip, r6, lsr #12
    2a10:	00085108 	andeq	r5, r8, r8, lsl #2
    2a14:	b0280000 	eorlt	r0, r8, r0
    2a18:	0100000d 	tsteq	r0, sp
    2a1c:	3c0802b9 	sfmcc	f0, 4, [r8], {185}	; 0xb9
    2a20:	00060800 	andeq	r0, r6, r0, lsl #16
    2a24:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a28:	000011a4 	andeq	r1, r0, r4, lsr #3
    2a2c:	003c0e26 	eorseq	r0, ip, r6, lsr #28
    2a30:	00085108 	andeq	r5, r8, r8, lsl #2
    2a34:	d8280000 	stmdale	r8!, {}	; <UNPREDICTABLE>
    2a38:	0100000d 	tsteq	r0, sp
    2a3c:	3c1002c5 	lfmcc	f0, 4, [r0], {197}	; 0xc5
    2a40:	00060800 	andeq	r0, r6, r0, lsl #16
    2a44:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a48:	000011c4 	andeq	r1, r0, r4, asr #3
    2a4c:	003c1626 	eorseq	r1, ip, r6, lsr #12
    2a50:	00085108 	andeq	r5, r8, r8, lsl #2
    2a54:	1c280000 	stcne	0, cr0, [r8], #-0
    2a58:	0100000b 	tsteq	r0, fp
    2a5c:	3c1802d1 	lfmcc	f0, 4, [r8], {209}	; 0xd1
    2a60:	00060800 	andeq	r0, r6, r0, lsl #16
    2a64:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a68:	000011e4 	andeq	r1, r0, r4, ror #3
    2a6c:	003c1e26 	eorseq	r1, ip, r6, lsr #28
    2a70:	00085108 	andeq	r5, r8, r8, lsl #2
    2a74:	ba0c0000 	blt	302a7c <__RW_SIZE__+0x3024fc>
    2a78:	f4000007 	vst4.8	{d0-d3}, [r0], r7
    2a7c:	0d000011 	stceq	0, cr0, [r0, #-68]	; 0xffffffbc
    2a80:	00000295 	muleq	r0, r5, r2
    2a84:	f52b0007 			; <UNDEFINED> instruction: 0xf52b0007
    2a88:	0100000a 	tsteq	r0, sl
    2a8c:	00120523 	andseq	r0, r2, r3, lsr #10
    2a90:	78030500 	stmdavc	r3, {r8, sl}
    2a94:	120800a3 	andne	r0, r8, #163	; 0xa3
    2a98:	000011e4 	andeq	r1, r0, r4, ror #3
    2a9c:	0000562c 	andeq	r5, r0, ip, lsr #12
    2aa0:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    2aa4:	00001216 	andeq	r1, r0, r6, lsl r2
    2aa8:	0001c90e 	andeq	ip, r1, lr, lsl #18
    2aac:	0a5a2d00 	beq	168deb4 <__RW_SIZE__+0x168d934>
    2ab0:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    2ab4:	00001216 	andeq	r1, r0, r6, lsl r2
    2ab8:	05840305 	streq	r0, [r4, #773]	; 0x305
    2abc:	e72e2000 	str	r2, [lr, -r0]!
    2ac0:	01000008 	tsteq	r0, r8
    2ac4:	121601dd 	andsne	r0, r6, #1073741879	; 0x40000037
    2ac8:	03050000 	movweq	r0, #20480	; 0x5000
    2acc:	20000588 	andcs	r0, r0, r8, lsl #11
    2ad0:	00089f2e 	andeq	r9, r8, lr, lsr #30
    2ad4:	02380100 	eorseq	r0, r8, #0, 2
    2ad8:	00001216 	andeq	r1, r0, r6, lsl r2
    2adc:	058c0305 	streq	r0, [ip, #773]	; 0x305
    2ae0:	1c2e2000 	stcne	0, cr2, [lr], #-0
    2ae4:	01000008 	tsteq	r0, r8
    2ae8:	12160290 	andsne	r0, r6, #144, 4
    2aec:	03050000 	movweq	r0, #20480	; 0x5000
    2af0:	20000594 	mulcs	r0, r4, r5
    2af4:	000c252e 	andeq	r2, ip, lr, lsr #10
    2af8:	02910100 	addseq	r0, r1, #0, 2
    2afc:	00001216 	andeq	r1, r0, r6, lsl r2
    2b00:	05900305 	ldreq	r0, [r0, #773]	; 0x305
    2b04:	d52f2000 	strle	r2, [pc, #-0]!	; 2b0c <__RW_SIZE__+0x258c>
    2b08:	05000008 	streq	r0, [r0, #-8]
    2b0c:	07ba3010 			; <UNDEFINED> instruction: 0x07ba3010
    2b10:	00310000 	eorseq	r0, r1, r0
    2b14:	00018000 	andeq	r8, r1, r0
    2b18:	f7000400 			; <UNDEFINED> instruction: 0xf7000400
    2b1c:	04000009 	streq	r0, [r0], #-9
    2b20:	0000b201 	andeq	fp, r0, r1, lsl #4
    2b24:	0e340100 	rsfeqs	f0, f4, f0
    2b28:	01660000 	cmneq	r6, r0
    2b2c:	3c200000 	stccc	0, cr0, [r0], #-0
    2b30:	00c80800 	sbceq	r0, r8, r0, lsl #16
    2b34:	07e30000 	strbeq	r0, [r3, r0]!
    2b38:	01020000 	mrseq	r0, (UNDEF: 2)
    2b3c:	00006d06 	andeq	r6, r0, r6, lsl #26
    2b40:	08010200 	stmdaeq	r1, {r9}
    2b44:	0000006b 	andeq	r0, r0, fp, rrx
    2b48:	5c050202 	sfmpl	f0, 4, [r5], {2}
    2b4c:	02000001 	andeq	r0, r0, #1
    2b50:	00430702 	subeq	r0, r3, r2, lsl #14
    2b54:	04020000 	streq	r0, [r2], #-0
    2b58:	00000505 	andeq	r0, r0, r5, lsl #10
    2b5c:	01a70300 			; <UNDEFINED> instruction: 0x01a70300
    2b60:	50030000 	andpl	r0, r3, r0
    2b64:	00000053 	andeq	r0, r0, r3, asr r0
    2b68:	a0070402 	andge	r0, r7, r2, lsl #8
    2b6c:	02000000 	andeq	r0, r0, #0
    2b70:	00000508 	andeq	r0, r0, r8, lsl #10
    2b74:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2b78:	00009b07 	andeq	r9, r0, r7, lsl #22
    2b7c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    2b80:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2b84:	a5070402 	strge	r0, [r7, #-1026]	; 0xfffffbfe
    2b88:	02000000 	andeq	r0, r0, #0
    2b8c:	01480704 	cmpeq	r8, r4, lsl #14
    2b90:	48050000 	stmdami	r5, {}	; <UNPREDICTABLE>
    2b94:	06000000 	streq	r0, [r0], -r0
    2b98:	0000007d 	andeq	r0, r0, sp, ror r0
    2b9c:	6d021007 	stcvs	0, cr1, [r2, #-28]	; 0xffffffe4
    2ba0:	0000c501 	andeq	ip, r0, r1, lsl #10
    2ba4:	0e5a0800 	cdpeq	8, 5, cr0, cr10, cr0, {0}
    2ba8:	6f020000 	svcvs	0x00020000
    2bac:	00007d01 	andeq	r7, r0, r1, lsl #26
    2bb0:	5f080000 	svcpl	0x00080000
    2bb4:	0200000e 	andeq	r0, r0, #14
    2bb8:	007d0170 	rsbseq	r0, sp, r0, ror r1
    2bbc:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    2bc0:	004c4156 	subeq	r4, ip, r6, asr r1
    2bc4:	7d017102 	stfvcs	f7, [r1, #-8]
    2bc8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2bcc:	000e3e08 	andeq	r3, lr, r8, lsl #28
    2bd0:	01720200 	cmneq	r2, r0, lsl #4
    2bd4:	00000082 	andeq	r0, r0, r2, lsl #1
    2bd8:	700a000c 	andvc	r0, sl, ip
    2bdc:	0200000e 	andeq	r0, r0, #14
    2be0:	00870173 	addeq	r0, r7, r3, ror r1
    2be4:	01020000 	mrseq	r0, (UNDEF: 2)
    2be8:	00007408 	andeq	r7, r0, r8, lsl #8
    2bec:	0e640b00 	vmuleq.f64	d16, d4, d0
    2bf0:	03010000 	movweq	r0, #4096	; 0x1000
    2bf4:	08003c20 	stmdaeq	r0, {r5, sl, fp, ip, sp}
    2bf8:	00000048 	andeq	r0, r0, r8, asr #32
    2bfc:	00fd9c01 	rscseq	r9, sp, r1, lsl #24
    2c00:	7d0c0000 	stcvc	0, cr0, [ip, #-0]
    2c04:	0100000e 	tsteq	r0, lr
    2c08:	00006f03 	andeq	r6, r0, r3, lsl #30
    2c0c:	00076700 	andeq	r6, r7, r0, lsl #14
    2c10:	440d0000 	strmi	r0, [sp], #-0
    2c14:	0100000e 	tsteq	r0, lr
    2c18:	0000680b 	andeq	r6, r0, fp, lsl #16
    2c1c:	003c6800 	eorseq	r6, ip, r0, lsl #16
    2c20:	00001008 	andeq	r1, r0, r8
    2c24:	0d9c0100 	ldfeqs	f0, [ip]
    2c28:	00000e92 	muleq	r0, r2, lr
    2c2c:	006f1001 	rsbeq	r1, pc, r1
    2c30:	3c780000 	ldclcc	0, cr0, [r8], #-0
    2c34:	000c0800 	andeq	r0, ip, r0, lsl #16
    2c38:	9c010000 	stcls	0, cr0, [r1], {-0}
    2c3c:	000ea30d 	andeq	sl, lr, sp, lsl #6
    2c40:	6f150100 	svcvs	0x00150100
    2c44:	84000000 	strhi	r0, [r0], #-0
    2c48:	0c08003c 	stceq	0, cr0, [r8], {60}	; 0x3c
    2c4c:	01000000 	mrseq	r0, (UNDEF: 0)
    2c50:	0e270e9c 	mcreq	14, 1, r0, cr7, cr12, {4}
    2c54:	1a010000 	bne	42c5c <__RW_SIZE__+0x426dc>
    2c58:	08003c90 	stmdaeq	r0, {r4, r7, sl, fp, ip, sp}
    2c5c:	0000000e 	andeq	r0, r0, lr
    2c60:	820b9c01 	andhi	r9, fp, #256	; 0x100
    2c64:	0100000e 	tsteq	r0, lr
    2c68:	003ca01f 	eorseq	sl, ip, pc, lsl r0
    2c6c:	00004808 	andeq	r4, r0, r8, lsl #16
    2c70:	729c0100 	addsvc	r0, ip, #0, 2
    2c74:	0c000001 	stceq	0, cr0, [r0], {1}
    2c78:	00000e7d 	andeq	r0, r0, sp, ror lr
    2c7c:	006f1f01 	rsbeq	r1, pc, r1, lsl #30
    2c80:	07880000 	streq	r0, [r8, r0]
    2c84:	0f000000 	svceq	0x00000000
    2c88:	00000056 	andeq	r0, r0, r6, asr r0
    2c8c:	7e06ce02 	cdpvc	14, 0, cr12, cr6, cr2, {0}
    2c90:	05000001 	streq	r0, [r0, #-1]
    2c94:	00000068 	andeq	r0, r0, r8, rrx
    2c98:	00085100 	andeq	r5, r8, r0, lsl #2
    2c9c:	e0000400 	and	r0, r0, r0, lsl #8
    2ca0:	0400000a 	streq	r0, [r0], #-10
    2ca4:	0000b201 	andeq	fp, r0, r1, lsl #4
    2ca8:	0ee60100 	cdpeq	1, 14, cr0, cr6, cr0, {0}
    2cac:	01660000 	cmneq	r6, r0
    2cb0:	3ce80000 	stclcc	0, cr0, [r8]
    2cb4:	037c0800 	cmneq	ip, #0, 16
    2cb8:	08820000 	stmeq	r2, {}	; <UNPREDICTABLE>
    2cbc:	bf020000 	svclt	0x00020000
    2cc0:	01000004 	tsteq	r0, r4
    2cc4:	0164a803 	cmneq	r4, r3, lsl #16
    2cc8:	ca030000 	bgt	c2cd0 <__RW_SIZE__+0xc2750>
    2ccc:	72000006 	andvc	r0, r0, #6
    2cd0:	0004ef03 	andeq	lr, r4, r3, lsl #30
    2cd4:	4f037400 	svcmi	0x00037400
    2cd8:	75000006 	strvc	r0, [r0, #-6]
    2cdc:	00075803 	andeq	r5, r7, r3, lsl #16
    2ce0:	75037600 	strvc	r7, [r3, #-1536]	; 0xfffffa00
    2ce4:	7b000007 	blvc	2d08 <__RW_SIZE__+0x2788>
    2ce8:	00074603 	andeq	r4, r7, r3, lsl #12
    2cec:	da037c00 	ble	e1cf4 <__RW_SIZE__+0xe1774>
    2cf0:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
    2cf4:	00072403 	andeq	r2, r7, r3, lsl #8
    2cf8:	45037f00 	strmi	r7, [r3, #-3840]	; 0xfffff100
    2cfc:	00000006 	andeq	r0, r0, r6
    2d00:	00066803 	andeq	r6, r6, r3, lsl #16
    2d04:	d0030100 	andle	r0, r3, r0, lsl #2
    2d08:	02000007 	andeq	r0, r0, #7
    2d0c:	0006a803 	andeq	sl, r6, r3, lsl #16
    2d10:	9f030300 	svcls	0x00030300
    2d14:	04000004 	streq	r0, [r0], #-4
    2d18:	0004e603 	andeq	lr, r4, r3, lsl #12
    2d1c:	aa030500 	bge	c4124 <__RW_SIZE__+0xc3ba4>
    2d20:	06000004 	streq	r0, [r0], -r4
    2d24:	0006f003 	andeq	pc, r6, r3
    2d28:	c9030700 	stmdbgt	r3, {r8, r9, sl}
    2d2c:	08000005 	stmdaeq	r0, {r0, r2}
    2d30:	0007a803 	andeq	sl, r7, r3, lsl #16
    2d34:	5d030900 	stcpl	9, cr0, [r3, #-0]
    2d38:	0a000006 	beq	2d58 <__RW_SIZE__+0x27d8>
    2d3c:	00062303 	andeq	r2, r6, r3, lsl #6
    2d40:	8c030b00 	stchi	11, cr0, [r3], {-0}
    2d44:	0c000004 	stceq	0, cr0, [r0], {4}
    2d48:	00067603 	andeq	r7, r6, r3, lsl #12
    2d4c:	3a030d00 	bcc	c6154 <__RW_SIZE__+0xc5bd4>
    2d50:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
    2d54:	00079503 	andeq	r9, r7, r3, lsl #10
    2d58:	f1030f00 			; <UNDEFINED> instruction: 0xf1030f00
    2d5c:	10000005 	andne	r0, r0, r5
    2d60:	00046203 	andeq	r6, r4, r3, lsl #4
    2d64:	b8031100 	stmdalt	r3, {r8, ip}
    2d68:	12000007 	andne	r0, r0, #7
    2d6c:	00058f03 	andeq	r8, r5, r3, lsl #30
    2d70:	2b031300 	blcs	c7978 <__RW_SIZE__+0xc73f8>
    2d74:	14000004 	strne	r0, [r0], #-4
    2d78:	00058103 	andeq	r8, r5, r3, lsl #2
    2d7c:	54031500 	strpl	r1, [r3], #-1280	; 0xfffffb00
    2d80:	16000004 	strne	r0, [r0], -r4
    2d84:	00076803 	andeq	r6, r7, r3, lsl #16
    2d88:	19031700 	stmdbne	r3, {r8, r9, sl, ip}
    2d8c:	18000005 	stmdane	r0, {r0, r2}
    2d90:	00069603 	andeq	r9, r6, r3, lsl #12
    2d94:	05031900 	streq	r1, [r3, #-2304]	; 0xfffff700
    2d98:	1a000007 	bne	2dbc <__RW_SIZE__+0x283c>
    2d9c:	0006de03 	andeq	sp, r6, r3, lsl #28
    2da0:	37031b00 	strcc	r1, [r3, -r0, lsl #22]
    2da4:	1c000007 	stcne	0, cr0, [r0], {7}
    2da8:	00061903 	andeq	r1, r6, r3, lsl #18
    2dac:	82031d00 	andhi	r1, r3, #0, 26
    2db0:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    2db4:	00068903 	andeq	r8, r6, r3, lsl #18
    2db8:	17031f00 	strne	r1, [r3, -r0, lsl #30]
    2dbc:	20000007 	andcs	r0, r0, r7
    2dc0:	0005e403 	andeq	lr, r5, r3, lsl #8
    2dc4:	75032100 	strvc	r2, [r3, #-256]	; 0xffffff00
    2dc8:	22000004 	andcs	r0, r0, #4
    2dcc:	00053003 	andeq	r3, r5, r3
    2dd0:	86032300 	strhi	r2, [r3], -r0, lsl #6
    2dd4:	24000007 	strcs	r0, [r0], #-7
    2dd8:	0006be03 	andeq	fp, r6, r3, lsl #28
    2ddc:	ad032500 	cfstr32ge	mvfx2, [r3, #-0]
    2de0:	26000005 	strcs	r0, [r0], -r5
    2de4:	0007c403 	andeq	ip, r7, r3, lsl #8
    2de8:	b5032700 	strlt	r2, [r3, #-1792]	; 0xfffff900
    2dec:	28000004 	stmdacs	r0, {r2}
    2df0:	0007dc03 	andeq	sp, r7, r3, lsl #24
    2df4:	36032900 	strcc	r2, [r3], -r0, lsl #18
    2df8:	2a000006 	bcs	2e18 <__RW_SIZE__+0x2898>
    2dfc:	05a30400 	streq	r0, [r3, #1024]!	; 0x400
    2e00:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    2e04:	00002501 	andeq	r2, r0, r1, lsl #10
    2e08:	06010500 	streq	r0, [r1], -r0, lsl #10
    2e0c:	0000006d 	andeq	r0, r0, sp, rrx
    2e10:	00026b06 	andeq	r6, r2, r6, lsl #22
    2e14:	822a0400 	eorhi	r0, sl, #0, 8
    2e18:	05000001 	streq	r0, [r0, #-1]
    2e1c:	006b0801 	rsbeq	r0, fp, r1, lsl #16
    2e20:	02050000 	andeq	r0, r5, #0
    2e24:	00015c05 	andeq	r5, r1, r5, lsl #24
    2e28:	02c80600 	sbceq	r0, r8, #0, 12
    2e2c:	36040000 	strcc	r0, [r4], -r0
    2e30:	0000019b 	muleq	r0, fp, r1
    2e34:	43070205 	movwmi	r0, #29189	; 0x7205
    2e38:	05000000 	streq	r0, [r0, #-0]
    2e3c:	00050504 	andeq	r0, r5, r4, lsl #10
    2e40:	a7060000 	strge	r0, [r6, -r0]
    2e44:	04000001 	streq	r0, [r0], #-1
    2e48:	0001b450 	andeq	fp, r1, r0, asr r4
    2e4c:	07040500 	streq	r0, [r4, -r0, lsl #10]
    2e50:	000000a0 	andeq	r0, r0, r0, lsr #1
    2e54:	00050805 	andeq	r0, r5, r5, lsl #16
    2e58:	05000000 	streq	r0, [r0, #-0]
    2e5c:	009b0708 	addseq	r0, fp, r8, lsl #14
    2e60:	04070000 	streq	r0, [r7], #-0
    2e64:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    2e68:	07040500 	streq	r0, [r4, -r0, lsl #10]
    2e6c:	000000a5 	andeq	r0, r0, r5, lsr #1
    2e70:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    2e74:	00028584 	andeq	r8, r2, r4, lsl #11
    2e78:	05140900 	ldreq	r0, [r4, #-2304]	; 0xfffff700
    2e7c:	86020000 	strhi	r0, [r2], -r0
    2e80:	0000029c 	muleq	r0, ip, r2
    2e84:	037f0900 	cmneq	pc, #0, 18
    2e88:	87020000 	strhi	r0, [r2, -r0]
    2e8c:	000002a1 	andeq	r0, r0, r1, lsr #5
    2e90:	07810920 	streq	r0, [r1, r0, lsr #18]
    2e94:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    2e98:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    2e9c:	05270980 	streq	r0, [r7, #-2432]!	; 0xfffff680
    2ea0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    2ea4:	000002a1 	andeq	r0, r0, r1, lsr #5
    2ea8:	07b30aa0 	ldreq	r0, [r3, r0, lsr #21]!
    2eac:	8a020000 	bhi	82eb4 <__RW_SIZE__+0x82934>
    2eb0:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    2eb4:	8f0a0100 	svchi	0x000a0100
    2eb8:	02000003 	andeq	r0, r0, #3
    2ebc:	0002a18b 	andeq	sl, r2, fp, lsl #3
    2ec0:	0a012000 	beq	4aec8 <__RW_SIZE__+0x4a948>
    2ec4:	00000671 	andeq	r0, r0, r1, ror r6
    2ec8:	02bb8c02 	adcseq	r8, fp, #512	; 0x200
    2ecc:	01800000 	orreq	r0, r0, r0
    2ed0:	0003990a 	andeq	r9, r3, sl, lsl #18
    2ed4:	a18d0200 	orrge	r0, sp, r0, lsl #4
    2ed8:	a0000002 	andge	r0, r0, r2
    2edc:	07900a01 	ldreq	r0, [r0, r1, lsl #20]
    2ee0:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    2ee4:	000002c0 	andeq	r0, r0, r0, asr #5
    2ee8:	a30a0200 	movwge	r0, #41472	; 0xa200
    2eec:	02000003 	andeq	r0, r0, #3
    2ef0:	0002c58f 	andeq	ip, r2, pc, lsl #11
    2ef4:	0b022000 	bleq	8aefc <__RW_SIZE__+0x8a97c>
    2ef8:	02005049 	andeq	r5, r0, #73	; 0x49
    2efc:	0002e590 	muleq	r2, r0, r5
    2f00:	0a030000 	beq	c2f08 <__RW_SIZE__+0xc2988>
    2f04:	000003ad 	andeq	r0, r0, sp, lsr #7
    2f08:	02ea9102 	rsceq	r9, sl, #-2147483648	; 0x80000000
    2f0c:	03f00000 	mvnseq	r0, #0
    2f10:	0006a30a 	andeq	sl, r6, sl, lsl #6
    2f14:	fb920200 	blx	fe48371e <MSP_BASE+0xde47e71e>
    2f18:	00000002 	andeq	r0, r0, r2
    2f1c:	a90c000e 	stmdbge	ip, {r1, r2, r3}
    2f20:	95000001 	strls	r0, [r0, #-1]
    2f24:	0d000002 	stceq	0, cr0, [r0, #-8]
    2f28:	00000295 	muleq	r0, r5, r2
    2f2c:	04050007 	streq	r0, [r5], #-7
    2f30:	00014807 	andeq	r4, r1, r7, lsl #16
    2f34:	02850e00 	addeq	r0, r5, #0, 28
    2f38:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    2f3c:	b1000001 	tstlt	r0, r1
    2f40:	0d000002 	stceq	0, cr0, [r0, #-8]
    2f44:	00000295 	muleq	r0, r5, r2
    2f48:	850e0017 	strhi	r0, [lr, #-23]	; 0xffffffe9
    2f4c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2f50:	00000285 	andeq	r0, r0, r5, lsl #5
    2f54:	0002850e 	andeq	r8, r2, lr, lsl #10
    2f58:	02850e00 	addeq	r0, r5, #0, 28
    2f5c:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    2f60:	d5000001 	strle	r0, [r0, #-1]
    2f64:	0d000002 	stceq	0, cr0, [r0, #-8]
    2f68:	00000295 	muleq	r0, r5, r2
    2f6c:	770c0037 	smladxvc	ip, r7, r0, r0
    2f70:	e5000001 	str	r0, [r0, #-1]
    2f74:	0d000002 	stceq	0, cr0, [r0, #-8]
    2f78:	00000295 	muleq	r0, r5, r2
    2f7c:	d50e00ef 	strle	r0, [lr, #-239]	; 0xffffff11
    2f80:	0c000002 	stceq	0, cr0, [r0], {2}
    2f84:	000001a9 	andeq	r0, r0, r9, lsr #3
    2f88:	000002fb 	strdeq	r0, [r0], -fp
    2f8c:	0002950f 	andeq	r9, r2, pc, lsl #10
    2f90:	00028300 	andeq	r8, r2, r0, lsl #6
    2f94:	0001a90e 	andeq	sl, r1, lr, lsl #18
    2f98:	06fb0600 	ldrbteq	r0, [fp], r0, lsl #12
    2f9c:	93020000 	movwls	r0, #8192	; 0x2000
    2fa0:	000001d7 	ldrdeq	r0, [r0], -r7
    2fa4:	0001900e 	andeq	r9, r1, lr
    2fa8:	031c1000 	tsteq	ip, #0
    2fac:	037503e9 	cmneq	r5, #-1543503869	; 0xa4000003
    2fb0:	43110000 	tstmi	r1, #0
    2fb4:	03004c52 	movweq	r4, #3154	; 0xc52
    2fb8:	02fb03eb 	rscseq	r0, fp, #-1409286141	; 0xac000003
    2fbc:	11000000 	mrsne	r0, (UNDEF: 0)
    2fc0:	00485243 	subeq	r5, r8, r3, asr #4
    2fc4:	fb03ec03 	blx	fdfda <__RW_SIZE__+0xfda5a>
    2fc8:	04000002 	streq	r0, [r0], #-2
    2fcc:	52444911 	subpl	r4, r4, #278528	; 0x44000
    2fd0:	03ed0300 	mvneq	r0, #0, 6
    2fd4:	000002fb 	strdeq	r0, [r0], -fp
    2fd8:	444f1108 	strbmi	r1, [pc], #-264	; 2fe0 <__RW_SIZE__+0x2a60>
    2fdc:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    2fe0:	0002fb03 	andeq	pc, r2, r3, lsl #22
    2fe4:	59120c00 	ldmdbpl	r2, {sl, fp}
    2fe8:	03000003 	movweq	r0, #3
    2fec:	02fb03ef 	rscseq	r0, fp, #-1140850685	; 0xbc000003
    2ff0:	11100000 	tstne	r0, r0
    2ff4:	00525242 	subseq	r5, r2, r2, asr #4
    2ff8:	fb03f003 	blx	ff00e <__RW_SIZE__+0xfea8e>
    2ffc:	14000002 	strne	r0, [r0], #-2
    3000:	00041312 	andeq	r1, r4, r2, lsl r3
    3004:	03f10300 	mvnseq	r0, #0, 6
    3008:	000002fb 	strdeq	r0, [r0], -fp
    300c:	18040018 	stmdane	r4, {r3, r4}
    3010:	03000004 	movweq	r0, #4
    3014:	031003f2 	tsteq	r0, #-939524093	; 0xc8000003
    3018:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    301c:	0c043403 	cfstrseq	mvf3, [r4], {3}
    3020:	11000004 	tstne	r0, r4
    3024:	03005243 	movweq	r5, #579	; 0x243
    3028:	02fb0436 	rscseq	r0, fp, #905969664	; 0x36000000
    302c:	12000000 	andne	r0, r0, #0
    3030:	00000013 	andeq	r0, r0, r3, lsl r0
    3034:	fb043703 	blx	110c4a <__RW_SIZE__+0x1106ca>
    3038:	04000002 	streq	r0, [r0], #-2
    303c:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    3040:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    3044:	000002fb 	strdeq	r0, [r0], -fp
    3048:	00921208 	addseq	r1, r2, r8, lsl #4
    304c:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    3050:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3054:	3a120c00 	bcc	48605c <__RW_SIZE__+0x485adc>
    3058:	03000000 	movweq	r0, #0
    305c:	02fb043a 	rscseq	r0, fp, #973078528	; 0x3a000000
    3060:	12100000 	andsne	r0, r0, #0
    3064:	00000026 	andeq	r0, r0, r6, lsr #32
    3068:	fb043b03 	blx	111c7e <__RW_SIZE__+0x1116fe>
    306c:	14000002 	strne	r0, [r0], #-2
    3070:	00008212 	andeq	r8, r0, r2, lsl r2
    3074:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    3078:	000002fb 	strdeq	r0, [r0], -fp
    307c:	008a1218 	addeq	r1, sl, r8, lsl r2
    3080:	3d030000 	stccc	0, cr0, [r3, #-0]
    3084:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3088:	0e121c00 	cdpeq	12, 1, cr1, cr2, cr0, {0}
    308c:	03000000 	movweq	r0, #0
    3090:	02fb043e 	rscseq	r0, fp, #1040187392	; 0x3e000000
    3094:	11200000 	teqne	r0, r0
    3098:	00525343 	subseq	r5, r2, r3, asr #6
    309c:	fb043f03 	blx	112cb2 <__RW_SIZE__+0x112732>
    30a0:	24000002 	strcs	r0, [r0], #-2
    30a4:	019b0400 	orrseq	r0, fp, r0, lsl #8
    30a8:	4a030000 	bmi	c30b0 <__RW_SIZE__+0xc2b30>
    30ac:	00038104 	andeq	r8, r3, r4, lsl #2
    30b0:	03501000 	cmpeq	r0, #0
    30b4:	062904a2 	strteq	r0, [r9], -r2, lsr #9
    30b8:	43110000 	tstmi	r1, #0
    30bc:	03003152 	movweq	r3, #338	; 0x152
    30c0:	030b04a4 	movweq	r0, #46244	; 0xb4a4
    30c4:	12000000 	andne	r0, r0, #0
    30c8:	0000037f 	andeq	r0, r0, pc, ror r3
    30cc:	9004a503 	andls	sl, r4, r3, lsl #10
    30d0:	02000001 	andeq	r0, r0, #1
    30d4:	32524311 	subscc	r4, r2, #1140850688	; 0x44000000
    30d8:	04a60300 	strteq	r0, [r6], #768	; 0x300
    30dc:	0000030b 	andeq	r0, r0, fp, lsl #6
    30e0:	03391204 	teqeq	r9, #4, 4	; 0x40000000
    30e4:	a7030000 	strge	r0, [r3, -r0]
    30e8:	00019004 	andeq	r9, r1, r4
    30ec:	c1120600 	tstgt	r2, r0, lsl #12
    30f0:	0300000c 	movweq	r0, #12
    30f4:	030b04a8 	movweq	r0, #46248	; 0xb4a8
    30f8:	12080000 	andne	r0, r8, #0
    30fc:	0000038f 	andeq	r0, r0, pc, lsl #7
    3100:	9004a903 	andls	sl, r4, r3, lsl #18
    3104:	0a000001 	beq	3110 <__RW_SIZE__+0x2b90>
    3108:	00093112 	andeq	r3, r9, r2, lsl r1
    310c:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    3110:	0000030b 	andeq	r0, r0, fp, lsl #6
    3114:	0399120c 	orrseq	r1, r9, #12, 4	; 0xc0000000
    3118:	ab030000 	blge	c3120 <__RW_SIZE__+0xc2ba0>
    311c:	00019004 	andeq	r9, r1, r4
    3120:	53110e00 	tstpl	r1, #0, 28
    3124:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    3128:	00030b04 	andeq	r0, r3, r4, lsl #22
    312c:	a3121000 	tstge	r2, #0
    3130:	03000003 	movweq	r0, #3
    3134:	019004ad 	orrseq	r0, r0, sp, lsr #9
    3138:	11120000 	tstne	r2, r0
    313c:	00524745 	subseq	r4, r2, r5, asr #14
    3140:	0b04ae03 	bleq	12e954 <__RW_SIZE__+0x12e3d4>
    3144:	14000003 	strne	r0, [r0], #-3
    3148:	0003ad12 	andeq	sl, r3, r2, lsl sp
    314c:	04af0300 	strteq	r0, [pc], #768	; 3154 <__RW_SIZE__+0x2bd4>
    3150:	00000190 	muleq	r0, r0, r1
    3154:	09d71216 	ldmibeq	r7, {r1, r2, r4, r9, ip}^
    3158:	b0030000 	andlt	r0, r3, r0
    315c:	00030b04 	andeq	r0, r3, r4, lsl #22
    3160:	b7121800 	ldrlt	r1, [r2, -r0, lsl #16]
    3164:	03000003 	movweq	r0, #3
    3168:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    316c:	121a0000 	andsne	r0, sl, #0
    3170:	000009dd 	ldrdeq	r0, [r0], -sp
    3174:	0b04b203 	bleq	12f988 <__RW_SIZE__+0x12f408>
    3178:	1c000003 	stcne	0, cr0, [r0], {3}
    317c:	0003c112 	andeq	ip, r3, r2, lsl r1
    3180:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    3184:	00000190 	muleq	r0, r0, r1
    3188:	0a9b121e 	beq	fe6c7a08 <MSP_BASE+0xde6c2a08>
    318c:	b4030000 	strlt	r0, [r3], #-0
    3190:	00030b04 	andeq	r0, r3, r4, lsl #22
    3194:	4a122000 	bmi	48b19c <__RW_SIZE__+0x48ac1c>
    3198:	03000003 	movweq	r0, #3
    319c:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    31a0:	11220000 	teqne	r2, r0
    31a4:	00544e43 	subseq	r4, r4, r3, asr #28
    31a8:	0b04b603 	bleq	1309bc <__RW_SIZE__+0x13043c>
    31ac:	24000003 	strcs	r0, [r0], #-3
    31b0:	000c1b12 	andeq	r1, ip, r2, lsl fp
    31b4:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    31b8:	00000190 	muleq	r0, r0, r1
    31bc:	53501126 	cmppl	r0, #-2147483639	; 0x80000009
    31c0:	b8030043 	stmdalt	r3, {r0, r1, r6}
    31c4:	00030b04 	andeq	r0, r3, r4, lsl #22
    31c8:	18122800 	ldmdane	r2, {fp, sp}
    31cc:	0300000a 	movweq	r0, #10
    31d0:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    31d4:	112a0000 	teqne	sl, r0
    31d8:	00525241 	subseq	r5, r2, r1, asr #4
    31dc:	0b04ba03 	bleq	1319f0 <__RW_SIZE__+0x131470>
    31e0:	2c000003 	stccs	0, cr0, [r0], {3}
    31e4:	000a2312 	andeq	r2, sl, r2, lsl r3
    31e8:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    31ec:	00000190 	muleq	r0, r0, r1
    31f0:	4352112e 	cmpmi	r2, #-2147483637	; 0x8000000b
    31f4:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    31f8:	00030b04 	andeq	r0, r3, r4, lsl #22
    31fc:	2e123000 	cdpcs	0, 1, cr3, cr2, cr0, {0}
    3200:	0300000a 	movweq	r0, #10
    3204:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    3208:	12320000 	eorsne	r0, r2, #0
    320c:	00000d2f 	andeq	r0, r0, pc, lsr #26
    3210:	0b04be03 	bleq	132a24 <__RW_SIZE__+0x1324a4>
    3214:	34000003 	strcc	r0, [r0], #-3
    3218:	000a3912 	andeq	r3, sl, r2, lsl r9
    321c:	04bf0300 	ldrteq	r0, [pc], #768	; 3224 <__RW_SIZE__+0x2ca4>
    3220:	00000190 	muleq	r0, r0, r1
    3224:	09ac1236 	stmibeq	ip!, {r1, r2, r4, r5, r9, ip}
    3228:	c0030000 	andgt	r0, r3, r0
    322c:	00030b04 	andeq	r0, r3, r4, lsl #22
    3230:	44123800 	ldrmi	r3, [r2], #-2048	; 0xfffff800
    3234:	0300000a 	movweq	r0, #10
    3238:	019004c1 	orrseq	r0, r0, r1, asr #9
    323c:	123a0000 	eorsne	r0, sl, #0
    3240:	00000d34 	andeq	r0, r0, r4, lsr sp
    3244:	0b04c203 	bleq	133a58 <__RW_SIZE__+0x1334d8>
    3248:	3c000003 	stccc	0, cr0, [r0], {3}
    324c:	000a4f12 	andeq	r4, sl, r2, lsl pc
    3250:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    3254:	00000190 	muleq	r0, r0, r1
    3258:	0d39123e 	lfmeq	f1, 4, [r9, #-248]!	; 0xffffff08
    325c:	c4030000 	strgt	r0, [r3], #-0
    3260:	00030b04 	andeq	r0, r3, r4, lsl #22
    3264:	3e124000 	cdpcc	0, 1, cr4, cr2, cr0, {0}
    3268:	0300000d 	movweq	r0, #13
    326c:	019004c5 	orrseq	r0, r0, r5, asr #9
    3270:	12420000 	subne	r0, r2, #0
    3274:	00000b17 	andeq	r0, r0, r7, lsl fp
    3278:	0b04c603 	bleq	134a8c <__RW_SIZE__+0x13450c>
    327c:	44000003 	strmi	r0, [r0], #-3
    3280:	000a6712 	andeq	r6, sl, r2, lsl r7
    3284:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    3288:	00000190 	muleq	r0, r0, r1
    328c:	43441146 	movtmi	r1, #16710	; 0x4146
    3290:	c8030052 	stmdagt	r3, {r1, r4, r6}
    3294:	00030b04 	andeq	r0, r3, r4, lsl #22
    3298:	72124800 	andsvc	r4, r2, #0, 16
    329c:	0300000a 	movweq	r0, #10
    32a0:	019004c9 	orrseq	r0, r0, r9, asr #9
    32a4:	124a0000 	subne	r0, sl, #0
    32a8:	00000cea 	andeq	r0, r0, sl, ror #25
    32ac:	0b04ca03 	bleq	135ac0 <__RW_SIZE__+0x135540>
    32b0:	4c000003 	stcmi	0, cr0, [r0], {3}
    32b4:	000a7d12 	andeq	r7, sl, r2, lsl sp
    32b8:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    32bc:	00000190 	muleq	r0, r0, r1
    32c0:	8104004e 	tsthi	r4, lr, asr #32
    32c4:	03000009 	movweq	r0, #9
    32c8:	041804cc 	ldreq	r0, [r8], #-1228	; 0xfffffb34
    32cc:	01050000 	mrseq	r0, (UNDEF: 5)
    32d0:	00007408 	andeq	r7, r0, r8, lsl #8
    32d4:	06041300 	streq	r1, [r4], -r0, lsl #6
    32d8:	13020000 	movwne	r0, #8192	; 0x2000
    32dc:	06560306 	ldrbeq	r0, [r6], -r6, lsl #6
    32e0:	bf140000 	svclt	0x00140000
    32e4:	02000004 	andeq	r0, r0, #4
    32e8:	01640613 	cmneq	r4, r3, lsl r6
    32ec:	13000000 	movwne	r0, #0
    32f0:	0000054d 	andeq	r0, r0, sp, asr #10
    32f4:	0305de02 	movweq	sp, #24066	; 0x5e02
    32f8:	00000670 	andeq	r0, r0, r0, ror r6
    32fc:	0004bf14 	andeq	fp, r4, r4, lsl pc
    3300:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    3304:	00000164 	andeq	r0, r0, r4, ror #2
    3308:	05d41300 	ldrbeq	r1, [r4, #768]	; 0x300
    330c:	eb020000 	bl	83314 <__RW_SIZE__+0x82d94>
    3310:	068a0305 	streq	r0, [sl], r5, lsl #6
    3314:	bf140000 	svclt	0x00140000
    3318:	02000004 	andeq	r0, r0, #4
    331c:	016405eb 	smultteq	r4, fp, r5
    3320:	15000000 	strne	r0, [r0, #-0]
    3324:	00000f33 	andeq	r0, r0, r3, lsr pc
    3328:	3ce81101 	stfcce	f1, [r8], #4
    332c:	003e0800 	eorseq	r0, lr, r0, lsl #16
    3330:	9c010000 	stcls	0, cr0, [r1], {-0}
    3334:	000f4816 	andeq	r4, pc, r6, lsl r8	; <UNPREDICTABLE>
    3338:	d01d0100 	andsle	r0, sp, r0, lsl #2
    333c:	28000001 	stmdacs	r0, {r0}
    3340:	2608003d 			; <UNDEFINED> instruction: 0x2608003d
    3344:	01000000 	mrseq	r0, (UNDEF: 0)
    3348:	0006cf9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
    334c:	0ed71700 	cdpeq	7, 13, cr1, cr7, cr0, {0}
    3350:	1f010000 	svcne	0x00010000
    3354:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3358:	0a00730e 	beq	1ff98 <__RW_SIZE__+0x1fa18>
    335c:	091affff 	ldmdbeq	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3360:	ec231eec 	stc	14, cr1, [r3], #-944	; 0xfffffc50
    3364:	009f4fff 			; <UNDEFINED> instruction: 0x009f4fff
    3368:	000f0f18 	andeq	r0, pc, r8, lsl pc	; <UNPREDICTABLE>
    336c:	50410100 	subpl	r0, r1, r0, lsl #2
    3370:	e408003d 	str	r0, [r8], #-61	; 0xffffffc3
    3374:	01000000 	mrseq	r0, (UNDEF: 0)
    3378:	00070c9c 	muleq	r7, ip, ip
    337c:	0ed71900 	cdpeq	9, 13, cr1, cr7, cr0, {0}
    3380:	41010000 	mrsmi	r0, (UNDEF: 1)
    3384:	000001c9 	andeq	r0, r0, r9, asr #3
    3388:	000007a9 	andeq	r0, r0, r9, lsr #15
    338c:	0100691a 	tsteq	r0, sl, lsl r9
    3390:	0001c943 	andeq	ip, r1, r3, asr #18
    3394:	0007ca00 	andeq	ip, r7, r0, lsl #20
    3398:	00741b00 	rsbseq	r1, r4, r0, lsl #22
    339c:	01d04401 	bicseq	r4, r0, r1, lsl #8
    33a0:	50010000 	andpl	r0, r1, r0
    33a4:	0eb91800 	cdpeq	8, 11, cr1, cr9, cr0, {0}
    33a8:	62010000 	andvs	r0, r1, #0
    33ac:	08003e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, ip, sp}
    33b0:	00000062 	andeq	r0, r0, r2, rrx
    33b4:	07319c01 	ldreq	r9, [r1, -r1, lsl #24]!
    33b8:	d7190000 	ldrle	r0, [r9, -r0]
    33bc:	0100000e 	tsteq	r0, lr
    33c0:	0001c962 	andeq	ip, r1, r2, ror #18
    33c4:	0007e900 	andeq	lr, r7, r0, lsl #18
    33c8:	fc1c0000 	ldc2	0, cr0, [ip], {-0}
    33cc:	0100000e 	tsteq	r0, lr
    33d0:	0001c970 	andeq	ip, r1, r0, ror r9
    33d4:	003e9800 	eorseq	r9, lr, r0, lsl #16
    33d8:	00002008 	andeq	r2, r0, r8
    33dc:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    33e0:	00000edc 	ldrdeq	r0, [r0], -ip
    33e4:	3eb87d01 	cdpcc	13, 11, cr7, cr8, cr1, {0}
    33e8:	00220800 	eoreq	r0, r2, r0, lsl #16
    33ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    33f0:	000ec518 	andeq	ip, lr, r8, lsl r5
    33f4:	dc830100 	stfles	f0, [r3], {0}
    33f8:	1808003e 	stmdane	r8, {r1, r2, r3, r4, r5}
    33fc:	01000000 	mrseq	r0, (UNDEF: 0)
    3400:	00077c9c 	muleq	r7, ip, ip
    3404:	0ed71900 	cdpeq	9, 13, cr1, cr7, cr0, {0}
    3408:	83010000 	movwhi	r0, #4096	; 0x1000
    340c:	000001c9 	andeq	r0, r0, r9, asr #3
    3410:	0000080a 	andeq	r0, r0, sl, lsl #16
    3414:	0eee1500 	cdpeq	5, 14, cr1, cr14, cr0, {0}
    3418:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    341c:	08003ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    3420:	0000004c 	andeq	r0, r0, ip, asr #32
    3424:	1a1d9c01 	bne	76a430 <__RW_SIZE__+0x769eb0>
    3428:	0100000f 	tsteq	r0, pc
    342c:	003f4091 	mlaseq	pc, r1, r0, r4	; <UNPREDICTABLE>
    3430:	00005808 	andeq	r5, r0, r8, lsl #16
    3434:	b29c0100 	addslt	r0, ip, #0, 2
    3438:	19000007 	stmdbne	r0, {r0, r1, r2}
    343c:	00000354 	andeq	r0, r0, r4, asr r3
    3440:	019b9101 	orrseq	r9, fp, r1, lsl #2
    3444:	082b0000 	stmdaeq	fp!, {}	; <UNPREDICTABLE>
    3448:	15000000 	strne	r0, [r0, #-0]
    344c:	00000f5c 	andeq	r0, r0, ip, asr pc
    3450:	3f989b01 	svccc	0x00989b01
    3454:	00220800 	eoreq	r0, r2, r0, lsl #16
    3458:	9c010000 	stcls	0, cr0, [r1], {-0}
    345c:	00083818 	andeq	r3, r8, r8, lsl r8
    3460:	bca10100 	stflts	f0, [r1]
    3464:	a808003f 	stmdage	r8, {r0, r1, r2, r3, r4, r5}
    3468:	01000000 	mrseq	r0, (UNDEF: 0)
    346c:	0008439c 	muleq	r8, ip, r3
    3470:	6e651e00 	cdpvs	14, 6, cr1, cr5, cr0, {0}
    3474:	c9a10100 	stmibgt	r1!, {r8}
    3478:	4c000001 	stcmi	0, cr0, [r0], {1}
    347c:	19000008 	stmdbne	r0, {r3}
    3480:	00000ed7 	ldrdeq	r0, [r0], -r7
    3484:	01c9a101 	biceq	sl, r9, r1, lsl #2
    3488:	086d0000 	stmdaeq	sp!, {}^	; <UNPREDICTABLE>
    348c:	701f0000 	andsvc	r0, pc, r0
    3490:	c0000006 	andgt	r0, r0, r6
    3494:	e808003f 	stmda	r8, {r0, r1, r2, r3, r4, r5}
    3498:	01000000 	mrseq	r0, (UNDEF: 0)
    349c:	000812b5 			; <UNDEFINED> instruction: 0x000812b5
    34a0:	067d2000 	ldrbteq	r2, [sp], -r0
    34a4:	08a70000 	stmiaeq	r7!, {}	; <UNPREDICTABLE>
    34a8:	1f000000 	svcne	0x00000000
    34ac:	0000063c 	andeq	r0, r0, ip, lsr r6
    34b0:	08004026 	stmdaeq	r0, {r1, r2, r5, lr}
    34b4:	00000100 	andeq	r0, r0, r0, lsl #2
    34b8:	082cad01 	stmdaeq	ip!, {r0, r8, sl, fp, sp, pc}
    34bc:	49210000 	stmdbmi	r1!, {}	; <UNPREDICTABLE>
    34c0:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    34c4:	06562200 	ldrbeq	r2, [r6], -r0, lsl #4
    34c8:	40540000 	subsmi	r0, r4, r0
    34cc:	00020800 	andeq	r0, r2, r0, lsl #16
    34d0:	af010000 	svcge	0x00010000
    34d4:	00066321 	andeq	r6, r6, r1, lsr #6
    34d8:	00001e00 	andeq	r1, r0, r0, lsl #28
    34dc:	00005623 	andeq	r5, r0, r3, lsr #12
    34e0:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    34e4:	0000084f 	andeq	r0, r0, pc, asr #16
    34e8:	0001c90e 	andeq	ip, r1, lr, lsl #18
    34ec:	07de0000 	ldrbeq	r0, [lr, r0]
    34f0:	00040000 	andeq	r0, r4, r0
    34f4:	00000cf1 	strdeq	r0, [r0], -r1
    34f8:	00b20104 	adcseq	r0, r2, r4, lsl #2
    34fc:	86010000 	strhi	r0, [r1], -r0
    3500:	6600000f 	strvs	r0, [r0], -pc
    3504:	68000001 	stmdavs	r0, {r0}
    3508:	0a080040 	beq	203610 <__RW_SIZE__+0x203090>
    350c:	05000002 	streq	r0, [r0, #-2]
    3510:	0200000a 	andeq	r0, r0, #10
    3514:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
    3518:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    351c:	03000001 	movweq	r0, #1
    3520:	000006ca 	andeq	r0, r0, sl, asr #13
    3524:	04ef0372 	strbteq	r0, [pc], #882	; 352c <__RW_SIZE__+0x2fac>
    3528:	03740000 	cmneq	r4, #0
    352c:	0000064f 	andeq	r0, r0, pc, asr #12
    3530:	07580375 			; <UNDEFINED> instruction: 0x07580375
    3534:	03760000 	cmneq	r6, #0
    3538:	00000775 	andeq	r0, r0, r5, ror r7
    353c:	0746037b 	smlsldxeq	r0, r6, fp, r3
    3540:	037c0000 	cmneq	ip, #0
    3544:	000004da 	ldrdeq	r0, [r0], -sl
    3548:	0724037e 			; <UNDEFINED> instruction: 0x0724037e
    354c:	037f0000 	cmneq	pc, #0
    3550:	00000645 	andeq	r0, r0, r5, asr #12
    3554:	06680300 	strbteq	r0, [r8], -r0, lsl #6
    3558:	03010000 	movweq	r0, #4096	; 0x1000
    355c:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3560:	06a80302 	strteq	r0, [r8], r2, lsl #6
    3564:	03030000 	movweq	r0, #12288	; 0x3000
    3568:	0000049f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    356c:	04e60304 	strbteq	r0, [r6], #772	; 0x304
    3570:	03050000 	movweq	r0, #20480	; 0x5000
    3574:	000004aa 	andeq	r0, r0, sl, lsr #9
    3578:	06f00306 	ldrbteq	r0, [r0], r6, lsl #6
    357c:	03070000 	movweq	r0, #28672	; 0x7000
    3580:	000005c9 	andeq	r0, r0, r9, asr #11
    3584:	07a80308 	streq	r0, [r8, r8, lsl #6]!
    3588:	03090000 	movweq	r0, #36864	; 0x9000
    358c:	0000065d 	andeq	r0, r0, sp, asr r6
    3590:	0623030a 	strteq	r0, [r3], -sl, lsl #6
    3594:	030b0000 	movweq	r0, #45056	; 0xb000
    3598:	0000048c 	andeq	r0, r0, ip, lsl #9
    359c:	0676030c 	ldrbteq	r0, [r6], -ip, lsl #6
    35a0:	030d0000 	movweq	r0, #53248	; 0xd000
    35a4:	0000053a 	andeq	r0, r0, sl, lsr r5
    35a8:	0795030e 	ldreq	r0, [r5, lr, lsl #6]
    35ac:	030f0000 	movweq	r0, #61440	; 0xf000
    35b0:	000005f1 	strdeq	r0, [r0], -r1
    35b4:	04620310 	strbteq	r0, [r2], #-784	; 0xfffffcf0
    35b8:	03110000 	tsteq	r1, #0
    35bc:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    35c0:	058f0312 	streq	r0, [pc, #786]	; 38da <__RW_SIZE__+0x335a>
    35c4:	03130000 	tsteq	r3, #0
    35c8:	0000042b 	andeq	r0, r0, fp, lsr #8
    35cc:	05810314 	streq	r0, [r1, #788]	; 0x314
    35d0:	03150000 	tsteq	r5, #0
    35d4:	00000454 	andeq	r0, r0, r4, asr r4
    35d8:	07680316 			; <UNDEFINED> instruction: 0x07680316
    35dc:	03170000 	tsteq	r7, #0
    35e0:	00000519 	andeq	r0, r0, r9, lsl r5
    35e4:	06960318 			; <UNDEFINED> instruction: 0x06960318
    35e8:	03190000 	tsteq	r9, #0
    35ec:	00000705 	andeq	r0, r0, r5, lsl #14
    35f0:	06de031a 			; <UNDEFINED> instruction: 0x06de031a
    35f4:	031b0000 	tsteq	fp, #0
    35f8:	00000737 	andeq	r0, r0, r7, lsr r7
    35fc:	0619031c 			; <UNDEFINED> instruction: 0x0619031c
    3600:	031d0000 	tsteq	sp, #0
    3604:	00000482 	andeq	r0, r0, r2, lsl #9
    3608:	0689031e 	pkhbteq	r0, r9, lr, lsl #6
    360c:	031f0000 	tsteq	pc, #0
    3610:	00000717 	andeq	r0, r0, r7, lsl r7
    3614:	05e40320 	strbeq	r0, [r4, #800]!	; 0x320
    3618:	03210000 	teqeq	r1, #0
    361c:	00000475 	andeq	r0, r0, r5, ror r4
    3620:	05300322 	ldreq	r0, [r0, #-802]!	; 0xfffffcde
    3624:	03230000 	teqeq	r3, #0
    3628:	00000786 	andeq	r0, r0, r6, lsl #15
    362c:	06be0324 	ldrteq	r0, [lr], r4, lsr #6
    3630:	03250000 	teqeq	r5, #0
    3634:	000005ad 	andeq	r0, r0, sp, lsr #11
    3638:	07c40326 	strbeq	r0, [r4, r6, lsr #6]
    363c:	03270000 	teqeq	r7, #0
    3640:	000004b5 			; <UNDEFINED> instruction: 0x000004b5
    3644:	07dc0328 	ldrbeq	r0, [ip, r8, lsr #6]
    3648:	03290000 	teqeq	r9, #0
    364c:	00000636 	andeq	r0, r0, r6, lsr r6
    3650:	a304002a 	movwge	r0, #16426	; 0x402a
    3654:	03000005 	movweq	r0, #5
    3658:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    365c:	01050000 	mrseq	r0, (UNDEF: 5)
    3660:	00006d06 	andeq	r6, r0, r6, lsl #26
    3664:	026b0600 	rsbeq	r0, fp, #0, 12
    3668:	2a040000 	bcs	103670 <__RW_SIZE__+0x1030f0>
    366c:	00000182 	andeq	r0, r0, r2, lsl #3
    3670:	6b080105 	blvs	203a8c <__RW_SIZE__+0x20350c>
    3674:	05000000 	streq	r0, [r0, #-0]
    3678:	015c0502 	cmpeq	ip, r2, lsl #10
    367c:	c8060000 	stmdagt	r6, {}	; <UNPREDICTABLE>
    3680:	04000002 	streq	r0, [r0], #-2
    3684:	00019b36 	andeq	r9, r1, r6, lsr fp
    3688:	07020500 	streq	r0, [r2, -r0, lsl #10]
    368c:	00000043 	andeq	r0, r0, r3, asr #32
    3690:	05050405 	streq	r0, [r5, #-1029]	; 0xfffffbfb
    3694:	06000000 	streq	r0, [r0], -r0
    3698:	000001a7 	andeq	r0, r0, r7, lsr #3
    369c:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    36a0:	04050000 	streq	r0, [r5], #-0
    36a4:	0000a007 	andeq	sl, r0, r7
    36a8:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    36ac:	00000000 	andeq	r0, r0, r0
    36b0:	9b070805 	blls	1c56cc <__RW_SIZE__+0x1c514c>
    36b4:	07000000 	streq	r0, [r0, -r0]
    36b8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    36bc:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    36c0:	0000a507 	andeq	sl, r0, r7, lsl #10
    36c4:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    36c8:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    36cc:	14090000 	strne	r0, [r9], #-0
    36d0:	02000005 	andeq	r0, r0, #5
    36d4:	00029c86 	andeq	r9, r2, r6, lsl #25
    36d8:	7f090000 	svcvc	0x00090000
    36dc:	02000003 	andeq	r0, r0, #3
    36e0:	0002a187 	andeq	sl, r2, r7, lsl #3
    36e4:	81092000 	mrshi	r2, (UNDEF: 9)
    36e8:	02000007 	andeq	r0, r0, #7
    36ec:	0002b188 	andeq	fp, r2, r8, lsl #3
    36f0:	27098000 	strcs	r8, [r9, -r0]
    36f4:	02000005 	andeq	r0, r0, #5
    36f8:	0002a189 	andeq	sl, r2, r9, lsl #3
    36fc:	b30aa000 	movwlt	sl, #40960	; 0xa000
    3700:	02000007 	andeq	r0, r0, #7
    3704:	0002b68a 	andeq	fp, r2, sl, lsl #13
    3708:	0a010000 	beq	43710 <__RW_SIZE__+0x43190>
    370c:	0000038f 	andeq	r0, r0, pc, lsl #7
    3710:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    3714:	01200000 	teqeq	r0, r0
    3718:	0006710a 	andeq	r7, r6, sl, lsl #2
    371c:	bb8c0200 	bllt	fe303f24 <MSP_BASE+0xde2fef24>
    3720:	80000002 	andhi	r0, r0, r2
    3724:	03990a01 	orrseq	r0, r9, #4096	; 0x1000
    3728:	8d020000 	stchi	0, cr0, [r2, #-0]
    372c:	000002a1 	andeq	r0, r0, r1, lsr #5
    3730:	900a01a0 	andls	r0, sl, r0, lsr #3
    3734:	02000007 	andeq	r0, r0, #7
    3738:	0002c08e 	andeq	ip, r2, lr, lsl #1
    373c:	0a020000 	beq	83744 <__RW_SIZE__+0x831c4>
    3740:	000003a3 	andeq	r0, r0, r3, lsr #7
    3744:	02c58f02 	sbceq	r8, r5, #2, 30
    3748:	02200000 	eoreq	r0, r0, #0
    374c:	0050490b 	subseq	r4, r0, fp, lsl #18
    3750:	02e59002 	rsceq	r9, r5, #2
    3754:	03000000 	movweq	r0, #0
    3758:	0003ad0a 	andeq	sl, r3, sl, lsl #26
    375c:	ea910200 	b	fe443f64 <MSP_BASE+0xde43ef64>
    3760:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    3764:	06a30a03 	strteq	r0, [r3], r3, lsl #20
    3768:	92020000 	andls	r0, r2, #0
    376c:	000002fb 	strdeq	r0, [r0], -fp
    3770:	0c000e00 	stceq	14, cr0, [r0], {-0}
    3774:	000001a9 	andeq	r0, r0, r9, lsr #3
    3778:	00000295 	muleq	r0, r5, r2
    377c:	0002950d 	andeq	r9, r2, sp, lsl #10
    3780:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    3784:	01480704 	cmpeq	r8, r4, lsl #14
    3788:	850e0000 	strhi	r0, [lr, #-0]
    378c:	0c000002 	stceq	0, cr0, [r0], {2}
    3790:	000001a9 	andeq	r0, r0, r9, lsr #3
    3794:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    3798:	0002950d 	andeq	r9, r2, sp, lsl #10
    379c:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    37a0:	00000285 	andeq	r0, r0, r5, lsl #5
    37a4:	0002850e 	andeq	r8, r2, lr, lsl #10
    37a8:	02850e00 	addeq	r0, r5, #0, 28
    37ac:	850e0000 	strhi	r0, [lr, #-0]
    37b0:	0c000002 	stceq	0, cr0, [r0], {2}
    37b4:	000001a9 	andeq	r0, r0, r9, lsr #3
    37b8:	000002d5 	ldrdeq	r0, [r0], -r5
    37bc:	0002950d 	andeq	r9, r2, sp, lsl #10
    37c0:	0c003700 	stceq	7, cr3, [r0], {-0}
    37c4:	00000177 	andeq	r0, r0, r7, ror r1
    37c8:	000002e5 	andeq	r0, r0, r5, ror #5
    37cc:	0002950d 	andeq	r9, r2, sp, lsl #10
    37d0:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    37d4:	000002d5 	ldrdeq	r0, [r0], -r5
    37d8:	0001a90c 	andeq	sl, r1, ip, lsl #18
    37dc:	0002fb00 	andeq	pc, r2, r0, lsl #22
    37e0:	02950f00 	addseq	r0, r5, #0, 30
    37e4:	02830000 	addeq	r0, r3, #0
    37e8:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    37ec:	fb060000 	blx	1837f6 <__RW_SIZE__+0x183276>
    37f0:	02000006 	andeq	r0, r0, #6
    37f4:	0001d793 	muleq	r1, r3, r7
    37f8:	01900e00 	orrseq	r0, r0, r0, lsl #28
    37fc:	1c100000 	ldcne	0, cr0, [r0], {-0}
    3800:	7503e903 	strvc	lr, [r3, #-2307]	; 0xfffff6fd
    3804:	11000003 	tstne	r0, r3
    3808:	004c5243 	subeq	r5, ip, r3, asr #4
    380c:	fb03eb03 	blx	fe422 <__RW_SIZE__+0xfdea2>
    3810:	00000002 	andeq	r0, r0, r2
    3814:	48524311 	ldmdami	r2, {r0, r4, r8, r9, lr}^
    3818:	03ec0300 	mvneq	r0, #0, 6
    381c:	000002fb 	strdeq	r0, [r0], -fp
    3820:	44491104 	strbmi	r1, [r9], #-260	; 0xfffffefc
    3824:	ed030052 	stc	0, cr0, [r3, #-328]	; 0xfffffeb8
    3828:	0002fb03 	andeq	pc, r2, r3, lsl #22
    382c:	4f110800 	svcmi	0x00110800
    3830:	03005244 	movweq	r5, #580	; 0x244
    3834:	02fb03ee 	rscseq	r0, fp, #-1207959549	; 0xb8000003
    3838:	120c0000 	andne	r0, ip, #0
    383c:	00000359 	andeq	r0, r0, r9, asr r3
    3840:	fb03ef03 	blx	ff456 <__RW_SIZE__+0xfeed6>
    3844:	10000002 	andne	r0, r0, r2
    3848:	52524211 	subspl	r4, r2, #268435457	; 0x10000001
    384c:	03f00300 	mvnseq	r0, #0, 6
    3850:	000002fb 	strdeq	r0, [r0], -fp
    3854:	04131214 	ldreq	r1, [r3], #-532	; 0xfffffdec
    3858:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    385c:	0002fb03 	andeq	pc, r2, r3, lsl #22
    3860:	04001800 	streq	r1, [r0], #-2048	; 0xfffff800
    3864:	00000418 	andeq	r0, r0, r8, lsl r4
    3868:	1003f203 	andne	pc, r3, r3, lsl #4
    386c:	10000003 	andne	r0, r0, r3
    3870:	04340328 	ldrteq	r0, [r4], #-808	; 0xfffffcd8
    3874:	0000040c 	andeq	r0, r0, ip, lsl #8
    3878:	00524311 	subseq	r4, r2, r1, lsl r3
    387c:	fb043603 	blx	111092 <__RW_SIZE__+0x110b12>
    3880:	00000002 	andeq	r0, r0, r2
    3884:	00001312 	andeq	r1, r0, r2, lsl r3
    3888:	04370300 	ldrteq	r0, [r7], #-768	; 0xfffffd00
    388c:	000002fb 	strdeq	r0, [r0], -fp
    3890:	49431104 	stmdbmi	r3, {r2, r8, ip}^
    3894:	38030052 	stmdacc	r3, {r1, r4, r6}
    3898:	0002fb04 	andeq	pc, r2, r4, lsl #22
    389c:	92120800 	andsls	r0, r2, #0, 16
    38a0:	03000000 	movweq	r0, #0
    38a4:	02fb0439 	rscseq	r0, fp, #956301312	; 0x39000000
    38a8:	120c0000 	andne	r0, ip, #0
    38ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    38b0:	fb043a03 	blx	1120c6 <__RW_SIZE__+0x111b46>
    38b4:	10000002 	andne	r0, r0, r2
    38b8:	00002612 	andeq	r2, r0, r2, lsl r6
    38bc:	043b0300 	ldrteq	r0, [fp], #-768	; 0xfffffd00
    38c0:	000002fb 	strdeq	r0, [r0], -fp
    38c4:	00821214 	addeq	r1, r2, r4, lsl r2
    38c8:	3c030000 	stccc	0, cr0, [r3], {-0}
    38cc:	0002fb04 	andeq	pc, r2, r4, lsl #22
    38d0:	8a121800 	bhi	4898d8 <__RW_SIZE__+0x489358>
    38d4:	03000000 	movweq	r0, #0
    38d8:	02fb043d 	rscseq	r0, fp, #1023410176	; 0x3d000000
    38dc:	121c0000 	andsne	r0, ip, #0
    38e0:	0000000e 	andeq	r0, r0, lr
    38e4:	fb043e03 	blx	1130fa <__RW_SIZE__+0x112b7a>
    38e8:	20000002 	andcs	r0, r0, r2
    38ec:	52534311 	subspl	r4, r3, #1140850688	; 0x44000000
    38f0:	043f0300 	ldrteq	r0, [pc], #-768	; 38f8 <__RW_SIZE__+0x3378>
    38f4:	000002fb 	strdeq	r0, [r0], -fp
    38f8:	9b040024 	blls	103990 <__RW_SIZE__+0x103410>
    38fc:	03000001 	movweq	r0, #1
    3900:	0381044a 	orreq	r0, r1, #1241513984	; 0x4a000000
    3904:	1c100000 	ldcne	0, cr0, [r0], {-0}
    3908:	d604d203 	strle	sp, [r4], -r3, lsl #4
    390c:	11000004 	tstne	r0, r4
    3910:	03005253 	movweq	r5, #595	; 0x253
    3914:	030b04d4 	movweq	r0, #46292	; 0xb4d4
    3918:	12000000 	andne	r0, r0, #0
    391c:	0000037f 	andeq	r0, r0, pc, ror r3
    3920:	9004d503 	andls	sp, r4, r3, lsl #10
    3924:	02000001 	andeq	r0, r0, #1
    3928:	00524411 	subseq	r4, r2, r1, lsl r4
    392c:	0b04d603 	bleq	139140 <__RW_SIZE__+0x138bc0>
    3930:	04000003 	streq	r0, [r0], #-3
    3934:	00033912 	andeq	r3, r3, r2, lsl r9
    3938:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    393c:	00000190 	muleq	r0, r0, r1
    3940:	52421106 	subpl	r1, r2, #-2147483647	; 0x80000001
    3944:	d8030052 	stmdale	r3, {r1, r4, r6}
    3948:	00030b04 	andeq	r0, r3, r4, lsl #22
    394c:	8f120800 	svchi	0x00120800
    3950:	03000003 	movweq	r0, #3
    3954:	019004d9 			; <UNDEFINED> instruction: 0x019004d9
    3958:	110a0000 	mrsne	r0, (UNDEF: 10)
    395c:	00315243 	eorseq	r5, r1, r3, asr #4
    3960:	0b04da03 	bleq	13a174 <__RW_SIZE__+0x139bf4>
    3964:	0c000003 	stceq	0, cr0, [r0], {3}
    3968:	00039912 	andeq	r9, r3, r2, lsl r9
    396c:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    3970:	00000190 	muleq	r0, r0, r1
    3974:	5243110e 	subpl	r1, r3, #-2147483645	; 0x80000003
    3978:	dc030032 	stcle	0, cr0, [r3], {50}	; 0x32
    397c:	00030b04 	andeq	r0, r3, r4, lsl #22
    3980:	a3121000 	tstge	r2, #0
    3984:	03000003 	movweq	r0, #3
    3988:	019004dd 			; <UNDEFINED> instruction: 0x019004dd
    398c:	11120000 	tstne	r2, r0
    3990:	00335243 	eorseq	r5, r3, r3, asr #4
    3994:	0b04de03 	bleq	13b1a8 <__RW_SIZE__+0x13ac28>
    3998:	14000003 	strne	r0, [r0], #-3
    399c:	0003ad12 	andeq	sl, r3, r2, lsl sp
    39a0:	04df0300 	ldrbeq	r0, [pc], #768	; 39a8 <__RW_SIZE__+0x3428>
    39a4:	00000190 	muleq	r0, r0, r1
    39a8:	09f31216 	ldmibeq	r3!, {r1, r2, r4, r9, ip}^
    39ac:	e0030000 	and	r0, r3, r0
    39b0:	00030b04 	andeq	r0, r3, r4, lsl #22
    39b4:	b7121800 	ldrlt	r1, [r2, -r0, lsl #16]
    39b8:	03000003 	movweq	r0, #3
    39bc:	019004e1 	orrseq	r0, r0, r1, ror #9
    39c0:	001a0000 	andseq	r0, sl, r0
    39c4:	000b5504 	andeq	r5, fp, r4, lsl #10
    39c8:	04e20300 	strbteq	r0, [r2], #768	; 0x300
    39cc:	00000418 	andeq	r0, r0, r8, lsl r4
    39d0:	04140413 	ldreq	r0, [r4], #-1043	; 0xfffffbed
    39d4:	000004ea 	andeq	r0, r0, sl, ror #9
    39d8:	74080105 	strvc	r0, [r8], #-261	; 0xfffffefb
    39dc:	14000000 	strne	r0, [r0], #-0
    39e0:	0004f704 	andeq	pc, r4, r4, lsl #14
    39e4:	04ea1500 	strbteq	r1, [sl], #1280	; 0x500
    39e8:	db060000 	blle	1839f0 <__RW_SIZE__+0x183470>
    39ec:	0500000f 	streq	r0, [r0, #-15]
    39f0:	00050728 	andeq	r0, r5, r8, lsr #14
    39f4:	0f7c1600 	svceq	0x007c1600
    39f8:	07040000 	streq	r0, [r4, -r0]
    39fc:	00051e00 	andeq	r1, r5, r0, lsl #28
    3a00:	0fea1700 	svceq	0x00ea1700
    3a04:	04e20000 	strbteq	r0, [r2], #0
    3a08:	00000000 	andeq	r0, r0, r0
    3a0c:	000f7e06 	andeq	r7, pc, r6, lsl #28
    3a10:	fc620500 	stc2l	5, cr0, [r2], #-0
    3a14:	18000004 	stmdane	r0, {r2}
    3a18:	00000fb8 			; <UNDEFINED> instruction: 0x00000fb8
    3a1c:	40012b01 	andmi	r2, r1, r1, lsl #22
    3a20:	19000005 	stmdbne	r0, {r0, r2}
    3a24:	01007470 	tsteq	r0, r0, ror r4
    3a28:	0004e42b 	andeq	lr, r4, fp, lsr #8
    3a2c:	6a1a0000 	bvs	683a34 <__RW_SIZE__+0x6834b4>
    3a30:	0100000f 	tsteq	r0, pc
    3a34:	0004ea3e 	andeq	lr, r4, lr, lsr sl
    3a38:	041b0100 	ldreq	r0, [fp], #-256	; 0xffffff00
    3a3c:	02000006 	andeq	r0, r0, #6
    3a40:	66030613 			; <UNDEFINED> instruction: 0x66030613
    3a44:	1c000005 	stcne	0, cr0, [r0], {5}
    3a48:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
    3a4c:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
    3a50:	00000001 	andeq	r0, r0, r1
    3a54:	00054d1b 	andeq	r4, r5, fp, lsl sp
    3a58:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    3a5c:	00058003 	andeq	r8, r5, r3
    3a60:	04bf1c00 	ldrteq	r1, [pc], #3072	; 3a68 <__RW_SIZE__+0x34e8>
    3a64:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
    3a68:	00016405 	andeq	r6, r1, r5, lsl #8
    3a6c:	d41b0000 	ldrle	r0, [fp], #-0
    3a70:	02000005 	andeq	r0, r0, #5
    3a74:	9a0305eb 	bls	c5228 <__RW_SIZE__+0xc4ca8>
    3a78:	1c000005 	stcne	0, cr0, [r0], {5}
    3a7c:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
    3a80:	6405eb02 	strvs	lr, [r5], #-2818	; 0xfffff4fe
    3a84:	00000001 	andeq	r0, r0, r1
    3a88:	0008681d 	andeq	r6, r8, sp, lsl r8
    3a8c:	68080100 	stmdavs	r8, {r8}
    3a90:	b8080040 	stmdalt	r8, {r6}
    3a94:	01000000 	mrseq	r0, (UNDEF: 0)
    3a98:	0005ec9c 	muleq	r5, ip, ip
    3a9c:	0fb31e00 	svceq	0x00b31e00
    3aa0:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    3aa4:	000001c9 	andeq	r0, r0, r9, asr #3
    3aa8:	000008bb 			; <UNDEFINED> instruction: 0x000008bb
    3aac:	7669641f 			; <UNDEFINED> instruction: 0x7669641f
    3ab0:	ec0a0100 	stfs	f0, [sl], {-0}
    3ab4:	dc000005 	stcle	0, cr0, [r0], {5}
    3ab8:	20000008 	andcs	r0, r0, r8
    3abc:	00000fcf 	andeq	r0, r0, pc, asr #31
    3ac0:	01d00b01 	bicseq	r0, r0, r1, lsl #22
    3ac4:	08f40000 	ldmeq	r4!, {}^	; <UNPREDICTABLE>
    3ac8:	ca200000 	bgt	803ad0 <__RW_SIZE__+0x803550>
    3acc:	0100000f 	tsteq	r0, pc
    3ad0:	0001d00c 	andeq	sp, r1, ip
    3ad4:	00092f00 	andeq	r2, r9, r0, lsl #30
    3ad8:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    3adc:	000f8d04 	andeq	r8, pc, r4, lsl #26
    3ae0:	0f941800 	svceq	0x00941800
    3ae4:	1f010000 	svcne	0x00010000
    3ae8:	00060b01 	andeq	r0, r6, r1, lsl #22
    3aec:	03742100 	cmneq	r4, #0, 2
    3af0:	1f010000 	svcne	0x00010000
    3af4:	000004ea 	andeq	r0, r0, sl, ror #9
    3af8:	05f32200 	ldrbeq	r2, [r3, #512]!	; 0x200
    3afc:	41200000 	teqmi	r0, r0
    3b00:	003a0800 	eorseq	r0, sl, r0, lsl #16
    3b04:	9c010000 	stcls	0, cr0, [r1], {-0}
    3b08:	00000626 	andeq	r0, r0, r6, lsr #12
    3b0c:	0005ff23 	andeq	pc, r5, r3, lsr #30
    3b10:	00500100 	subseq	r0, r0, r0, lsl #2
    3b14:	00052922 	andeq	r2, r5, r2, lsr #18
    3b18:	00415c00 	subeq	r5, r1, r0, lsl #24
    3b1c:	00004208 	andeq	r4, r0, r8, lsl #4
    3b20:	5c9c0100 	ldfpls	f0, [ip], {0}
    3b24:	24000006 	strcs	r0, [r0], #-6
    3b28:	00000535 	andeq	r0, r0, r5, lsr r5
    3b2c:	00000951 	andeq	r0, r0, r1, asr r9
    3b30:	0005f325 	andeq	pc, r5, r5, lsr #6
    3b34:	00416200 	subeq	r6, r1, r0, lsl #4
    3b38:	00012808 	andeq	r2, r1, r8, lsl #16
    3b3c:	242f0100 	strtcs	r0, [pc], #-256	; 3b44 <__RW_SIZE__+0x35c4>
    3b40:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3b44:	00000989 	andeq	r0, r0, r9, lsl #19
    3b48:	d5260000 	strle	r0, [r6, #-0]!
    3b4c:	01000008 	tsteq	r0, r8
    3b50:	0041a033 	subeq	sl, r1, r3, lsr r0
    3b54:	00006008 	andeq	r6, r0, r8
    3b58:	f29c0100 	vaddw.s16	q0, q6, d0
    3b5c:	27000006 	strcs	r0, [r0, -r6]
    3b60:	00746d66 	rsbseq	r6, r4, r6, ror #26
    3b64:	04e43301 	strbteq	r3, [r4], #769	; 0x301
    3b68:	91020000 	mrsls	r0, (UNDEF: 2)
    3b6c:	61292870 	teqvs	r9, r0, ror r8
    3b70:	35010070 	strcc	r0, [r1, #-112]	; 0xffffff90
    3b74:	0000051e 	andeq	r0, r0, lr, lsl r5
    3b78:	7ddc9103 	ldfvcp	f1, [ip, #12]
    3b7c:	000fd42a 	andeq	sp, pc, sl, lsr #8
    3b80:	f2360100 	vrhadd.s<illegal width 64>	d0, d6, d0
    3b84:	03000006 	movweq	r0, #6
    3b88:	2b7de091 	blcs	1f7bdd4 <__RW_SIZE__+0x1f7b854>
    3b8c:	00000529 	andeq	r0, r0, r9, lsr #10
    3b90:	080041b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, lr}
    3b94:	00000140 	andeq	r0, r0, r0, asr #2
    3b98:	06d33a01 	ldrbeq	r3, [r3], r1, lsl #20
    3b9c:	35240000 	strcc	r0, [r4, #-0]!
    3ba0:	a7000005 	strge	r0, [r0, -r5]
    3ba4:	25000009 	strcs	r0, [r0, #-9]
    3ba8:	000005f3 	strdeq	r0, [r0], -r3
    3bac:	080041bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, lr}
    3bb0:	00000158 	andeq	r0, r0, r8, asr r1
    3bb4:	ff242f01 			; <UNDEFINED> instruction: 0xff242f01
    3bb8:	ed000005 	stc	0, cr0, [r0, #-20]	; 0xffffffec
    3bbc:	00000009 	andeq	r0, r0, r9
    3bc0:	41b62c00 			; <UNDEFINED> instruction: 0x41b62c00
    3bc4:	07c60800 	strbeq	r0, [r6, r0, lsl #16]
    3bc8:	012d0000 	teqeq	sp, r0
    3bcc:	54910252 	ldrpl	r0, [r1], #594	; 0x252
    3bd0:	0351012d 	cmpeq	r1, #1073741835	; 0x4000000b
    3bd4:	2d065091 	stccs	0, cr5, [r6, #-580]	; 0xfffffdbc
    3bd8:	91035001 	tstls	r3, r1
    3bdc:	00007dc0 	andeq	r7, r0, r0, asr #27
    3be0:	0004ea0c 	andeq	lr, r4, ip, lsl #20
    3be4:	00070200 	andeq	r0, r7, r0, lsl #4
    3be8:	02950d00 	addseq	r0, r5, #0, 26
    3bec:	00ff0000 	rscseq	r0, pc, r0
    3bf0:	0005402e 	andeq	r4, r5, lr, lsr #32
    3bf4:	00420000 	subeq	r0, r2, r0
    3bf8:	00001608 	andeq	r1, r0, r8, lsl #12
    3bfc:	2f9c0100 	svccs	0x009c0100
    3c00:	00000fa4 	andeq	r0, r0, r4, lsr #31
    3c04:	04ea4b01 	strbteq	r4, [sl], #2817	; 0xb01
    3c08:	42180000 	andsmi	r0, r8, #0
    3c0c:	00180800 	andseq	r0, r8, r0, lsl #16
    3c10:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c14:	00000744 	andeq	r0, r0, r4, asr #14
    3c18:	00787230 	rsbseq	r7, r8, r0, lsr r2
    3c1c:	04ea4d01 	strbteq	r4, [sl], #3329	; 0xd01
    3c20:	40310000 	eorsmi	r0, r1, r0
    3c24:	18000005 	stmdane	r0, {r0, r2}
    3c28:	12080042 	andne	r0, r8, #66	; 0x42
    3c2c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c30:	b226004f 	eorlt	r0, r6, #79	; 0x4f
    3c34:	01000008 	tsteq	r0, r8
    3c38:	00423054 	subeq	r3, r2, r4, asr r0
    3c3c:	00004208 	andeq	r4, r0, r8, lsl #4
    3c40:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    3c44:	32000007 	andcc	r0, r0, #7
    3c48:	01006e65 	tsteq	r0, r5, ror #28
    3c4c:	0001c954 	andeq	ip, r1, r4, asr r9
    3c50:	000a0b00 	andeq	r0, sl, r0, lsl #22
    3c54:	05802b00 	streq	r2, [r0, #2816]	; 0xb00
    3c58:	423c0000 	eorsmi	r0, ip, #0
    3c5c:	01700800 	cmneq	r0, r0, lsl #16
    3c60:	60010000 	andvs	r0, r1, r0
    3c64:	00000784 	andeq	r0, r0, r4, lsl #15
    3c68:	00058d24 	andeq	r8, r5, r4, lsr #26
    3c6c:	000a4500 	andeq	r4, sl, r0, lsl #10
    3c70:	4c2b0000 	stcmi	0, cr0, [fp], #-0
    3c74:	58000005 	stmdapl	r0, {r0, r2}
    3c78:	90080042 	andls	r0, r8, r2, asr #32
    3c7c:	01000001 	tsteq	r0, r1
    3c80:	00079e59 	andeq	r9, r7, r9, asr lr
    3c84:	05593300 	ldrbeq	r3, [r9, #-768]	; 0xfffffd00
    3c88:	00250000 	eoreq	r0, r5, r0
    3c8c:	00056634 	andeq	r6, r5, r4, lsr r6
    3c90:	00426e00 	subeq	r6, r2, r0, lsl #28
    3c94:	00000408 	andeq	r0, r0, r8, lsl #8
    3c98:	335a0100 	cmpcc	sl, #0, 2
    3c9c:	00000573 	andeq	r0, r0, r3, ror r5
    3ca0:	35000025 	strcc	r0, [r0, #-37]	; 0xffffffdb
    3ca4:	00000056 	andeq	r0, r0, r6, asr r0
    3ca8:	c106ce02 	tstgt	r6, r2, lsl #28
    3cac:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
    3cb0:	000001c9 	andeq	r0, r0, r9, asr #3
    3cb4:	000fef36 	andeq	lr, pc, r6, lsr pc	; <UNPREDICTABLE>
    3cb8:	c9dc0600 	ldmibgt	ip, {r9, sl}^
    3cbc:	37000001 	strcc	r0, [r0, -r1]
    3cc0:	000004e4 	andeq	r0, r0, r4, ror #9
    3cc4:	0004f137 	andeq	pc, r4, r7, lsr r1	; <UNPREDICTABLE>
    3cc8:	04fc3700 	ldrbteq	r3, [ip], #1792	; 0x700
    3ccc:	00000000 	andeq	r0, r0, r0
    3cd0:	00000061 	andeq	r0, r0, r1, rrx
    3cd4:	0fed0002 	svceq	0x00ed0002
    3cd8:	01040000 	mrseq	r0, (UNDEF: 4)
    3cdc:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
    3ce0:	08003000 	stmdaeq	r0, {ip, sp}
    3ce4:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
    3ce8:	30747263 	rsbscc	r7, r4, r3, ror #4
    3cec:	4300732e 	movwmi	r7, #814	; 0x32e
    3cf0:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    3cf4:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    3cf8:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    3cfc:	7365445c 	cmnvc	r5, #92, 8	; 0x5c000000
    3d00:	706f746b 	rsbvc	r7, pc, fp, ror #8
    3d04:	6869735c 	stmdavs	r9!, {r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    3d08:	6e6f6579 	mcrvs	5, 3, r6, cr15, cr9, {3}
    3d0c:	6172705c 	cmnvs	r2, ip, asr r0
    3d10:	63697463 	cmnvs	r9, #1660944384	; 0x63000000
    3d14:	31395c65 	teqcc	r9, r5, ror #24
    3d18:	4c2e3630 	stcmi	6, cr3, [lr], #-192	; 0xffffff40
    3d1c:	475f4445 	ldrbmi	r4, [pc, -r5, asr #8]
    3d20:	00454d41 	subeq	r4, r5, r1, asr #26
    3d24:	20554e47 	subscs	r4, r5, r7, asr #28
    3d28:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    3d2c:	2e33322e 	cdpcs	2, 3, cr3, cr3, cr14, {1}
    3d30:	01003235 	tsteq	r0, r5, lsr r2
    3d34:	Address 0x00003d34 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb2c>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a8>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
      2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb44>
      30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      34:	35050000 	strcc	r0, [r5, #-0]
      38:	00134900 	andseq	r4, r3, r0, lsl #18
      3c:	01130600 	tsteq	r3, r0, lsl #12
      40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826f4>
      44:	1301053b 	movwne	r0, #5435	; 0x153b
      48:	0d070000 	stceq	0, cr0, [r7, #-0]
      4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006d4>
      50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      54:	000b3813 	andeq	r3, fp, r3, lsl r8
      58:	000d0800 	andeq	r0, sp, r0, lsl #16
      5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832f0>
      60:	1349053b 	movtne	r0, #38203	; 0x953b
      64:	00000b38 	andeq	r0, r0, r8, lsr fp
      68:	03001609 	movweq	r1, #1545	; 0x609
      6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce32c>
      70:	00134905 	andseq	r4, r3, r5, lsl #18
      74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
      78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27ec>
      80:	01111927 	tsteq	r1, r7, lsr #18
      84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      88:	00194297 	mulseq	r9, r7, r2
      8c:	00340b00 	eorseq	r0, r4, r0, lsl #22
      90:	0b3a0e03 	bleq	e838a4 <__RW_SIZE__+0xe83324>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
      9c:	01000000 	mrseq	r0, (UNDEF: 0)
      a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
      a4:	0e030b13 	vmoveq.32	d3[0], r0
      a8:	17550e1b 	smmlane	r5, fp, lr, r0
      ac:	17100111 			; <UNDEFINED> instruction: 0x17100111
      b0:	24020000 	strcs	r0, [r2], #-0
      b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      b8:	000e030b 	andeq	r0, lr, fp, lsl #6
      bc:	00160300 	andseq	r0, r6, r0, lsl #6
      c0:	0b3a0e03 	bleq	e838d4 <__RW_SIZE__+0xe83354>
      c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      c8:	24040000 	strcs	r0, [r4], #-0
      cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      d0:	0008030b 	andeq	r0, r8, fp, lsl #6
      d4:	012e0500 	teqeq	lr, r0, lsl #10
      d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      e0:	13491927 	movtne	r1, #39207	; 0x9927
      e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
      e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      ec:	00130119 	andseq	r0, r3, r9, lsl r1
      f0:	00340600 	eorseq	r0, r4, r0, lsl #12
      f4:	0b3a0e03 	bleq	e83908 <__RW_SIZE__+0xe83388>
      f8:	1349053b 	movtne	r0, #38203	; 0x953b
      fc:	00001702 	andeq	r1, r0, r2, lsl #14
     100:	3f012e07 	svccc	0x00012e07
     104:	3a0e0319 	bcc	380d70 <__RW_SIZE__+0x3807f0>
     108:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     10c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     110:	97184006 	ldrls	r4, [r8, -r6]
     114:	13011942 	movwne	r1, #6466	; 0x1942
     118:	05080000 	streq	r0, [r8, #-0]
     11c:	3a0e0300 	bcc	380d24 <__RW_SIZE__+0x3807a4>
     120:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     124:	00180213 	andseq	r0, r8, r3, lsl r2
     128:	00050900 	andeq	r0, r5, r0, lsl #18
     12c:	0b3a0e03 	bleq	e83940 <__RW_SIZE__+0xe833c0>
     130:	1349053b 	movtne	r0, #38203	; 0x953b
     134:	00001702 	andeq	r1, r0, r2, lsl #14
     138:	0b000f0a 	bleq	3d68 <__RW_SIZE__+0x37e8>
     13c:	0013490b 	andseq	r4, r3, fp, lsl #18
     140:	012e0b00 	teqeq	lr, r0, lsl #22
     144:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     14c:	13491927 	movtne	r1, #39207	; 0x9927
     150:	06120111 			; <UNDEFINED> instruction: 0x06120111
     154:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     158:	00000019 	andeq	r0, r0, r9, lsl r0
     15c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     160:	030b130e 	movweq	r1, #45838	; 0xb30e
     164:	110e1b0e 	tstne	lr, lr, lsl #22
     168:	10061201 	andne	r1, r6, r1, lsl #4
     16c:	02000017 	andeq	r0, r0, #23
     170:	0b0b0024 	bleq	2c0208 <__RW_SIZE__+0x2bfc88>
     174:	0e030b3e 	vmoveq.16	d3[0], r0
     178:	16030000 	strne	r0, [r3], -r0
     17c:	3a0e0300 	bcc	380d84 <__RW_SIZE__+0x380804>
     180:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     184:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     188:	0b0b0024 	bleq	2c0220 <__RW_SIZE__+0x2bfca0>
     18c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     190:	35050000 	strcc	r0, [r5, #-0]
     194:	00134900 	andseq	r4, r3, r0, lsl #18
     198:	01010600 	tsteq	r1, r0, lsl #12
     19c:	13011349 	movwne	r1, #4937	; 0x1349
     1a0:	21070000 	mrscs	r0, (UNDEF: 7)
     1a4:	2f134900 	svccs	0x00134900
     1a8:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     1ac:	0b0b0113 	bleq	2c0600 <__RW_SIZE__+0x2c0080>
     1b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1b4:	00001301 	andeq	r1, r0, r1, lsl #6
     1b8:	03000d09 	movweq	r0, #3337	; 0xd09
     1bc:	3b0b3a08 	blcc	2ce9e4 <__RW_SIZE__+0x2ce464>
     1c0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     1c4:	0a00000b 	beq	1f8 <__ZI_SIZE__+0x19c>
     1c8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     1cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1d0:	0b381349 	bleq	e04efc <__RW_SIZE__+0xe0497c>
     1d4:	160b0000 	strne	r0, [fp], -r0
     1d8:	3a0e0300 	bcc	380de0 <__RW_SIZE__+0x380860>
     1dc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     1e0:	0c000013 	stceq	0, cr0, [r0], {19}
     1e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     1e8:	0b3a0e03 	bleq	e839fc <__RW_SIZE__+0xe8347c>
     1ec:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     1f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     1f8:	00130119 	andseq	r0, r3, r9, lsl r1
     1fc:	00050d00 	andeq	r0, r5, r0, lsl #26
     200:	0b3a0e03 	bleq	e83a14 <__RW_SIZE__+0xe83494>
     204:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     208:	00001702 	andeq	r1, r0, r2, lsl #14
     20c:	0300340e 	movweq	r3, #1038	; 0x40e
     210:	3b0b3a08 	blcc	2cea38 <__RW_SIZE__+0x2ce4b8>
     214:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     218:	0f000018 	svceq	0x00000018
     21c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     220:	0b3a0e03 	bleq	e83a34 <__RW_SIZE__+0xe834b4>
     224:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     228:	13010b20 	movwne	r0, #6944	; 0x1b20
     22c:	05100000 	ldreq	r0, [r0, #-0]
     230:	3a0e0300 	bcc	380e38 <__RW_SIZE__+0x3808b8>
     234:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     238:	11000013 	tstne	r0, r3, lsl r0
     23c:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     240:	06120111 			; <UNDEFINED> instruction: 0x06120111
     244:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     248:	00130119 	andseq	r0, r3, r9, lsl r1
     24c:	00051200 	andeq	r1, r5, r0, lsl #4
     250:	17021331 	smladxne	r2, r1, r3, r1
     254:	1d130000 	ldcne	0, cr0, [r3, #-0]
     258:	11133101 	tstne	r3, r1, lsl #2
     25c:	58061201 	stmdapl	r6, {r0, r9, ip}
     260:	000b590b 	andeq	r5, fp, fp, lsl #18
     264:	00051400 	andeq	r1, r5, r0, lsl #8
     268:	0b1c1331 	bleq	704f34 <__RW_SIZE__+0x7049b4>
     26c:	34150000 	ldrcc	r0, [r5], #-0
     270:	3a0e0300 	bcc	380e78 <__RW_SIZE__+0x3808f8>
     274:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     278:	3c193f13 	ldccc	15, cr3, [r9], {19}
     27c:	00000019 	andeq	r0, r0, r9, lsl r0
     280:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     284:	030b130e 	movweq	r1, #45838	; 0xb30e
     288:	110e1b0e 	tstne	lr, lr, lsl #22
     28c:	10061201 	andne	r1, r6, r1, lsl #4
     290:	02000017 	andeq	r0, r0, #23
     294:	0e030104 	adfeqs	f0, f3, f4
     298:	0b3a0b0b 	bleq	e82ecc <__RW_SIZE__+0xe8294c>
     29c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     2a0:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2a4:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     2a8:	0400000d 	streq	r0, [r0], #-13
     2ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     2b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     2b4:	00001349 	andeq	r1, r0, r9, asr #6
     2b8:	0b002405 	bleq	92d4 <__RW_SIZE__+0x8d54>
     2bc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     2c0:	0600000e 	streq	r0, [r0], -lr
     2c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     2c8:	0b3b0b3a 	bleq	ec2fb8 <__RW_SIZE__+0xec2a38>
     2cc:	00001349 	andeq	r1, r0, r9, asr #6
     2d0:	0b002407 	bleq	92f4 <__RW_SIZE__+0x8d74>
     2d4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     2d8:	08000008 	stmdaeq	r0, {r3}
     2dc:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__RW_SIZE__+0xec2a50>
     2e4:	00001301 	andeq	r1, r0, r1, lsl #6
     2e8:	03000d09 	movweq	r0, #3337	; 0xd09
     2ec:	3b0b3a0e 	blcc	2ceb2c <__RW_SIZE__+0x2ce5ac>
     2f0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     2f4:	0a00000b 	beq	328 <__ZI_SIZE__+0x2cc>
     2f8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     2fc:	0b3b0b3a 	bleq	ec2fec <__RW_SIZE__+0xec2a6c>
     300:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     304:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     308:	3a080300 	bcc	200f10 <__RW_SIZE__+0x200990>
     30c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     310:	00053813 	andeq	r3, r5, r3, lsl r8
     314:	01010c00 	tsteq	r1, r0, lsl #24
     318:	13011349 	movwne	r1, #4937	; 0x1349
     31c:	210d0000 	mrscs	r0, (UNDEF: 13)
     320:	2f134900 	svccs	0x00134900
     324:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     328:	13490035 	movtne	r0, #36917	; 0x9035
     32c:	210f0000 	mrscs	r0, CPSR
     330:	2f134900 	svccs	0x00134900
     334:	10000005 	andne	r0, r0, r5
     338:	0b0b0113 	bleq	2c078c <__RW_SIZE__+0x2c020c>
     33c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     340:	00001301 	andeq	r1, r0, r1, lsl #6
     344:	03000d11 	movweq	r0, #3345	; 0xd11
     348:	3b0b3a08 	blcc	2ceb70 <__RW_SIZE__+0x2ce5f0>
     34c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     350:	1200000b 	andne	r0, r0, #11
     354:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     358:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     35c:	0b381349 	bleq	e05088 <__RW_SIZE__+0xe04b08>
     360:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     364:	3a0e0300 	bcc	380f6c <__RW_SIZE__+0x3809ec>
     368:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     36c:	20134919 	andscs	r4, r3, r9, lsl r9
     370:	1400000b 	strne	r0, [r0], #-11
     374:	0e03012e 	adfeqsp	f0, f3, #0.5
     378:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     37c:	0b201927 	bleq	806820 <__RW_SIZE__+0x8062a0>
     380:	00001301 	andeq	r1, r0, r1, lsl #6
     384:	03000515 	movweq	r0, #1301	; 0x515
     388:	3b0b3a0e 	blcc	2cebc8 <__RW_SIZE__+0x2ce648>
     38c:	00134905 	andseq	r4, r3, r5, lsl #18
     390:	002e1600 	eoreq	r1, lr, r0, lsl #12
     394:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     398:	0b3b0b3a 	bleq	ec3088 <__RW_SIZE__+0xec2b08>
     39c:	01111927 	tsteq	r1, r7, lsr #18
     3a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     3a4:	00194297 	mulseq	r9, r7, r2
     3a8:	012e1700 	teqeq	lr, r0, lsl #14
     3ac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3b0:	0b3b0b3a 	bleq	ec30a0 <__RW_SIZE__+0xec2b20>
     3b4:	13491927 	movtne	r1, #39207	; 0x9927
     3b8:	13010b20 	movwne	r0, #6944	; 0x1b20
     3bc:	34180000 	ldrcc	r0, [r8], #-0
     3c0:	3a080300 	bcc	200fc8 <__RW_SIZE__+0x200a48>
     3c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3c8:	19000013 	stmdbne	r0, {r0, r1, r4}
     3cc:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     3d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     3d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     3d8:	00130119 	andseq	r0, r3, r9, lsl r1
     3dc:	00341a00 	eorseq	r1, r4, r0, lsl #20
     3e0:	00001331 	andeq	r1, r0, r1, lsr r3
     3e4:	3100341b 	tstcc	r0, fp, lsl r4
     3e8:	00180213 	andseq	r0, r8, r3, lsl r2
     3ec:	001d1c00 	andseq	r1, sp, r0, lsl #24
     3f0:	01111331 	tsteq	r1, r1, lsr r3
     3f4:	0b580612 	bleq	1601c44 <__RW_SIZE__+0x16016c4>
     3f8:	00000b59 	andeq	r0, r0, r9, asr fp
     3fc:	3f012e1d 	svccc	0x00012e1d
     400:	3a0e0319 	bcc	38106c <__RW_SIZE__+0x380aec>
     404:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     408:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     40c:	97184006 	ldrls	r4, [r8, -r6]
     410:	13011942 	movwne	r1, #6466	; 0x1942
     414:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     418:	11133101 	tstne	r3, r1, lsl #2
     41c:	58061201 	stmdapl	r6, {r0, r9, ip}
     420:	000b590b 	andeq	r5, fp, fp, lsl #18
     424:	010b1f00 	tsteq	fp, r0, lsl #30
     428:	06120111 			; <UNDEFINED> instruction: 0x06120111
     42c:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     430:	03193f01 	tsteq	r9, #1, 30
     434:	3b0b3a0e 	blcc	2cec74 <__RW_SIZE__+0x2ce6f4>
     438:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     43c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     440:	97184006 	ldrls	r4, [r8, -r6]
     444:	13011942 	movwne	r1, #6466	; 0x1942
     448:	05210000 	streq	r0, [r1, #-0]!
     44c:	3a080300 	bcc	201054 <__RW_SIZE__+0x200ad4>
     450:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     454:	00170213 	andseq	r0, r7, r3, lsl r2
     458:	011d2200 	tsteq	sp, r0, lsl #4
     45c:	01521331 	cmpeq	r2, r1, lsr r3
     460:	0b581755 	bleq	16061bc <__RW_SIZE__+0x1605c3c>
     464:	13010b59 	movwne	r0, #7001	; 0x1b59
     468:	05230000 	streq	r0, [r3, #-0]!
     46c:	02133100 	andseq	r3, r3, #0, 2
     470:	24000017 	strcs	r0, [r0], #-23	; 0xffffffe9
     474:	13310005 	teqne	r1, #5
     478:	00000b1c 	andeq	r0, r0, ip, lsl fp
     47c:	03003425 	movweq	r3, #1061	; 0x425
     480:	3b0b3a0e 	blcc	2cecc0 <__RW_SIZE__+0x2ce740>
     484:	3f134905 	svccc	0x00134905
     488:	00193c19 	andseq	r3, r9, r9, lsl ip
     48c:	11010000 	mrsne	r0, (UNDEF: 1)
     490:	130e2501 	movwne	r2, #58625	; 0xe501
     494:	1b0e030b 	blne	3810c8 <__RW_SIZE__+0x380b48>
     498:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     49c:	00171006 	andseq	r1, r7, r6
     4a0:	00240200 	eoreq	r0, r4, r0, lsl #4
     4a4:	0b3e0b0b 	bleq	f830d8 <__RW_SIZE__+0xf82b58>
     4a8:	00000e03 	andeq	r0, r0, r3, lsl #28
     4ac:	03001603 	movweq	r1, #1539	; 0x603
     4b0:	3b0b3a0e 	blcc	2cecf0 <__RW_SIZE__+0x2ce770>
     4b4:	0013490b 	andseq	r4, r3, fp, lsl #18
     4b8:	00240400 	eoreq	r0, r4, r0, lsl #8
     4bc:	0b3e0b0b 	bleq	f830f0 <__RW_SIZE__+0xf82b70>
     4c0:	00000803 	andeq	r0, r0, r3, lsl #16
     4c4:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     4c8:	06000013 			; <UNDEFINED> instruction: 0x06000013
     4cc:	0b0b0113 	bleq	2c0920 <__RW_SIZE__+0x2c03a0>
     4d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     4d4:	00001301 	andeq	r1, r0, r1, lsl #6
     4d8:	03000d07 	movweq	r0, #3335	; 0xd07
     4dc:	3b0b3a08 	blcc	2ced04 <__RW_SIZE__+0x2ce784>
     4e0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     4e4:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     4e8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     4ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     4f0:	0b381349 	bleq	e0521c <__RW_SIZE__+0xe04c9c>
     4f4:	16090000 	strne	r0, [r9], -r0
     4f8:	3a0e0300 	bcc	381100 <__RW_SIZE__+0x380b80>
     4fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     500:	0a000013 	beq	554 <MSP_SIZE+0x154>
     504:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     508:	0b3a0e03 	bleq	e83d1c <__RW_SIZE__+0xe8379c>
     50c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     510:	06120111 			; <UNDEFINED> instruction: 0x06120111
     514:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     518:	0b000019 	bleq	584 <__RW_SIZE__+0x4>
     51c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     520:	0b3a0e03 	bleq	e83d34 <__RW_SIZE__+0xe837b4>
     524:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     528:	06120111 			; <UNDEFINED> instruction: 0x06120111
     52c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     530:	00130119 	andseq	r0, r3, r9, lsl r1
     534:	00050c00 	andeq	r0, r5, r0, lsl #24
     538:	0b3a0803 	bleq	e8254c <__RW_SIZE__+0xe81fcc>
     53c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     540:	00001702 	andeq	r1, r0, r2, lsl #14
     544:	0300340d 	movweq	r3, #1037	; 0x40d
     548:	3b0b3a0e 	blcc	2ced88 <__RW_SIZE__+0x2ce808>
     54c:	3f134905 	svccc	0x00134905
     550:	00193c19 	andseq	r3, r9, r9, lsl ip
     554:	11010000 	mrsne	r0, (UNDEF: 1)
     558:	130e2501 	movwne	r2, #58625	; 0xe501
     55c:	1b0e030b 	blne	381190 <__RW_SIZE__+0x380c10>
     560:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     564:	00171006 	andseq	r1, r7, r6
     568:	00240200 	eoreq	r0, r4, r0, lsl #4
     56c:	0b3e0b0b 	bleq	f831a0 <__RW_SIZE__+0xf82c20>
     570:	00000e03 	andeq	r0, r0, r3, lsl #28
     574:	03001603 	movweq	r1, #1539	; 0x603
     578:	3b0b3a0e 	blcc	2cedb8 <__RW_SIZE__+0x2ce838>
     57c:	0013490b 	andseq	r4, r3, fp, lsl #18
     580:	00240400 	eoreq	r0, r4, r0, lsl #8
     584:	0b3e0b0b 	bleq	f831b8 <__RW_SIZE__+0xf82c38>
     588:	00000803 	andeq	r0, r0, r3, lsl #16
     58c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     590:	06000013 			; <UNDEFINED> instruction: 0x06000013
     594:	0b0b0113 	bleq	2c09e8 <__RW_SIZE__+0x2c0468>
     598:	0b3b0b3a 	bleq	ec3288 <__RW_SIZE__+0xec2d08>
     59c:	00001301 	andeq	r1, r0, r1, lsl #6
     5a0:	03000d07 	movweq	r0, #3335	; 0xd07
     5a4:	3b0b3a0e 	blcc	2cede4 <__RW_SIZE__+0x2ce864>
     5a8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     5ac:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     5b0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     5b4:	0b3b0b3a 	bleq	ec32a4 <__RW_SIZE__+0xec2d24>
     5b8:	0b381349 	bleq	e052e4 <__RW_SIZE__+0xe04d64>
     5bc:	26090000 	strcs	r0, [r9], -r0
     5c0:	00134900 	andseq	r4, r3, r0, lsl #18
     5c4:	01010a00 	tsteq	r1, r0, lsl #20
     5c8:	13011349 	movwne	r1, #4937	; 0x1349
     5cc:	210b0000 	mrscs	r0, (UNDEF: 11)
     5d0:	2f134900 	svccs	0x00134900
     5d4:	0c00000b 	stceq	0, cr0, [r0], {11}
     5d8:	0b0b000f 	bleq	2c061c <__RW_SIZE__+0x2c009c>
     5dc:	00001349 	andeq	r1, r0, r9, asr #6
     5e0:	03002e0d 	movweq	r2, #3597	; 0xe0d
     5e4:	3b0b3a0e 	blcc	2cee24 <__RW_SIZE__+0x2ce8a4>
     5e8:	2019270b 	andscs	r2, r9, fp, lsl #14
     5ec:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     5f0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     5f4:	0b3a0e03 	bleq	e83e08 <__RW_SIZE__+0xe83888>
     5f8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     5fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     600:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     604:	00130119 	andseq	r0, r3, r9, lsl r1
     608:	011d0f00 	tsteq	sp, r0, lsl #30
     60c:	01521331 	cmpeq	r2, r1, lsr r3
     610:	0b581755 	bleq	160636c <__RW_SIZE__+0x1605dec>
     614:	13010b59 	movwne	r0, #7001	; 0x1b59
     618:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     61c:	11000182 	smlabbne	r0, r2, r1, r0
     620:	00133101 	andseq	r3, r3, r1, lsl #2
     624:	82891100 	addhi	r1, r9, #0, 2
     628:	01110101 	tsteq	r1, r1, lsl #2
     62c:	13011331 	movwne	r1, #4913	; 0x1331
     630:	8a120000 	bhi	480638 <__RW_SIZE__+0x4800b8>
     634:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     638:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     63c:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     640:	11010182 	smlabbne	r1, r2, r1, r0
     644:	00133101 	andseq	r3, r3, r1, lsl #2
     648:	00341400 	eorseq	r1, r4, r0, lsl #8
     64c:	0b3a0e03 	bleq	e83e60 <__RW_SIZE__+0xe838e0>
     650:	1349053b 	movtne	r0, #38203	; 0x953b
     654:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     658:	34150000 	ldrcc	r0, [r5], #-0
     65c:	3a0e0300 	bcc	381264 <__RW_SIZE__+0x380ce4>
     660:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     664:	3c193f13 	ldccc	15, cr3, [r9], {19}
     668:	16000019 			; <UNDEFINED> instruction: 0x16000019
     66c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     670:	0b3a0e03 	bleq	e83e84 <__RW_SIZE__+0xe83904>
     674:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     678:	0000193c 	andeq	r1, r0, ip, lsr r9
     67c:	3f012e17 	svccc	0x00012e17
     680:	3a0e0319 	bcc	3812ec <__RW_SIZE__+0x380d6c>
     684:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     688:	01193c19 	tsteq	r9, r9, lsl ip
     68c:	18000013 	stmdane	r0, {r0, r1, r4}
     690:	13490005 	movtne	r0, #36869	; 0x9005
     694:	18190000 	ldmdane	r9, {}	; <UNPREDICTABLE>
     698:	1a000000 	bne	6a0 <__RW_SIZE__+0x120>
     69c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     6a0:	0b3a0e03 	bleq	e83eb4 <__RW_SIZE__+0xe83934>
     6a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6a8:	0000193c 	andeq	r1, r0, ip, lsr r9
     6ac:	01110100 	tsteq	r1, r0, lsl #2
     6b0:	0b130e25 	bleq	4c3f4c <__RW_SIZE__+0x4c39cc>
     6b4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     6b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6bc:	00001710 	andeq	r1, r0, r0, lsl r7
     6c0:	0b002402 	bleq	96d0 <__RW_SIZE__+0x9150>
     6c4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     6c8:	0300000e 	movweq	r0, #14
     6cc:	0b0b0024 	bleq	2c0764 <__RW_SIZE__+0x2c01e4>
     6d0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     6d4:	0f040000 	svceq	0x00040000
     6d8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     6dc:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     6e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     6e4:	0b3a0e03 	bleq	e83ef8 <__RW_SIZE__+0xe83978>
     6e8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6ec:	01111349 	tsteq	r1, r9, asr #6
     6f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     6f4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     6f8:	06000013 			; <UNDEFINED> instruction: 0x06000013
     6fc:	08030005 	stmdaeq	r3, {r0, r2}
     700:	0b3b0b3a 	bleq	ec33f0 <__RW_SIZE__+0xec2e70>
     704:	17021349 	strne	r1, [r2, -r9, asr #6]
     708:	34070000 	strcc	r0, [r7], #-0
     70c:	3a0e0300 	bcc	381314 <__RW_SIZE__+0x380d94>
     710:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     714:	3c193f13 	ldccc	15, cr3, [r9], {19}
     718:	08000019 	stmdaeq	r0, {r0, r3, r4}
     71c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     720:	0b3b0b3a 	bleq	ec3410 <__RW_SIZE__+0xec2e90>
     724:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     728:	34090000 	strcc	r0, [r9], #-0
     72c:	3a0e0300 	bcc	381334 <__RW_SIZE__+0x380db4>
     730:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     734:	00170213 	andseq	r0, r7, r3, lsl r2
     738:	00340a00 	eorseq	r0, r4, r0, lsl #20
     73c:	0b3a0e03 	bleq	e83f50 <__RW_SIZE__+0xe839d0>
     740:	1349053b 	movtne	r0, #38203	; 0x953b
     744:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     748:	350b0000 	strcc	r0, [fp, #-0]
     74c:	00134900 	andseq	r4, r3, r0, lsl #18
     750:	11010000 	mrsne	r0, (UNDEF: 1)
     754:	130e2501 	movwne	r2, #58625	; 0xe501
     758:	1b0e030b 	blne	38138c <__RW_SIZE__+0x380e0c>
     75c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     760:	00171006 	andseq	r1, r7, r6
     764:	01040200 	mrseq	r0, R12_usr
     768:	0b0b0e03 	bleq	2c3f7c <__RW_SIZE__+0x2c39fc>
     76c:	0b3b0b3a 	bleq	ec345c <__RW_SIZE__+0xec2edc>
     770:	00001301 	andeq	r1, r0, r1, lsl #6
     774:	03002803 	movweq	r2, #2051	; 0x803
     778:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     77c:	00160400 	andseq	r0, r6, r0, lsl #8
     780:	0b3a0e03 	bleq	e83f94 <__RW_SIZE__+0xe83a14>
     784:	1349053b 	movtne	r0, #38203	; 0x953b
     788:	24050000 	strcs	r0, [r5], #-0
     78c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     790:	000e030b 	andeq	r0, lr, fp, lsl #6
     794:	00160600 	andseq	r0, r6, r0, lsl #12
     798:	0b3a0e03 	bleq	e83fac <__RW_SIZE__+0xe83a2c>
     79c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7a0:	24070000 	strcs	r0, [r7], #-0
     7a4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     7a8:	0008030b 	andeq	r0, r8, fp, lsl #6
     7ac:	01130800 	tsteq	r3, r0, lsl #16
     7b0:	0b3a050b 	bleq	e81be4 <__RW_SIZE__+0xe81664>
     7b4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     7b8:	0d090000 	stceq	0, cr0, [r9, #-0]
     7bc:	3a0e0300 	bcc	3813c4 <__RW_SIZE__+0x380e44>
     7c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7c4:	000b3813 	andeq	r3, fp, r3, lsl r8
     7c8:	000d0a00 	andeq	r0, sp, r0, lsl #20
     7cc:	0b3a0e03 	bleq	e83fe0 <__RW_SIZE__+0xe83a60>
     7d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7d4:	00000538 	andeq	r0, r0, r8, lsr r5
     7d8:	03000d0b 	movweq	r0, #3339	; 0xd0b
     7dc:	3b0b3a08 	blcc	2cf004 <__RW_SIZE__+0x2cea84>
     7e0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     7e4:	0c000005 	stceq	0, cr0, [r0], {5}
     7e8:	13490101 	movtne	r0, #37121	; 0x9101
     7ec:	00001301 	andeq	r1, r0, r1, lsl #6
     7f0:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
     7f4:	000b2f13 	andeq	r2, fp, r3, lsl pc
     7f8:	00350e00 	eorseq	r0, r5, r0, lsl #28
     7fc:	00001349 	andeq	r1, r0, r9, asr #6
     800:	4900210f 	stmdbmi	r0, {r0, r1, r2, r3, r8, sp}
     804:	00052f13 	andeq	r2, r5, r3, lsl pc
     808:	01131000 	tsteq	r3, r0
     80c:	0b3a0b0b 	bleq	e83440 <__RW_SIZE__+0xe82ec0>
     810:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     814:	0d110000 	ldceq	0, cr0, [r1, #-0]
     818:	3a080300 	bcc	201420 <__RW_SIZE__+0x200ea0>
     81c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     820:	000b3813 	andeq	r3, fp, r3, lsl r8
     824:	00261200 	eoreq	r1, r6, r0, lsl #4
     828:	00001349 	andeq	r1, r0, r9, asr #6
     82c:	0b011313 	bleq	45480 <__RW_SIZE__+0x44f00>
     830:	3b0b3a0b 	blcc	2cf064 <__RW_SIZE__+0x2ceae4>
     834:	00130105 	andseq	r0, r3, r5, lsl #2
     838:	000d1400 	andeq	r1, sp, r0, lsl #8
     83c:	0b3a0803 	bleq	e82850 <__RW_SIZE__+0xe822d0>
     840:	1349053b 	movtne	r0, #38203	; 0x953b
     844:	00000b38 	andeq	r0, r0, r8, lsr fp
     848:	03000d15 	movweq	r0, #3349	; 0xd15
     84c:	3b0b3a0e 	blcc	2cf08c <__RW_SIZE__+0x2ceb0c>
     850:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     854:	1600000b 	strne	r0, [r0], -fp
     858:	0b0b000f 	bleq	2c089c <__RW_SIZE__+0x2c031c>
     85c:	00001349 	andeq	r1, r0, r9, asr #6
     860:	03012e17 	movweq	r2, #7703	; 0x1e17
     864:	3b0b3a0e 	blcc	2cf0a4 <__RW_SIZE__+0x2ceb24>
     868:	20192705 	andscs	r2, r9, r5, lsl #14
     86c:	0013010b 	andseq	r0, r3, fp, lsl #2
     870:	00051800 	andeq	r1, r5, r0, lsl #16
     874:	0b3a0e03 	bleq	e84088 <__RW_SIZE__+0xe83b08>
     878:	1349053b 	movtne	r0, #38203	; 0x953b
     87c:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     880:	3a0e0301 	bcc	38148c <__RW_SIZE__+0x380f0c>
     884:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     888:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     88c:	97184006 	ldrls	r4, [r8, -r6]
     890:	13011942 	movwne	r1, #6466	; 0x1942
     894:	051a0000 	ldreq	r0, [sl, #-0]
     898:	3a0e0300 	bcc	3814a0 <__RW_SIZE__+0x380f20>
     89c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8a0:	00170213 	andseq	r0, r7, r3, lsl r2
     8a4:	00051b00 	andeq	r1, r5, r0, lsl #22
     8a8:	0b3a0803 	bleq	e828bc <__RW_SIZE__+0xe8233c>
     8ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8b0:	00001702 	andeq	r1, r0, r2, lsl #14
     8b4:	0300341c 	movweq	r3, #1052	; 0x41c
     8b8:	3b0b3a08 	blcc	2cf0e0 <__RW_SIZE__+0x2ceb60>
     8bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     8c0:	1d000017 	stcne	0, cr0, [r0, #-92]	; 0xffffffa4
     8c4:	01018289 	smlabbeq	r1, r9, r2, r8
     8c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     8cc:	8a1e0000 	bhi	7808d4 <__RW_SIZE__+0x780354>
     8d0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     8d4:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     8d8:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     8dc:	03193f01 	tsteq	r9, #1, 30
     8e0:	3b0b3a0e 	blcc	2cf120 <__RW_SIZE__+0x2ceba0>
     8e4:	1119270b 	tstne	r9, fp, lsl #14
     8e8:	40061201 	andmi	r1, r6, r1, lsl #4
     8ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8f0:	00001301 	andeq	r1, r0, r1, lsl #6
     8f4:	01828920 	orreq	r8, r2, r0, lsr #18
     8f8:	31011101 	tstcc	r1, r1, lsl #2
     8fc:	00130113 	andseq	r0, r3, r3, lsl r1
     900:	012e2100 	teqeq	lr, r0, lsl #2
     904:	0b3a0e03 	bleq	e84118 <__RW_SIZE__+0xe83b98>
     908:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     90c:	13010b20 	movwne	r0, #6944	; 0x1b20
     910:	05220000 	streq	r0, [r2, #-0]!
     914:	3a080300 	bcc	20151c <__RW_SIZE__+0x200f9c>
     918:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     91c:	23000013 	movwcs	r0, #19
     920:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     924:	17550152 			; <UNDEFINED> instruction: 0x17550152
     928:	0b590b58 	bleq	1643690 <__RW_SIZE__+0x1643110>
     92c:	00001301 	andeq	r1, r0, r1, lsl #6
     930:	31000524 	tstcc	r0, r4, lsr #10
     934:	00180213 	andseq	r0, r8, r3, lsl r2
     938:	00052500 	andeq	r2, r5, r0, lsl #10
     93c:	17021331 	smladxne	r2, r1, r3, r1
     940:	89260000 	stmdbhi	r6!, {}	; <UNPREDICTABLE>
     944:	11000182 	smlabbne	r0, r2, r1, r0
     948:	00133101 	andseq	r3, r3, r1, lsl #2
     94c:	002e2700 	eoreq	r2, lr, r0, lsl #14
     950:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     954:	0b3b0b3a 	bleq	ec3644 <__RW_SIZE__+0xec30c4>
     958:	01111927 	tsteq	r1, r7, lsr #18
     95c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     960:	00194297 	mulseq	r9, r7, r2
     964:	012e2800 	teqeq	lr, r0, lsl #16
     968:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     96c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     970:	01111927 	tsteq	r1, r7, lsr #18
     974:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     978:	01194297 			; <UNDEFINED> instruction: 0x01194297
     97c:	29000013 	stmdbcs	r0, {r0, r1, r4}
     980:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     984:	17550152 			; <UNDEFINED> instruction: 0x17550152
     988:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
     98c:	052a0000 	streq	r0, [sl, #-0]!
     990:	1c133100 	ldfnes	f3, [r3], {-0}
     994:	2b00000b 	blcs	9c8 <__RW_SIZE__+0x448>
     998:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     99c:	0b3b0b3a 	bleq	ec368c <__RW_SIZE__+0xec310c>
     9a0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     9a4:	342c0000 	strtcc	r0, [ip], #-0
     9a8:	3a0e0300 	bcc	3815b0 <__RW_SIZE__+0x381030>
     9ac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9b0:	3c193f13 	ldccc	15, cr3, [r9], {19}
     9b4:	2d000019 	stccs	0, cr0, [r0, #-100]	; 0xffffff9c
     9b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     9bc:	0b3b0b3a 	bleq	ec36ac <__RW_SIZE__+0xec312c>
     9c0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     9c4:	00001802 	andeq	r1, r0, r2, lsl #16
     9c8:	0300342e 	movweq	r3, #1070	; 0x42e
     9cc:	3b0b3a0e 	blcc	2cf20c <__RW_SIZE__+0x2cec8c>
     9d0:	3f134905 	svccc	0x00134905
     9d4:	00180219 	andseq	r0, r8, r9, lsl r2
     9d8:	012e2f00 	teqeq	lr, r0, lsl #30
     9dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9e0:	0b3b0b3a 	bleq	ec36d0 <__RW_SIZE__+0xec3150>
     9e4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     9e8:	05300000 	ldreq	r0, [r0, #-0]!
     9ec:	00134900 	andseq	r4, r3, r0, lsl #18
     9f0:	00183100 	andseq	r3, r8, r0, lsl #2
     9f4:	01000000 	mrseq	r0, (UNDEF: 0)
     9f8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     9fc:	0e030b13 	vmoveq.32	d3[0], r0
     a00:	01110e1b 	tsteq	r1, fp, lsl lr
     a04:	17100612 			; <UNDEFINED> instruction: 0x17100612
     a08:	24020000 	strcs	r0, [r2], #-0
     a0c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a10:	000e030b 	andeq	r0, lr, fp, lsl #6
     a14:	00160300 	andseq	r0, r6, r0, lsl #6
     a18:	0b3a0e03 	bleq	e8422c <__RW_SIZE__+0xe83cac>
     a1c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a20:	24040000 	strcs	r0, [r4], #-0
     a24:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a28:	0008030b 	andeq	r0, r8, fp, lsl #6
     a2c:	00350500 	eorseq	r0, r5, r0, lsl #10
     a30:	00001349 	andeq	r1, r0, r9, asr #6
     a34:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
     a38:	07000013 	smladeq	r0, r3, r0, r0
     a3c:	0b0b0113 	bleq	2c0e90 <__RW_SIZE__+0x2c0910>
     a40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     a44:	00001301 	andeq	r1, r0, r1, lsl #6
     a48:	03000d08 	movweq	r0, #3336	; 0xd08
     a4c:	3b0b3a0e 	blcc	2cf28c <__RW_SIZE__+0x2ced0c>
     a50:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     a54:	0900000b 	stmdbeq	r0, {r0, r1, r3}
     a58:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     a5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     a60:	0b381349 	bleq	e0578c <__RW_SIZE__+0xe0520c>
     a64:	160a0000 	strne	r0, [sl], -r0
     a68:	3a0e0300 	bcc	381670 <__RW_SIZE__+0x3810f0>
     a6c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a70:	0b000013 	bleq	ac4 <__RW_SIZE__+0x544>
     a74:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a78:	0b3a0e03 	bleq	e8428c <__RW_SIZE__+0xe83d0c>
     a7c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a80:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a84:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
     a88:	00130119 	andseq	r0, r3, r9, lsl r1
     a8c:	00050c00 	andeq	r0, r5, r0, lsl #24
     a90:	0b3a0e03 	bleq	e842a4 <__RW_SIZE__+0xe83d24>
     a94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a98:	00001702 	andeq	r1, r0, r2, lsl #14
     a9c:	3f002e0d 	svccc	0x00002e0d
     aa0:	3a0e0319 	bcc	38170c <__RW_SIZE__+0x38118c>
     aa4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     aa8:	11134919 	tstne	r3, r9, lsl r9
     aac:	40061201 	andmi	r1, r6, r1, lsl #4
     ab0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ab4:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     ab8:	03193f00 	tsteq	r9, #0, 30
     abc:	3b0b3a0e 	blcc	2cf2fc <__RW_SIZE__+0x2ced7c>
     ac0:	1119270b 	tstne	r9, fp, lsl #14
     ac4:	40061201 	andmi	r1, r6, r1, lsl #4
     ac8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     acc:	340f0000 	strcc	r0, [pc], #-0	; ad4 <__RW_SIZE__+0x554>
     ad0:	3a0e0300 	bcc	3816d8 <__RW_SIZE__+0x381158>
     ad4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ad8:	3c193f13 	ldccc	15, cr3, [r9], {19}
     adc:	00000019 	andeq	r0, r0, r9, lsl r0
     ae0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     ae4:	030b130e 	movweq	r1, #45838	; 0xb30e
     ae8:	110e1b0e 	tstne	lr, lr, lsl #22
     aec:	10061201 	andne	r1, r6, r1, lsl #4
     af0:	02000017 	andeq	r0, r0, #23
     af4:	0e030104 	adfeqs	f0, f3, f4
     af8:	0b3a0b0b 	bleq	e8372c <__RW_SIZE__+0xe831ac>
     afc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     b00:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     b04:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     b08:	0400000d 	streq	r0, [r0], #-13
     b0c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b14:	00001349 	andeq	r1, r0, r9, asr #6
     b18:	0b002405 	bleq	9b34 <__RW_SIZE__+0x95b4>
     b1c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b20:	0600000e 	streq	r0, [r0], -lr
     b24:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b28:	0b3b0b3a 	bleq	ec3818 <__RW_SIZE__+0xec3298>
     b2c:	00001349 	andeq	r1, r0, r9, asr #6
     b30:	0b002407 	bleq	9b54 <__RW_SIZE__+0x95d4>
     b34:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b38:	08000008 	stmdaeq	r0, {r3}
     b3c:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
     b40:	0b3b0b3a 	bleq	ec3830 <__RW_SIZE__+0xec32b0>
     b44:	00001301 	andeq	r1, r0, r1, lsl #6
     b48:	03000d09 	movweq	r0, #3337	; 0xd09
     b4c:	3b0b3a0e 	blcc	2cf38c <__RW_SIZE__+0x2cee0c>
     b50:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     b54:	0a00000b 	beq	b88 <__RW_SIZE__+0x608>
     b58:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b5c:	0b3b0b3a 	bleq	ec384c <__RW_SIZE__+0xec32cc>
     b60:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     b64:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     b68:	3a080300 	bcc	201770 <__RW_SIZE__+0x2011f0>
     b6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b70:	00053813 	andeq	r3, r5, r3, lsl r8
     b74:	01010c00 	tsteq	r1, r0, lsl #24
     b78:	13011349 	movwne	r1, #4937	; 0x1349
     b7c:	210d0000 	mrscs	r0, (UNDEF: 13)
     b80:	2f134900 	svccs	0x00134900
     b84:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     b88:	13490035 	movtne	r0, #36917	; 0x9035
     b8c:	210f0000 	mrscs	r0, CPSR
     b90:	2f134900 	svccs	0x00134900
     b94:	10000005 	andne	r0, r0, r5
     b98:	0b0b0113 	bleq	2c0fec <__RW_SIZE__+0x2c0a6c>
     b9c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     ba0:	00001301 	andeq	r1, r0, r1, lsl #6
     ba4:	03000d11 	movweq	r0, #3345	; 0xd11
     ba8:	3b0b3a08 	blcc	2cf3d0 <__RW_SIZE__+0x2cee50>
     bac:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     bb0:	1200000b 	andne	r0, r0, #11
     bb4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     bb8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     bbc:	0b381349 	bleq	e058e8 <__RW_SIZE__+0xe05368>
     bc0:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     bc4:	3a0e0301 	bcc	3817d0 <__RW_SIZE__+0x381250>
     bc8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     bcc:	010b2019 	tsteq	fp, r9, lsl r0
     bd0:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     bd4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     bd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     bdc:	00001349 	andeq	r1, r0, r9, asr #6
     be0:	3f002e15 	svccc	0x00002e15
     be4:	3a0e0319 	bcc	381850 <__RW_SIZE__+0x3812d0>
     be8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     bec:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     bf0:	97184006 	ldrls	r4, [r8, -r6]
     bf4:	00001942 	andeq	r1, r0, r2, asr #18
     bf8:	3f012e16 	svccc	0x00012e16
     bfc:	3a0e0319 	bcc	381868 <__RW_SIZE__+0x3812e8>
     c00:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c04:	11134919 	tstne	r3, r9, lsl r9
     c08:	40061201 	andmi	r1, r6, r1, lsl #4
     c0c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     c10:	00001301 	andeq	r1, r0, r1, lsl #6
     c14:	03003417 	movweq	r3, #1047	; 0x417
     c18:	3b0b3a0e 	blcc	2cf458 <__RW_SIZE__+0x2ceed8>
     c1c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c20:	18000018 	stmdane	r0, {r3, r4}
     c24:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c28:	0b3a0e03 	bleq	e8443c <__RW_SIZE__+0xe83ebc>
     c2c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c30:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c34:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c38:	00130119 	andseq	r0, r3, r9, lsl r1
     c3c:	00051900 	andeq	r1, r5, r0, lsl #18
     c40:	0b3a0e03 	bleq	e84454 <__RW_SIZE__+0xe83ed4>
     c44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c48:	00001702 	andeq	r1, r0, r2, lsl #14
     c4c:	0300341a 	movweq	r3, #1050	; 0x41a
     c50:	3b0b3a08 	blcc	2cf478 <__RW_SIZE__+0x2ceef8>
     c54:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c58:	1b000017 	blne	cbc <__RW_SIZE__+0x73c>
     c5c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     c60:	0b3b0b3a 	bleq	ec3950 <__RW_SIZE__+0xec33d0>
     c64:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     c68:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     c6c:	03193f00 	tsteq	r9, #0, 30
     c70:	3b0b3a0e 	blcc	2cf4b0 <__RW_SIZE__+0x2cef30>
     c74:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     c78:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     c7c:	97184006 	ldrls	r4, [r8, -r6]
     c80:	00001942 	andeq	r1, r0, r2, asr #18
     c84:	3f012e1d 	svccc	0x00012e1d
     c88:	3a0e0319 	bcc	3818f4 <__RW_SIZE__+0x381374>
     c8c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c90:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     c94:	96184006 	ldrls	r4, [r8], -r6
     c98:	13011942 	movwne	r1, #6466	; 0x1942
     c9c:	051e0000 	ldreq	r0, [lr, #-0]
     ca0:	3a080300 	bcc	2018a8 <__RW_SIZE__+0x201328>
     ca4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ca8:	00170213 	andseq	r0, r7, r3, lsl r2
     cac:	011d1f00 	tsteq	sp, r0, lsl #30
     cb0:	01521331 	cmpeq	r2, r1, lsr r3
     cb4:	0b581755 	bleq	1606a10 <__RW_SIZE__+0x1606490>
     cb8:	13010b59 	movwne	r0, #7001	; 0x1b59
     cbc:	05200000 	streq	r0, [r0, #-0]!
     cc0:	02133100 	andseq	r3, r3, #0, 2
     cc4:	21000017 	tstcs	r0, r7, lsl r0
     cc8:	13310005 	teqne	r1, #5
     ccc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     cd0:	31011d22 	tstcc	r1, r2, lsr #26
     cd4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     cd8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     cdc:	2300000b 	movwcs	r0, #11
     ce0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ce4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     ce8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     cec:	0000193c 	andeq	r1, r0, ip, lsr r9
     cf0:	01110100 	tsteq	r1, r0, lsl #2
     cf4:	0b130e25 	bleq	4c4590 <__RW_SIZE__+0x4c4010>
     cf8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     cfc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d00:	00001710 	andeq	r1, r0, r0, lsl r7
     d04:	03010402 	movweq	r0, #5122	; 0x1402
     d08:	3a0b0b0e 	bcc	2c3948 <__RW_SIZE__+0x2c33c8>
     d0c:	010b3b0b 	tsteq	fp, fp, lsl #22
     d10:	03000013 	movweq	r0, #19
     d14:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     d18:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d1c:	03001604 	movweq	r1, #1540	; 0x604
     d20:	3b0b3a0e 	blcc	2cf560 <__RW_SIZE__+0x2cefe0>
     d24:	00134905 	andseq	r4, r3, r5, lsl #18
     d28:	00240500 	eoreq	r0, r4, r0, lsl #10
     d2c:	0b3e0b0b 	bleq	f83960 <__RW_SIZE__+0xf833e0>
     d30:	00000e03 	andeq	r0, r0, r3, lsl #28
     d34:	03001606 	movweq	r1, #1542	; 0x606
     d38:	3b0b3a0e 	blcc	2cf578 <__RW_SIZE__+0x2ceff8>
     d3c:	0013490b 	andseq	r4, r3, fp, lsl #18
     d40:	00240700 	eoreq	r0, r4, r0, lsl #14
     d44:	0b3e0b0b 	bleq	f83978 <__RW_SIZE__+0xf833f8>
     d48:	00000803 	andeq	r0, r0, r3, lsl #16
     d4c:	0b011308 	bleq	45974 <__RW_SIZE__+0x453f4>
     d50:	3b0b3a05 	blcc	2cf56c <__RW_SIZE__+0x2cefec>
     d54:	0013010b 	andseq	r0, r3, fp, lsl #2
     d58:	000d0900 	andeq	r0, sp, r0, lsl #18
     d5c:	0b3a0e03 	bleq	e84570 <__RW_SIZE__+0xe83ff0>
     d60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d64:	00000b38 	andeq	r0, r0, r8, lsr fp
     d68:	03000d0a 	movweq	r0, #3338	; 0xd0a
     d6c:	3b0b3a0e 	blcc	2cf5ac <__RW_SIZE__+0x2cf02c>
     d70:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     d74:	0b000005 	bleq	d90 <__RW_SIZE__+0x810>
     d78:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     d7c:	0b3b0b3a 	bleq	ec3a6c <__RW_SIZE__+0xec34ec>
     d80:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     d84:	010c0000 	mrseq	r0, (UNDEF: 12)
     d88:	01134901 	tsteq	r3, r1, lsl #18
     d8c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     d90:	13490021 	movtne	r0, #36897	; 0x9021
     d94:	00000b2f 	andeq	r0, r0, pc, lsr #22
     d98:	4900350e 	stmdbmi	r0, {r1, r2, r3, r8, sl, ip, sp}
     d9c:	0f000013 	svceq	0x00000013
     da0:	13490021 	movtne	r0, #36897	; 0x9021
     da4:	0000052f 	andeq	r0, r0, pc, lsr #10
     da8:	0b011310 	bleq	459f0 <__RW_SIZE__+0x45470>
     dac:	3b0b3a0b 	blcc	2cf5e0 <__RW_SIZE__+0x2cf060>
     db0:	00130105 	andseq	r0, r3, r5, lsl #2
     db4:	000d1100 	andeq	r1, sp, r0, lsl #2
     db8:	0b3a0803 	bleq	e82dcc <__RW_SIZE__+0xe8284c>
     dbc:	1349053b 	movtne	r0, #38203	; 0x953b
     dc0:	00000b38 	andeq	r0, r0, r8, lsr fp
     dc4:	03000d12 	movweq	r0, #3346	; 0xd12
     dc8:	3b0b3a0e 	blcc	2cf608 <__RW_SIZE__+0x2cf088>
     dcc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     dd0:	1300000b 	movwne	r0, #11
     dd4:	0b0b000f 	bleq	2c0e18 <__RW_SIZE__+0x2c0898>
     dd8:	0f140000 	svceq	0x00140000
     ddc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     de0:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     de4:	13490026 	movtne	r0, #36902	; 0x9026
     de8:	13160000 	tstne	r6, #0
     dec:	0b0e0301 	bleq	3819f8 <__RW_SIZE__+0x381478>
     df0:	3b0b3a0b 	blcc	2cf624 <__RW_SIZE__+0x2cf0a4>
     df4:	0013010b 	andseq	r0, r3, fp, lsl #2
     df8:	000d1700 	andeq	r1, sp, r0, lsl #14
     dfc:	13490e03 	movtne	r0, #40451	; 0x9e03
     e00:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
     e04:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     e08:	03193f01 	tsteq	r9, #1, 30
     e0c:	3b0b3a0e 	blcc	2cf64c <__RW_SIZE__+0x2cf0cc>
     e10:	2019270b 	andscs	r2, r9, fp, lsl #14
     e14:	0013010b 	andseq	r0, r3, fp, lsl #2
     e18:	00051900 	andeq	r1, r5, r0, lsl #18
     e1c:	0b3a0803 	bleq	e82e30 <__RW_SIZE__+0xe828b0>
     e20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e24:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     e28:	03193f00 	tsteq	r9, #0, 30
     e2c:	3b0b3a0e 	blcc	2cf66c <__RW_SIZE__+0x2cf0ec>
     e30:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     e34:	000b2013 	andeq	r2, fp, r3, lsl r0
     e38:	012e1b00 	teqeq	lr, r0, lsl #22
     e3c:	0b3a0e03 	bleq	e84650 <__RW_SIZE__+0xe840d0>
     e40:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     e44:	13010b20 	movwne	r0, #6944	; 0x1b20
     e48:	051c0000 	ldreq	r0, [ip, #-0]
     e4c:	3a0e0300 	bcc	381a54 <__RW_SIZE__+0x3814d4>
     e50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e54:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
     e58:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     e5c:	0b3a0e03 	bleq	e84670 <__RW_SIZE__+0xe840f0>
     e60:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     e64:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e68:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
     e6c:	00130119 	andseq	r0, r3, r9, lsl r1
     e70:	00051e00 	andeq	r1, r5, r0, lsl #28
     e74:	0b3a0e03 	bleq	e84688 <__RW_SIZE__+0xe84108>
     e78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e7c:	00001702 	andeq	r1, r0, r2, lsl #14
     e80:	0300341f 	movweq	r3, #1055	; 0x41f
     e84:	3b0b3a08 	blcc	2cf6ac <__RW_SIZE__+0x2cf12c>
     e88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     e8c:	20000017 	andcs	r0, r0, r7, lsl r0
     e90:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e94:	0b3b0b3a 	bleq	ec3b84 <__RW_SIZE__+0xec3604>
     e98:	17021349 	strne	r1, [r2, -r9, asr #6]
     e9c:	05210000 	streq	r0, [r1, #-0]!
     ea0:	3a0e0300 	bcc	381aa8 <__RW_SIZE__+0x381528>
     ea4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ea8:	22000013 	andcs	r0, r0, #19
     eac:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     eb0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     eb4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     eb8:	00130119 	andseq	r0, r3, r9, lsl r1
     ebc:	00052300 	andeq	r2, r5, r0, lsl #6
     ec0:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     ec4:	05240000 	streq	r0, [r4, #-0]!
     ec8:	02133100 	andseq	r3, r3, #0, 2
     ecc:	25000017 	strcs	r0, [r0, #-23]	; 0xffffffe9
     ed0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     ed4:	17550152 			; <UNDEFINED> instruction: 0x17550152
     ed8:	0b590b58 	bleq	1643c40 <__RW_SIZE__+0x16436c0>
     edc:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
     ee0:	03193f01 	tsteq	r9, #1, 30
     ee4:	3b0b3a0e 	blcc	2cf724 <__RW_SIZE__+0x2cf1a4>
     ee8:	1119270b 	tstne	r9, fp, lsl #14
     eec:	40061201 	andmi	r1, r6, r1, lsl #4
     ef0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ef4:	00001301 	andeq	r1, r0, r1, lsl #6
     ef8:	03000527 	movweq	r0, #1319	; 0x527
     efc:	3b0b3a08 	blcc	2cf724 <__RW_SIZE__+0x2cf1a4>
     f00:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f04:	28000018 	stmdacs	r0, {r3, r4}
     f08:	00000018 	andeq	r0, r0, r8, lsl r0
     f0c:	03003429 	movweq	r3, #1065	; 0x429
     f10:	3b0b3a08 	blcc	2cf738 <__RW_SIZE__+0x2cf1b8>
     f14:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f18:	2a000018 	bcs	f80 <__RW_SIZE__+0xa00>
     f1c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f20:	0b3b0b3a 	bleq	ec3c10 <__RW_SIZE__+0xec3690>
     f24:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     f28:	1d2b0000 	stcne	0, cr0, [fp, #-0]
     f2c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     f30:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     f34:	010b590b 	tsteq	fp, fp, lsl #18
     f38:	2c000013 	stccs	0, cr0, [r0], {19}
     f3c:	01018289 	smlabbeq	r1, r9, r2, r8
     f40:	13310111 	teqne	r1, #1073741828	; 0x40000004
     f44:	8a2d0000 	bhi	b40f4c <__RW_SIZE__+0xb409cc>
     f48:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     f4c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     f50:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
     f54:	11133100 	tstne	r3, r0, lsl #2
     f58:	40061201 	andmi	r1, r6, r1, lsl #4
     f5c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     f60:	2e2f0000 	cdpcs	0, 2, cr0, cr15, cr0, {0}
     f64:	03193f01 	tsteq	r9, #1, 30
     f68:	3b0b3a0e 	blcc	2cf7a8 <__RW_SIZE__+0x2cf228>
     f6c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     f70:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f74:	97184006 	ldrls	r4, [r8, -r6]
     f78:	13011942 	movwne	r1, #6466	; 0x1942
     f7c:	34300000 	ldrtcc	r0, [r0], #-0
     f80:	3a080300 	bcc	201b88 <__RW_SIZE__+0x201608>
     f84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f88:	31000013 	tstcc	r0, r3, lsl r0
     f8c:	1331001d 	teqne	r1, #29
     f90:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f94:	0b590b58 	bleq	1643cfc <__RW_SIZE__+0x164377c>
     f98:	05320000 	ldreq	r0, [r2, #-0]!
     f9c:	3a080300 	bcc	201ba4 <__RW_SIZE__+0x201624>
     fa0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fa4:	00170213 	andseq	r0, r7, r3, lsl r2
     fa8:	00053300 	andeq	r3, r5, r0, lsl #6
     fac:	0b1c1331 	bleq	705c78 <__RW_SIZE__+0x7056f8>
     fb0:	1d340000 	ldcne	0, cr0, [r4, #-0]
     fb4:	11133101 	tstne	r3, r1, lsl #2
     fb8:	58061201 	stmdapl	r6, {r0, r9, ip}
     fbc:	000b590b 	andeq	r5, fp, fp, lsl #18
     fc0:	00343500 	eorseq	r3, r4, r0, lsl #10
     fc4:	0b3a0e03 	bleq	e847d8 <__RW_SIZE__+0xe84258>
     fc8:	1349053b 	movtne	r0, #38203	; 0x953b
     fcc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     fd0:	2e360000 	cdpcs	0, 3, cr0, cr6, cr0, {0}
     fd4:	03193f01 	tsteq	r9, #1, 30
     fd8:	3b0b3a0e 	blcc	2cf818 <__RW_SIZE__+0x2cf298>
     fdc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     fe0:	00193c13 	andseq	r3, r9, r3, lsl ip
     fe4:	00053700 	andeq	r3, r5, r0, lsl #14
     fe8:	00001349 	andeq	r1, r0, r9, asr #6
     fec:	00110100 	andseq	r0, r1, r0, lsl #2
     ff0:	01110610 	tsteq	r1, r0, lsl r6
     ff4:	08030112 	stmdaeq	r3, {r1, r4, r8}
     ff8:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
     ffc:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01cb0002 	biceq	r0, fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
  34:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	06d40002 	ldrbeq	r0, [r4], r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
  54:	0000029a 	muleq	r0, sl, r2
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0b100002 	bleq	400074 <__RW_SIZE__+0x3ffaf4>
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08003584 	stmdaeq	r0, {r2, r7, r8, sl, ip, sp}
  74:	00000158 	andeq	r0, r0, r8, asr r1
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	11fe0002 	mvnsne	r0, r2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080036dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip, sp}
  94:	00000072 	andeq	r0, r0, r2, ror r0
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	13f90002 	mvnsne	r0, #2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip, sp}
  b4:	00000098 	muleq	r0, r8, r0
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	17930002 	ldrne	r0, [r3, r2]
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	080037e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp}
  d4:	00000044 	andeq	r0, r0, r4, asr #32
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	18920002 	ldmne	r2, {r1}
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0800382c 	stmdaeq	r0, {r2, r3, r5, fp, ip, sp}
  f4:	000003f2 	strdeq	r0, [r0], -r2
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	2b150002 	blcs	540114 <__RW_SIZE__+0x53fb94>
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08003c20 	stmdaeq	r0, {r5, sl, fp, ip, sp}
 114:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	2c990002 	ldccs	0, cr0, [r9], {2}
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08003ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip, sp}
 134:	0000037c 	andeq	r0, r0, ip, ror r3
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	34ee0002 	strbtcc	r0, [lr], #2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08004068 	stmdaeq	r0, {r3, r5, r6, lr}
 154:	0000020a 	andeq	r0, r0, sl, lsl #4
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	3cd00002 	ldclcc	0, cr0, [r0], {2}
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08003000 	stmdaeq	r0, {ip, sp}
 174:	000001ec 	andeq	r0, r0, ip, ror #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a3 	andeq	r0, r0, r3, lsr #1
   4:	007f0002 	rsbseq	r0, pc, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	43010000 	movwmi	r0, #4096	; 0x1000
  1c:	6f435c3a 	svcvs	0x00435c3a
  20:	6f536564 	svcvs	0x00536564
  24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	20797265 	rsbscs	r7, r9, r5, ror #4
  34:	202b2b47 	eorcs	r2, fp, r7, asr #22
  38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
  3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  44:	61652d65 	cmnvs	r5, r5, ror #26
  48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  50:	00006564 	andeq	r6, r0, r4, ror #10
  54:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  5c:	73000000 	movwvc	r0, #0
  60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
  64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
  68:	0000682e 	andeq	r6, r0, lr, lsr #16
  6c:	74730000 	ldrbtvc	r0, [r3], #-0
  70:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  74:	0100682e 	tsteq	r0, lr, lsr #16
  78:	6f630000 	svcvs	0x00630000
  7c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
  80:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
  84:	00000000 	andeq	r0, r0, r0
  88:	02050000 	andeq	r0, r5, #0
  8c:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
  90:	21671315 	cmncs	r7, r5, lsl r3
  94:	212d2f2d 	teqcs	sp, sp, lsr #30
  98:	001f2121 	andseq	r2, pc, r1, lsr #2
  9c:	3d010402 	cfstrscc	mvf0, [r1, #-8]
  a0:	07029f75 	smlsdxeq	r2, r5, pc, r9	; <UNPREDICTABLE>
  a4:	e2010100 	and	r0, r1, #0, 2
  a8:	02000000 	andeq	r0, r0, #0
  ac:	00006500 	andeq	r6, r0, r0, lsl #10
  b0:	fb010200 	blx	408ba <__RW_SIZE__+0x4033a>
  b4:	01000d0e 	tsteq	r0, lr, lsl #26
  b8:	00010101 	andeq	r0, r1, r1, lsl #2
  bc:	00010000 	andeq	r0, r1, r0
  c0:	3a430100 	bcc	10c04c8 <__RW_SIZE__+0x10bff48>
  c4:	646f435c 	strbtvs	r4, [pc], #-860	; cc <__ZI_SIZE__+0x70>
  c8:	756f5365 	strbvc	r5, [pc, #-869]!	; fffffd6b <MSP_BASE+0xdfffad6b>
  cc:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  d0:	6f535c79 	svcvs	0x00535c79
  d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  d8:	47207972 			; <UNDEFINED> instruction: 0x47207972
  dc:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
  e0:	2f657469 	svccs	0x00657469
  e4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  e8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  ec:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  f0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  f4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  f8:	63000065 	movwvs	r0, #101	; 0x65
  fc:	5f65726f 	svcpl	0x0065726f
 100:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 104:	00000063 	andeq	r0, r0, r3, rrx
 108:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 10c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 110:	00010068 	andeq	r0, r1, r8, rrx
 114:	05000000 	streq	r0, [r0, #-0]
 118:	00324402 	eorseq	r4, r2, r2, lsl #8
 11c:	03bf0308 			; <UNDEFINED> instruction: 0x03bf0308
 120:	034e1501 	movteq	r1, #58625	; 0xe501
 124:	4c13010c 	ldfmis	f0, [r3], {12}
 128:	15010c03 	strne	r0, [r1, #-3075]	; 0xfffff3fd
 12c:	010c034e 	tsteq	ip, lr, asr #6
 130:	0a034c13 	beq	d3184 <__RW_SIZE__+0xd2c04>
 134:	03301501 	teqeq	r0, #4194304	; 0x400000
 138:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
 13c:	30154a0b 	andscc	r4, r5, fp, lsl #20
 140:	132e0a03 	teqne	lr, #12288	; 0x3000
 144:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
 148:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
 14c:	4a0b0313 	bmi	2c0da0 <__RW_SIZE__+0x2c0820>
 150:	0a033015 	beq	cc1ac <__RW_SIZE__+0xcbc2c>
 154:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
 158:	0322154a 	teqeq	r2, #310378496	; 0x12800000
 15c:	2215200b 	andscs	r2, r5, #11
 160:	15200b03 	strne	r0, [r0, #-2819]!	; 0xfffff4fd
 164:	200b0322 	andcs	r0, fp, r2, lsr #6
 168:	0b033015 	bleq	cc1c4 <__RW_SIZE__+0xcbc44>
 16c:	0330152e 	teqeq	r0, #192937984	; 0xb800000
 170:	30152e0b 	andscc	r2, r5, fp, lsl #28
 174:	152e0b03 	strne	r0, [lr, #-2819]!	; 0xfffff4fd
 178:	2e0c0330 	mcrcs	3, 0, r0, cr12, cr0, {1}
 17c:	0c033e15 	stceq	14, cr3, [r3], {21}
 180:	033e1520 	teqeq	lr, #32, 10	; 0x8000000
 184:	3015200c 	andscc	r2, r5, ip
 188:	01000102 	tsteq	r0, r2, lsl #2
 18c:	00012f01 	andeq	r2, r1, r1, lsl #30
 190:	7d000200 	sfmvc	f0, 4, [r0, #-0]
 194:	02000000 	andeq	r0, r0, #0
 198:	0d0efb01 	vstreq	d15, [lr, #-4]
 19c:	01010100 	mrseq	r0, (UNDEF: 17)
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	01000001 	tsteq	r0, r1
 1a8:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 1ac:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 1b0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 1b4:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 1b8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 1bc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 1c0:	2b2b4720 	blcs	ad1e48 <__RW_SIZE__+0xad18c8>
 1c4:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 1c8:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 1cc:	6f6e2d6d 	svcvs	0x006e2d6d
 1d0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 1d4:	2f696261 	svccs	0x00696261
 1d8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 1dc:	00656475 	rsbeq	r6, r5, r5, ror r4
 1e0:	63326900 	teqvs	r2, #0, 18
 1e4:	0000632e 	andeq	r6, r0, lr, lsr #6
 1e8:	74730000 	ldrbtvc	r0, [r3], #-0
 1ec:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 1f0:	0100682e 	tsteq	r0, lr, lsr #16
 1f4:	74730000 	ldrbtvc	r0, [r3], #-0
 1f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 1fc:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
 200:	00000068 	andeq	r0, r0, r8, rrx
 204:	726f6300 	rsbvc	r6, pc, #0, 6
 208:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 20c:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 210:	00000000 	andeq	r0, r0, r0
 214:	e8020500 	stmda	r2, {r8, sl}
 218:	03080032 	movweq	r0, #32818	; 0x8032
 21c:	54240109 	strtpl	r0, [r4], #-265	; 0xfffffef7
 220:	1f213e24 	svcne	0x00213e24
 224:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
 228:	06580602 	ldrbeq	r0, [r8], -r2, lsl #12
 22c:	3d1f5975 	ldccc	9, cr5, [pc, #-468]	; 60 <__ZI_SIZE__+0x4>
 230:	02040200 	andeq	r0, r4, #0, 4
 234:	75065806 	strvc	r5, [r6, #-2054]	; 0xfffff7fa
 238:	223e1c5c 	eorscs	r1, lr, #92, 24	; 0x5c00
 23c:	2c223d2c 	stccs	13, cr3, [r2], #-176	; 0xffffff50
 240:	3d2d213d 	stfccs	f2, [sp, #-244]!	; 0xffffff0c
 244:	3f3e2c22 	svccc	0x003e2c22
 248:	5622752b 	strtpl	r7, [r2], -fp, lsr #10
 24c:	1d233931 	stcne	9, cr3, [r3, #-196]!	; 0xffffff3c
 250:	22211f21 	eorcs	r1, r1, #33, 30	; 0x84
 254:	59596722 	ldmdbpl	r9, {r1, r5, r8, r9, sl, sp, lr}^
 258:	0200215b 	andeq	r2, r0, #-1073741802	; 0xc0000016
 25c:	4a060104 	bmi	180674 <__RW_SIZE__+0x1800f4>
 260:	1f217606 	svcne	0x00217606
 264:	01040200 	mrseq	r0, R12_usr
 268:	002f764b 	eoreq	r7, pc, fp, asr #12
 26c:	06010402 	streq	r0, [r1], -r2, lsl #8
 270:	2c770620 	ldclcs	6, cr0, [r7], #-128	; 0xffffff80
 274:	02001f23 	andeq	r1, r0, #35, 30	; 0x8c
 278:	76210104 	strtvc	r0, [r1], -r4, lsl #2
 27c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 280:	06200601 	strteq	r0, [r0], -r1, lsl #12
 284:	001f2176 	andseq	r2, pc, r6, ror r1	; <UNPREDICTABLE>
 288:	4b010402 	blmi	41298 <__RW_SIZE__+0x40d18>
 28c:	6c034d3d 	stcvs	13, cr4, [r3], {61}	; 0x3d
 290:	1f21ae01 	svcne	0x0021ae01
 294:	852f764b 	strhi	r7, [pc, #-1611]!	; fffffc51 <MSP_BASE+0xdfffac51>
 298:	211f231e 	tstcs	pc, lr, lsl r3	; <UNPREDICTABLE>
 29c:	21842f76 	orrcs	r2, r4, r6, ror pc
 2a0:	31424b1f 	cmpcc	r2, pc, lsl fp
 2a4:	ae016703 	cdpge	7, 0, cr6, cr1, cr3, {0}
 2a8:	764b1f21 	strbvc	r1, [fp], -r1, lsr #30
 2ac:	231e852f 	tstcs	lr, #197132288	; 0xbc00000
 2b0:	2f76211f 	svccs	0x0076211f
 2b4:	4b1f2184 	blmi	7c88cc <__RW_SIZE__+0x7c834c>
 2b8:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
 2bc:	01010001 	tsteq	r1, r1
 2c0:	00000114 	andeq	r0, r0, r4, lsl r1
 2c4:	007d0002 	rsbseq	r0, sp, r2
 2c8:	01020000 	mrseq	r0, (UNDEF: 2)
 2cc:	000d0efb 	strdeq	r0, [sp], -fp
 2d0:	01010101 	tsteq	r1, r1, lsl #2
 2d4:	01000000 	mrseq	r0, (UNDEF: 0)
 2d8:	43010000 	movwmi	r0, #4096	; 0x1000
 2dc:	6f435c3a 	svcvs	0x00435c3a
 2e0:	6f536564 	svcvs	0x00536564
 2e4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 2e8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 2ec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 2f0:	20797265 	rsbscs	r7, r9, r5, ror #4
 2f4:	202b2b47 	eorcs	r2, fp, r7, asr #22
 2f8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 2fc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 300:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 304:	61652d65 	cmnvs	r5, r5, ror #26
 308:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 30c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 310:	00006564 	andeq	r6, r0, r4, ror #10
 314:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 318:	00000063 	andeq	r0, r0, r3, rrx
 31c:	726f6300 	rsbvc	r6, pc, #0, 6
 320:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 324:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 328:	73000000 	movwvc	r0, #0
 32c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 330:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 334:	0000682e 	andeq	r6, r0, lr, lsr #16
 338:	74730000 	ldrbtvc	r0, [r3], #-0
 33c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 340:	0100682e 	tsteq	r0, lr, lsr #16
 344:	00000000 	andeq	r0, r0, r0
 348:	35840205 	strcc	r0, [r4, #517]	; 0x205
 34c:	13150800 	tstne	r5, #0, 16
 350:	033d2d59 	teqeq	sp, #5696	; 0x1640
 354:	030e9e0b 	movweq	r9, #60939	; 0xee0b
 358:	032cf20d 	msreq	CPSR_fs, #-805306368	; 0xd0000000
 35c:	03312e0c 	teqeq	r1, #12, 28	; 0xc0
 360:	0d030166 	stfeqs	f0, [r3, #-408]	; 0xfffffe68
 364:	10032cf2 	strdne	r2, [r3], -r2	; <UNPREDICTABLE>
 368:	03312f2e 	teqeq	r1, #46, 30	; 0xb8
 36c:	0d030161 	stfeqs	f0, [r3, #-388]	; 0xfffffe7c
 370:	17032cf2 			; <UNDEFINED> instruction: 0x17032cf2
 374:	2131302e 	teqcs	r1, lr, lsr #32
 378:	b8030204 	stmdalt	r3, {r2, r9}
 37c:	0104200b 	tsteq	r4, fp
 380:	6674d903 	ldrbtvs	sp, [r4], -r3, lsl #18
 384:	a7030204 	strge	r0, [r3, -r4, lsl #4]
 388:	01042e0b 	tsteq	r4, fp, lsl #28
 38c:	2e74d903 	cdpcs	9, 7, cr13, cr4, cr3, {0}
 390:	6e034c67 	cdpvs	12, 0, cr4, cr3, cr7, {3}
 394:	3d2b5b3c 	vstmdbcc	fp!, {d5-<overflow reg d34>}
 398:	213e2c22 	teqcs	lr, r2, lsr #24
 39c:	2d3d591f 	ldccs	9, cr5, [sp, #-124]!	; 0xffffff84
 3a0:	03020459 	movweq	r0, #9305	; 0x2459
 3a4:	043c0bd9 	ldrteq	r0, [ip], #-3033	; 0xfffff427
 3a8:	74a70301 	strtvc	r0, [r7], #769	; 0x301
 3ac:	02042f2e 	andeq	r2, r4, #46, 30	; 0xb8
 3b0:	200bd803 	andcs	sp, fp, r3, lsl #16
 3b4:	a7030104 	strge	r0, [r3, -r4, lsl #2]
 3b8:	04214a74 	strteq	r4, [r1], #-2676	; 0xfffff58c
 3bc:	0bd80302 	bleq	ff600fcc <MSP_BASE+0xdf5fbfcc>
 3c0:	03010420 	movweq	r0, #5152	; 0x1420
 3c4:	042e74aa 	strteq	r7, [lr], #-1194	; 0xfffffb56
 3c8:	0ba10302 	bleq	fe840fd8 <MSP_BASE+0xde83bfd8>
 3cc:	0301044a 	movweq	r0, #5194	; 0x144a
 3d0:	022074e9 	eoreq	r7, r0, #-385875968	; 0xe9000000
 3d4:	01010003 	tsteq	r1, r3
 3d8:	0000009b 	muleq	r0, fp, r0
 3dc:	007d0002 	rsbseq	r0, sp, r2
 3e0:	01020000 	mrseq	r0, (UNDEF: 2)
 3e4:	000d0efb 	strdeq	r0, [sp], -fp
 3e8:	01010101 	tsteq	r1, r1, lsl #2
 3ec:	01000000 	mrseq	r0, (UNDEF: 0)
 3f0:	43010000 	movwmi	r0, #4096	; 0x1000
 3f4:	6f435c3a 	svcvs	0x00435c3a
 3f8:	6f536564 	svcvs	0x00536564
 3fc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 400:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
 404:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 408:	20797265 	rsbscs	r7, r9, r5, ror #4
 40c:	202b2b47 	eorcs	r2, fp, r7, asr #22
 410:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
 414:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 418:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 41c:	61652d65 	cmnvs	r5, r5, ror #26
 420:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
 424:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 428:	00006564 	andeq	r6, r0, r4, ror #10
 42c:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
 430:	00000063 	andeq	r0, r0, r3, rrx
 434:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 438:	31663233 	cmncc	r6, r3, lsr r2
 43c:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 440:	00000000 	andeq	r0, r0, r0
 444:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 448:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 44c:	00000100 	andeq	r0, r0, r0, lsl #2
 450:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 454:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 458:	0000682e 	andeq	r6, r0, lr, lsr #16
 45c:	00000000 	andeq	r0, r0, r0
 460:	36dc0205 	ldrbcc	r0, [ip], r5, lsl #4
 464:	13150800 	tstne	r5, #0, 16
 468:	833d2d59 	teqhi	sp, #5696	; 0x1640
 46c:	13da136a 	bicsne	r1, sl, #-1476395007	; 0xa8000001
 470:	090213a2 	stmdbeq	r2, {r1, r5, r7, r8, r9, ip}
 474:	c8010100 	stmdagt	r1, {r8}
 478:	02000000 	andeq	r0, r0, #0
 47c:	00008200 	andeq	r8, r0, r0, lsl #4
 480:	fb010200 	blx	40c8a <__RW_SIZE__+0x4070a>
 484:	01000d0e 	tsteq	r0, lr, lsl #26
 488:	00010101 	andeq	r0, r1, r1, lsl #2
 48c:	00010000 	andeq	r0, r1, r0
 490:	3a430100 	bcc	10c0898 <__RW_SIZE__+0x10c0318>
 494:	646f435c 	strbtvs	r4, [pc], #-860	; 49c <MSP_SIZE+0x9c>
 498:	756f5365 	strbvc	r5, [pc, #-869]!	; 13b <__ZI_SIZE__+0xdf>
 49c:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 4a0:	6f535c79 	svcvs	0x00535c79
 4a4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 4a8:	47207972 			; <UNDEFINED> instruction: 0x47207972
 4ac:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 4b0:	2f657469 	svccs	0x00657469
 4b4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 4b8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 4bc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 4c0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 4c4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 4c8:	6d000065 	stcvs	0, cr0, [r0, #-404]	; 0xfffffe6c
 4cc:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
 4d0:	00000063 	andeq	r0, r0, r3, rrx
 4d4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 4d8:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 4dc:	00010068 	andeq	r0, r1, r8, rrx
 4e0:	726f6300 	rsbvc	r6, pc, #0, 6
 4e4:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 4e8:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 4ec:	64000000 	strvs	r0, [r0], #-0
 4f0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
 4f4:	72645f65 	rsbvc	r5, r4, #404	; 0x194
 4f8:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 4fc:	0000682e 	andeq	r6, r0, lr, lsr #16
 500:	00000000 	andeq	r0, r0, r0
 504:	37500205 	ldrbcc	r0, [r0, -r5, lsl #4]
 508:	17030800 	strne	r0, [r3, -r0, lsl #16]
 50c:	206d0301 	rsbcs	r0, sp, r1, lsl #6
 510:	304b2f2f 	subcc	r2, fp, pc, lsr #30
 514:	200f0383 	andcs	r0, pc, r3, lsl #7
 518:	032e7003 	teqeq	lr, #3
 51c:	71032010 	tstvc	r3, r0, lsl r0
 520:	200f032e 	andcs	r0, pc, lr, lsr #6
 524:	593d3d30 	ldmdbpl	sp!, {r4, r5, r8, sl, fp, ip, sp}
 528:	261dcf4b 	ldrcs	ip, [sp], -fp, asr #30
 52c:	033c7a03 	teqeq	ip, #12288	; 0x3000
 530:	7403200c 	strvc	r2, [r3], #-12
 534:	2623232e 	strtcs	r2, [r3], -lr, lsr #6
 538:	232e7a03 	teqcs	lr, #12288	; 0x3000
 53c:	02023f23 	andeq	r3, r2, #35, 30	; 0x8c
 540:	52010100 	andpl	r0, r1, #0, 2
 544:	02000000 	andeq	r0, r0, #0
 548:	00002e00 	andeq	r2, r0, r0, lsl #28
 54c:	fb010200 	blx	40d56 <__RW_SIZE__+0x407d6>
 550:	01000d0e 	tsteq	r0, lr, lsl #26
 554:	00010101 	andeq	r0, r1, r1, lsl #2
 558:	00010000 	andeq	r0, r1, r0
 55c:	72000100 	andvc	r0, r0, #0, 2
 560:	69746e75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 564:	632e656d 	teqvs	lr, #457179136	; 0x1b400000
 568:	00000000 	andeq	r0, r0, r0
 56c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 570:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 574:	0000682e 	andeq	r6, r0, lr, lsr #16
 578:	00000000 	andeq	r0, r0, r0
 57c:	37e80205 	strbcc	r0, [r8, r5, lsl #4]!
 580:	27150800 	ldrcs	r0, [r5, -r0, lsl #16]
 584:	27587903 	ldrbcs	r7, [r8, -r3, lsl #18]
 588:	2c3e4c5b 	ldccs	12, cr4, [lr], #-364	; 0xfffffe94
 58c:	04020024 	streq	r0, [r2], #-36	; 0xffffffdc
 590:	3c770301 	ldclcc	3, cr0, [r7], #-4
 594:	01000902 	tsteq	r0, r2, lsl #18
 598:	00024601 	andeq	r4, r2, r1, lsl #12
 59c:	99000200 	stmdbls	r0, {r9}
 5a0:	02000000 	andeq	r0, r0, #0
 5a4:	0d0efb01 	vstreq	d15, [lr, #-4]
 5a8:	01010100 	mrseq	r0, (UNDEF: 17)
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	01000001 	tsteq	r0, r1
 5b4:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 5b8:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 5bc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 5c0:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 5c4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 5c8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 5cc:	2b2b4720 	blcs	ad2254 <__RW_SIZE__+0xad1cd4>
 5d0:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 5d4:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 5d8:	6f6e2d6d 	svcvs	0x006e2d6d
 5dc:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 5e0:	2f696261 	svccs	0x00696261
 5e4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 5e8:	00656475 	rsbeq	r6, r5, r5, ror r4
 5ec:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 5f0:	31663233 	cmncc	r6, r3, lsr r2
 5f4:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 5f8:	00632e74 	rsbeq	r2, r3, r4, ror lr
 5fc:	63000000 	movwvs	r0, #0
 600:	5f65726f 	svcpl	0x0065726f
 604:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
 608:	00000068 	andeq	r0, r0, r8, rrx
 60c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 610:	31663233 	cmncc	r6, r3, lsr r2
 614:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
 618:	00000000 	andeq	r0, r0, r0
 61c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 620:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 624:	00000100 	andeq	r0, r0, r0, lsl #2
 628:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 62c:	645f6563 	ldrbvs	r6, [pc], #-1379	; 634 <__RW_SIZE__+0xb4>
 630:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 634:	00682e72 	rsbeq	r2, r8, r2, ror lr
 638:	00000000 	andeq	r0, r0, r0
 63c:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
 640:	03080038 	movweq	r0, #32824	; 0x8038
 644:	2b230125 	blcs	8c0ae0 <__RW_SIZE__+0x8c0560>
 648:	02003120 	andeq	r3, r0, #32, 2
 64c:	00220204 	eoreq	r0, r2, r4, lsl #4
 650:	aa020402 	bge	81660 <__RW_SIZE__+0x810e0>
 654:	02040200 	andeq	r0, r4, #0, 4
 658:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
 65c:	03402c02 	movteq	r2, #3074	; 0xc02
 660:	c9214a70 	stmdbgt	r1!, {r4, r5, r6, r9, fp, lr}
 664:	13ba2a03 			; <UNDEFINED> instruction: 0x13ba2a03
 668:	0c03212d 	stfeqs	f2, [r3], {45}	; 0x2d
 66c:	212d2158 	teqcs	sp, r8, asr r1
 670:	5a032f2d 	bpl	cc32c <__RW_SIZE__+0xcbdac>
 674:	7675752e 	ldrbtvc	r7, [r5], -lr, lsr #10
 678:	25562208 	ldrbcs	r2, [r6, #-520]	; 0xfffffdf8
 67c:	1d03ad85 	stcne	13, cr10, [r3, #-532]	; 0xfffffdec
 680:	91759174 	cmnls	r5, r4, ror r1
 684:	82590375 	subshi	r0, r9, #-738197503	; 0xd4000001
 688:	e43303d7 	ldrt	r0, [r3], #-983	; 0xfffffc29
 68c:	03212d13 	teqeq	r1, #1216	; 0x4c0
 690:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
 694:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
 698:	03212d13 	teqeq	r1, #1216	; 0x4c0
 69c:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
 6a0:	580c0321 	stmdapl	ip, {r0, r5, r8, r9}
 6a4:	03212d13 	teqeq	r1, #1216	; 0x4c0
 6a8:	2d13580c 	ldccs	8, cr5, [r3, #-48]	; 0xffffffd0
 6ac:	580e0321 	stmdapl	lr, {r0, r5, r8, r9}
 6b0:	820b0313 	andhi	r0, fp, #1275068416	; 0x4c000000
 6b4:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6b8:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6bc:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6c0:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6c4:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6c8:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6cc:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6d0:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6d4:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6d8:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6dc:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6e0:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6e4:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6e8:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6ec:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6f0:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6f4:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6f8:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 6fc:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
 700:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
 704:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 708:	3c0b0321 	stccc	3, cr0, [fp], {33}	; 0x21
 70c:	3c0d0321 	stccc	3, cr0, [sp], {33}	; 0x21
 710:	03020421 	movweq	r0, #9249	; 0x2421
 714:	047408b4 	ldrbteq	r0, [r4], #-2228	; 0xfffff74c
 718:	77cc0301 	strbvc	r0, [ip, r1, lsl #6]
 71c:	041e302e 	ldreq	r3, [lr], #-46	; 0xffffffd2
 720:	08b40302 	ldmeq	r4!, {r1, r8, r9}
 724:	0301042e 	movweq	r0, #5166	; 0x142e
 728:	224a77cc 	subcs	r7, sl, #204, 14	; 0x3300000
 72c:	b2030204 	andlt	r0, r3, #4, 4	; 0x40000000
 730:	01042008 	tsteq	r4, r8
 734:	2e77d003 	cdpcs	0, 7, cr13, cr7, cr3, {0}
 738:	213c0a03 	teqcs	ip, r3, lsl #20
 73c:	213c0c03 	teqcs	ip, r3, lsl #24
 740:	213c0c03 	teqcs	ip, r3, lsl #24
 744:	213c0b03 	teqcs	ip, r3, lsl #22
 748:	213c0b03 	teqcs	ip, r3, lsl #22
 74c:	213c0b03 	teqcs	ip, r3, lsl #22
 750:	213c0d03 	teqcs	ip, r3, lsl #26
 754:	d9030204 	stmdble	r3, {r2, r9}
 758:	01045807 	tsteq	r4, r7, lsl #16
 75c:	2e78a703 	cdpcs	7, 7, cr10, cr8, cr3, {0}
 760:	0302043e 	movweq	r0, #9278	; 0x243e
 764:	042e07d7 	strteq	r0, [lr], #-2007	; 0xfffff829
 768:	78a90301 	stmiavc	r9!, {r0, r8, r9}
 76c:	02041e2e 	andeq	r1, r4, #736	; 0x2e0
 770:	2007d903 	andcs	sp, r7, r3, lsl #18
 774:	a9030104 	stmdbge	r3, {r2, r8}
 778:	042c2e78 	strteq	r2, [ip], #-3704	; 0xfffff188
 77c:	07d90302 	ldrbeq	r0, [r9, r2, lsl #6]
 780:	03010420 	movweq	r0, #5152	; 0x1420
 784:	212e78a9 	teqcs	lr, r9, lsr #17
 788:	213c0a03 	teqcs	ip, r3, lsl #20
 78c:	213c0b03 	teqcs	ip, r3, lsl #22
 790:	213c0b03 	teqcs	ip, r3, lsl #22
 794:	213c0b03 	teqcs	ip, r3, lsl #22
 798:	213c0b03 	teqcs	ip, r3, lsl #22
 79c:	213c0b03 	teqcs	ip, r3, lsl #22
 7a0:	213c0e03 	teqcs	ip, r3, lsl #28
 7a4:	80030204 	andhi	r0, r3, r4, lsl #4
 7a8:	01045807 	tsteq	r4, r7, lsl #16
 7ac:	2e798003 	cdpcs	0, 7, cr8, cr9, cr3, {0}
 7b0:	03020459 	movweq	r0, #9305	; 0x2459
 7b4:	042006ff 	strteq	r0, [r0], #-1791	; 0xfffff901
 7b8:	79800301 	stmibvc	r0, {r0, r8, r9}
 7bc:	0204213c 	andeq	r2, r4, #60, 2
 7c0:	2006ff03 	andcs	pc, r6, r3, lsl #30
 7c4:	83030104 	movwhi	r0, #12548	; 0x3104
 7c8:	0a032e79 	beq	cc1b4 <__RW_SIZE__+0xcbc34>
 7cc:	0b03213c 	bleq	c8cc4 <__RW_SIZE__+0xc8744>
 7d0:	0b03213c 	bleq	c8cc8 <__RW_SIZE__+0xc8748>
 7d4:	0b03213c 	bleq	c8ccc <__RW_SIZE__+0xc874c>
 7d8:	0b03213c 	bleq	c8cd0 <__RW_SIZE__+0xc8750>
 7dc:	0202213c 	andeq	r2, r2, #60, 2
 7e0:	9b010100 	blls	40be8 <__RW_SIZE__+0x40668>
 7e4:	02000000 	andeq	r0, r0, #0
 7e8:	00007200 	andeq	r7, r0, r0, lsl #4
 7ec:	fb010200 	blx	40ff6 <__RW_SIZE__+0x40a76>
 7f0:	01000d0e 	tsteq	r0, lr, lsl #26
 7f4:	00010101 	andeq	r0, r1, r1, lsl #2
 7f8:	00010000 	andeq	r0, r1, r0
 7fc:	3a430100 	bcc	10c0c04 <__RW_SIZE__+0x10c0684>
 800:	646f435c 	strbtvs	r4, [pc], #-860	; 808 <__RW_SIZE__+0x288>
 804:	756f5365 	strbvc	r5, [pc, #-869]!	; 4a7 <MSP_SIZE+0xa7>
 808:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 80c:	6f535c79 	svcvs	0x00535c79
 810:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
 814:	47207972 			; <UNDEFINED> instruction: 0x47207972
 818:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
 81c:	2f657469 	svccs	0x00657469
 820:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 824:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 828:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 82c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
 830:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 834:	73000065 	movwvc	r0, #101	; 0x65
 838:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 83c:	632e6b63 	teqvs	lr, #101376	; 0x18c00
 840:	00000000 	andeq	r0, r0, r0
 844:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 848:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 84c:	0000682e 	andeq	r6, r0, lr, lsr #16
 850:	74730000 	ldrbtvc	r0, [r3], #-0
 854:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 858:	0100682e 	tsteq	r0, lr, lsr #16
 85c:	00000000 	andeq	r0, r0, r0
 860:	3c200205 	sfmcc	f0, 4, [r0], #-20	; 0xffffffec
 864:	21150800 	tstcs	r5, r0, lsl #16
 868:	be21f367 	cdplt	3, 2, cr15, cr1, cr7, {3}
 86c:	133f5913 	teqne	pc, #311296	; 0x4c000
 870:	59132359 	ldmdbpl	r3, {r0, r3, r4, r6, r8, r9, sp}
 874:	21861323 	orrcs	r1, r6, r3, lsr #6
 878:	211fe567 	tstcs	pc, r7, ror #10
 87c:	000b0221 	andeq	r0, fp, r1, lsr #4
 880:	017f0101 	cmneq	pc, r1, lsl #2
 884:	00020000 	andeq	r0, r2, r0
 888:	0000007f 	andeq	r0, r0, pc, ror r0
 88c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 890:	0101000d 	tsteq	r1, sp
 894:	00000101 	andeq	r0, r0, r1, lsl #2
 898:	00000100 	andeq	r0, r0, r0, lsl #2
 89c:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
 8a0:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
 8a4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 8a8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 8ac:	756f535c 	strbvc	r5, [pc, #-860]!	; 558 <MSP_SIZE+0x158>
 8b0:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
 8b4:	2b472079 	blcs	11c8aa0 <__RW_SIZE__+0x11c8520>
 8b8:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
 8bc:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
 8c0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 8c4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 8c8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 8cc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 8d0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 8d4:	69740000 	ldmdbvs	r4!, {}^	; <UNPREDICTABLE>
 8d8:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 8dc:	00000063 	andeq	r0, r0, r3, rrx
 8e0:	726f6300 	rsbvc	r6, pc, #0, 6
 8e4:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 8e8:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 8ec:	73000000 	movwvc	r0, #0
 8f0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 8f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 8f8:	0000682e 	andeq	r6, r0, lr, lsr #16
 8fc:	74730000 	ldrbtvc	r0, [r3], #-0
 900:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 904:	0100682e 	tsteq	r0, lr, lsr #16
 908:	00000000 	andeq	r0, r0, r0
 90c:	3ce80205 	sfmcc	f0, 2, [r8], #20
 910:	11030800 	tstne	r3, r0, lsl #16
 914:	2c5a2101 	ldfcse	f2, [sl], {1}
 918:	2a2f2130 	bcs	bc8de0 <__RW_SIZE__+0xbc8860>
 91c:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
 920:	153f5959 	ldrne	r5, [pc, #-2393]!	; ffffffcf <MSP_BASE+0xdfffafcf>
 924:	68592d3d 	ldmdavs	r9, {r0, r2, r3, r4, r5, r8, sl, fp, sp}^
 928:	244a1e03 	strbcs	r1, [sl], #-3587	; 0xfffff1fd
 92c:	2a212f5a 	bcs	84c69c <__RW_SIZE__+0x84c11c>
 930:	21222c30 	teqcs	r2, r0, lsr ip
 934:	207a0321 	rsbscs	r0, sl, r1, lsr #6
 938:	20790327 	rsbscs	r0, r9, r7, lsr #6
 93c:	312b2335 	teqcc	fp, r5, lsr r3
 940:	222c232b 	eorcs	r2, ip, #-1409286144	; 0xac000000
 944:	593e4c1e 	ldmdbpl	lr!, {r1, r2, r3, r4, sl, fp, lr}
 948:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
 94c:	44375901 	ldrtmi	r5, [r7], #-2305	; 0xfffff6ff
 950:	4b1d23d7 	blmi	7498b4 <__RW_SIZE__+0x749334>
 954:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
 958:	675a5901 	ldrbvs	r5, [sl, -r1, lsl #18]
 95c:	2a253367 	bcs	94d700 <__RW_SIZE__+0x94d180>
 960:	2c242a4e 	stccs	10, cr2, [r4], #-312	; 0xfffffec8
 964:	2b1f3256 	blcs	7cd2c4 <__RW_SIZE__+0x7ccd44>
 968:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
 96c:	59596759 	ldmdbpl	r9, {r0, r3, r4, r6, r8, r9, sl, sp, lr}^
 970:	2184133f 	orrcs	r1, r4, pc, lsr r3
 974:	13235f1f 	teqne	r3, #31, 30	; 0x7c
 978:	be13869f 	mrclt	6, 0, r8, cr3, cr15, {4}
 97c:	3d2c5a13 	vstmdbcc	ip!, {s10-s28}
 980:	213d2d21 	teqcs	sp, r1, lsr #26
 984:	2d3d592d 	ldccs	9, cr5, [sp, #-180]!	; 0xffffff4c
 988:	67213275 			; <UNDEFINED> instruction: 0x67213275
 98c:	1d232f08 	stcne	15, cr2, [r3, #-32]!	; 0xffffffe0
 990:	1386593e 	orrne	r5, r6, #1015808	; 0xf8000
 994:	0421869f 	strteq	r8, [r1], #-1695	; 0xfffff961
 998:	0aca0302 	beq	ff2815a8 <MSP_BASE+0xdf27c5a8>
 99c:	03010420 	movweq	r0, #5152	; 0x1420
 9a0:	046675c9 	strbteq	r7, [r6], #-1481	; 0xfffffa37
 9a4:	0ab70302 	beq	fedc15b4 <MSP_BASE+0xdedbc5b4>
 9a8:	0301042e 	movweq	r0, #5166	; 0x142e
 9ac:	832e75c9 	teqhi	lr, #843055104	; 0x32400000
 9b0:	2e6c0368 	cdpcs	3, 6, cr0, cr12, cr8, {3}
 9b4:	3a242a4e 	bcc	90b2f4 <__RW_SIZE__+0x90ad74>
 9b8:	2b311c5a 	blcs	c47b28 <__RW_SIZE__+0xc475a8>
 9bc:	21212122 	teqcs	r1, r2, lsr #2
 9c0:	eb030204 	bl	c11d8 <__RW_SIZE__+0xc0c58>
 9c4:	0104200a 	tsteq	r4, sl
 9c8:	2e759503 	cdpcs	5, 7, cr9, cr5, cr3, {0}
 9cc:	0302044c 	movweq	r0, #9292	; 0x244c
 9d0:	04200ae9 	strteq	r0, [r0], #-2793	; 0xfffff517
 9d4:	75970301 	ldrvc	r0, [r7, #769]	; 0x301
 9d8:	0302042e 	movweq	r0, #9262	; 0x242e
 9dc:	044a0ae9 	strbeq	r0, [sl], #-2793	; 0xfffff517
 9e0:	75970301 	ldrvc	r0, [r7, #769]	; 0x301
 9e4:	0302042e 	movweq	r0, #9262	; 0x242e
 9e8:	04200ae9 	strteq	r0, [r0], #-2793	; 0xfffff517
 9ec:	75990301 	ldrvc	r0, [r9, #769]	; 0x301
 9f0:	0302042e 	movweq	r0, #9262	; 0x242e
 9f4:	04580ab2 	ldrbeq	r0, [r8], #-2738	; 0xfffff54e
 9f8:	75d00301 	ldrbvc	r0, [r0, #769]	; 0x301
 9fc:	58090320 	stmdapl	r9, {r5, r8, r9}
 a00:	01000202 	tsteq	r0, r2, lsl #4
 a04:	0001ad01 	andeq	sl, r1, r1, lsl #26
 a08:	e9000200 	stmdb	r0, {r9}
 a0c:	02000000 	andeq	r0, r0, #0
 a10:	0d0efb01 	vstreq	d15, [lr, #-4]
 a14:	01010100 	mrseq	r0, (UNDEF: 17)
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	01000001 	tsteq	r0, r1
 a20:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 a24:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 a28:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 a2c:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 a30:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 a34:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 a38:	2b2b4720 	blcs	ad26c0 <__RW_SIZE__+0xad2140>
 a3c:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 a40:	72612f65 	rsbvc	r2, r1, #404	; 0x194
 a44:	6f6e2d6d 	svcvs	0x006e2d6d
 a48:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 a4c:	2f696261 	svccs	0x00696261
 a50:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 a54:	00656475 	rsbeq	r6, r5, r5, ror r4
 a58:	435c3a43 	cmpmi	ip, #274432	; 0x43000
 a5c:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
 a60:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
 a64:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
 a68:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
 a6c:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
 a70:	2b2b4720 	blcs	ad26f8 <__RW_SIZE__+0xad2178>
 a74:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
 a78:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 a7c:	63672f62 	cmnvs	r7, #392	; 0x188
 a80:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
 a84:	6f6e2d6d 	svcvs	0x006e2d6d
 a88:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 a8c:	2f696261 	svccs	0x00696261
 a90:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
 a94:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 a98:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 a9c:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
 aa0:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 aa4:	00000063 	andeq	r0, r0, r3, rrx
 aa8:	726f6300 	rsbvc	r6, pc, #0, 6
 aac:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 ab0:	00682e33 	rsbeq	r2, r8, r3, lsr lr
 ab4:	73000000 	movwvc	r0, #0
 ab8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 abc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 ac0:	0000682e 	andeq	r6, r0, lr, lsr #16
 ac4:	74730000 	ldrbtvc	r0, [r3], #-0
 ac8:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
 acc:	0100682e 	tsteq	r0, lr, lsr #16
 ad0:	74730000 	ldrbtvc	r0, [r3], #-0
 ad4:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
 ad8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 adc:	74730000 	ldrbtvc	r0, [r3], #-0
 ae0:	2e6f6964 	cdpcs	9, 6, cr6, cr15, cr4, {3}
 ae4:	00010068 	andeq	r0, r1, r8, rrx
 ae8:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
 aec:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
 af0:	003e6e69 	eorseq	r6, lr, r9, ror #28
 af4:	00000000 	andeq	r0, r0, r0
 af8:	68020500 	stmdavs	r2, {r8, sl}
 afc:	1a080040 	bne	200c04 <__RW_SIZE__+0x200684>
 b00:	3d2c5a25 	vstmdbcc	ip!, {s10-s46}
 b04:	673d2d21 	ldrvs	r2, [sp, -r1, lsr #26]!
 b08:	3d13084c 	ldccc	8, cr0, [r3, #-304]	; 0xfffffed0
 b0c:	302f5908 	eorcc	r5, pc, r8, lsl #18
 b10:	2d211e68 	stccs	14, cr1, [r1, #-416]!	; 0xfffffe60
 b14:	6a212121 	bvs	848fa0 <__RW_SIZE__+0x848a20>
 b18:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
 b1c:	29ad3401 	stmibcs	sp!, {r0, sl, ip, sp}
 b20:	01040200 	mrseq	r0, R12_usr
 b24:	75064a06 	strvc	r4, [r6, #-2566]	; 0xfffff5fa
 b28:	76032152 			; <UNDEFINED> instruction: 0x76032152
 b2c:	341d4b2e 	ldrcc	r4, [sp], #-2862	; 0xfffff4d2
 b30:	034e2575 	movteq	r2, #58741	; 0xe575
 b34:	03752e72 	cmneq	r5, #1824	; 0x720
 b38:	413c3c10 	teqmi	ip, r0, lsl ip
 b3c:	7403212d 	strvc	r2, [r3], #-301	; 0xfffffed3
 b40:	3c76032e 	ldclcc	3, cr0, [r6], #-184	; 0xffffff48
 b44:	75341d59 	ldrvc	r1, [r4, #-3417]!	; 0xfffff2a7
 b48:	4a0f0325 	bmi	3c17e4 <__RW_SIZE__+0x3c1264>
 b4c:	75586703 	ldrbvc	r6, [r8, #-1795]	; 0xfffff8fd
 b50:	132e1b03 	teqne	lr, #3072	; 0xc00
 b54:	03313584 	teqeq	r1, #132, 10	; 0x21000000
 b58:	02000174 	andeq	r0, r0, #116, 2
 b5c:	4a060104 	bmi	180f74 <__RW_SIZE__+0x1809f4>
 b60:	0d033e06 	stceq	14, cr3, [r3, #-24]	; 0xffffffe8
 b64:	1523312e 	strne	r3, [r3, #-302]!	; 0xfffffed2
 b68:	20090348 	andcs	r0, r9, r8, asr #6
 b6c:	8e030204 	cdphi	2, 0, cr0, cr3, cr4, {0}
 b70:	0104200b 	tsteq	r4, fp
 b74:	2e74f203 	cdpcs	2, 7, cr15, cr4, cr3, {0}
 b78:	8e030204 	cdphi	2, 0, cr0, cr3, cr4, {0}
 b7c:	01044a0b 	tsteq	r4, fp, lsl #20
 b80:	3c74f203 	lfmcc	f7, 3, [r4], #-12
 b84:	8e030204 	cdphi	2, 0, cr0, cr3, cr4, {0}
 b88:	0104200b 	tsteq	r4, fp
 b8c:	3c74eb03 	ldclcc	11, cr14, [r4], #-12
 b90:	bd030204 	sfmlt	f0, 4, [r3, #-16]
 b94:	0104200b 	tsteq	r4, fp
 b98:	2e74c303 	cdpcs	3, 7, cr12, cr4, cr3, {0}
 b9c:	bd030204 	sfmlt	f0, 4, [r3, #-16]
 ba0:	0104200b 	tsteq	r4, fp
 ba4:	3c74c303 	ldclcc	3, cr12, [r4], #-12
 ba8:	bd030204 	sfmlt	f0, 4, [r3, #-16]
 bac:	4b033c0b 	blmi	cfbe0 <__RW_SIZE__+0xcf660>
 bb0:	0002022e 	andeq	r0, r2, lr, lsr #4
 bb4:	007c0101 	rsbseq	r0, ip, r1, lsl #2
 bb8:	00020000 	andeq	r0, r2, r0
 bbc:	0000001d 	andeq	r0, r0, sp, lsl r0
 bc0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 bc4:	0101000d 	tsteq	r1, sp
 bc8:	00000101 	andeq	r0, r0, r1, lsl #2
 bcc:	00000100 	andeq	r0, r0, r0, lsl #2
 bd0:	72630001 	rsbvc	r0, r3, #1
 bd4:	732e3074 	teqvc	lr, #116	; 0x74
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	02050000 	andeq	r0, r5, #0
 be0:	080030ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, ip, sp}
 be4:	0100fb03 	tsteq	r0, r3, lsl #22
 be8:	21222121 	teqcs	r2, r1, lsr #2
 bec:	2f212123 	svccs	0x00212123
 bf0:	3021232f 	eorcc	r2, r1, pc, lsr #6
 bf4:	032f2121 	teqeq	pc, #1073741832	; 0x40000008
 bf8:	2f21200a 	svccs	0x0021200a
 bfc:	27303021 	ldrcs	r3, [r0, -r1, lsr #32]!
 c00:	2f222f2f 	svccs	0x00222f2f
 c04:	2121222f 	teqcs	r1, pc, lsr #4
 c08:	2f2f302f 	svccs	0x002f302f
 c0c:	21212221 	teqcs	r1, r1, lsr #4
 c10:	2f21302f 	svccs	0x0021302f
 c14:	021b032f 	andseq	r0, fp, #-1140850688	; 0xbc000000
 c18:	2f210128 	svccs	0x00210128
 c1c:	2f2f2121 	svccs	0x002f2121
 c20:	207f9803 	rsbscs	r9, pc, r3, lsl #16
 c24:	0d032f2f 	stceq	15, cr2, [r3, #-188]	; 0xffffff44
 c28:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
 c2c:	2e120330 	mrccs	3, 0, r0, cr2, cr0, {1}
 c30:	00020230 	andeq	r0, r2, r0, lsr r2
 c34:	Address 0x00000c34 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	44420074 	strbmi	r0, [r2], #-116	; 0xffffff8c
  10:	43005243 	movwmi	r5, #579	; 0x243
  14:	00524746 	subseq	r4, r2, r6, asr #14
  18:	53414c46 	movtpl	r4, #7238	; 0x1c46
  1c:	79545f48 	ldmdbvc	r4, {r3, r6, r8, r9, sl, fp, ip, lr}^
  20:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
  24:	48410066 	stmdami	r1, {r1, r2, r5, r6}^
  28:	524e4542 	subpl	r4, lr, #276824064	; 0x10800000
  2c:	50525700 	subspl	r5, r2, r0, lsl #14
  30:	6c630052 	stclvs	0, cr0, [r3], #-328	; 0xfffffeb8
  34:	2e6b636f 	cdpcs	3, 6, cr6, cr11, cr15, {3}
  38:	50410063 	subpl	r0, r1, r3, rrx
  3c:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
  40:	73005254 	movwvc	r5, #596	; 0x254
  44:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  48:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	54490074 	strbpl	r0, [r9], #-116	; 0xffffff8c
  58:	78525f4d 	ldmdavc	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
  5c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
  60:	4f007265 	svcmi	0x00007265
  64:	454b5450 	strbmi	r5, [fp, #-1104]	; 0xfffffbb0
  68:	75005259 	strvc	r5, [r0, #-601]	; 0xfffffda7
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  78:	53455200 	movtpl	r5, #20992	; 0x5200
  7c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
  80:	50410044 	subpl	r0, r1, r4, asr #32
  84:	4e453242 	cdpmi	2, 4, cr3, cr5, cr2, {2}
  88:	50410052 	subpl	r0, r1, r2, asr r0
  8c:	4e453142 	dvfmism	f3, f5, f2
  90:	50410052 	subpl	r0, r1, r2, asr r0
  94:	53523242 	cmppl	r2, #536870916	; 0x20000004
  98:	6c005254 	sfmvs	f5, 4, [r0], {84}	; 0x54
  9c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  ac:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b0:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
  b4:	20432055 	subcs	r2, r3, r5, asr r0
  b8:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
  bc:	6d2d2031 	stcvs	0, cr2, [sp, #-196]!	; 0xffffff3c
  c0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  c4:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
  c8:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
  cc:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
  d0:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  d4:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  d8:	616f6c66 	cmnvs	pc, r6, ror #24
  dc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  e0:	6f733d69 	svcvs	0x00733d69
  e4:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
  e8:	6370616d 	cmnvs	r0, #1073741851	; 0x4000001b
  ec:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  f0:	742d6f6e 	strtvc	r6, [sp], #-3950	; 0xfffff092
  f4:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
  f8:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  fc:	6f777265 	svcvs	0x00777265
 100:	2d206b72 	vstmdbcs	r0!, {d6-<overflow reg d62>}
 104:	4f2d2067 	svcmi	0x002d2067
 108:	662d2033 			; <UNDEFINED> instruction: 0x662d2033
 10c:	622d6f6e 	eorvs	r6, sp, #440	; 0x1b8
 110:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
 114:	2d206e69 	stccs	14, cr6, [r0, #-420]!	; 0xfffffe5c
 118:	736e7566 	cmnvc	lr, #427819008	; 0x19800000
 11c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 120:	68632d64 	stmdavs	r3!, {r2, r5, r6, r8, sl, fp, sp}^
 124:	2d207261 	sfmcs	f7, 4, [r0, #-388]!	; 0xfffffe7c
 128:	2d6f6e66 	stclcs	14, cr6, [pc, #-408]!	; ffffff98 <MSP_BASE+0xdfffaf98>
 12c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 130:	612d7463 	teqvs	sp, r3, ror #8
 134:	7361696c 	cmnvc	r1, #108, 18	; 0x1b0000
 138:	20676e69 	rsbcs	r6, r7, r9, ror #28
 13c:	6f6e662d 	svcvs	0x006e662d
 140:	6d6f632d 	stclvs	3, cr6, [pc, #-180]!	; 94 <__ZI_SIZE__+0x38>
 144:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
 148:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 14c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
 150:	6f6c4300 	svcvs	0x006c4300
 154:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 158:	0074696e 	rsbseq	r6, r4, lr, ror #18
 15c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 160:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 164:	3a430074 	bcc	10c033c <__RW_SIZE__+0x10bfdbc>
 168:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
 16c:	555c7372 	ldrbpl	r7, [ip, #-882]	; 0xfffffc8e
 170:	5c524553 	cfldr64pl	mvdx4, [r2], {83}	; 0x53
 174:	6b736544 	blvs	1cd968c <__RW_SIZE__+0x1cd910c>
 178:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
 17c:	79686973 	stmdbvc	r8!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
 180:	5c6e6f65 	stclpl	15, cr6, [lr], #-404	; 0xfffffe6c
 184:	63617270 	cmnvs	r1, #112, 4
 188:	65636974 	strbvs	r6, [r3, #-2420]!	; 0xfffff68c
 18c:	3031395c 	eorscc	r3, r1, ip, asr r9
 190:	454c2e36 	strbmi	r2, [ip, #-3638]	; 0xfffff1ca
 194:	41475f44 	cmpmi	r7, r4, asr #30
 198:	5200454d 	andpl	r4, r0, #322961408	; 0x13400000
 19c:	545f4343 	ldrbpl	r4, [pc], #-835	; 1a4 <__ZI_SIZE__+0x148>
 1a0:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 1a4:	75006665 	strvc	r6, [r0, #-1637]	; 0xfffff99b
 1a8:	33746e69 	cmncc	r4, #1680	; 0x690
 1ac:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 1b0:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
 1b4:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
 1b8:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
 1bc:	5f5f0072 	svcpl	0x005f0072
 1c0:	5f746573 	svcpl	0x00746573
 1c4:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
 1c8:	004c4f52 	subeq	r4, ip, r2, asr pc
 1cc:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
 1d0:	5f5f0065 	svcpl	0x005f0065
 1d4:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
 1d8:	70005758 	andvc	r5, r0, r8, asr r7
 1dc:	614d6972 	hvcvs	54930	; 0xd692
 1e0:	74006b73 	strvc	r6, [r0], #-2931	; 0xfffff48d
 1e4:	664f706f 	strbvs	r7, [pc], -pc, rrx
 1e8:	636f7250 	cmnvs	pc, #80, 4
 1ec:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 1f0:	6166006b 	cmnvs	r6, fp, rrx
 1f4:	4d746c75 	ldclmi	12, cr6, [r4, #-468]!	; 0xfffffe2c
 1f8:	006b7361 	rsbeq	r7, fp, r1, ror #6
 1fc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 200:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
 204:	5f00632e 	svcpl	0x0000632e
 208:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 20c:	50534d5f 	subspl	r4, r3, pc, asr sp
 210:	735f5f00 	cmpvc	pc, #0, 30
 214:	4d5f7465 	cfldrdmi	mvd7, [pc, #-404]	; 88 <__ZI_SIZE__+0x2c>
 218:	5f005053 	svcpl	0x00005053
 21c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 220:	5053505f 	subspl	r5, r3, pc, asr r0
 224:	735f5f00 	cmpvc	pc, #0, 30
 228:	505f7465 	subspl	r7, pc, r5, ror #8
 22c:	5f005053 	svcpl	0x00005053
 230:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
 234:	5f003631 	svcpl	0x00003631
 238:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 23c:	4952505f 	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^
 240:	4b53414d 	blmi	14d077c <__RW_SIZE__+0x14d01fc>
 244:	735f5f00 	cmpvc	pc, #0, 30
 248:	465f7465 	ldrbmi	r7, [pc], -r5, ror #8
 24c:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
 250:	4b53414d 	blmi	14d078c <__RW_SIZE__+0x14d020c>
 254:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
 258:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 90 <__ZI_SIZE__+0x34>
 25c:	735f5f00 	cmpvc	pc, #0, 30
 260:	425f7465 	subsmi	r7, pc, #1694498816	; 0x65000000
 264:	50455341 	subpl	r5, r5, r1, asr #6
 268:	75004952 	strvc	r4, [r0, #-2386]	; 0xfffff6ae
 26c:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 270:	7200745f 	andvc	r7, r0, #1593835520	; 0x5f000000
 274:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
 278:	5f5f0074 	svcpl	0x005f0074
 27c:	53564552 	cmppl	r6, #343932928	; 0x14800000
 280:	6f740048 	svcvs	0x00740048
 284:	4d664f70 	stclmi	15, cr4, [r6, #-448]!	; 0xfffffe40
 288:	536e6961 	cmnpl	lr, #1589248	; 0x184000
 28c:	6b636174 	blvs	18d8864 <__RW_SIZE__+0x18d82e4>
 290:	735f5f00 	cmpvc	pc, #0, 30
 294:	505f7465 	subspl	r7, pc, r5, ror #8
 298:	414d4952 	cmpmi	sp, r2, asr r9
 29c:	5f004b53 	svcpl	0x00004b53
 2a0:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
 2a4:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 2a8:	435f7465 	cmpmi	pc, #1694498816	; 0x65000000
 2ac:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
 2b0:	5f004c4f 	svcpl	0x00004c4f
 2b4:	4942525f 	stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, ip, lr}^
 2b8:	5f5f0054 	svcpl	0x005f0054
 2bc:	5f746567 	svcpl	0x00746567
 2c0:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
 2c4:	00495250 	subeq	r5, r9, r0, asr r2
 2c8:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 2cc:	745f3631 	ldrbvc	r3, [pc], #-1585	; 2d4 <__ZI_SIZE__+0x278>
 2d0:	535f5f00 	cmppl	pc, #0, 30
 2d4:	58455254 	stmdapl	r5, {r2, r4, r6, r9, ip, lr}^
 2d8:	5f5f0057 	svcpl	0x005f0057
 2dc:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
 2e0:	5f004258 	svcpl	0x00004258
 2e4:	5254535f 	subspl	r5, r4, #2080374785	; 0x7c000001
 2e8:	00425845 	subeq	r5, r2, r5, asr #16
 2ec:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 2f0:	41465f74 	hvcmi	26100	; 0x65f4
 2f4:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
 2f8:	004b5341 	subeq	r5, fp, r1, asr #6
 2fc:	444c5f5f 	strbmi	r5, [ip], #-3935	; 0xfffff0a1
 300:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
 304:	43324900 	teqmi	r2, #0, 18
 308:	3143535f 	cmpcc	r3, pc, asr r3
 30c:	37534936 	smmlarcc	r3, r6, r9, r4
 310:	495f3235 	ldmdbmi	pc, {r0, r2, r4, r5, r9, ip, sp}^	; <UNPREDICTABLE>
 314:	0074696e 	rsbseq	r6, r4, lr, ror #18
 318:	5f433249 	svcpl	0x00433249
 31c:	36314353 			; <UNDEFINED> instruction: 0x36314353
 320:	35375349 	ldrcc	r5, [r7, #-841]!	; 0xfffffcb7
 324:	6f435f32 	svcvs	0x00435f32
 328:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
 32c:	4950475f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^
 330:	6f63004f 	svcvs	0x0063004f
 334:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
 338:	53455200 	movtpl	r5, #20992	; 0x5200
 33c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 340:	45003144 	strmi	r3, [r0, #-324]	; 0xfffffebc
 344:	43495458 	movtmi	r5, #37976	; 0x9458
 348:	45520052 	ldrbmi	r0, [r2, #-82]	; 0xffffffae
 34c:	56524553 			; <UNDEFINED> instruction: 0x56524553
 350:	00384445 	eorseq	r4, r8, r5, asr #8
 354:	71657266 	cmnvc	r5, r6, ror #4
 358:	52534200 	subspl	r4, r3, #0, 4
 35c:	32490052 	subcc	r0, r9, #82	; 0x52
 360:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
 364:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 368:	414f0066 	cmpmi	pc, r6, rrx
 36c:	4f003152 	svcmi	0x00003152
 370:	00325241 	eorseq	r5, r2, r1, asr #4
 374:	61746164 	cmnvs	r4, r4, ror #2
 378:	50414d00 	subpl	r4, r1, r0, lsl #26
 37c:	52003252 	andpl	r3, r0, #536870917	; 0x20000005
 380:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 384:	30444556 	subcc	r4, r4, r6, asr r5
 388:	49525400 	ldmdbmi	r2, {sl, ip, lr}^
 38c:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
 390:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 394:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
 398:	53455200 	movtpl	r5, #20992	; 0x5200
 39c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 3a0:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
 3a4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 3a8:	34444556 	strbcc	r4, [r4], #-1366	; 0xfffffaaa
 3ac:	53455200 	movtpl	r5, #20992	; 0x5200
 3b0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 3b4:	52003544 	andpl	r3, r0, #68, 10	; 0x11000000
 3b8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 3bc:	36444556 			; <UNDEFINED> instruction: 0x36444556
 3c0:	53455200 	movtpl	r5, #20992	; 0x5200
 3c4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 3c8:	41003744 	tstmi	r0, r4, asr #14
 3cc:	5f4f4946 	svcpl	0x004f4946
 3d0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 3d4:	00666544 	rsbeq	r6, r6, r4, asr #10
 3d8:	5f433249 	svcpl	0x00433249
 3dc:	36314353 			; <UNDEFINED> instruction: 0x36314353
 3e0:	35375349 	ldrcc	r5, [r7, #-841]!	; 0xfffffcb7
 3e4:	72575f32 	subsvc	r5, r7, #50, 30	; 0xc8
 3e8:	5f657469 	svcpl	0x00657469
 3ec:	00676552 	rsbeq	r6, r7, r2, asr r5
 3f0:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
 3f4:	43564500 	cmpmi	r6, #0, 10
 3f8:	32490052 	subcc	r0, r9, #82	; 0x52
 3fc:	43535f43 	cmpmi	r3, #268	; 0x10c
 400:	53493631 	movtpl	r3, #38449	; 0x9631
 404:	5f323537 	svcpl	0x00323537
 408:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 40c:	50475f65 	subpl	r5, r7, r5, ror #30
 410:	4c004f49 	stcmi	15, cr4, [r0], {73}	; 0x49
 414:	00524b43 	subseq	r4, r2, r3, asr #22
 418:	4f495047 	svcmi	0x00495047
 41c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 420:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 424:	63326900 	teqvs	r2, #0, 18
 428:	5500632e 	strpl	r6, [r0, #-814]	; 0xfffffcd2
 42c:	4c5f4253 	lfmmi	f4, 2, [pc], {83}	; 0x53
 430:	41435f50 	cmpmi	r3, r0, asr pc
 434:	525f314e 	subspl	r3, pc, #-2147483629	; 0x80000013
 438:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
 43c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 440:	5f79654b 	svcpl	0x0079654b
 444:	6c6c6f50 	stclvs	15, cr6, [ip], #-320	; 0xfffffec0
 448:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 44c:	656b0074 	strbvs	r0, [fp, #-116]!	; 0xffffff8c
 450:	00632e79 	rsbeq	r2, r3, r9, ror lr
 454:	314e4143 	cmpcc	lr, r3, asr #2
 458:	4543535f 	strbmi	r5, [r3, #-863]	; 0xfffffca1
 45c:	5152495f 	cmppl	r2, pc, asr r9
 460:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
 464:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 468:	6e6e6168 	powvsez	f6, f6, #0.0
 46c:	5f376c65 	svcpl	0x00376c65
 470:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 474:	43324900 	teqmi	r2, #0, 18
 478:	52455f32 	subpl	r5, r5, #50, 30	; 0xc8
 47c:	5152495f 	cmppl	r2, pc, asr r9
 480:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
 484:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
 488:	006e5152 	rsbeq	r5, lr, r2, asr r1
 48c:	31414d44 	cmpcc	r1, r4, asr #26
 490:	6168435f 	cmnvs	r8, pc, asr r3
 494:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 498:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 49c:	46006e51 			; <UNDEFINED> instruction: 0x46006e51
 4a0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
 4a4:	5152495f 	cmppl	r2, pc, asr r9
 4a8:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
 4ac:	5f304954 	svcpl	0x00304954
 4b0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 4b4:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 4b8:	5f353149 	svcpl	0x00353149
 4bc:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
 4c0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 4c4:	5f79654b 	svcpl	0x0079654b
 4c8:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
 4cc:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
 4d0:	6c65525f 	sfmvs	f5, 2, [r5], #-380	; 0xfffffe84
 4d4:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 4d8:	65500064 	ldrbvs	r0, [r0, #-100]	; 0xffffff9c
 4dc:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
 4e0:	5152495f 	cmppl	r2, pc, asr r9
 4e4:	4352006e 	cmpmi	r2, #110	; 0x6e
 4e8:	52495f43 	subpl	r5, r9, #268	; 0x10c
 4ec:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
 4f0:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
 4f4:	6e614d79 	mcrvs	13, 3, r4, cr1, cr9, {3}
 4f8:	6d656761 	stclvs	7, cr6, [r5, #-388]!	; 0xfffffe7c
 4fc:	5f746e65 	svcpl	0x00746e65
 500:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 504:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 508:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 50c:	616e455f 	cmnvs	lr, pc, asr r5
 510:	00656c62 	rsbeq	r6, r5, r2, ror #24
 514:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
 518:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 51c:	52425f31 	subpl	r5, r2, #49, 30	; 0xc4
 520:	52495f4b 	subpl	r5, r9, #300	; 0x12c
 524:	52006e51 	andpl	r6, r0, #1296	; 0x510
 528:	56524553 			; <UNDEFINED> instruction: 0x56524553
 52c:	00314445 	eorseq	r4, r1, r5, asr #8
 530:	31495053 	qdaddcc	r5, r3, r9
 534:	5152495f 	cmppl	r2, pc, asr r9
 538:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
 53c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 540:	6e6e6168 	powvsez	f6, f6, #0.0
 544:	5f346c65 	svcpl	0x00346c65
 548:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 54c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
 550:	6e455f43 	cdpvs	15, 4, cr5, cr5, cr3, {2}
 554:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 558:	00515249 	subseq	r5, r1, r9, asr #4
 55c:	5f79654b 	svcpl	0x0079654b
 560:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
 564:	79654b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
 568:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
 56c:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
 570:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 574:	6568435f 	strbvs	r4, [r8, #-863]!	; 0xfffffca1
 578:	495f6b63 	ldmdbmi	pc, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^	; <UNPREDICTABLE>
 57c:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
 580:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
 584:	58525f31 	ldmdapl	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 588:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
 58c:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
 590:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
 594:	41435f50 	cmpmi	r3, r0, asr pc
 598:	545f314e 	ldrbpl	r3, [pc], #-334	; 5a0 <__RW_SIZE__+0x20>
 59c:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
 5a0:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 5a4:	5f6e5152 	svcpl	0x006e5152
 5a8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 5ac:	41535500 	cmpmi	r3, r0, lsl #10
 5b0:	5f325452 	svcpl	0x00325452
 5b4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 5b8:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 5bc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 5c0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
 5c4:	64657373 	strbtvs	r7, [r5], #-883	; 0xfffffc8d
 5c8:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 5cc:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 5d0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 5d4:	4349564e 	movtmi	r5, #38478	; 0x964e
 5d8:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 5dc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 5e0:	00515249 	subseq	r5, r1, r9, asr #4
 5e4:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
 5e8:	5f56455f 	svcpl	0x0056455f
 5ec:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 5f0:	414d4400 	cmpmi	sp, r0, lsl #8
 5f4:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 5f8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 5fc:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
 600:	006e5152 	rsbeq	r5, lr, r2, asr r1
 604:	4349564e 	movtmi	r5, #38478	; 0x964e
 608:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 60c:	65507261 	ldrbvs	r7, [r0, #-609]	; 0xfffffd9f
 610:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 614:	51524967 	cmppl	r2, r7, ror #18
 618:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 61c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 620:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
 624:	5f31414d 	svcpl	0x0031414d
 628:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 62c:	316c656e 	cmncc	ip, lr, ror #10
 630:	5152495f 	cmppl	r2, pc, asr r9
 634:	5355006e 	cmppl	r5, #110	; 0x6e
 638:	6b615742 	blvs	1856348 <__RW_SIZE__+0x1855dc8>
 63c:	5f705565 	svcpl	0x00705565
 640:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 644:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
 648:	52495f47 	subpl	r5, r9, #284	; 0x11c
 64c:	42006e51 	andmi	r6, r0, #1296	; 0x510
 650:	61467375 	hvcvs	26421	; 0x6735
 654:	5f746c75 	svcpl	0x00746c75
 658:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 65c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 660:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
 664:	006e5152 	rsbeq	r5, lr, r2, asr r1
 668:	5f445650 	svcpl	0x00445650
 66c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 670:	50434900 	subpl	r4, r3, r0, lsl #18
 674:	4d440052 	stclmi	0, cr0, [r4, #-328]	; 0xfffffeb8
 678:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 67c:	6e6e6168 	powvsez	f6, f6, #0.0
 680:	5f336c65 	svcpl	0x00336c65
 684:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 688:	43324900 	teqmi	r2, #0, 18
 68c:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
 690:	5152495f 	cmppl	r2, pc, asr r9
 694:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
 698:	555f314d 	ldrbpl	r3, [pc, #-333]	; 553 <MSP_SIZE+0x153>
 69c:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
 6a0:	53006e51 	movwpl	r6, #3665	; 0xe51
 6a4:	00524954 	subseq	r4, r2, r4, asr r9
 6a8:	5f435452 	svcpl	0x00435452
 6ac:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 6b0:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 6b4:	79545f49 	ldmdbvc	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
 6b8:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 6bc:	53550066 	cmppl	r5, #102	; 0x66
 6c0:	31545241 	cmpcc	r4, r1, asr #4
 6c4:	5152495f 	cmppl	r2, pc, asr r9
 6c8:	6f4e006e 	svcvs	0x004e006e
 6cc:	73614d6e 	cmnvc	r1, #7040	; 0x1b80
 6d0:	6c62616b 	stfvse	f6, [r2], #-428	; 0xfffffe54
 6d4:	746e4965 	strbtvc	r4, [lr], #-2405	; 0xfffff69b
 6d8:	5152495f 	cmppl	r2, pc, asr r9
 6dc:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
 6e0:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
 6e4:	52495f43 	subpl	r5, r9, #268	; 0x10c
 6e8:	52006e51 	andpl	r6, r0, #1296	; 0x510
 6ec:	00525354 	subseq	r5, r2, r4, asr r3
 6f0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 6f4:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
 6f8:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
 6fc:	5f434956 	svcpl	0x00434956
 700:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 704:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 708:	52545f31 	subspl	r5, r4, #49, 30	; 0xc4
 70c:	4f435f47 	svcmi	0x00435f47
 710:	52495f4d 	subpl	r5, r9, #308	; 0x134
 714:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 718:	5f314332 	svcpl	0x00314332
 71c:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 720:	006e5152 	rsbeq	r5, lr, r2, asr r1
 724:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 728:	5f6b6369 	svcpl	0x006b6369
 72c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 730:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
 734:	54005245 	strpl	r5, [r0], #-581	; 0xfffffdbb
 738:	5f324d49 	svcpl	0x00324d49
 73c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 740:	53544600 	cmppl	r4, #0, 12
 744:	65440052 	strbvs	r0, [r4, #-82]	; 0xffffffae
 748:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
 74c:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xfffff191
 750:	495f726f 	ldmdbmi	pc, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 754:	006e5152 	rsbeq	r5, lr, r2, asr r1
 758:	67617355 			; <UNDEFINED> instruction: 0x67617355
 75c:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
 760:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 764:	006e5152 	rsbeq	r5, lr, r2, asr r1
 768:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 76c:	5f355f39 	svcpl	0x00355f39
 770:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 774:	43565300 	cmpmi	r6, #0, 6
 778:	5f6c6c61 	svcpl	0x006c6c61
 77c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 780:	45434900 	strbmi	r4, [r3, #-2304]	; 0xfffff700
 784:	50530052 	subspl	r0, r3, r2, asr r0
 788:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 78c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 790:	52424149 	subpl	r4, r2, #1073741842	; 0x40000012
 794:	414d4400 	cmpmi	sp, r0, lsl #8
 798:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 79c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 7a0:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 7a4:	006e5152 	rsbeq	r5, lr, r2, asr r1
 7a8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 7ac:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 7b0:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 7b4:	00525053 	subseq	r5, r2, r3, asr r0
 7b8:	31434441 	cmpcc	r3, r1, asr #8
 7bc:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 7c0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 7c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 7c8:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 7cc:	006e5152 	rsbeq	r5, lr, r2, asr r1
 7d0:	504d4154 	subpl	r4, sp, r4, asr r1
 7d4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 7d8:	006e5152 	rsbeq	r5, lr, r2, asr r1
 7dc:	41435452 	cmpmi	r3, r2, asr r4
 7e0:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
 7e4:	5152495f 	cmppl	r2, pc, asr r9
 7e8:	454c006e 	strbmi	r0, [ip, #-110]	; 0xffffff92
 7ec:	6c415f44 	mcrrvs	15, 4, r5, r1, cr4
 7f0:	664f5f6c 	strbvs	r5, [pc], -ip, ror #30
 7f4:	454c0066 	strbmi	r0, [ip, #-102]	; 0xffffff9a
 7f8:	69445f44 	stmdbvs	r4, {r2, r6, r8, r9, sl, fp, ip, lr}^
 7fc:	616c7073 	smcvs	50947	; 0xc703
 800:	656c0079 	strbvs	r0, [ip, #-121]!	; 0xffffff87
 804:	00632e64 	rsbeq	r2, r3, r4, ror #28
 808:	5f44454c 	svcpl	0x0044454c
 80c:	5f6c6c41 	svcpl	0x006c6c41
 810:	4c006e4f 	stcmi	14, cr6, [r0], {79}	; 0x4f
 814:	495f4445 	ldmdbmi	pc, {r0, r2, r6, sl, lr}^	; <UNPREDICTABLE>
 818:	0074696e 	rsbseq	r6, r4, lr, ror #18
 81c:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 820:	78525f31 	ldmdavc	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 824:	006e495f 	rsbeq	r4, lr, pc, asr r9
 828:	52464d4d 	subpl	r4, r6, #4928	; 0x1340
 82c:	43485300 	movtmi	r5, #33536	; 0x8300
 830:	43005253 	movwmi	r5, #595	; 0x253
 834:	00525346 	subseq	r5, r2, r6, asr #6
 838:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 83c:	7065525f 	rsbvc	r5, r5, pc, asr r2
 840:	5f746165 	svcpl	0x00746165
 844:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 848:	70757272 	rsbsvc	r7, r5, r2, ror r2
 84c:	6e455f74 	mcrvs	15, 2, r5, cr5, cr4, {3}
 850:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 854:	4f545600 	svcmi	0x00545600
 858:	46480052 			; <UNDEFINED> instruction: 0x46480052
 85c:	53005253 	movwpl	r5, #595	; 0x253
 860:	545f4243 	ldrbpl	r4, [pc], #-579	; 868 <__RW_SIZE__+0x2e8>
 864:	00657079 	rsbeq	r7, r5, r9, ror r0
 868:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 86c:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
 870:	44007469 	strmi	r7, [r0], #-1129	; 0xfffffb97
 874:	00525346 	subseq	r5, r2, r6, asr #6
 878:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
 87c:	52494100 	subpl	r4, r9, #0, 2
 880:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
 884:	00524153 	subseq	r4, r2, r3, asr r1
 888:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 88c:	69614d00 	stmdbvs	r1!, {r8, sl, fp, lr}^
 890:	5043006e 	subpl	r0, r3, lr, rrx
 894:	00444955 	subeq	r4, r4, r5, asr r9
 898:	6e69616d 	powvsez	f6, f1, #5.0
 89c:	5400632e 	strpl	r6, [r0], #-814	; 0xfffffcd2
 8a0:	5f344d49 	svcpl	0x00344d49
 8a4:	69707845 	ldmdbvs	r0!, {r0, r2, r6, fp, ip, sp, lr}^
 8a8:	00646572 	rsbeq	r6, r4, r2, ror r5
 8ac:	41464d4d 	cmpmi	r6, sp, asr #26
 8b0:	61550052 	cmpvs	r5, r2, asr r0
 8b4:	5f317472 	svcpl	0x00317472
 8b8:	495f5852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, lr}^	; <UNPREDICTABLE>
 8bc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 8c0:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 8c4:	616e455f 	cmnvs	lr, pc, asr r5
 8c8:	00656c62 	rsbeq	r6, r5, r2, ror #24
 8cc:	5f737953 	svcpl	0x00737953
 8d0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 8d4:	72615500 	rsbvc	r5, r1, #0, 10
 8d8:	505f3174 	subspl	r3, pc, r4, ror r1	; <UNPREDICTABLE>
 8dc:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 8e0:	46410066 	strbmi	r0, [r1], -r6, rrx
 8e4:	4b005253 	blmi	15238 <__RW_SIZE__+0x14cb8>
 8e8:	565f7965 	ldrbpl	r7, [pc], -r5, ror #18
 8ec:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
 8f0:	61656800 	cmnvs	r5, r0, lsl #16
 8f4:	72700070 	rsbsvc	r0, r0, #112	; 0x70
 8f8:	65487665 	strbvs	r7, [r8, #-1637]	; 0xfffff99b
 8fc:	6e007061 	cdpvs	0, 0, cr7, cr0, cr1, {3}
 900:	48747865 	ldmdami	r4!, {r0, r2, r5, r6, fp, ip, sp, lr}^
 904:	00706165 	rsbseq	r6, r0, r5, ror #2
 908:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
 90c:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
 910:	735f0063 	cmpvc	pc, #99	; 0x63
 914:	006b7262 	rsbeq	r7, fp, r2, ror #4
 918:	495a5f5f 	ldmdbmi	sl, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
 91c:	4d494c5f 	stclmi	12, cr4, [r9, #-380]	; 0xfffffe84
 920:	5f5f5449 	svcpl	0x005f5449
 924:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
 928:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 92c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 930:	45494400 	strbmi	r4, [r9, #-1024]	; 0xfffffc00
 934:	65440052 	strbvs	r0, [r4, #-82]	; 0xffffffae
 938:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
 93c:	485f6e6f 	ldmdami	pc, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 940:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 944:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 948:	34495458 	strbcc	r5, [r9], #-1112	; 0xfffffba8
 94c:	5152495f 	cmppl	r2, pc, asr r9
 950:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 954:	0072656c 	rsbseq	r6, r2, ip, ror #10
 958:	31414d44 	cmpcc	r1, r4, asr #26
 95c:	6168435f 	cmnvs	r8, pc, asr r3
 960:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 964:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
 968:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 96c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 970:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
 974:	52495f47 	subpl	r5, r9, #284	; 0x11c
 978:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 97c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 980:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 984:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 988:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 98c:	41535500 	cmpmi	r3, r0, lsl #10
 990:	5f315452 	svcpl	0x00315452
 994:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 998:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 99c:	46007265 	strmi	r7, [r0], -r5, ror #4
 9a0:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 9a4:	7065525f 	rsbvc	r5, r5, pc, asr r2
 9a8:	0074726f 	rsbseq	r7, r4, pc, ror #4
 9ac:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
 9b0:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
 9b4:	4543535f 	strbmi	r5, [r3, #-863]	; 0xfffffca1
 9b8:	5152495f 	cmppl	r2, pc, asr r9
 9bc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 9c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
 9c4:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
 9c8:	5f52455f 	svcpl	0x0052455f
 9cc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 9d0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 9d4:	43007265 	movwmi	r7, #613	; 0x265
 9d8:	31524d43 	cmpcc	r2, r3, asr #26
 9dc:	4d434300 	stclmi	3, cr4, [r3, #-0]
 9e0:	53003252 	movwpl	r3, #594	; 0x252
 9e4:	5f314950 	svcpl	0x00314950
 9e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 9ec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 9f0:	47007265 	strmi	r7, [r0, -r5, ror #4]
 9f4:	00525054 	subseq	r5, r2, r4, asr r0
 9f8:	5f445650 	svcpl	0x00445650
 9fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 a00:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 a04:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 a08:	33495458 	movtcc	r5, #37976	; 0x9458
 a0c:	5152495f 	cmppl	r2, pc, asr r9
 a10:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 a14:	0072656c 	rsbseq	r6, r2, ip, ror #10
 a18:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 a1c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 a20:	52003031 	andpl	r3, r0, #49	; 0x31
 a24:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 a28:	31444556 	cmpcc	r4, r6, asr r5
 a2c:	45520031 	ldrbmi	r0, [r2, #-49]	; 0xffffffcf
 a30:	56524553 			; <UNDEFINED> instruction: 0x56524553
 a34:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
 a38:	53455200 	movtpl	r5, #20992	; 0x5200
 a3c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 a40:	00333144 	eorseq	r3, r3, r4, asr #2
 a44:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 a48:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 a4c:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
 a50:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 a54:	31444556 	cmpcc	r4, r6, asr r5
 a58:	79530035 	ldmdbvc	r3, {r0, r2, r4, r5}^
 a5c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 a60:	6c465f6b 	mcrrvs	15, 6, r5, r6, cr11
 a64:	52006761 	andpl	r6, r0, #25427968	; 0x1840000
 a68:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 a6c:	31444556 	cmpcc	r4, r6, asr r5
 a70:	45520037 	ldrbmi	r0, [r2, #-55]	; 0xffffffc9
 a74:	56524553 			; <UNDEFINED> instruction: 0x56524553
 a78:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
 a7c:	53455200 	movtpl	r5, #20992	; 0x5200
 a80:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 a84:	00393144 	eorseq	r3, r9, r4, asr #2
 a88:	67617355 			; <UNDEFINED> instruction: 0x67617355
 a8c:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
 a90:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 a94:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 a98:	43007265 	movwmi	r7, #613	; 0x265
 a9c:	00524543 	subseq	r4, r2, r3, asr #10
 aa0:	5f425355 	svcpl	0x00425355
 aa4:	435f5048 	cmpmi	pc, #72	; 0x48
 aa8:	545f4e41 	ldrbpl	r4, [pc], #-3649	; ab0 <__RW_SIZE__+0x530>
 aac:	52495f58 	subpl	r5, r9, #88, 30	; 0x160
 ab0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 ab4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 ab8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 abc:	50555f31 	subspl	r5, r5, r1, lsr pc
 ac0:	5152495f 	cmppl	r2, pc, asr r9
 ac4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 ac8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 acc:	31414d44 	cmpcc	r1, r4, asr #26
 ad0:	6168435f 	cmnvs	r8, pc, asr r3
 ad4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 ad8:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
 adc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 ae0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 ae4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 ae8:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 aec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 af0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 af4:	61745300 	cmnvs	r4, r0, lsl #6
 af8:	725f6b63 	subsvc	r6, pc, #101376	; 0x18c00
 afc:	54006765 	strpl	r6, [r0], #-1893	; 0xfffff89b
 b00:	5f314d49 	svcpl	0x00314d49
 b04:	5f475254 	svcpl	0x00475254
 b08:	5f4d4f43 	svcpl	0x004d4f43
 b0c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 b10:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b14:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
 b18:	00525444 	subseq	r5, r2, r4, asr #8
 b1c:	57425355 	smlsldpl	r5, r2, r5, r3
 b20:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
 b24:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
 b28:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 b2c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 b30:	6d654d00 	stclvs	13, cr4, [r5, #-0]
 b34:	616e614d 	cmnvs	lr, sp, asr #2
 b38:	485f6567 	ldmdami	pc, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 b3c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b40:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
 b44:	46647261 	strbtmi	r7, [r4], -r1, ror #4
 b48:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 b4c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 b50:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 b54:	41535500 	cmpmi	r3, r0, lsl #10
 b58:	545f5452 	ldrbpl	r5, [pc], #-1106	; b60 <__RW_SIZE__+0x5e0>
 b5c:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 b60:	46006665 	strmi	r6, [r0], -r5, ror #12
 b64:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
 b68:	5152495f 	cmppl	r2, pc, asr r9
 b6c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 b70:	0072656c 	rsbseq	r6, r2, ip, ror #10
 b74:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 b78:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
 b7c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 b80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 b84:	43444100 	movtmi	r4, #16640	; 0x4100
 b88:	5f325f31 	svcpl	0x00325f31
 b8c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 b90:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b94:	43007265 	movwmi	r7, #613	; 0x265
 b98:	525f4e41 	subspl	r4, pc, #1040	; 0x410
 b9c:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 ba0:	61485152 	cmpvs	r8, r2, asr r1
 ba4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 ba8:	50530072 	subspl	r0, r3, r2, ror r0
 bac:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 bb0:	61485152 	cmpvs	r8, r2, asr r1
 bb4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 bb8:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
 bbc:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 bc0:	6e6e6168 	powvsez	f6, f6, #0.0
 bc4:	5f326c65 	svcpl	0x00326c65
 bc8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 bcc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 bd0:	45007265 	strmi	r7, [r0, #-613]	; 0xfffffd9b
 bd4:	31495458 	cmpcc	r9, r8, asr r4
 bd8:	5152495f 	cmppl	r2, pc, asr r9
 bdc:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 be0:	0072656c 	rsbseq	r6, r2, ip, ror #10
 be4:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
 be8:	485f5653 	ldmdami	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 bec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 bf0:	73007265 	movwvc	r7, #613	; 0x265
 bf4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 bf8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 bfc:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
 c00:	4d440063 	stclmi	0, cr0, [r4, #-396]	; 0xfffffe74
 c04:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 c08:	6e6e6168 	powvsez	f6, f6, #0.0
 c0c:	5f356c65 	svcpl	0x00356c65
 c10:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 c14:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 c18:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 c1c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 c20:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
 c24:	72615500 	rsbvc	r5, r1, #0, 10
 c28:	525f3174 	subspl	r3, pc, #116, 2
 c2c:	61445f78 	hvcvs	17912	; 0x45f8
 c30:	52006174 	andpl	r6, r0, #116, 2
 c34:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 c38:	61485152 	cmpvs	r8, r2, asr r1
 c3c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c40:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
 c44:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 c48:	6e6e6168 	powvsez	f6, f6, #0.0
 c4c:	5f366c65 	svcpl	0x00366c65
 c50:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 c54:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 c58:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
 c5c:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 c60:	61485152 	cmpvs	r8, r2, asr r1
 c64:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c68:	56530072 			; <UNDEFINED> instruction: 0x56530072
 c6c:	61485f43 	cmpvs	r8, r3, asr #30
 c70:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c74:	74530072 	ldrbvc	r0, [r3], #-114	; 0xffffff8e
 c78:	5f6b6361 	svcpl	0x006b6361
 c7c:	706d7544 	rsbvc	r7, sp, r4, asr #10
 c80:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 c84:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
 c88:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 c8c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 c90:	73795300 	cmnvc	r9, #0, 6
 c94:	6b636954 	blvs	18db1ec <__RW_SIZE__+0x18dac6c>
 c98:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 c9c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 ca0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 ca4:	52425f31 	subpl	r5, r2, #49, 30	; 0xc4
 ca8:	52495f4b 	subpl	r5, r9, #300	; 0x12c
 cac:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 cb0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 cb4:	766e4900 	strbtvc	r4, [lr], -r0, lsl #18
 cb8:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
 cbc:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
 cc0:	434d5300 	movtmi	r5, #54016	; 0xd300
 cc4:	75420052 	strbvc	r0, [r2, #-82]	; 0xffffffae
 cc8:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
 ccc:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 cd0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 cd4:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
 cd8:	5f324332 	svcpl	0x00324332
 cdc:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 ce0:	61485152 	cmpvs	r8, r2, asr r1
 ce4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 ce8:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
 cec:	49005241 	stmdbmi	r0, {r0, r6, r9, ip, lr}
 cf0:	5f314332 	svcpl	0x00314332
 cf4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 cf8:	61485152 	cmpvs	r8, r2, asr r1
 cfc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d00:	53550072 	cmppl	r5, #114	; 0x72
 d04:	504c5f42 	subpl	r5, ip, r2, asr #30
 d08:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
 d0c:	3058525f 	subscc	r5, r8, pc, asr r2
 d10:	5152495f 	cmppl	r2, pc, asr r9
 d14:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 d18:	0072656c 	rsbseq	r6, r2, ip, ror #10
 d1c:	314d4954 	cmpcc	sp, r4, asr r9
 d20:	5f43435f 	svcpl	0x0043435f
 d24:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 d28:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 d2c:	43007265 	movwmi	r7, #613	; 0x265
 d30:	00315243 	eorseq	r5, r1, r3, asr #4
 d34:	33524343 	cmpcc	r2, #201326593	; 0xc000001
 d38:	52434300 	subpl	r4, r3, #0, 6
 d3c:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
 d40:	56524553 			; <UNDEFINED> instruction: 0x56524553
 d44:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
 d48:	414d4400 	cmpmi	sp, r0, lsl #8
 d4c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 d50:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 d54:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 d58:	61485152 	cmpvs	r8, r2, asr r1
 d5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d60:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 d64:	5f324954 	svcpl	0x00324954
 d68:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 d6c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 d70:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
 d74:	45504d41 	ldrbmi	r4, [r0, #-3393]	; 0xfffff2bf
 d78:	52495f52 	subpl	r5, r9, #328	; 0x148
 d7c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 d80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 d84:	414d4400 	cmpmi	sp, r0, lsl #8
 d88:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 d8c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 d90:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 d94:	61485152 	cmpvs	r8, r2, asr r1
 d98:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 d9c:	53550072 	cmppl	r5, #114	; 0x72
 da0:	33545241 	cmpcc	r4, #268435460	; 0x10000004
 da4:	5152495f 	cmppl	r2, pc, asr r9
 da8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 dac:	0072656c 	rsbseq	r6, r2, ip, ror #10
 db0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 db4:	315f3531 	cmpcc	pc, r1, lsr r5	; <UNPREDICTABLE>
 db8:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
 dbc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
 dc0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 dc4:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 dc8:	355f3949 	ldrbcc	r3, [pc, #-2377]	; 487 <MSP_SIZE+0x87>
 dcc:	5152495f 	cmppl	r2, pc, asr r9
 dd0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 dd4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 dd8:	41435452 	cmpmi	r3, r2, asr r4
 ddc:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
 de0:	5152495f 	cmppl	r2, pc, asr r9
 de4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 de8:	0072656c 	rsbseq	r6, r2, ip, ror #10
 dec:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 df0:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 df4:	61485152 	cmpvs	r8, r2, asr r1
 df8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 dfc:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 e00:	006b6361 	rsbeq	r6, fp, r1, ror #6
 e04:	31433249 	cmpcc	r3, r9, asr #4
 e08:	5f56455f 	svcpl	0x0056455f
 e0c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 e10:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 e14:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
 e18:	5f324d49 	svcpl	0x00324d49
 e1c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 e20:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 e24:	53007265 	movwpl	r7, #613	; 0x265
 e28:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 e2c:	535f6b63 	cmppl	pc, #101376	; 0x18c00
 e30:	00706f74 	rsbseq	r6, r0, r4, ror pc
 e34:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
 e38:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
 e3c:	41430063 	cmpmi	r3, r3, rrx
 e40:	0042494c 	subeq	r4, r2, ip, asr #18
 e44:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 e48:	5f6b6369 	svcpl	0x006b6369
 e4c:	63656843 	cmnvs	r5, #4390912	; 0x430000
 e50:	69545f6b 	ldmdbvs	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 e54:	756f656d 	strbvc	r6, [pc, #-1389]!	; 8ef <__RW_SIZE__+0x36f>
 e58:	54430074 	strbpl	r0, [r3], #-116	; 0xffffff8c
 e5c:	4c004c52 	stcmi	12, cr4, [r0], {82}	; 0x52
 e60:	0044414f 	subeq	r4, r4, pc, asr #2
 e64:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 e68:	5f6b6369 	svcpl	0x006b6369
 e6c:	006e7552 	rsbeq	r7, lr, r2, asr r5
 e70:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 e74:	5f6b6369 	svcpl	0x006b6369
 e78:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 e7c:	65736d00 	ldrbvs	r6, [r3, #-3328]!	; 0xfffff300
 e80:	79530063 	ldmdbvc	r3, {r0, r1, r5, r6}^
 e84:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 e88:	534f5f6b 	movtpl	r5, #65387	; 0xff6b
 e8c:	6369545f 	cmnvs	r9, #1593835520	; 0x5f000000
 e90:	7953006b 	ldmdbvc	r3, {r0, r1, r3, r5, r6}^
 e94:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 e98:	65475f6b 	strbvs	r5, [r7, #-3947]	; 0xfffff095
 e9c:	69545f74 	ldmdbvs	r4, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 ea0:	5300656d 	movwpl	r6, #1389	; 0x56d
 ea4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 ea8:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
 eac:	4c5f7465 	cfldrdmi	mvd7, [pc], {101}	; 0x65
 eb0:	5f64616f 	svcpl	0x0064616f
 eb4:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 eb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 ebc:	65525f34 	ldrbvs	r5, [r2, #-3892]	; 0xfffff0cc
 ec0:	74616570 	strbtvc	r6, [r1], #-1392	; 0xfffffa90
 ec4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 ec8:	68435f34 	stmdavs	r3, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
 ecc:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xfffff19f
 ed0:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
 ed4:	74006575 	strvc	r6, [r0], #-1397	; 0xfffffa8b
 ed8:	00656d69 	rsbeq	r6, r5, r9, ror #26
 edc:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 ee0:	6f74535f 	svcvs	0x0074535f
 ee4:	69740070 	ldmdbvs	r4!, {r4, r5, r6}^
 ee8:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 eec:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
 ef0:	4f5f334d 	svcmi	0x005f334d
 ef4:	495f7475 	ldmdbmi	pc, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 ef8:	0074696e 	rsbseq	r6, r4, lr, ror #18
 efc:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 f00:	6568435f 	strbvs	r4, [r8, #-863]!	; 0xfffffca1
 f04:	545f6b63 	ldrbpl	r6, [pc], #-2915	; f0c <__RW_SIZE__+0x98c>
 f08:	6f656d69 	svcvs	0x00656d69
 f0c:	54007475 	strpl	r7, [r0], #-1141	; 0xfffffb8b
 f10:	5f324d49 	svcpl	0x00324d49
 f14:	616c6544 	cmnvs	ip, r4, asr #10
 f18:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
 f1c:	4f5f334d 	svcmi	0x005f334d
 f20:	465f7475 			; <UNDEFINED> instruction: 0x465f7475
 f24:	5f716572 	svcpl	0x00716572
 f28:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 f2c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
 f30:	54006e6f 	strpl	r6, [r0], #-3695	; 0xfffff191
 f34:	5f324d49 	svcpl	0x00324d49
 f38:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
 f3c:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
 f40:	74535f68 	ldrbvc	r5, [r3], #-3944	; 0xfffff098
 f44:	00747261 	rsbseq	r7, r4, r1, ror #4
 f48:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
 f4c:	6f74535f 	svcvs	0x0074535f
 f50:	74617770 	strbtvc	r7, [r1], #-1904	; 0xfffff890
 f54:	535f6863 	cmppl	pc, #6488064	; 0x630000
 f58:	00706f74 	rsbseq	r6, r0, r4, ror pc
 f5c:	334d4954 	movtcc	r4, #55636	; 0xd954
 f60:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
 f64:	6f74535f 	svcvs	0x0074535f
 f68:	61550070 	cmpvs	r5, r0, ror r0
 f6c:	5f317472 	svcpl	0x00317472
 f70:	5f746547 	svcpl	0x00746547
 f74:	73657250 	cmnvc	r5, #80, 4
 f78:	00646573 	rsbeq	r6, r4, r3, ror r5
 f7c:	61765f5f 	cmnvs	r6, pc, asr pc
 f80:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 f84:	61750074 	cmnvs	r5, r4, ror r0
 f88:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
 f8c:	756f6400 	strbvc	r6, [pc, #-1024]!	; b94 <__RW_SIZE__+0x614>
 f90:	00656c62 	rsbeq	r6, r5, r2, ror #24
 f94:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 f98:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 f9c:	425f646e 	subsmi	r6, pc, #1845493760	; 0x6e000000
 fa0:	00657479 	rsbeq	r7, r5, r9, ror r4
 fa4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 fa8:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 fac:	68435f74 	stmdavs	r3, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 fb0:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
 fb4:	00647561 	rsbeq	r7, r4, r1, ror #10
 fb8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 fbc:	65535f31 	ldrbvs	r5, [r3, #-3889]	; 0xfffff0cf
 fc0:	535f646e 	cmppl	pc, #1845493760	; 0x6e000000
 fc4:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 fc8:	72660067 	rsbvc	r0, r6, #103	; 0x67
 fcc:	6d006361 	stcvs	3, cr6, [r0, #-388]	; 0xfffffe7c
 fd0:	00746e61 	rsbseq	r6, r4, r1, ror #28
 fd4:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 fd8:	5f00676e 	svcpl	0x0000676e
 fdc:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 fe0:	61765f63 	cmnvs	r6, r3, ror #30
 fe4:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 fe8:	5f5f0074 	svcpl	0x005f0074
 fec:	76007061 	strvc	r7, [r0], -r1, rrx
 ff0:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
 ff4:	0066746e 	rsbeq	r7, r6, lr, ror #8

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d07a4>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45abc>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	080031ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip, sp}
      1c:	00000058 	andeq	r0, r0, r8, asr r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      28:	7c020001 	stcvc	0, cr0, [r2], {1}
      2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000020 	andeq	r0, r0, r0, lsr #32
      38:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
      3c:	00000008 	andeq	r0, r0, r8
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000020 	andeq	r0, r0, r0, lsr #32
      48:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
      4c:	00000006 	andeq	r0, r0, r6
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000020 	andeq	r0, r0, r0, lsr #32
      58:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
      5c:	00000008 	andeq	r0, r0, r8
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000020 	andeq	r0, r0, r0, lsr #32
      68:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
      6c:	00000006 	andeq	r0, r0, r6
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000020 	andeq	r0, r0, r0, lsr #32
      78:	08003264 	stmdaeq	r0, {r2, r5, r6, r9, ip, sp}
      7c:	00000006 	andeq	r0, r0, r6
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000020 	andeq	r0, r0, r0, lsr #32
      88:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
      8c:	00000006 	andeq	r0, r0, r6
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000020 	andeq	r0, r0, r0, lsr #32
      98:	08003274 	stmdaeq	r0, {r2, r4, r5, r6, r9, ip, sp}
      9c:	00000006 	andeq	r0, r0, r6
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000020 	andeq	r0, r0, r0, lsr #32
      a8:	0800327c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip, sp}
      ac:	00000006 	andeq	r0, r0, r6
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000020 	andeq	r0, r0, r0, lsr #32
      b8:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
      bc:	00000006 	andeq	r0, r0, r6
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
      c8:	0800328c 	stmdaeq	r0, {r2, r3, r7, r9, ip, sp}
      cc:	00000006 	andeq	r0, r0, r6
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000020 	andeq	r0, r0, r0, lsr #32
      d8:	08003294 	stmdaeq	r0, {r2, r4, r7, r9, ip, sp}
      dc:	00000006 	andeq	r0, r0, r6
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000020 	andeq	r0, r0, r0, lsr #32
      e8:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
      ec:	00000006 	andeq	r0, r0, r6
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000020 	andeq	r0, r0, r0, lsr #32
      f8:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
      fc:	00000004 	andeq	r0, r0, r4
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000020 	andeq	r0, r0, r0, lsr #32
     108:	080032a8 	stmdaeq	r0, {r3, r5, r7, r9, ip, sp}
     10c:	00000004 	andeq	r0, r0, r4
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000020 	andeq	r0, r0, r0, lsr #32
     118:	080032ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, sp}
     11c:	00000004 	andeq	r0, r0, r4
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000020 	andeq	r0, r0, r0, lsr #32
     128:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     12c:	00000006 	andeq	r0, r0, r6
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000020 	andeq	r0, r0, r0, lsr #32
     138:	080032b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip, sp}
     13c:	00000008 	andeq	r0, r0, r8
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000020 	andeq	r0, r0, r0, lsr #32
     148:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
     14c:	00000008 	andeq	r0, r0, r8
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000020 	andeq	r0, r0, r0, lsr #32
     158:	080032c8 	stmdaeq	r0, {r3, r6, r7, r9, ip, sp}
     15c:	00000006 	andeq	r0, r0, r6
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000020 	andeq	r0, r0, r0, lsr #32
     168:	080032d0 	stmdaeq	r0, {r4, r6, r7, r9, ip, sp}
     16c:	00000008 	andeq	r0, r0, r8
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000020 	andeq	r0, r0, r0, lsr #32
     178:	080032d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, ip, sp}
     17c:	00000008 	andeq	r0, r0, r8
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000020 	andeq	r0, r0, r0, lsr #32
     188:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
     18c:	00000006 	andeq	r0, r0, r6
     190:	0000000c 	andeq	r0, r0, ip
     194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     198:	7c020001 	stcvc	0, cr0, [r2], {1}
     19c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	00000190 	muleq	r0, r0, r1
     1a8:	080032e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip, sp}
     1ac:	00000106 	andeq	r0, r0, r6, lsl #2
     1b0:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     1b4:	100e4601 	andne	r4, lr, r1, lsl #12
     1b8:	00000014 	andeq	r0, r0, r4, lsl r0
     1bc:	00000190 	muleq	r0, r0, r1
     1c0:	080033f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip, sp}
     1c4:	0000008a 	andeq	r0, r0, sl, lsl #1
     1c8:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     1cc:	00000001 	andeq	r0, r0, r1
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000190 	muleq	r0, r0, r1
     1d8:	0800347c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, ip, sp}
     1dc:	00000082 	andeq	r0, r0, r2, lsl #1
     1e0:	0000000c 	andeq	r0, r0, ip
     1e4:	00000190 	muleq	r0, r0, r1
     1e8:	08003500 	stmdaeq	r0, {r8, sl, ip, sp}
     1ec:	00000082 	andeq	r0, r0, r2, lsl #1
     1f0:	0000000c 	andeq	r0, r0, ip
     1f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     1f8:	7c020001 	stcvc	0, cr0, [r2], {1}
     1fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     200:	0000000c 	andeq	r0, r0, ip
     204:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     208:	08003584 	stmdaeq	r0, {r2, r7, r8, sl, ip, sp}
     20c:	00000026 	andeq	r0, r0, r6, lsr #32
     210:	0000000c 	andeq	r0, r0, ip
     214:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     218:	080035ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip, sp}
     21c:	0000002a 	andeq	r0, r0, sl, lsr #32
     220:	0000000c 	andeq	r0, r0, ip
     224:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     228:	080035d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, ip, sp}
     22c:	0000002e 	andeq	r0, r0, lr, lsr #32
     230:	0000000c 	andeq	r0, r0, ip
     234:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     238:	08003608 	stmdaeq	r0, {r3, r9, sl, ip, sp}
     23c:	0000002e 	andeq	r0, r0, lr, lsr #32
     240:	00000014 	andeq	r0, r0, r4, lsl r0
     244:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     248:	08003638 	stmdaeq	r0, {r3, r4, r5, r9, sl, ip, sp}
     24c:	000000a4 	andeq	r0, r0, r4, lsr #1
     250:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     254:	00000001 	andeq	r0, r0, r1
     258:	0000000c 	andeq	r0, r0, ip
     25c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     260:	7c020001 	stcvc	0, cr0, [r2], {1}
     264:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     268:	0000000c 	andeq	r0, r0, ip
     26c:	00000258 	andeq	r0, r0, r8, asr r2
     270:	080036dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, ip, sp}
     274:	0000002e 	andeq	r0, r0, lr, lsr #32
     278:	0000000c 	andeq	r0, r0, ip
     27c:	00000258 	andeq	r0, r0, r8, asr r2
     280:	0800370c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip, sp}
     284:	0000001c 	andeq	r0, r0, ip, lsl r0
     288:	0000000c 	andeq	r0, r0, ip
     28c:	00000258 	andeq	r0, r0, r8, asr r2
     290:	08003728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip, sp}
     294:	00000012 	andeq	r0, r0, r2, lsl r0
     298:	0000000c 	andeq	r0, r0, ip
     29c:	00000258 	andeq	r0, r0, r8, asr r2
     2a0:	0800373c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip, sp}
     2a4:	00000012 	andeq	r0, r0, r2, lsl r0
     2a8:	0000000c 	andeq	r0, r0, ip
     2ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2c0:	08003750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip, sp}
     2c4:	00000098 	muleq	r0, r8, r0
     2c8:	83180e41 	tsthi	r8, #1040	; 0x410
     2cc:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     2d0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     2d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     2d8:	0000000c 	andeq	r0, r0, ip
     2dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2e0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2e8:	00000014 	andeq	r0, r0, r4, lsl r0
     2ec:	000002d8 	ldrdeq	r0, [r0], -r8
     2f0:	080037e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp}
     2f4:	00000044 	andeq	r0, r0, r4, asr #32
     2f8:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     2fc:	00000001 	andeq	r0, r0, r1
     300:	0000000c 	andeq	r0, r0, ip
     304:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     308:	7c020001 	stcvc	0, cr0, [r2], {1}
     30c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     310:	0000001c 	andeq	r0, r0, ip, lsl r0
     314:	00000300 	andeq	r0, r0, r0, lsl #6
     318:	0800382c 	stmdaeq	r0, {r2, r3, r5, fp, ip, sp}
     31c:	00000038 	andeq	r0, r0, r8, lsr r0
     320:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     324:	86048505 	strhi	r8, [r4], -r5, lsl #10
     328:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     32c:	200e4301 	andcs	r4, lr, r1, lsl #6
     330:	00000014 	andeq	r0, r0, r4, lsl r0
     334:	00000300 	andeq	r0, r0, r0, lsl #6
     338:	08003864 	stmdaeq	r0, {r2, r5, r6, fp, ip, sp}
     33c:	00000032 	andeq	r0, r0, r2, lsr r0
     340:	83080e41 	movwhi	r0, #36417	; 0x8e41
     344:	00018e02 	andeq	r8, r1, r2, lsl #28
     348:	00000014 	andeq	r0, r0, r4, lsl r0
     34c:	00000300 	andeq	r0, r0, r0, lsl #6
     350:	08003898 	stmdaeq	r0, {r3, r4, r7, fp, ip, sp}
     354:	00000010 	andeq	r0, r0, r0, lsl r0
     358:	83080e43 	movwhi	r0, #36419	; 0x8e43
     35c:	00018e02 	andeq	r8, r1, r2, lsl #28
     360:	00000014 	andeq	r0, r0, r4, lsl r0
     364:	00000300 	andeq	r0, r0, r0, lsl #6
     368:	080038a8 	stmdaeq	r0, {r3, r5, r7, fp, ip, sp}
     36c:	0000012a 	andeq	r0, r0, sl, lsr #2
     370:	83080e44 	movwhi	r0, #36420	; 0x8e44
     374:	00018e02 	andeq	r8, r1, r2, lsl #28
     378:	00000014 	andeq	r0, r0, r4, lsl r0
     37c:	00000300 	andeq	r0, r0, r0, lsl #6
     380:	080039d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, fp, ip, sp}
     384:	00000010 	andeq	r0, r0, r0, lsl r0
     388:	83080e43 	movwhi	r0, #36419	; 0x8e43
     38c:	00018e02 	andeq	r8, r1, r2, lsl #28
     390:	00000014 	andeq	r0, r0, r4, lsl r0
     394:	00000300 	andeq	r0, r0, r0, lsl #6
     398:	080039e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, ip, sp}
     39c:	00000010 	andeq	r0, r0, r0, lsl r0
     3a0:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3a8:	00000014 	andeq	r0, r0, r4, lsl r0
     3ac:	00000300 	andeq	r0, r0, r0, lsl #6
     3b0:	080039f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip, sp}
     3b4:	00000010 	andeq	r0, r0, r0, lsl r0
     3b8:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     3c0:	00000014 	andeq	r0, r0, r4, lsl r0
     3c4:	00000300 	andeq	r0, r0, r0, lsl #6
     3c8:	08003a04 	stmdaeq	r0, {r2, r9, fp, ip, sp}
     3cc:	00000010 	andeq	r0, r0, r0, lsl r0
     3d0:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3d8:	00000014 	andeq	r0, r0, r4, lsl r0
     3dc:	00000300 	andeq	r0, r0, r0, lsl #6
     3e0:	08003a14 	stmdaeq	r0, {r2, r4, r9, fp, ip, sp}
     3e4:	00000010 	andeq	r0, r0, r0, lsl r0
     3e8:	83080e43 	movwhi	r0, #36419	; 0x8e43
     3ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     3f0:	00000014 	andeq	r0, r0, r4, lsl r0
     3f4:	00000300 	andeq	r0, r0, r0, lsl #6
     3f8:	08003a24 	stmdaeq	r0, {r2, r5, r9, fp, ip, sp}
     3fc:	00000010 	andeq	r0, r0, r0, lsl r0
     400:	83080e43 	movwhi	r0, #36419	; 0x8e43
     404:	00018e02 	andeq	r8, r1, r2, lsl #28
     408:	0000000c 	andeq	r0, r0, ip
     40c:	00000300 	andeq	r0, r0, r0, lsl #6
     410:	08003a34 	stmdaeq	r0, {r2, r4, r5, r9, fp, ip, sp}
     414:	0000000e 	andeq	r0, r0, lr
     418:	00000014 	andeq	r0, r0, r4, lsl r0
     41c:	00000300 	andeq	r0, r0, r0, lsl #6
     420:	08003a44 	stmdaeq	r0, {r2, r6, r9, fp, ip, sp}
     424:	00000006 	andeq	r0, r0, r6
     428:	83080e41 	movwhi	r0, #36417	; 0x8e41
     42c:	00018e02 	andeq	r8, r1, r2, lsl #28
     430:	00000014 	andeq	r0, r0, r4, lsl r0
     434:	00000300 	andeq	r0, r0, r0, lsl #6
     438:	08003a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip, sp}
     43c:	00000006 	andeq	r0, r0, r6
     440:	83080e41 	movwhi	r0, #36417	; 0x8e41
     444:	00018e02 	andeq	r8, r1, r2, lsl #28
     448:	00000014 	andeq	r0, r0, r4, lsl r0
     44c:	00000300 	andeq	r0, r0, r0, lsl #6
     450:	08003a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip, sp}
     454:	00000006 	andeq	r0, r0, r6
     458:	83080e41 	movwhi	r0, #36417	; 0x8e41
     45c:	00018e02 	andeq	r8, r1, r2, lsl #28
     460:	00000014 	andeq	r0, r0, r4, lsl r0
     464:	00000300 	andeq	r0, r0, r0, lsl #6
     468:	08003a5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, fp, ip, sp}
     46c:	00000006 	andeq	r0, r0, r6
     470:	83080e41 	movwhi	r0, #36417	; 0x8e41
     474:	00018e02 	andeq	r8, r1, r2, lsl #28
     478:	00000014 	andeq	r0, r0, r4, lsl r0
     47c:	00000300 	andeq	r0, r0, r0, lsl #6
     480:	08003a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, ip, sp}
     484:	00000006 	andeq	r0, r0, r6
     488:	83080e41 	movwhi	r0, #36417	; 0x8e41
     48c:	00018e02 	andeq	r8, r1, r2, lsl #28
     490:	00000014 	andeq	r0, r0, r4, lsl r0
     494:	00000300 	andeq	r0, r0, r0, lsl #6
     498:	08003a6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, fp, ip, sp}
     49c:	00000006 	andeq	r0, r0, r6
     4a0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4a8:	00000014 	andeq	r0, r0, r4, lsl r0
     4ac:	00000300 	andeq	r0, r0, r0, lsl #6
     4b0:	08003a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip, sp}
     4b4:	00000006 	andeq	r0, r0, r6
     4b8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c0:	00000014 	andeq	r0, r0, r4, lsl r0
     4c4:	00000300 	andeq	r0, r0, r0, lsl #6
     4c8:	08003a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, ip, sp}
     4cc:	00000006 	andeq	r0, r0, r6
     4d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4d8:	00000014 	andeq	r0, r0, r4, lsl r0
     4dc:	00000300 	andeq	r0, r0, r0, lsl #6
     4e0:	08003a84 	stmdaeq	r0, {r2, r7, r9, fp, ip, sp}
     4e4:	00000006 	andeq	r0, r0, r6
     4e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f0:	00000014 	andeq	r0, r0, r4, lsl r0
     4f4:	00000300 	andeq	r0, r0, r0, lsl #6
     4f8:	08003a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp}
     4fc:	00000006 	andeq	r0, r0, r6
     500:	83080e41 	movwhi	r0, #36417	; 0x8e41
     504:	00018e02 	andeq	r8, r1, r2, lsl #28
     508:	00000014 	andeq	r0, r0, r4, lsl r0
     50c:	00000300 	andeq	r0, r0, r0, lsl #6
     510:	08003a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, ip, sp}
     514:	00000006 	andeq	r0, r0, r6
     518:	83080e41 	movwhi	r0, #36417	; 0x8e41
     51c:	00018e02 	andeq	r8, r1, r2, lsl #28
     520:	00000014 	andeq	r0, r0, r4, lsl r0
     524:	00000300 	andeq	r0, r0, r0, lsl #6
     528:	08003a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip, sp}
     52c:	00000006 	andeq	r0, r0, r6
     530:	83080e41 	movwhi	r0, #36417	; 0x8e41
     534:	00018e02 	andeq	r8, r1, r2, lsl #28
     538:	00000014 	andeq	r0, r0, r4, lsl r0
     53c:	00000300 	andeq	r0, r0, r0, lsl #6
     540:	08003aa4 	stmdaeq	r0, {r2, r5, r7, r9, fp, ip, sp}
     544:	00000006 	andeq	r0, r0, r6
     548:	83080e41 	movwhi	r0, #36417	; 0x8e41
     54c:	00018e02 	andeq	r8, r1, r2, lsl #28
     550:	00000014 	andeq	r0, r0, r4, lsl r0
     554:	00000300 	andeq	r0, r0, r0, lsl #6
     558:	08003aac 	stmdaeq	r0, {r2, r3, r5, r7, r9, fp, ip, sp}
     55c:	00000006 	andeq	r0, r0, r6
     560:	83080e41 	movwhi	r0, #36417	; 0x8e41
     564:	00018e02 	andeq	r8, r1, r2, lsl #28
     568:	00000014 	andeq	r0, r0, r4, lsl r0
     56c:	00000300 	andeq	r0, r0, r0, lsl #6
     570:	08003ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip, sp}
     574:	00000006 	andeq	r0, r0, r6
     578:	83080e41 	movwhi	r0, #36417	; 0x8e41
     57c:	00018e02 	andeq	r8, r1, r2, lsl #28
     580:	00000014 	andeq	r0, r0, r4, lsl r0
     584:	00000300 	andeq	r0, r0, r0, lsl #6
     588:	08003abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip, sp}
     58c:	00000006 	andeq	r0, r0, r6
     590:	83080e41 	movwhi	r0, #36417	; 0x8e41
     594:	00018e02 	andeq	r8, r1, r2, lsl #28
     598:	00000014 	andeq	r0, r0, r4, lsl r0
     59c:	00000300 	andeq	r0, r0, r0, lsl #6
     5a0:	08003ac4 	stmdaeq	r0, {r2, r6, r7, r9, fp, ip, sp}
     5a4:	00000006 	andeq	r0, r0, r6
     5a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     5b0:	00000014 	andeq	r0, r0, r4, lsl r0
     5b4:	00000300 	andeq	r0, r0, r0, lsl #6
     5b8:	08003acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, sp}
     5bc:	00000006 	andeq	r0, r0, r6
     5c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5c8:	00000014 	andeq	r0, r0, r4, lsl r0
     5cc:	00000300 	andeq	r0, r0, r0, lsl #6
     5d0:	08003ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip, sp}
     5d4:	00000006 	andeq	r0, r0, r6
     5d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e0:	00000014 	andeq	r0, r0, r4, lsl r0
     5e4:	00000300 	andeq	r0, r0, r0, lsl #6
     5e8:	08003adc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, fp, ip, sp}
     5ec:	00000006 	andeq	r0, r0, r6
     5f0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     5f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f8:	00000014 	andeq	r0, r0, r4, lsl r0
     5fc:	00000300 	andeq	r0, r0, r0, lsl #6
     600:	08003ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, ip, sp}
     604:	00000006 	andeq	r0, r0, r6
     608:	83080e41 	movwhi	r0, #36417	; 0x8e41
     60c:	00018e02 	andeq	r8, r1, r2, lsl #28
     610:	00000014 	andeq	r0, r0, r4, lsl r0
     614:	00000300 	andeq	r0, r0, r0, lsl #6
     618:	08003aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, ip, sp}
     61c:	00000006 	andeq	r0, r0, r6
     620:	83080e41 	movwhi	r0, #36417	; 0x8e41
     624:	00018e02 	andeq	r8, r1, r2, lsl #28
     628:	00000014 	andeq	r0, r0, r4, lsl r0
     62c:	00000300 	andeq	r0, r0, r0, lsl #6
     630:	08003af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, ip, sp}
     634:	00000006 	andeq	r0, r0, r6
     638:	83080e41 	movwhi	r0, #36417	; 0x8e41
     63c:	00018e02 	andeq	r8, r1, r2, lsl #28
     640:	00000014 	andeq	r0, r0, r4, lsl r0
     644:	00000300 	andeq	r0, r0, r0, lsl #6
     648:	08003afc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
     64c:	00000032 	andeq	r0, r0, r2, lsr r0
     650:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     654:	00018502 	andeq	r8, r1, r2, lsl #10
     658:	00000014 	andeq	r0, r0, r4, lsl r0
     65c:	00000300 	andeq	r0, r0, r0, lsl #6
     660:	08003b30 	stmdaeq	r0, {r4, r5, r8, r9, fp, ip, sp}
     664:	00000006 	andeq	r0, r0, r6
     668:	83080e41 	movwhi	r0, #36417	; 0x8e41
     66c:	00018e02 	andeq	r8, r1, r2, lsl #28
     670:	00000014 	andeq	r0, r0, r4, lsl r0
     674:	00000300 	andeq	r0, r0, r0, lsl #6
     678:	08003b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp, ip, sp}
     67c:	00000006 	andeq	r0, r0, r6
     680:	83080e41 	movwhi	r0, #36417	; 0x8e41
     684:	00018e02 	andeq	r8, r1, r2, lsl #28
     688:	00000014 	andeq	r0, r0, r4, lsl r0
     68c:	00000300 	andeq	r0, r0, r0, lsl #6
     690:	08003b40 	stmdaeq	r0, {r6, r8, r9, fp, ip, sp}
     694:	00000006 	andeq	r0, r0, r6
     698:	83080e41 	movwhi	r0, #36417	; 0x8e41
     69c:	00018e02 	andeq	r8, r1, r2, lsl #28
     6a0:	00000014 	andeq	r0, r0, r4, lsl r0
     6a4:	00000300 	andeq	r0, r0, r0, lsl #6
     6a8:	08003b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, ip, sp}
     6ac:	00000006 	andeq	r0, r0, r6
     6b0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6b4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6b8:	00000014 	andeq	r0, r0, r4, lsl r0
     6bc:	00000300 	andeq	r0, r0, r0, lsl #6
     6c0:	08003b50 	stmdaeq	r0, {r4, r6, r8, r9, fp, ip, sp}
     6c4:	00000006 	andeq	r0, r0, r6
     6c8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     6d0:	00000014 	andeq	r0, r0, r4, lsl r0
     6d4:	00000300 	andeq	r0, r0, r0, lsl #6
     6d8:	08003b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp, ip, sp}
     6dc:	00000006 	andeq	r0, r0, r6
     6e0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     6e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     6e8:	00000014 	andeq	r0, r0, r4, lsl r0
     6ec:	00000300 	andeq	r0, r0, r0, lsl #6
     6f0:	08003b60 	stmdaeq	r0, {r5, r6, r8, r9, fp, ip, sp}
     6f4:	00000036 	andeq	r0, r0, r6, lsr r0
     6f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     6fc:	00018502 	andeq	r8, r1, r2, lsl #10
     700:	00000014 	andeq	r0, r0, r4, lsl r0
     704:	00000300 	andeq	r0, r0, r0, lsl #6
     708:	08003b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp, ip, sp}
     70c:	00000006 	andeq	r0, r0, r6
     710:	83080e41 	movwhi	r0, #36417	; 0x8e41
     714:	00018e02 	andeq	r8, r1, r2, lsl #28
     718:	00000014 	andeq	r0, r0, r4, lsl r0
     71c:	00000300 	andeq	r0, r0, r0, lsl #6
     720:	08003ba0 	stmdaeq	r0, {r5, r7, r8, r9, fp, ip, sp}
     724:	00000006 	andeq	r0, r0, r6
     728:	83080e41 	movwhi	r0, #36417	; 0x8e41
     72c:	00018e02 	andeq	r8, r1, r2, lsl #28
     730:	00000014 	andeq	r0, r0, r4, lsl r0
     734:	00000300 	andeq	r0, r0, r0, lsl #6
     738:	08003ba8 	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, ip, sp}
     73c:	00000006 	andeq	r0, r0, r6
     740:	83080e41 	movwhi	r0, #36417	; 0x8e41
     744:	00018e02 	andeq	r8, r1, r2, lsl #28
     748:	00000014 	andeq	r0, r0, r4, lsl r0
     74c:	00000300 	andeq	r0, r0, r0, lsl #6
     750:	08003bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp, ip, sp}
     754:	00000006 	andeq	r0, r0, r6
     758:	83080e41 	movwhi	r0, #36417	; 0x8e41
     75c:	00018e02 	andeq	r8, r1, r2, lsl #28
     760:	00000014 	andeq	r0, r0, r4, lsl r0
     764:	00000300 	andeq	r0, r0, r0, lsl #6
     768:	08003bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, ip, sp}
     76c:	00000006 	andeq	r0, r0, r6
     770:	83080e41 	movwhi	r0, #36417	; 0x8e41
     774:	00018e02 	andeq	r8, r1, r2, lsl #28
     778:	00000014 	andeq	r0, r0, r4, lsl r0
     77c:	00000300 	andeq	r0, r0, r0, lsl #6
     780:	08003bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp, ip, sp}
     784:	00000006 	andeq	r0, r0, r6
     788:	83080e41 	movwhi	r0, #36417	; 0x8e41
     78c:	00018e02 	andeq	r8, r1, r2, lsl #28
     790:	00000014 	andeq	r0, r0, r4, lsl r0
     794:	00000300 	andeq	r0, r0, r0, lsl #6
     798:	08003bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, ip, sp}
     79c:	00000030 	andeq	r0, r0, r0, lsr r0
     7a0:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     7a4:	00000001 	andeq	r0, r0, r1
     7a8:	00000014 	andeq	r0, r0, r4, lsl r0
     7ac:	00000300 	andeq	r0, r0, r0, lsl #6
     7b0:	08003bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
     7b4:	00000006 	andeq	r0, r0, r6
     7b8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c0:	00000014 	andeq	r0, r0, r4, lsl r0
     7c4:	00000300 	andeq	r0, r0, r0, lsl #6
     7c8:	08003c00 	stmdaeq	r0, {sl, fp, ip, sp}
     7cc:	00000006 	andeq	r0, r0, r6
     7d0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     7d8:	00000014 	andeq	r0, r0, r4, lsl r0
     7dc:	00000300 	andeq	r0, r0, r0, lsl #6
     7e0:	08003c08 	stmdaeq	r0, {r3, sl, fp, ip, sp}
     7e4:	00000006 	andeq	r0, r0, r6
     7e8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     7ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     7f0:	00000014 	andeq	r0, r0, r4, lsl r0
     7f4:	00000300 	andeq	r0, r0, r0, lsl #6
     7f8:	08003c10 	stmdaeq	r0, {r4, sl, fp, ip, sp}
     7fc:	00000006 	andeq	r0, r0, r6
     800:	83080e41 	movwhi	r0, #36417	; 0x8e41
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	00000014 	andeq	r0, r0, r4, lsl r0
     80c:	00000300 	andeq	r0, r0, r0, lsl #6
     810:	08003c18 	stmdaeq	r0, {r3, r4, sl, fp, ip, sp}
     814:	00000006 	andeq	r0, r0, r6
     818:	83080e41 	movwhi	r0, #36417	; 0x8e41
     81c:	00018e02 	andeq	r8, r1, r2, lsl #28
     820:	0000000c 	andeq	r0, r0, ip
     824:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     828:	7c020001 	stcvc	0, cr0, [r2], {1}
     82c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     830:	00000018 	andeq	r0, r0, r8, lsl r0
     834:	00000820 	andeq	r0, r0, r0, lsr #16
     838:	08003c20 	stmdaeq	r0, {r5, sl, fp, ip, sp}
     83c:	00000048 	andeq	r0, r0, r8, asr #32
     840:	83100e41 	tsthi	r0, #1040	; 0x410
     844:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     848:	00018e02 	andeq	r8, r1, r2, lsl #28
     84c:	0000000c 	andeq	r0, r0, ip
     850:	00000820 	andeq	r0, r0, r0, lsr #16
     854:	08003c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, sp}
     858:	00000010 	andeq	r0, r0, r0, lsl r0
     85c:	0000000c 	andeq	r0, r0, ip
     860:	00000820 	andeq	r0, r0, r0, lsr #16
     864:	08003c78 	stmdaeq	r0, {r3, r4, r5, r6, sl, fp, ip, sp}
     868:	0000000c 	andeq	r0, r0, ip
     86c:	0000000c 	andeq	r0, r0, ip
     870:	00000820 	andeq	r0, r0, r0, lsr #16
     874:	08003c84 	stmdaeq	r0, {r2, r7, sl, fp, ip, sp}
     878:	0000000c 	andeq	r0, r0, ip
     87c:	0000000c 	andeq	r0, r0, ip
     880:	00000820 	andeq	r0, r0, r0, lsr #16
     884:	08003c90 	stmdaeq	r0, {r4, r7, sl, fp, ip, sp}
     888:	0000000e 	andeq	r0, r0, lr
     88c:	00000014 	andeq	r0, r0, r4, lsl r0
     890:	00000820 	andeq	r0, r0, r0, lsr #16
     894:	08003ca0 	stmdaeq	r0, {r5, r7, sl, fp, ip, sp}
     898:	00000048 	andeq	r0, r0, r8, asr #32
     89c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     8a0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8a4:	0000000c 	andeq	r0, r0, ip
     8a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8ac:	7c020001 	stcvc	0, cr0, [r2], {1}
     8b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8b4:	00000014 	andeq	r0, r0, r4, lsl r0
     8b8:	000008a4 	andeq	r0, r0, r4, lsr #17
     8bc:	08003ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip, sp}
     8c0:	0000003e 	andeq	r0, r0, lr, lsr r0
     8c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     8c8:	00018502 	andeq	r8, r1, r2, lsl #10
     8cc:	0000000c 	andeq	r0, r0, ip
     8d0:	000008a4 	andeq	r0, r0, r4, lsr #17
     8d4:	08003d28 	stmdaeq	r0, {r3, r5, r8, sl, fp, ip, sp}
     8d8:	00000026 	andeq	r0, r0, r6, lsr #32
     8dc:	00000018 	andeq	r0, r0, r8, lsl r0
     8e0:	000008a4 	andeq	r0, r0, r4, lsr #17
     8e4:	08003d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip, sp}
     8e8:	000000e4 	andeq	r0, r0, r4, ror #1
     8ec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     8f0:	86028503 	strhi	r8, [r2], -r3, lsl #10
     8f4:	00000001 	andeq	r0, r0, r1
     8f8:	00000014 	andeq	r0, r0, r4, lsl r0
     8fc:	000008a4 	andeq	r0, r0, r4, lsr #17
     900:	08003e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, ip, sp}
     904:	00000062 	andeq	r0, r0, r2, rrx
     908:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     90c:	00018502 	andeq	r8, r1, r2, lsl #10
     910:	0000000c 	andeq	r0, r0, ip
     914:	000008a4 	andeq	r0, r0, r4, lsr #17
     918:	08003e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp, ip, sp}
     91c:	00000020 	andeq	r0, r0, r0, lsr #32
     920:	0000000c 	andeq	r0, r0, ip
     924:	000008a4 	andeq	r0, r0, r4, lsr #17
     928:	08003eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip, sp}
     92c:	00000022 	andeq	r0, r0, r2, lsr #32
     930:	0000000c 	andeq	r0, r0, ip
     934:	000008a4 	andeq	r0, r0, r4, lsr #17
     938:	08003edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp, ip, sp}
     93c:	00000018 	andeq	r0, r0, r8, lsl r0
     940:	0000000c 	andeq	r0, r0, ip
     944:	000008a4 	andeq	r0, r0, r4, lsr #17
     948:	08003ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, ip, sp}
     94c:	0000004c 	andeq	r0, r0, ip, asr #32
     950:	00000014 	andeq	r0, r0, r4, lsl r0
     954:	000008a4 	andeq	r0, r0, r4, lsr #17
     958:	08003f40 	stmdaeq	r0, {r6, r8, r9, sl, fp, ip, sp}
     95c:	00000058 	andeq	r0, r0, r8, asr r0
     960:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     964:	00018e02 	andeq	r8, r1, r2, lsl #28
     968:	0000000c 	andeq	r0, r0, ip
     96c:	000008a4 	andeq	r0, r0, r4, lsr #17
     970:	08003f98 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, fp, ip, sp}
     974:	00000022 	andeq	r0, r0, r2, lsr #32
     978:	00000014 	andeq	r0, r0, r4, lsl r0
     97c:	000008a4 	andeq	r0, r0, r4, lsr #17
     980:	08003fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
     984:	000000a8 	andeq	r0, r0, r8, lsr #1
     988:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     98c:	00018502 	andeq	r8, r1, r2, lsl #10
     990:	0000000c 	andeq	r0, r0, ip
     994:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     998:	7c020001 	stcvc	0, cr0, [r2], {1}
     99c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9a0:	00000018 	andeq	r0, r0, r8, lsl r0
     9a4:	00000990 	muleq	r0, r0, r9
     9a8:	08004068 	stmdaeq	r0, {r3, r5, r6, lr}
     9ac:	000000b8 	strheq	r0, [r0], -r8
     9b0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     9b4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     9b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	00000990 	muleq	r0, r0, r9
     9c4:	08004120 	stmdaeq	r0, {r5, r8, lr}
     9c8:	0000003a 	andeq	r0, r0, sl, lsr r0
     9cc:	00000014 	andeq	r0, r0, r4, lsl r0
     9d0:	00000990 	muleq	r0, r0, r9
     9d4:	0800415c 	stmdaeq	r0, {r2, r3, r4, r6, r8, lr}
     9d8:	00000042 	andeq	r0, r0, r2, asr #32
     9dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     9e0:	00018502 	andeq	r8, r1, r2, lsl #10
     9e4:	00000024 	andeq	r0, r0, r4, lsr #32
     9e8:	00000990 	muleq	r0, r0, r9
     9ec:	080041a0 	stmdaeq	r0, {r5, r7, r8, lr}
     9f0:	00000060 	andeq	r0, r0, r0, rrx
     9f4:	80100e41 	andshi	r0, r0, r1, asr #28
     9f8:	82038104 	andhi	r8, r3, #4, 2
     9fc:	41018302 	tstmi	r1, r2, lsl #6
     a00:	07841c0e 	streq	r1, [r4, lr, lsl #24]
     a04:	058e0685 	streq	r0, [lr, #1669]	; 0x685
     a08:	02a80e41 	adceq	r0, r8, #1040	; 0x410
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	00000990 	muleq	r0, r0, r9
     a14:	08004200 	stmdaeq	r0, {r9, lr}
     a18:	00000016 	andeq	r0, r0, r6, lsl r0
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	00000990 	muleq	r0, r0, r9
     a24:	08004218 	stmdaeq	r0, {r3, r4, r9, lr}
     a28:	00000018 	andeq	r0, r0, r8, lsl r0
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	00000990 	muleq	r0, r0, r9
     a34:	08004230 	stmdaeq	r0, {r4, r5, r9, lr}
     a38:	00000042 	andeq	r0, r0, r2, asr #32
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a44:	7c020001 	stcvc	0, cr0, [r2], {1}
     a48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a4c:	00000018 	andeq	r0, r0, r8, lsl r0
     a50:	00000a3c 	andeq	r0, r0, ip, lsr sl
     a54:	08004278 	stmdaeq	r0, {r3, r4, r5, r6, r9, lr}
     a58:	00000032 	andeq	r0, r0, r2, lsr r0
     a5c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     a60:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     a64:	780e4101 	stmdavc	lr, {r0, r8, lr}
     a68:	00000014 	andeq	r0, r0, r4, lsl r0
     a6c:	00000a3c 	andeq	r0, r0, ip, lsr sl
     a70:	080042ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, lr}
     a74:	0000001a 	andeq	r0, r0, sl, lsl r0
     a78:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     a7c:	00018502 	andeq	r8, r1, r2, lsl #10
     a80:	0000000c 	andeq	r0, r0, ip
     a84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a88:	7c020001 	stcvc	0, cr0, [r2], {1}
     a8c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a90:	00000028 	andeq	r0, r0, r8, lsr #32
     a94:	00000a80 	andeq	r0, r0, r0, lsl #21
     a98:	080042c8 	stmdaeq	r0, {r3, r6, r7, r9, lr}
     a9c:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
     aa0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     aa4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     aa8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     aac:	8a048905 	bhi	122ec8 <__RW_SIZE__+0x122948>
     ab0:	8e028b03 	vmlahi.f64	d8, d2, d3
     ab4:	c80e4101 	stmdagt	lr, {r0, r8, lr}
     ab8:	00000002 	andeq	r0, r0, r2
     abc:	0000000c 	andeq	r0, r0, ip
     ac0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ac4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ac8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     acc:	00000024 	andeq	r0, r0, r4, lsr #32
     ad0:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
     ad4:	08005780 	stmdaeq	r0, {r7, r8, r9, sl, ip, lr}
     ad8:	0000014a 	andeq	r0, r0, sl, asr #2
     adc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     ae0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     ae4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     ae8:	8a048905 	bhi	122f04 <__RW_SIZE__+0x122984>
     aec:	8e028b03 	vmlahi.f64	d8, d2, d3
     af0:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
     af4:	00000028 	andeq	r0, r0, r8, lsr #32
     af8:	00000abc 			; <UNDEFINED> instruction: 0x00000abc
     afc:	080058cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, ip, lr}
     b00:	00000f8a 	andeq	r0, r0, sl, lsl #31
     b04:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     b08:	86088509 	strhi	r8, [r8], -r9, lsl #10
     b0c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     b10:	8a048905 	bhi	122f2c <__RW_SIZE__+0x1229ac>
     b14:	8e028b03 	vmlahi.f64	d8, d2, d3
     b18:	900e4101 	andls	r4, lr, r1, lsl #2
     b1c:	00000001 	andeq	r0, r0, r1
     b20:	0000000c 	andeq	r0, r0, ip
     b24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b28:	7c020001 	stcvc	0, cr0, [r2], {1}
     b2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b30:	00000014 	andeq	r0, r0, r4, lsl r0
     b34:	00000b20 	andeq	r0, r0, r0, lsr #22
     b38:	08006858 	stmdaeq	r0, {r3, r4, r6, fp, sp, lr}
     b3c:	00000052 	andeq	r0, r0, r2, asr r0
     b40:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     b44:	00018e02 	andeq	r8, r1, r2, lsl #28
     b48:	0000000c 	andeq	r0, r0, ip
     b4c:	00000b20 	andeq	r0, r0, r0, lsr #22
     b50:	080068ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, sp, lr}
     b54:	0000000a 	andeq	r0, r0, sl
     b58:	0000000c 	andeq	r0, r0, ip
     b5c:	00000b20 	andeq	r0, r0, r0, lsr #22
     b60:	080068b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, sp, lr}
     b64:	0000000c 	andeq	r0, r0, ip
     b68:	0000000c 	andeq	r0, r0, ip
     b6c:	00000b20 	andeq	r0, r0, r0, lsr #22
     b70:	080068c4 	stmdaeq	r0, {r2, r6, r7, fp, sp, lr}
     b74:	00000008 	andeq	r0, r0, r8
     b78:	0000000c 	andeq	r0, r0, ip
     b7c:	00000b20 	andeq	r0, r0, r0, lsr #22
     b80:	080068cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, sp, lr}
     b84:	00000004 	andeq	r0, r0, r4
     b88:	0000000c 	andeq	r0, r0, ip
     b8c:	00000b20 	andeq	r0, r0, r0, lsr #22
     b90:	080068d0 	stmdaeq	r0, {r4, r6, r7, fp, sp, lr}
     b94:	00000008 	andeq	r0, r0, r8
     b98:	0000000c 	andeq	r0, r0, ip
     b9c:	00000b20 	andeq	r0, r0, r0, lsr #22
     ba0:	080068d8 	stmdaeq	r0, {r3, r4, r6, r7, fp, sp, lr}
     ba4:	00000012 	andeq	r0, r0, r2, lsl r0
     ba8:	0000000c 	andeq	r0, r0, ip
     bac:	00000b20 	andeq	r0, r0, r0, lsr #22
     bb0:	080068ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, sp, lr}
     bb4:	00000008 	andeq	r0, r0, r8
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bc0:	7c020001 	stcvc	0, cr0, [r2], {1}
     bc4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bc8:	0000000c 	andeq	r0, r0, ip
     bcc:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     bd0:	080068f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, sp, lr}
     bd4:	00000010 	andeq	r0, r0, r0, lsl r0
     bd8:	0000000c 	andeq	r0, r0, ip
     bdc:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
     be0:	08006904 	stmdaeq	r0, {r2, r8, fp, sp, lr}
     be4:	00000010 	andeq	r0, r0, r0, lsl r0
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bf0:	7c020001 	stcvc	0, cr0, [r2], {1}
     bf4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bf8:	00000024 	andeq	r0, r0, r4, lsr #32
     bfc:	00000be8 	andeq	r0, r0, r8, ror #23
     c00:	08006914 	stmdaeq	r0, {r2, r4, r8, fp, sp, lr}
     c04:	0000056e 	andeq	r0, r0, lr, ror #10
     c08:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     c0c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     c10:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     c14:	8a048905 	bhi	123030 <__RW_SIZE__+0x122ab0>
     c18:	8e028b03 	vmlahi.f64	d8, d2, d3
     c1c:	300e4401 	andcc	r4, lr, r1, lsl #8
     c20:	0000000c 	andeq	r0, r0, ip
     c24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c28:	7c020001 	stcvc	0, cr0, [r2], {1}
     c2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c30:	00000018 	andeq	r0, r0, r8, lsl r0
     c34:	00000c20 	andeq	r0, r0, r0, lsr #24
     c38:	08006e84 	stmdaeq	r0, {r2, r7, r9, sl, fp, sp, lr}
     c3c:	00000090 	muleq	r0, r0, r0
     c40:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
     c44:	86028503 	strhi	r8, [r2], -r3, lsl #10
     c48:	00000001 	andeq	r0, r0, r1
     c4c:	0000000c 	andeq	r0, r0, ip
     c50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c54:	7c020001 	stcvc	0, cr0, [r2], {1}
     c58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c5c:	00000018 	andeq	r0, r0, r8, lsl r0
     c60:	00000c4c 	andeq	r0, r0, ip, asr #24
     c64:	08006f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, sp, lr}
     c68:	000000a6 	andeq	r0, r0, r6, lsr #1
     c6c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     c70:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c74:	00018702 	andeq	r8, r1, r2, lsl #14
     c78:	0000000c 	andeq	r0, r0, ip
     c7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c80:	7c020001 	stcvc	0, cr0, [r2], {1}
     c84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c88:	0000000c 	andeq	r0, r0, ip
     c8c:	00000c78 	andeq	r0, r0, r8, ror ip
     c90:	08006fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr}
     c94:	00000002 	andeq	r0, r0, r2
     c98:	0000000c 	andeq	r0, r0, ip
     c9c:	00000c78 	andeq	r0, r0, r8, ror ip
     ca0:	08006fc0 	stmdaeq	r0, {r6, r7, r8, r9, sl, fp, sp, lr}
     ca4:	00000002 	andeq	r0, r0, r2
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cb0:	7c020001 	stcvc	0, cr0, [r2], {1}
     cb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cb8:	00000018 	andeq	r0, r0, r8, lsl r0
     cbc:	00000ca8 	andeq	r0, r0, r8, lsr #25
     cc0:	08006fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, sp, lr}
     cc4:	0000006c 	andeq	r0, r0, ip, rrx
     cc8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     ccc:	86038504 	strhi	r8, [r3], -r4, lsl #10
     cd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     cd4:	00000018 	andeq	r0, r0, r8, lsl r0
     cd8:	00000ca8 	andeq	r0, r0, r8, lsr #25
     cdc:	08007030 	stmdaeq	r0, {r4, r5, ip, sp, lr}
     ce0:	00000036 	andeq	r0, r0, r6, lsr r0
     ce4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     ce8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     cec:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
     cf0:	00000024 	andeq	r0, r0, r4, lsr #32
     cf4:	00000ca8 	andeq	r0, r0, r8, lsr #25
     cf8:	08007068 	stmdaeq	r0, {r3, r5, r6, ip, sp, lr}
     cfc:	0000008c 	andeq	r0, r0, ip, lsl #1
     d00:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     d04:	86078508 	strhi	r8, [r7], -r8, lsl #10
     d08:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     d0c:	8a038904 	bhi	e3124 <__RW_SIZE__+0xe2ba4>
     d10:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
     d14:	0000280e 	andeq	r2, r0, lr, lsl #16
     d18:	00000020 	andeq	r0, r0, r0, lsr #32
     d1c:	00000ca8 	andeq	r0, r0, r8, lsr #25
     d20:	080070f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip, sp, lr}
     d24:	00000098 	muleq	r0, r8, r0
     d28:	83200e42 	teqhi	r0, #1056	; 0x420
     d2c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     d30:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     d34:	89038804 	stmdbhi	r3, {r2, fp, pc}
     d38:	00018e02 	andeq	r8, r1, r2, lsl #28
     d3c:	0000000c 	andeq	r0, r0, ip
     d40:	00000ca8 	andeq	r0, r0, r8, lsr #25
     d44:	0800718c 	stmdaeq	r0, {r2, r3, r7, r8, ip, sp, lr}
     d48:	0000003c 	andeq	r0, r0, ip, lsr r0
     d4c:	0000000c 	andeq	r0, r0, ip
     d50:	00000ca8 	andeq	r0, r0, r8, lsr #25
     d54:	080071c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp, lr}
     d58:	00000056 	andeq	r0, r0, r6, asr r0
     d5c:	00000014 	andeq	r0, r0, r4, lsl r0
     d60:	00000ca8 	andeq	r0, r0, r8, lsr #25
     d64:	08007220 	stmdaeq	r0, {r5, r9, ip, sp, lr}
     d68:	00000012 	andeq	r0, r0, r2, lsl r0
     d6c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     d70:	00018e02 	andeq	r8, r1, r2, lsl #28
     d74:	00000024 	andeq	r0, r0, r4, lsr #32
     d78:	00000ca8 	andeq	r0, r0, r8, lsr #25
     d7c:	08007234 	stmdaeq	r0, {r2, r4, r5, r9, ip, sp, lr}
     d80:	00000140 	andeq	r0, r0, r0, asr #2
     d84:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     d88:	86088509 	strhi	r8, [r8], -r9, lsl #10
     d8c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     d90:	8a048905 	bhi	1231ac <__RW_SIZE__+0x122c2c>
     d94:	8e028b03 	vmlahi.f64	d8, d2, d3
     d98:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     d9c:	00000020 	andeq	r0, r0, r0, lsr #32
     da0:	00000ca8 	andeq	r0, r0, r8, lsr #25
     da4:	08007374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
     da8:	000000b8 	strheq	r0, [r0], -r8
     dac:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     db0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     db4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     db8:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     dbc:	280e4201 	stmdacs	lr, {r0, r9, lr}
     dc0:	00000024 	andeq	r0, r0, r4, lsr #32
     dc4:	00000ca8 	andeq	r0, r0, r8, lsr #25
     dc8:	0800742c 	stmdaeq	r0, {r2, r3, r5, sl, ip, sp, lr}
     dcc:	000000b6 	strheq	r0, [r0], -r6
     dd0:	83280e42 	teqhi	r8, #1056	; 0x420
     dd4:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     dd8:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     ddc:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     de0:	8b038a04 	blhi	e35f8 <__RW_SIZE__+0xe3078>
     de4:	00018e02 	andeq	r8, r1, r2, lsl #28
     de8:	00000014 	andeq	r0, r0, r4, lsl r0
     dec:	00000ca8 	andeq	r0, r0, r8, lsr #25
     df0:	080074e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, ip, sp, lr}
     df4:	00000042 	andeq	r0, r0, r2, asr #32
     df8:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     dfc:	00000001 	andeq	r0, r0, r1
     e00:	00000024 	andeq	r0, r0, r4, lsr #32
     e04:	00000ca8 	andeq	r0, r0, r8, lsr #25
     e08:	08007528 	stmdaeq	r0, {r3, r5, r8, sl, ip, sp, lr}
     e0c:	000000ea 	andeq	r0, r0, sl, ror #1
     e10:	83280e42 	teqhi	r8, #1056	; 0x420
     e14:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     e18:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     e1c:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     e20:	8b038a04 	blhi	e3638 <__RW_SIZE__+0xe30b8>
     e24:	00018e02 	andeq	r8, r1, r2, lsl #28
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000ca8 	andeq	r0, r0, r8, lsr #25
     e30:	08007614 	stmdaeq	r0, {r2, r4, r9, sl, ip, sp, lr}
     e34:	00000042 	andeq	r0, r0, r2, asr #32
     e38:	0000001c 	andeq	r0, r0, ip, lsl r0
     e3c:	00000ca8 	andeq	r0, r0, r8, lsr #25
     e40:	08007658 	stmdaeq	r0, {r3, r4, r6, r9, sl, ip, sp, lr}
     e44:	000000ac 	andeq	r0, r0, ip, lsr #1
     e48:	83180e41 	tsthi	r8, #1040	; 0x410
     e4c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     e50:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     e54:	00018e02 	andeq	r8, r1, r2, lsl #28
     e58:	00000020 	andeq	r0, r0, r0, lsr #32
     e5c:	00000ca8 	andeq	r0, r0, r8, lsr #25
     e60:	08007704 	stmdaeq	r0, {r2, r8, r9, sl, ip, sp, lr}
     e64:	000000ba 	strheq	r0, [r0], -sl
     e68:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     e6c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     e70:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     e74:	41018e02 	tstmi	r1, r2, lsl #28
     e78:	0000200e 	andeq	r2, r0, lr
     e7c:	00000020 	andeq	r0, r0, r0, lsr #32
     e80:	00000ca8 	andeq	r0, r0, r8, lsr #25
     e84:	080077c0 	stmdaeq	r0, {r6, r7, r8, r9, sl, ip, sp, lr}
     e88:	0000005e 	andeq	r0, r0, lr, asr r0
     e8c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     e90:	86068507 	strhi	r8, [r6], -r7, lsl #10
     e94:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     e98:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     e9c:	280e4101 	stmdacs	lr, {r0, r8, lr}
     ea0:	00000014 	andeq	r0, r0, r4, lsl r0
     ea4:	00000ca8 	andeq	r0, r0, r8, lsr #25
     ea8:	08007820 	stmdaeq	r0, {r5, fp, ip, sp, lr}
     eac:	00000034 	andeq	r0, r0, r4, lsr r0
     eb0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     eb4:	00018e02 	andeq	r8, r1, r2, lsl #28
     eb8:	00000018 	andeq	r0, r0, r8, lsl r0
     ebc:	00000ca8 	andeq	r0, r0, r8, lsr #25
     ec0:	08007854 	stmdaeq	r0, {r2, r4, r6, fp, ip, sp, lr}
     ec4:	00000046 	andeq	r0, r0, r6, asr #32
     ec8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     ecc:	86028503 	strhi	r8, [r2], -r3, lsl #10
     ed0:	00000001 	andeq	r0, r0, r1
     ed4:	00000014 	andeq	r0, r0, r4, lsl r0
     ed8:	00000ca8 	andeq	r0, r0, r8, lsr #25
     edc:	0800789c 	stmdaeq	r0, {r2, r3, r4, r7, fp, ip, sp, lr}
     ee0:	0000005e 	andeq	r0, r0, lr, asr r0
     ee4:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     ee8:	00000001 	andeq	r0, r0, r1
     eec:	0000000c 	andeq	r0, r0, ip
     ef0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ef4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ef8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     efc:	0000000c 	andeq	r0, r0, ip
     f00:	00000eec 	andeq	r0, r0, ip, ror #29
     f04:	080078fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, ip, sp, lr}
     f08:	00000050 	andeq	r0, r0, r0, asr r0
     f0c:	0000000c 	andeq	r0, r0, ip
     f10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f14:	7c020001 	stcvc	0, cr0, [r2], {1}
     f18:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f1c:	00000018 	andeq	r0, r0, r8, lsl r0
     f20:	00000f0c 	andeq	r0, r0, ip, lsl #30
     f24:	0800794c 	stmdaeq	r0, {r2, r3, r6, r8, fp, ip, sp, lr}
     f28:	00000026 	andeq	r0, r0, r6, lsr #32
     f2c:	83100e41 	tsthi	r0, #1040	; 0x410
     f30:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     f34:	00018e02 	andeq	r8, r1, r2, lsl #28
     f38:	0000000c 	andeq	r0, r0, ip
     f3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f40:	7c020001 	stcvc	0, cr0, [r2], {1}
     f44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	00000f38 	andeq	r0, r0, r8, lsr pc
     f50:	08007bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp, ip, sp, lr}
     f54:	0000005e 	andeq	r0, r0, lr, asr r0
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f60:	7c020001 	stcvc	0, cr0, [r2], {1}
     f64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f68:	00000024 	andeq	r0, r0, r4, lsr #32
     f6c:	00000f58 	andeq	r0, r0, r8, asr pc
     f70:	08007c10 	stmdaeq	r0, {r4, sl, fp, ip, sp, lr}
     f74:	00000104 	andeq	r0, r0, r4, lsl #2
     f78:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f7c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f80:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f84:	8a048905 	bhi	1233a0 <__RW_SIZE__+0x122e20>
     f88:	8e028b03 	vmlahi.f64	d8, d2, d3
     f8c:	300e4301 	andcc	r4, lr, r1, lsl #6
     f90:	00000028 	andeq	r0, r0, r8, lsr #32
     f94:	00000f58 	andeq	r0, r0, r8, asr pc
     f98:	08007d14 	stmdaeq	r0, {r2, r4, r8, sl, fp, ip, sp, lr}
     f9c:	00000adc 	ldrdeq	r0, [r0], -ip
     fa0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     fa4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     fa8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     fac:	8a048905 	bhi	1233c8 <__RW_SIZE__+0x122e48>
     fb0:	8e028b03 	vmlahi.f64	d8, d2, d3
     fb4:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
     fb8:	00000001 	andeq	r0, r0, r1
     fbc:	0000000c 	andeq	r0, r0, ip
     fc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fc4:	7c020001 	stcvc	0, cr0, [r2], {1}
     fc8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fcc:	00000014 	andeq	r0, r0, r4, lsl r0
     fd0:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
     fd4:	080087f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, pc}
     fd8:	00000062 	andeq	r0, r0, r2, rrx
     fdc:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     fe0:	00018e02 	andeq	r8, r1, r2, lsl #28
     fe4:	0000000c 	andeq	r0, r0, ip
     fe8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fec:	7c020001 	stcvc	0, cr0, [r2], {1}
     ff0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ff4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ff8:	00000fe4 	andeq	r0, r0, r4, ror #31
     ffc:	08008854 	stmdaeq	r0, {r2, r4, r6, fp, pc}
    1000:	000000a2 	andeq	r0, r0, r2, lsr #1
    1004:	83180e41 	tsthi	r8, #1040	; 0x410
    1008:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
    100c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1010:	00018e02 	andeq	r8, r1, r2, lsl #28
    1014:	0000001c 	andeq	r0, r0, ip, lsl r0
    1018:	00000fe4 	andeq	r0, r0, r4, ror #31
    101c:	080088f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, pc}
    1020:	00000198 	muleq	r0, r8, r1
    1024:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
    1028:	86058506 	strhi	r8, [r5], -r6, lsl #10
    102c:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
    1030:	00018e02 	andeq	r8, r1, r2, lsl #28
    1034:	0000000c 	andeq	r0, r0, ip
    1038:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    103c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1040:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1044:	00000018 	andeq	r0, r0, r8, lsl r0
    1048:	00001034 	andeq	r1, r0, r4, lsr r0
    104c:	08008a90 	stmdaeq	r0, {r4, r7, r9, fp, pc}
    1050:	000000ce 	andeq	r0, r0, lr, asr #1
    1054:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1058:	86038504 	strhi	r8, [r3], -r4, lsl #10
    105c:	00018702 	andeq	r8, r1, r2, lsl #14
    1060:	0000000c 	andeq	r0, r0, ip
    1064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1068:	7c020001 	stcvc	0, cr0, [r2], {1}
    106c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1070:	00000018 	andeq	r0, r0, r8, lsl r0
    1074:	00001060 	andeq	r1, r0, r0, rrx
    1078:	08008b60 	stmdaeq	r0, {r5, r6, r8, r9, fp, pc}
    107c:	0000009e 	muleq	r0, lr, r0
    1080:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
    1084:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1088:	00018702 	andeq	r8, r1, r2, lsl #14
    108c:	0000000c 	andeq	r0, r0, ip
    1090:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1094:	7c020001 	stcvc	0, cr0, [r2], {1}
    1098:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    109c:	00000024 	andeq	r0, r0, r4, lsr #32
    10a0:	0000108c 	andeq	r1, r0, ip, lsl #1
    10a4:	08008c00 	stmdaeq	r0, {sl, fp, pc}
    10a8:	000003ea 	andeq	r0, r0, sl, ror #7
    10ac:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    10b0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    10b4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    10b8:	8a048905 	bhi	1234d4 <__RW_SIZE__+0x122f54>
    10bc:	8e028b03 	vmlahi.f64	d8, d2, d3
    10c0:	300e4201 	andcc	r4, lr, r1, lsl #4
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10cc:	7c020001 	stcvc	0, cr0, [r2], {1}
    10d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10d4:	00000018 	andeq	r0, r0, r8, lsl r0
    10d8:	000010c4 	andeq	r1, r0, r4, asr #1
    10dc:	08008fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, pc}
    10e0:	0000001a 	andeq	r0, r0, sl, lsl r0
    10e4:	83100e41 	tsthi	r0, #1040	; 0x410
    10e8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
    10ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f0:	00000018 	andeq	r0, r0, r8, lsl r0
    10f4:	000010c4 	andeq	r1, r0, r4, asr #1
    10f8:	08009008 	stmdaeq	r0, {r3, ip, pc}
    10fc:	000000d6 	ldrdeq	r0, [r0], -r6
    1100:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
    1104:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1108:	00018e02 	andeq	r8, r1, r2, lsl #28
    110c:	0000000c 	andeq	r0, r0, ip
    1110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1114:	7c010001 	stcvc	0, cr0, [r1], {1}
    1118:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    111c:	0000000c 	andeq	r0, r0, ip
    1120:	0000110c 	andeq	r1, r0, ip, lsl #2
    1124:	080090e1 	stmdaeq	r0, {r0, r5, r6, r7, ip, pc}
    1128:	0000025c 	andeq	r0, r0, ip, asr r2
    112c:	0000000c 	andeq	r0, r0, ip
    1130:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1134:	7c010001 	stcvc	0, cr0, [r1], {1}
    1138:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    113c:	00000014 	andeq	r0, r0, r4, lsl r0
    1140:	0000112c 	andeq	r1, r0, ip, lsr #2
    1144:	08009c91 	stmdaeq	r0, {r0, r4, r7, sl, fp, ip, pc}
    1148:	0000002c 	andeq	r0, r0, ip, lsr #32
    114c:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
    1150:	00000010 	andeq	r0, r0, r0, lsl r0
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    115c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1160:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1164:	00000020 	andeq	r0, r0, r0, lsr #32
    1168:	00001154 	andeq	r1, r0, r4, asr r1
    116c:	08009cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip, pc}
    1170:	00000030 	andeq	r0, r0, r0, lsr r0
    1174:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1178:	86078508 	strhi	r8, [r7], -r8, lsl #10
    117c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1180:	8a038904 	bhi	e3598 <__RW_SIZE__+0xe3018>
    1184:	00018e02 	andeq	r8, r1, r2, lsl #28
    1188:	00000020 	andeq	r0, r0, r0, lsr #32
    118c:	00001154 	andeq	r1, r0, r4, asr r1
    1190:	08009cec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, fp, ip, pc}
    1194:	00000030 	andeq	r0, r0, r0, lsr r0
    1198:	83200e42 	teqhi	r0, #1056	; 0x420
    119c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    11a0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    11a4:	89038804 	stmdbhi	r3, {r2, fp, pc}
    11a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    11ac:	0000000c 	andeq	r0, r0, ip
    11b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11b4:	7c020001 	stcvc	0, cr0, [r2], {1}
    11b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11bc:	00000024 	andeq	r0, r0, r4, lsr #32
    11c0:	000011ac 	andeq	r1, r0, ip, lsr #3
    11c4:	08009d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, ip, pc}
    11c8:	00000352 	andeq	r0, r0, r2, asr r3
    11cc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    11d0:	86088509 	strhi	r8, [r8], -r9, lsl #10
    11d4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    11d8:	8a048905 	bhi	1235f4 <__RW_SIZE__+0x123074>
    11dc:	8e028b03 	vmlahi.f64	d8, d2, d3
    11e0:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
    11e4:	0000000c 	andeq	r0, r0, ip
    11e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11ec:	7c020001 	stcvc	0, cr0, [r2], {1}
    11f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11f4:	00000024 	andeq	r0, r0, r4, lsr #32
    11f8:	000011e4 	andeq	r1, r0, r4, ror #3
    11fc:	0800a070 	stmdaeq	r0, {r4, r5, r6, sp, pc}
    1200:	00000300 	andeq	r0, r0, r0, lsl #6
    1204:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1208:	86088509 	strhi	r8, [r8], -r9, lsl #10
    120c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1210:	8a048905 	bhi	12362c <__RW_SIZE__+0x1230ac>
    1214:	8e028b03 	vmlahi.f64	d8, d2, d3
    1218:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
   8:	9f300002 	svcls	0x00300002
   c:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  10:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
  14:	00500001 	subseq	r0, r0, r1
  18:	00000000 	andeq	r0, r0, r0
  1c:	54000000 	strpl	r0, [r0], #-0
  20:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  24:	02080032 	andeq	r0, r8, #50	; 0x32
  28:	5c9f3000 	ldcpl	0, cr3, [pc], {0}
  2c:	5c080032 	stcpl	0, cr0, [r8], {50}	; 0x32
  30:	01080032 	tsteq	r8, r2, lsr r0
  34:	00005000 	andeq	r5, r0, r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	32640000 	rsbcc	r0, r4, #0
  40:	32680800 	rsbcc	r0, r8, #0, 16
  44:	00020800 	andeq	r0, r2, r0, lsl #16
  48:	32689f30 	rsbcc	r9, r8, #48, 30	; 0xc0
  4c:	326a0800 	rsbcc	r0, sl, #0, 16
  50:	00010800 	andeq	r0, r1, r0, lsl #16
  54:	00000050 	andeq	r0, r0, r0, asr r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00327400 	eorseq	r7, r2, r0, lsl #8
  60:	00327808 	eorseq	r7, r2, r8, lsl #16
  64:	30000208 	andcc	r0, r0, r8, lsl #4
  68:	0032789f 	mlaseq	r2, pc, r8, r7	; <UNPREDICTABLE>
  6c:	00327a08 	eorseq	r7, r2, r8, lsl #20
  70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
  7c:	08003284 	stmdaeq	r0, {r2, r7, r9, ip, sp}
  80:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  84:	9f300002 	svcls	0x00300002
  88:	08003288 	stmdaeq	r0, {r3, r7, r9, ip, sp}
  8c:	0800328a 	stmdaeq	r0, {r1, r3, r7, r9, ip, sp}
  90:	00500001 	subseq	r0, r0, r1
  94:	00000000 	andeq	r0, r0, r0
  98:	94000000 	strls	r0, [r0], #-0
  9c:	98080032 	stmdals	r8, {r1, r4, r5}
  a0:	02080032 	andeq	r0, r8, #50	; 0x32
  a4:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
  a8:	9a080032 	bls	200178 <__RW_SIZE__+0x1ffbf8>
  ac:	01080032 	tsteq	r8, r2, lsr r0
  b0:	00005000 	andeq	r5, r0, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	32a40000 	adccc	r0, r4, #0
  bc:	32a60800 	adccc	r0, r6, #0, 16
  c0:	00010800 	andeq	r0, r1, r0, lsl #16
  c4:	0032a650 	eorseq	sl, r2, r0, asr r6
  c8:	0032a808 	eorseq	sl, r2, r8, lsl #16
  cc:	f3000408 	vshl.u8	d0, d8, d0
  d0:	009f5001 	addseq	r5, pc, r1
  d4:	00000000 	andeq	r0, r0, r0
  d8:	a4000000 	strge	r0, [r0], #-0
  dc:	a6080032 			; <UNDEFINED> instruction: 0xa6080032
  e0:	02080032 	andeq	r0, r8, #50	; 0x32
  e4:	a69f3000 	ldrge	r3, [pc], r0
  e8:	a8080032 	stmdage	r8, {r1, r4, r5}
  ec:	01080032 	tsteq	r8, r2, lsr r0
  f0:	00005000 	andeq	r5, r0, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	32a80000 	adccc	r0, r8, #0
  fc:	32aa0800 	adccc	r0, sl, #0, 16
 100:	00010800 	andeq	r0, r1, r0, lsl #16
 104:	0032aa50 	eorseq	sl, r2, r0, asr sl
 108:	0032ac08 	eorseq	sl, r2, r8, lsl #24
 10c:	f3000408 	vshl.u8	d0, d8, d0
 110:	009f5001 	addseq	r5, pc, r1
 114:	00000000 	andeq	r0, r0, r0
 118:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 11c:	aa080032 	bge	2001ec <__RW_SIZE__+0x1ffc6c>
 120:	02080032 	andeq	r0, r8, #50	; 0x32
 124:	aa9f3000 	bge	fe7cc12c <MSP_BASE+0xde7c712c>
 128:	ac080032 	stcge	0, cr0, [r8], {50}	; 0x32
 12c:	01080032 	tsteq	r8, r2, lsr r0
 130:	00005000 	andeq	r5, r0, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	32ac0000 	adccc	r0, ip, #0
 13c:	32ae0800 	adccc	r0, lr, #0, 16
 140:	00010800 	andeq	r0, r1, r0, lsl #16
 144:	0032ae50 	eorseq	sl, r2, r0, asr lr
 148:	0032b008 	eorseq	fp, r2, r8
 14c:	f3000408 	vshl.u8	d0, d8, d0
 150:	009f5001 	addseq	r5, pc, r1
 154:	00000000 	andeq	r0, r0, r0
 158:	ac000000 	stcge	0, cr0, [r0], {-0}
 15c:	ae080032 	mcrge	0, 0, r0, cr8, cr2, {1}
 160:	02080032 	andeq	r0, r8, #50	; 0x32
 164:	ae9f3000 	cdpge	0, 9, cr3, cr15, cr0, {0}
 168:	b0080032 	andlt	r0, r8, r2, lsr r0
 16c:	01080032 	tsteq	r8, r2, lsr r0
 170:	00005000 	andeq	r5, r0, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	32b00000 	adcscc	r0, r0, #0
 17c:	32b40800 	adcscc	r0, r4, #0, 16
 180:	00010800 	andeq	r0, r1, r0, lsl #16
 184:	0032b450 	eorseq	fp, r2, r0, asr r4
 188:	0032b608 	eorseq	fp, r2, r8, lsl #12
 18c:	f3000408 	vshl.u8	d0, d8, d0
 190:	009f5001 	addseq	r5, pc, r1
 194:	00000000 	andeq	r0, r0, r0
 198:	b0000000 	andlt	r0, r0, r0
 19c:	b4080032 	strlt	r0, [r8], #-50	; 0xffffffce
 1a0:	02080032 	andeq	r0, r8, #50	; 0x32
 1a4:	b49f3000 	ldrlt	r3, [pc], #0	; 1ac <__ZI_SIZE__+0x150>
 1a8:	b6080032 			; <UNDEFINED> instruction: 0xb6080032
 1ac:	01080032 	tsteq	r8, r2, lsr r0
 1b0:	00005000 	andeq	r5, r0, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	32b80000 	adcscc	r0, r8, #0
 1bc:	32bc0800 	adcscc	r0, ip, #0, 16
 1c0:	00010800 	andeq	r0, r1, r0, lsl #16
 1c4:	0032bc50 	eorseq	fp, r2, r0, asr ip
 1c8:	0032c008 	eorseq	ip, r2, r8
 1cc:	f3000408 	vshl.u8	d0, d8, d0
 1d0:	009f5001 	addseq	r5, pc, r1
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 1dc:	bc080032 	stclt	0, cr0, [r8], {50}	; 0x32
 1e0:	02080032 	andeq	r0, r8, #50	; 0x32
 1e4:	bc9f3000 	ldclt	0, cr3, [pc], {0}
 1e8:	c0080032 	andgt	r0, r8, r2, lsr r0
 1ec:	01080032 	tsteq	r8, r2, lsr r0
 1f0:	00005000 	andeq	r5, r0, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	32c00000 	sbccc	r0, r0, #0
 1fc:	32c40800 	sbccc	r0, r4, #0, 16
 200:	00010800 	andeq	r0, r1, r0, lsl #16
 204:	0032c450 	eorseq	ip, r2, r0, asr r4
 208:	0032c808 	eorseq	ip, r2, r8, lsl #16
 20c:	f3000408 	vshl.u8	d0, d8, d0
 210:	009f5001 	addseq	r5, pc, r1
 214:	00000000 	andeq	r0, r0, r0
 218:	c0000000 	andgt	r0, r0, r0
 21c:	c4080032 	strgt	r0, [r8], #-50	; 0xffffffce
 220:	02080032 	andeq	r0, r8, #50	; 0x32
 224:	c49f3000 	ldrgt	r3, [pc], #0	; 22c <__ZI_SIZE__+0x1d0>
 228:	c8080032 	stmdagt	r8, {r1, r4, r5}
 22c:	01080032 	tsteq	r8, r2, lsr r0
 230:	00005000 	andeq	r5, r0, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	32c80000 	sbccc	r0, r8, #0
 23c:	32cc0800 	sbccc	r0, ip, #0, 16
 240:	00010800 	andeq	r0, r1, r0, lsl #16
 244:	0032cc50 	eorseq	ip, r2, r0, asr ip
 248:	0032ce08 	eorseq	ip, r2, r8, lsl #28
 24c:	f3000408 	vshl.u8	d0, d8, d0
 250:	009f5001 	addseq	r5, pc, r1
 254:	00000000 	andeq	r0, r0, r0
 258:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 25c:	cc080032 	stcgt	0, cr0, [r8], {50}	; 0x32
 260:	02080032 	andeq	r0, r8, #50	; 0x32
 264:	cc9f3000 	ldcgt	0, cr3, [pc], {0}
 268:	ce080032 	mcrgt	0, 0, r0, cr8, cr2, {1}
 26c:	01080032 	tsteq	r8, r2, lsr r0
 270:	00005000 	andeq	r5, r0, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	32d00000 	sbcscc	r0, r0, #0
 27c:	32d60800 	sbcscc	r0, r6, #0, 16
 280:	00010800 	andeq	r0, r1, r0, lsl #16
 284:	0032d650 	eorseq	sp, r2, r0, asr r6
 288:	0032d808 	eorseq	sp, r2, r8, lsl #16
 28c:	f3000408 	vshl.u8	d0, d8, d0
 290:	009f5001 	addseq	r5, pc, r1
 294:	00000000 	andeq	r0, r0, r0
 298:	d0000000 	andle	r0, r0, r0
 29c:	d6080032 			; <UNDEFINED> instruction: 0xd6080032
 2a0:	02080032 	andeq	r0, r8, #50	; 0x32
 2a4:	d69f3000 	ldrle	r3, [pc], r0
 2a8:	d8080032 	stmdale	r8, {r1, r4, r5}
 2ac:	01080032 	tsteq	r8, r2, lsr r0
 2b0:	00005000 	andeq	r5, r0, r0
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	32d80000 	sbcscc	r0, r8, #0
 2bc:	32de0800 	sbcscc	r0, lr, #0, 16
 2c0:	00010800 	andeq	r0, r1, r0, lsl #16
 2c4:	0032de50 	eorseq	sp, r2, r0, asr lr
 2c8:	0032e008 	eorseq	lr, r2, r8
 2cc:	f3000408 	vshl.u8	d0, d8, d0
 2d0:	009f5001 	addseq	r5, pc, r1
 2d4:	00000000 	andeq	r0, r0, r0
 2d8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 2dc:	de080032 	mcrle	0, 0, r0, cr8, cr2, {1}
 2e0:	02080032 	andeq	r0, r8, #50	; 0x32
 2e4:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
 2e8:	e0080032 	and	r0, r8, r2, lsr r0
 2ec:	01080032 	tsteq	r8, r2, lsr r0
 2f0:	00005000 	andeq	r5, r0, r0
 2f4:	00000000 	andeq	r0, r0, r0
 2f8:	32e00000 	rsccc	r0, r0, #0
 2fc:	32e40800 	rsccc	r0, r4, #0, 16
 300:	00010800 	andeq	r0, r1, r0, lsl #16
 304:	0032e450 	eorseq	lr, r2, r0, asr r4
 308:	0032e608 	eorseq	lr, r2, r8, lsl #12
 30c:	f3000408 	vshl.u8	d0, d8, d0
 310:	009f5001 	addseq	r5, pc, r1
 314:	00000000 	andeq	r0, r0, r0
 318:	e0000000 	and	r0, r0, r0
 31c:	e4080032 	str	r0, [r8], #-50	; 0xffffffce
 320:	02080032 	andeq	r0, r8, #50	; 0x32
 324:	e49f3000 	ldr	r3, [pc], #0	; 32c <__ZI_SIZE__+0x2d0>
 328:	e6080032 			; <UNDEFINED> instruction: 0xe6080032
 32c:	01080032 	tsteq	r8, r2, lsr r0
 330:	00005000 	andeq	r5, r0, r0
	...
 33c:	00c20000 	sbceq	r0, r2, r0
 340:	00010000 	andeq	r0, r1, r0
 344:	0000c250 	andeq	ip, r0, r0, asr r2
 348:	00010600 	andeq	r0, r1, r0, lsl #12
 34c:	f3000400 	vshl.u8	d0, d0, d0
 350:	009f5001 	addseq	r5, pc, r1
 354:	00000000 	andeq	r0, r0, r0
 358:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 35c:	50000001 	andpl	r0, r0, r1
 360:	01000001 	tsteq	r0, r1
 364:	01505000 	cmpeq	r0, r0
 368:	01920000 	orrseq	r0, r2, r0
 36c:	00040000 	andeq	r0, r4, r0
 370:	9f5001f3 	svcls	0x005001f3
	...
 37c:	00000108 	andeq	r0, r0, r8, lsl #2
 380:	00000168 	andeq	r0, r0, r8, ror #2
 384:	68510001 	ldmdavs	r1, {r0}^
 388:	92000001 	andls	r0, r0, #1
 38c:	04000001 	streq	r0, [r0], #-1
 390:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 394:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 398:	00000000 	andeq	r0, r0, r0
 39c:	00019400 	andeq	r9, r1, r0, lsl #8
 3a0:	0001f000 	andeq	pc, r1, r0
 3a4:	50000100 	andpl	r0, r0, r0, lsl #2
 3a8:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 3ac:	00000216 	andeq	r0, r0, r6, lsl r2
 3b0:	01f30004 	mvnseq	r0, r4
 3b4:	00009f50 	andeq	r9, r0, r0, asr pc
 3b8:	00000000 	andeq	r0, r0, r0
 3bc:	01980000 	orrseq	r0, r8, r0
 3c0:	01f00000 	mvnseq	r0, r0
 3c4:	00010000 	andeq	r0, r1, r0
 3c8:	0001f050 	andeq	pc, r1, r0, asr r0	; <UNPREDICTABLE>
 3cc:	00021600 	andeq	r1, r2, r0, lsl #12
 3d0:	f3000400 	vshl.u8	d0, d0, d0
 3d4:	009f5001 	addseq	r5, pc, r1
 3d8:	00000000 	andeq	r0, r0, r0
 3dc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 3e0:	74000002 	strvc	r0, [r0], #-2
 3e4:	01000002 	tsteq	r0, r2
 3e8:	02745000 	rsbseq	r5, r4, #0
 3ec:	029a0000 	addseq	r0, sl, #0
 3f0:	00040000 	andeq	r0, r4, r0
 3f4:	9f5001f3 	svcls	0x005001f3
	...
 400:	0000021c 	andeq	r0, r0, ip, lsl r2
 404:	00000274 	andeq	r0, r0, r4, ror r2
 408:	74500001 	ldrbvc	r0, [r0], #-1
 40c:	9a000002 	bls	41c <MSP_SIZE+0x1c>
 410:	04000002 	streq	r0, [r0], #-2
 414:	5001f300 	andpl	pc, r1, r0, lsl #6
 418:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 41c:	00000000 	andeq	r0, r0, r0
 420:	0000b400 	andeq	fp, r0, r0, lsl #8
 424:	00013800 	andeq	r3, r1, r0, lsl #16
 428:	50000100 	andpl	r0, r0, r0, lsl #2
 42c:	00000138 	andeq	r0, r0, r8, lsr r1
 430:	00000158 	andeq	r0, r0, r8, asr r1
 434:	01f30004 	mvnseq	r0, r4
 438:	00009f50 	andeq	r9, r0, r0, asr pc
 43c:	00000000 	andeq	r0, r0, r0
 440:	00b80000 	adcseq	r0, r8, r0
 444:	00e60000 	rsceq	r0, r6, r0
 448:	00020000 	andeq	r0, r2, r0
 44c:	00009f47 	andeq	r9, r0, r7, asr #30
 450:	00000000 	andeq	r0, r0, r0
 454:	00300000 	eorseq	r0, r0, r0
 458:	003c0000 	eorseq	r0, ip, r0
 45c:	00010000 	andeq	r0, r1, r0
 460:	00003c50 	andeq	r3, r0, r0, asr ip
 464:	00004000 	andeq	r4, r0, r0
 468:	70000400 	andvc	r0, r0, r0, lsl #8
 46c:	409f2000 	addsmi	r2, pc, r0
 470:	4c000000 	stcmi	0, cr0, [r0], {-0}
 474:	04000000 	streq	r0, [r0], #-0
 478:	5001f300 	andpl	pc, r1, r0, lsl #6
 47c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 488:	00001400 	andeq	r1, r0, r0, lsl #8
 48c:	50000100 	andpl	r0, r0, r0, lsl #2
 490:	00000014 	andeq	r0, r0, r4, lsl r0
 494:	0000001a 	andeq	r0, r0, sl, lsl r0
 498:	1a520001 	bne	14804a4 <__RW_SIZE__+0x147ff24>
 49c:	1c000000 	stcne	0, cr0, [r0], {-0}
 4a0:	03000000 	movweq	r0, #0
 4a4:	9f797200 	svcls	0x00797200
 4a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 4ac:	00000032 	andeq	r0, r0, r2, lsr r0
 4b0:	01f30004 	mvnseq	r0, r4
 4b4:	00329f50 	eorseq	r9, r2, r0, asr pc
 4b8:	003c0000 	eorseq	r0, ip, r0
 4bc:	00010000 	andeq	r0, r1, r0
 4c0:	00003c50 	andeq	r3, r0, r0, asr ip
 4c4:	00004400 	andeq	r4, r0, r0, lsl #8
 4c8:	52000100 	andpl	r0, r0, #0, 2
	...
 4d4:	00000018 	andeq	r0, r0, r8, lsl r0
 4d8:	0000002c 	andeq	r0, r0, ip, lsr #32
 4dc:	00500001 	subseq	r0, r0, r1
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	20000000 	andcs	r0, r0, r0
 4e8:	32000000 	andcc	r0, r0, #0
 4ec:	01000000 	mrseq	r0, (UNDEF: 0)
 4f0:	00005200 	andeq	r5, r0, r0, lsl #4
	...
 4fc:	000e0000 	andeq	r0, lr, r0
 500:	00010000 	andeq	r0, r1, r0
 504:	00000e50 	andeq	r0, r0, r0, asr lr
 508:	00003400 	andeq	r3, r0, r0, lsl #8
 50c:	56000100 	strpl	r0, [r0], -r0, lsl #2
 510:	00000034 	andeq	r0, r0, r4, lsr r0
 514:	00000038 	andeq	r0, r0, r8, lsr r0
 518:	01f30004 	mvnseq	r0, r4
 51c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 528:	000e0000 	andeq	r0, lr, r0
 52c:	00010000 	andeq	r0, r1, r0
 530:	00000e51 	andeq	r0, r0, r1, asr lr
 534:	00003400 	andeq	r3, r0, r0, lsl #8
 538:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 53c:	00000034 	andeq	r0, r0, r4, lsr r0
 540:	00000038 	andeq	r0, r0, r8, lsr r0
 544:	01f30004 	mvnseq	r0, r4
 548:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 554:	000e0000 	andeq	r0, lr, r0
 558:	00020000 	andeq	r0, r2, r0
 55c:	000e9f30 	andeq	r9, lr, r0, lsr pc
 560:	00260000 	eoreq	r0, r6, r0
 564:	00010000 	andeq	r0, r1, r0
 568:	00002654 	andeq	r2, r0, r4, asr r6
 56c:	00002900 	andeq	r2, r0, r0, lsl #18
 570:	52000100 	andpl	r0, r0, #0, 2
 574:	00000029 	andeq	r0, r0, r9, lsr #32
 578:	0000002a 	andeq	r0, r0, sl, lsr #32
 57c:	7f740003 	svcvc	0x00740003
 580:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 584:	00003400 	andeq	r3, r0, r0, lsl #8
 588:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 58c:	00000034 	andeq	r0, r0, r4, lsr r0
 590:	00000038 	andeq	r0, r0, r8, lsr r0
 594:	00530001 	subseq	r0, r3, r1
 598:	00000000 	andeq	r0, r0, r0
 59c:	7c000000 	stcvc	0, cr0, [r0], {-0}
 5a0:	82000000 	andhi	r0, r0, #0
 5a4:	01000000 	mrseq	r0, (UNDEF: 0)
 5a8:	00825000 	addeq	r5, r2, r0
 5ac:	00fe0000 	rscseq	r0, lr, r0
 5b0:	00010000 	andeq	r0, r1, r0
 5b4:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 5b8:	00016e00 	andeq	r6, r1, r0, lsl #28
 5bc:	f3000400 	vshl.u8	d0, d0, d0
 5c0:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 5c4:	a6000001 	strge	r0, [r0], -r1
 5c8:	01000001 	tsteq	r0, r1
 5cc:	00005400 	andeq	r5, r0, r0, lsl #8
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	007c0000 	rsbseq	r0, ip, r0
 5d8:	008f0000 	addeq	r0, pc, r0
 5dc:	00010000 	andeq	r0, r1, r0
 5e0:	00008f51 	andeq	r8, r0, r1, asr pc
 5e4:	0001a600 	andeq	sl, r1, r0, lsl #12
 5e8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 5f4:	0000007c 	andeq	r0, r0, ip, ror r0
 5f8:	0000008f 	andeq	r0, r0, pc, lsl #1
 5fc:	8f520001 	svchi	0x00520001
 600:	a6000000 	strge	r0, [r0], -r0
 604:	01000001 	tsteq	r0, r1
 608:	00005600 	andeq	r5, r0, r0, lsl #12
 60c:	00000000 	andeq	r0, r0, r0
 610:	00900000 	addseq	r0, r0, r0
 614:	00fe0000 	rscseq	r0, lr, r0
 618:	00010000 	andeq	r0, r1, r0
 61c:	0000fe54 	andeq	pc, r0, r4, asr lr	; <UNPREDICTABLE>
 620:	00016e00 	andeq	r6, r1, r0, lsl #28
 624:	f3000400 	vshl.u8	d0, d0, d0
 628:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
 62c:	a6000001 	strge	r0, [r0], -r1
 630:	01000001 	tsteq	r0, r1
 634:	00005400 	andeq	r5, r0, r0, lsl #8
 638:	00000000 	andeq	r0, r0, r0
 63c:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 640:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 644:	00010000 	andeq	r0, r1, r0
 648:	0001ac50 	andeq	sl, r1, r0, asr ip
 64c:	0001b800 	andeq	fp, r1, r0, lsl #16
 650:	f3000400 	vshl.u8	d0, d0, d0
 654:	009f5001 	addseq	r5, pc, r1
 658:	00000000 	andeq	r0, r0, r0
 65c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 660:	b5000001 	strlt	r0, [r0, #-1]
 664:	01000001 	tsteq	r0, r1
 668:	01b55100 			; <UNDEFINED> instruction: 0x01b55100
 66c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 670:	00040000 	andeq	r0, r4, r0
 674:	9f5101f3 	svcls	0x005101f3
	...
 680:	000001a8 	andeq	r0, r0, r8, lsr #3
 684:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
 688:	b5520001 	ldrblt	r0, [r2, #-1]
 68c:	b8000001 	stmdalt	r0, {r0}
 690:	04000001 	streq	r0, [r0], #-1
 694:	5201f300 	andpl	pc, r1, #0, 6
 698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 69c:	00000000 	andeq	r0, r0, r0
 6a0:	0001b800 	andeq	fp, r1, r0, lsl #16
 6a4:	0001bc00 	andeq	fp, r1, r0, lsl #24
 6a8:	50000100 	andpl	r0, r0, r0, lsl #2
 6ac:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 6b0:	000001c8 	andeq	r0, r0, r8, asr #3
 6b4:	01f30004 	mvnseq	r0, r4
 6b8:	00009f50 	andeq	r9, r0, r0, asr pc
 6bc:	00000000 	andeq	r0, r0, r0
 6c0:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 6c4:	01c50000 	biceq	r0, r5, r0
 6c8:	00010000 	andeq	r0, r1, r0
 6cc:	0001c551 	andeq	ip, r1, r1, asr r5
 6d0:	0001c800 	andeq	ip, r1, r0, lsl #16
 6d4:	f3000400 	vshl.u8	d0, d0, d0
 6d8:	009f5101 	addseq	r5, pc, r1, lsl #2
 6dc:	00000000 	andeq	r0, r0, r0
 6e0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 6e4:	c5000001 	strgt	r0, [r0, #-1]
 6e8:	01000001 	tsteq	r0, r1
 6ec:	01c55200 	biceq	r5, r5, r0, lsl #4
 6f0:	01c80000 	biceq	r0, r8, r0
 6f4:	00040000 	andeq	r0, r4, r0
 6f8:	9f5201f3 	svcls	0x005201f3
	...
 704:	000001c8 	andeq	r0, r0, r8, asr #3
 708:	000001cc 	andeq	r0, r0, ip, asr #3
 70c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 710:	d8000001 	stmdale	r0, {r0}
 714:	04000001 	streq	r0, [r0], #-1
 718:	5001f300 	andpl	pc, r1, r0, lsl #6
 71c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 720:	00000000 	andeq	r0, r0, r0
 724:	0001c800 	andeq	ip, r1, r0, lsl #16
 728:	0001d500 	andeq	sp, r1, r0, lsl #10
 72c:	51000100 	mrspl	r0, (UNDEF: 16)
 730:	000001d5 	ldrdeq	r0, [r0], -r5
 734:	000001d8 	ldrdeq	r0, [r0], -r8
 738:	01f30004 	mvnseq	r0, r4
 73c:	00009f51 	andeq	r9, r0, r1, asr pc
 740:	00000000 	andeq	r0, r0, r0
 744:	01c80000 	biceq	r0, r8, r0
 748:	01d50000 	bicseq	r0, r5, r0
 74c:	00010000 	andeq	r0, r1, r0
 750:	0001d552 	andeq	sp, r1, r2, asr r5
 754:	0001d800 	andeq	sp, r1, r0, lsl #16
 758:	f3000400 	vshl.u8	d0, d0, d0
 75c:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
 768:	11000000 	mrsne	r0, (UNDEF: 0)
 76c:	01000000 	mrseq	r0, (UNDEF: 0)
 770:	00115000 	andseq	r5, r1, r0
 774:	00480000 	subeq	r0, r8, r0
 778:	00040000 	andeq	r0, r4, r0
 77c:	9f5001f3 	svcls	0x005001f3
	...
 788:	00000080 	andeq	r0, r0, r0, lsl #1
 78c:	00000091 	muleq	r0, r1, r0
 790:	91500001 	cmpls	r0, r1
 794:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 798:	04000000 	streq	r0, [r0], #-0
 79c:	5001f300 	andpl	pc, r1, r0, lsl #6
 7a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 7a4:	00000000 	andeq	r0, r0, r0
 7a8:	00006800 	andeq	r6, r0, r0, lsl #16
 7ac:	00009600 	andeq	r9, r0, r0, lsl #12
 7b0:	50000100 	andpl	r0, r0, r0, lsl #2
 7b4:	00000096 	muleq	r0, r6, r0
 7b8:	0000014c 	andeq	r0, r0, ip, asr #2
 7bc:	01f30004 	mvnseq	r0, r4
 7c0:	00009f50 	andeq	r9, r0, r0, asr pc
 7c4:	00000000 	andeq	r0, r0, r0
 7c8:	00b60000 	adcseq	r0, r6, r0
 7cc:	00bc0000 	adcseq	r0, ip, r0
 7d0:	00020000 	andeq	r0, r2, r0
 7d4:	00bc9f30 	adcseq	r9, ip, r0, lsr pc
 7d8:	00e80000 	rsceq	r0, r8, r0
 7dc:	00010000 	andeq	r0, r1, r0
 7e0:	00000051 	andeq	r0, r0, r1, asr r0
 7e4:	00000000 	andeq	r0, r0, r0
 7e8:	00014c00 	andeq	r4, r1, r0, lsl #24
 7ec:	00015200 	andeq	r5, r1, r0, lsl #4
 7f0:	50000100 	andpl	r0, r0, r0, lsl #2
 7f4:	00000152 	andeq	r0, r0, r2, asr r1
 7f8:	000001ae 	andeq	r0, r0, lr, lsr #3
 7fc:	01f30004 	mvnseq	r0, r4
 800:	00009f50 	andeq	r9, r0, r0, asr pc
 804:	00000000 	andeq	r0, r0, r0
 808:	01f40000 	mvnseq	r0, r0
 80c:	01f80000 	mvnseq	r0, r0
 810:	00010000 	andeq	r0, r1, r0
 814:	0001f850 	andeq	pc, r1, r0, asr r8	; <UNPREDICTABLE>
 818:	00020c00 	andeq	r0, r2, r0, lsl #24
 81c:	f3000400 	vshl.u8	d0, d0, d0
 820:	009f5001 	addseq	r5, pc, r1
 824:	00000000 	andeq	r0, r0, r0
 828:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 82c:	69000002 	stmdbvs	r0, {r1}
 830:	01000002 	tsteq	r0, r2
 834:	02695000 	rsbeq	r5, r9, #0
 838:	02b00000 	adcseq	r0, r0, #0
 83c:	00040000 	andeq	r0, r4, r0
 840:	9f5001f3 	svcls	0x005001f3
	...
 84c:	000002d4 	ldrdeq	r0, [r0], -r4
 850:	00000334 	andeq	r0, r0, r4, lsr r3
 854:	34500001 	ldrbcc	r0, [r0], #-1
 858:	7c000003 	stcvc	0, cr0, [r0], {3}
 85c:	04000003 	streq	r0, [r0], #-3
 860:	5001f300 	andpl	pc, r1, r0, lsl #6
 864:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 868:	00000000 	andeq	r0, r0, r0
 86c:	0002d400 	andeq	sp, r2, r0, lsl #8
 870:	0002e400 	andeq	lr, r2, r0, lsl #8
 874:	51000100 	mrspl	r0, (UNDEF: 16)
 878:	000002e4 	andeq	r0, r0, r4, ror #5
 87c:	0000030c 	andeq	r0, r0, ip, lsl #6
 880:	01f30004 	mvnseq	r0, r4
 884:	030c9f51 	movweq	r9, #53073	; 0xcf51
 888:	03180000 	tsteq	r8, #0
 88c:	00010000 	andeq	r0, r1, r0
 890:	00031851 	andeq	r1, r3, r1, asr r8
 894:	00037c00 	andeq	r7, r3, r0, lsl #24
 898:	f3000400 	vshl.u8	d0, d0, d0
 89c:	009f5101 	addseq	r5, pc, r1, lsl #2
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 8a8:	0c000002 	stceq	0, cr0, [r0], {2}
 8ac:	02000003 	andeq	r0, r0, #3
 8b0:	009f4e00 	addseq	r4, pc, r0, lsl #28
	...
 8bc:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 8c0:	01000000 	mrseq	r0, (UNDEF: 0)
 8c4:	00395000 	eorseq	r5, r9, r0
 8c8:	00b80000 	adcseq	r0, r8, r0
 8cc:	00040000 	andeq	r0, r4, r0
 8d0:	9f5001f3 	svcls	0x005001f3
	...
 8dc:	00000058 	andeq	r0, r0, r8, asr r0
 8e0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 8e4:	93540006 	cmpls	r4, #6
 8e8:	04935504 	ldreq	r5, [r3], #1284	; 0x504
	...
 8f4:	0000005e 	andeq	r0, r0, lr, asr r0
 8f8:	00000061 	andeq	r0, r0, r1, rrx
 8fc:	61500001 	cmpvs	r0, r1
 900:	8a000000 	bhi	908 <__RW_SIZE__+0x388>
 904:	01000000 	mrseq	r0, (UNDEF: 0)
 908:	008a5600 	addeq	r5, sl, r0, lsl #12
 90c:	008e0000 	addeq	r0, lr, r0
 910:	00080000 	andeq	r0, r8, r0
 914:	25340070 	ldrcs	r0, [r4, #-112]!	; 0xffffff90
 918:	9f220076 	svcls	0x00220076
 91c:	0000008e 	andeq	r0, r0, lr, lsl #1
 920:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 924:	00560001 	subseq	r0, r6, r1
 928:	00000000 	andeq	r0, r0, r0
 92c:	8a000000 	bhi	934 <__RW_SIZE__+0x3b4>
 930:	92000000 	andls	r0, r0, #0
 934:	05000000 	streq	r0, [r0, #-0]
 938:	3f007000 	svccc	0x00007000
 93c:	00929f1a 	addseq	r9, r2, sl, lsl pc
 940:	00960000 	addseq	r0, r6, r0
 944:	00010000 	andeq	r0, r1, r0
 948:	00000050 	andeq	r0, r0, r0, asr r0
 94c:	00000000 	andeq	r0, r0, r0
 950:	0000f400 	andeq	pc, r0, r0, lsl #8
 954:	00010400 	andeq	r0, r1, r0, lsl #8
 958:	50000100 	andpl	r0, r0, r0, lsl #2
 95c:	00000104 	andeq	r0, r0, r4, lsl #2
 960:	0000011c 	andeq	r0, r0, ip, lsl r1
 964:	01700003 	cmneq	r0, r3
 968:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 96c:	00012000 	andeq	r2, r1, r0
 970:	50000100 	andpl	r0, r0, r0, lsl #2
 974:	00000124 	andeq	r0, r0, r4, lsr #2
 978:	00000136 	andeq	r0, r0, r6, lsr r1
 97c:	01700003 	cmneq	r0, r3
 980:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 984:	00000000 	andeq	r0, r0, r0
 988:	00010400 	andeq	r0, r1, r0, lsl #8
 98c:	00011c00 	andeq	r1, r1, r0, lsl #24
 990:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 994:	00000124 	andeq	r0, r0, r4, lsr #2
 998:	00000136 	andeq	r0, r0, r6, lsr r1
 99c:	00540001 	subseq	r0, r4, r1
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 9a8:	5a000001 	bpl	9b4 <__RW_SIZE__+0x434>
 9ac:	04000001 	streq	r0, [r0], #-1
 9b0:	7dc09100 	stfvcp	f1, [r0]
 9b4:	00015a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
 9b8:	00016000 	andeq	r6, r1, r0
 9bc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 9c0:	00000160 	andeq	r0, r0, r0, ror #2
 9c4:	00000178 	andeq	r0, r0, r8, ror r1
 9c8:	01740003 	cmneq	r4, r3
 9cc:	0001789f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 9d0:	00017c00 	andeq	r7, r1, r0, lsl #24
 9d4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 9d8:	00000186 	andeq	r0, r0, r6, lsl #3
 9dc:	00000198 	muleq	r0, r8, r1
 9e0:	01740003 	cmneq	r4, r3
 9e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00016000 	andeq	r6, r1, r0
 9f0:	00017800 	andeq	r7, r1, r0, lsl #16
 9f4:	50000100 	andpl	r0, r0, r0, lsl #2
 9f8:	00000186 	andeq	r0, r0, r6, lsl #3
 9fc:	00000198 	muleq	r0, r8, r1
 a00:	00500001 	subseq	r0, r0, r1
 a04:	00000000 	andeq	r0, r0, r0
 a08:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 a0c:	e6000001 	str	r0, [r0], -r1
 a10:	01000001 	tsteq	r0, r1
 a14:	01e65000 	mvneq	r5, r0
 a18:	01ee0000 	mvneq	r0, r0
 a1c:	00040000 	andeq	r0, r4, r0
 a20:	9f5001f3 	svcls	0x005001f3
 a24:	000001ee 	andeq	r0, r0, lr, ror #3
 a28:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 a2c:	f0500001 			; <UNDEFINED> instruction: 0xf0500001
 a30:	0a000001 	beq	a3c <__RW_SIZE__+0x4bc>
 a34:	04000002 	streq	r0, [r0], #-2
 a38:	5001f300 	andpl	pc, r1, r0, lsl #6
 a3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 a40:	00000000 	andeq	r0, r0, r0
 a44:	0001e800 	andeq	lr, r1, r0, lsl #16
 a48:	0001ee00 	andeq	lr, r1, r0, lsl #28
 a4c:	08000300 	stmdaeq	r0, {r8, r9}
 a50:	00009f25 	andeq	r9, r0, r5, lsr #30
 a54:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
   4:	080032e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip, sp}
	...
  10:	000000b8 	strheq	r0, [r0], -r8
  14:	000000c4 	andeq	r0, r0, r4, asr #1
  18:	000000c8 	andeq	r0, r0, r8, asr #1
  1c:	000000cc 	andeq	r0, r0, ip, asr #1
	...
  28:	0000012e 	andeq	r0, r0, lr, lsr #2
  2c:	00000132 	andeq	r0, r0, r2, lsr r1
  30:	00000138 	andeq	r0, r0, r8, lsr r1
  34:	00000140 	andeq	r0, r0, r0, asr #2
  38:	00000144 	andeq	r0, r0, r4, asr #2
  3c:	00000148 	andeq	r0, r0, r8, asr #2
	...
  48:	00000002 	andeq	r0, r0, r2
  4c:	00000028 	andeq	r0, r0, r8, lsr #32
  50:	0000002c 	andeq	r0, r0, ip, lsr #32
  54:	0000002e 	andeq	r0, r0, lr, lsr #32
  58:	00000032 	andeq	r0, r0, r2, lsr r0
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  68:	00000090 	muleq	r0, r0, r0
  6c:	0000011e 	andeq	r0, r0, lr, lsl r1
  70:	0000016e 	andeq	r0, r0, lr, ror #2
  74:	000001a6 	andeq	r0, r0, r6, lsr #3
	...
  80:	000002e0 	andeq	r0, r0, r0, ror #5
  84:	000002e4 	andeq	r0, r0, r4, ror #5
  88:	000002ee 	andeq	r0, r0, lr, ror #5
  8c:	000002f6 	strdeq	r0, [r0], -r6
  90:	000002fa 	strdeq	r0, [r0], -sl
  94:	000002fe 	strdeq	r0, [r0], -lr
	...
  a0:	00000340 	andeq	r0, r0, r0, asr #6
  a4:	00000344 	andeq	r0, r0, r4, asr #6
  a8:	0000034e 	andeq	r0, r0, lr, asr #6
  ac:	00000352 	andeq	r0, r0, r2, asr r3
  b0:	00000356 	andeq	r0, r0, r6, asr r3
  b4:	0000035a 	andeq	r0, r0, sl, asr r3
  b8:	00000360 	andeq	r0, r0, r0, ror #6
  bc:	00000364 	andeq	r0, r0, r4, ror #6
	...
  c8:	000003a8 	andeq	r0, r0, r8, lsr #7
  cc:	000003ac 	andeq	r0, r0, ip, lsr #7
  d0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
  d4:	000003be 			; <UNDEFINED> instruction: 0x000003be
  d8:	000003c2 	andeq	r0, r0, r2, asr #7
  dc:	000003c6 	andeq	r0, r0, r6, asr #7
	...
  e8:	000002d8 	ldrdeq	r0, [r0], -r8
  ec:	000002e4 	andeq	r0, r0, r4, ror #5
  f0:	000002e8 	andeq	r0, r0, r8, ror #5
  f4:	000002ec 	andeq	r0, r0, ip, ror #5
	...
 100:	0000033e 	andeq	r0, r0, lr, lsr r3
 104:	00000342 	andeq	r0, r0, r2, asr #6
 108:	0000034c 	andeq	r0, r0, ip, asr #6
 10c:	00000350 	andeq	r0, r0, r0, asr r3
 110:	00000358 	andeq	r0, r0, r8, asr r3
 114:	0000035c 	andeq	r0, r0, ip, asr r3
 118:	0000035e 	andeq	r0, r0, lr, asr r3
 11c:	00000362 	andeq	r0, r0, r2, ror #6
	...
 128:	000000fa 	strdeq	r0, [r0], -sl
 12c:	00000118 	andeq	r0, r0, r8, lsl r1
 130:	00000124 	andeq	r0, r0, r4, lsr #2
 134:	00000136 	andeq	r0, r0, r6, lsr r1
	...
 140:	0000014e 	andeq	r0, r0, lr, asr #2
 144:	0000017c 	andeq	r0, r0, ip, ror r1
 148:	00000186 	andeq	r0, r0, r6, lsl #3
 14c:	00000198 	muleq	r0, r8, r1
	...
 158:	00000154 	andeq	r0, r0, r4, asr r1
 15c:	00000174 	andeq	r0, r0, r4, ror r1
 160:	00000186 	andeq	r0, r0, r6, lsl #3
 164:	00000198 	muleq	r0, r8, r1
	...
 170:	000001d4 	ldrdeq	r0, [r0], -r4
 174:	000001d8 	ldrdeq	r0, [r0], -r8
 178:	000001e0 	andeq	r0, r0, r0, ror #3
 17c:	000001e6 	andeq	r0, r0, r6, ror #3
 180:	000001e8 	andeq	r0, r0, r8, ror #3
 184:	000001ee 	andeq	r0, r0, lr, ror #3
	...
 190:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 194:	000001f4 	strdeq	r0, [r0], -r4
 198:	000001f6 	strdeq	r0, [r0], -r6
 19c:	000001fc 	strdeq	r0, [r0], -ip
 1a0:	00000202 	andeq	r0, r0, r2, lsl #4
 1a4:	00000206 	andeq	r0, r0, r6, lsl #4
	...
