{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494607860942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494607860943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 17:51:00 2017 " "Processing started: Fri May 12 17:51:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494607860943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494607860943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUdiseno -c CPUdiseno " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUdiseno -c CPUdiseno" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494607860943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1494607861239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../Descargas/EntregaFinal (Prog)/uc.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607861316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607861318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607861319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../Descargas/EntregaFinal (Prog)/cpu.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607861320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v 7 7 " "Found 7 design units, including 7 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861322 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861322 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2_4 " "Found entity 3: dec2_4" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861322 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum " "Found entity 4: sum" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861322 ""} { "Info" "ISGN_ENTITY_NAME" "5 registro " "Found entity 5: registro" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861322 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2 " "Found entity 6: mux2" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861322 ""} { "Info" "ISGN_ENTITY_NAME" "7 registro_jal " "Found entity 7: registro_jal" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607861322 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(15) " "Verilog HDL warning at alu.v(15): extended using \"x\" or \"z\"" {  } { { "../Descargas/EntregaFinal (Prog)/alu.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/alu.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1494607861323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/EntregaFinal (Prog)/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/EntregaFinal (Prog)/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Descargas/EntregaFinal (Prog)/alu.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1494607861324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1494607861324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1494607861388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:camino " "Elaborating entity \"microc\" for hierarchy \"microc:camino\"" {  } { { "../Descargas/EntregaFinal (Prog)/cpu.v" "camino" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/cpu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pe1_modify microc.v(9) " "Verilog HDL or VHDL warning at microc.v(9): object \"Pe1_modify\" assigned a value but never read" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1494607861394 "|cpu|microc:camino"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:camino\|registro:PC " "Elaborating entity \"registro\" for hierarchy \"microc:camino\|registro:PC\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "PC" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_jal microc:camino\|registro_jal:reg_jal " "Elaborating entity \"registro_jal\" for hierarchy \"microc:camino\|registro_jal:reg_jal\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "reg_jal" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:camino\|sum:sumadorJAL " "Elaborating entity \"sum\" for hierarchy \"microc:camino\|sum:sumadorJAL\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "sumadorJAL" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:camino\|mux2:mux_jal " "Elaborating entity \"mux2\" for hierarchy \"microc:camino\|mux2:mux_jal\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "mux_jal" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:camino\|memprog:memory " "Elaborating entity \"memprog\" for hierarchy \"microc:camino\|memprog:memory\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "memory" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861404 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 1023 memprog.v(9) " "Verilog HDL warning at memprog.v(9): number of words (24) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1494607861409 "|cpu|microc:camino|memprog:memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(4) " "Net \"mem.data_a\" at memprog.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494607861424 "|cpu|microc:camino|memprog:memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(4) " "Net \"mem.waddr_a\" at memprog.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494607861424 "|cpu|microc:camino|memprog:memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(4) " "Net \"mem.we_a\" at memprog.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../Descargas/EntregaFinal (Prog)/memprog.v" "" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/memprog.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1494607861424 "|cpu|microc:camino|memprog:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:camino\|regfile:banco " "Elaborating entity \"regfile\" for hierarchy \"microc:camino\|regfile:banco\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "banco" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:camino\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"microc:camino\|alu:alu0\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "alu0" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:camino\|mux2:muxREG " "Elaborating entity \"mux2\" for hierarchy \"microc:camino\|mux2:muxREG\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "muxREG" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_4 microc:camino\|dec2_4:decodificador " "Elaborating entity \"dec2_4\" for hierarchy \"microc:camino\|dec2_4:decodificador\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "decodificador" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_jal microc:camino\|registro_jal:port_sal0 " "Elaborating entity \"registro_jal\" for hierarchy \"microc:camino\|registro_jal:port_sal0\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "port_sal0" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 microc:camino\|mux4_1:EntPort " "Elaborating entity \"mux4_1\" for hierarchy \"microc:camino\|mux4_1:EntPort\"" {  } { { "../Descargas/EntregaFinal (Prog)/microc.v" "EntPort" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/microc.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc0 " "Elaborating entity \"uc\" for hierarchy \"uc:uc0\"" {  } { { "../Descargas/EntregaFinal (Prog)/cpu.v" "uc0" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/cpu.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1494607861451 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:camino\|regfile:banco\|regb " "RAM logic \"microc:camino\|regfile:banco\|regb\" is uninferred due to asynchronous read logic" {  } { { "../Descargas/EntregaFinal (Prog)/componentes.v" "regb" { Text "/home/alumno/Descargas/EntregaFinal (Prog)/componentes.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1494607861626 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1494607861626 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/DisenoProcesador/db/CPUdiseno.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/DisenoProcesador/db/CPUdiseno.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1494607861644 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1494607862236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/DisenoProcesador/output_files/CPUdiseno.map.smsg " "Generated suppressed messages file /home/alumno/DisenoProcesador/output_files/CPUdiseno.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1494607863152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1494607863253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1494607863253 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[3\] " "No output dependent on input pin \"Pe1\[3\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[4\] " "No output dependent on input pin \"Pe1\[4\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[5\] " "No output dependent on input pin \"Pe1\[5\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[6\] " "No output dependent on input pin \"Pe1\[6\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe1\[7\] " "No output dependent on input pin \"Pe1\[7\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[0\] " "No output dependent on input pin \"Pe2\[0\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[1\] " "No output dependent on input pin \"Pe2\[1\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[2\] " "No output dependent on input pin \"Pe2\[2\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[3\] " "No output dependent on input pin \"Pe2\[3\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[4\] " "No output dependent on input pin \"Pe2\[4\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[5\] " "No output dependent on input pin \"Pe2\[5\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[6\] " "No output dependent on input pin \"Pe2\[6\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pe2\[7\] " "No output dependent on input pin \"Pe2\[7\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1494607863312 "|cpu|Pe2[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1494607863312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "590 " "Implemented 590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1494607863313 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1494607863313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "514 " "Implemented 514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1494607863313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1494607863313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494607863327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 17:51:03 2017 " "Processing ended: Fri May 12 17:51:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494607863327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494607863327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494607863327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494607863327 ""}
