# system info Custom_qsys on 2021.12.15.14:57:16
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1639576603
#
#
# Files generated for Custom_qsys on 2021.12.15.14:57:16
files:
filepath,kind,attributes,module,is_top
simulation/Custom_qsys.vhd,VHDL,,Custom_qsys,true
simulation/custom_qsys_rst_controller.vhd,VHDL,,Custom_qsys,false
simulation/custom_qsys_rst_controller_001.vhd,VHDL,,Custom_qsys,false
simulation/submodules/Custom_qsys_jtag_uart_0.vhd,VHDL,,Custom_qsys_jtag_uart_0,false
simulation/submodules/Custom_qsys_nios2_gen2_0.v,VERILOG,,Custom_qsys_nios2_gen2_0,false
simulation/submodules/Custom_qsys_onchip_memory2_0.hex,HEX,,Custom_qsys_onchip_memory2_0,false
simulation/submodules/Custom_qsys_onchip_memory2_0.vhd,VHDL,,Custom_qsys_onchip_memory2_0,false
simulation/submodules/Custom_qsys_pushbuttons.vhd,VHDL,,Custom_qsys_pushbuttons,false
simulation/submodules/Custom_qsys_sdram_controller.vhd,VHDL,,Custom_qsys_sdram_controller,false
simulation/submodules/Custom_qsys_spi_0.vhd,VHDL,,Custom_qsys_spi_0,false
simulation/submodules/Custom_qsys_spi_pio.vhd,VHDL,,Custom_qsys_spi_pio,false
simulation/submodules/Custom_qsys_sys_sdram_pll_0.vhd,VHDL,,Custom_qsys_sys_sdram_pll_0,false
simulation/submodules/Custom_qsys_sysid_qsys_0.v,VERILOG,,Custom_qsys_sysid_qsys_0,false
simulation/submodules/Custom_qsys_vga_subsystem.vhd,VHDL,,Custom_qsys_vga_subsystem,false
simulation/submodules/Custom_qsys_video_pll_0.vhd,VHDL,,Custom_qsys_video_pll_0,false
simulation/submodules/Custom_qsys_mm_interconnect_0.v,VERILOG,,Custom_qsys_mm_interconnect_0,false
simulation/submodules/Custom_qsys_irq_mapper.sv,SYSTEM_VERILOG,,Custom_qsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu.sdc,SDC,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu.v,VERILOG,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/Custom_qsys_nios2_gen2_0_cpu_test_bench.v,VERILOG,,Custom_qsys_nios2_gen2_0_cpu,false
simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem.vhd,VHDL,,Custom_qsys_vga_subsystem_char_buf_subsystem,false
simulation/submodules/Custom_qsys_vga_subsystem_avalon_st_adapter.vhd,VHDL,,Custom_qsys_vga_subsystem_avalon_st_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Custom_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_router,false
simulation/submodules/Custom_qsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_router_001,false
simulation/submodules/Custom_qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_router_002,false
simulation/submodules/Custom_qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_router_003,false
simulation/submodules/Custom_qsys_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_router_004,false
simulation/submodules/Custom_qsys_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_router_006,false
simulation/submodules/Custom_qsys_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_router_009,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/Custom_qsys_mm_interconnect_0_cmd_mux_006.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_mux_006,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_cmd_mux_006,false
simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/Custom_qsys_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/Custom_qsys_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,Custom_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Custom_qsys_mm_interconnect_0_avalon_st_adapter_001.vhd,VHDL,,Custom_qsys_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0.hex,HEX,,Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0.vhd,VHDL,,Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v,VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0,false
simulation/submodules/Custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0,false
simulation/submodules/Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/Custom_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,Custom_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux,false
simulation/submodules/Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Custom_qsys.jtag_uart_0,Custom_qsys_jtag_uart_0
Custom_qsys.nios2_gen2_0,Custom_qsys_nios2_gen2_0
Custom_qsys.nios2_gen2_0.cpu,Custom_qsys_nios2_gen2_0_cpu
Custom_qsys.onchip_memory2_0,Custom_qsys_onchip_memory2_0
Custom_qsys.pushbuttons,Custom_qsys_pushbuttons
Custom_qsys.sdram_controller,Custom_qsys_sdram_controller
Custom_qsys.spi_0,Custom_qsys_spi_0
Custom_qsys.spi_pio,Custom_qsys_spi_pio
Custom_qsys.sram_0,Custom_qsys_sram_0
Custom_qsys.sys_sdram_pll_0,Custom_qsys_sys_sdram_pll_0
Custom_qsys.sys_sdram_pll_0.sys_pll,altera_up_altpll
Custom_qsys.sys_sdram_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Custom_qsys.sysid_qsys_0,Custom_qsys_sysid_qsys_0
Custom_qsys.vga_subsystem,Custom_qsys_vga_subsystem
Custom_qsys.vga_subsystem.char_buf_subsystem,Custom_qsys_vga_subsystem_char_buf_subsystem
Custom_qsys.vga_subsystem.char_buf_subsystem.onchip_memory2_0,Custom_qsys_vga_subsystem_char_buf_subsystem_onchip_memory2_0
Custom_qsys.vga_subsystem.char_buf_subsystem.video_ascii_to_image_0,Custom_qsys_vga_subsystem_char_buf_subsystem_video_ascii_to_image_0
Custom_qsys.vga_subsystem.char_buf_subsystem.video_change_alpha_0,Custom_qsys_vga_subsystem_char_buf_subsystem_video_change_alpha_0
Custom_qsys.vga_subsystem.char_buf_subsystem.video_dma_controller_0,Custom_qsys_vga_subsystem_char_buf_subsystem_video_dma_controller_0
Custom_qsys.vga_subsystem.char_buf_subsystem.video_rgb_resampler_0,Custom_qsys_vga_subsystem_char_buf_subsystem_video_rgb_resampler_0
Custom_qsys.vga_subsystem.char_buf_subsystem.video_scaler_0,Custom_qsys_vga_subsystem_char_buf_subsystem_video_scaler_0
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.video_dma_controller_0_avalon_dma_master_translator,altera_merlin_master_translator
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.video_rgb_resampler_0_avalon_rgb_slave_translator,altera_merlin_slave_translator
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.video_dma_controller_0_avalon_dma_master_agent,altera_merlin_master_agent
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.video_rgb_resampler_0_avalon_rgb_slave_agent,altera_merlin_slave_agent
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.onchip_memory2_0_s2_agent,altera_merlin_slave_agent
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.video_rgb_resampler_0_avalon_rgb_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.onchip_memory2_0_s2_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.router,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.router_001,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.router_002,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.video_dma_controller_0_avalon_dma_master_limiter,altera_merlin_traffic_limiter
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.cmd_demux,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.cmd_mux,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.cmd_mux_001,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.rsp_demux,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.rsp_demux_001,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_demux
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.rsp_mux,Custom_qsys_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.video_rgb_resampler_0_avalon_rgb_slave_cmd_width_adapter,altera_merlin_width_adapter
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.onchip_memory2_0_s2_cmd_width_adapter,altera_merlin_width_adapter
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.video_rgb_resampler_0_avalon_rgb_slave_rsp_width_adapter,altera_merlin_width_adapter
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.onchip_memory2_0_s2_rsp_width_adapter,altera_merlin_width_adapter
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.avalon_st_adapter,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.avalon_st_adapter_001,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.vga_subsystem.char_buf_subsystem.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.vga_subsystem.char_buf_subsystem.rst_controller,altera_reset_controller
Custom_qsys.vga_subsystem.vga_alpha_blender,Custom_qsys_vga_subsystem_vga_alpha_blender
Custom_qsys.vga_subsystem.vga_controller,Custom_qsys_vga_subsystem_vga_controller
Custom_qsys.vga_subsystem.vga_dual_clock_fifo,Custom_qsys_vga_subsystem_vga_dual_clock_fifo
Custom_qsys.vga_subsystem.vga_pixel_dma,Custom_qsys_vga_subsystem_vga_pixel_dma
Custom_qsys.vga_subsystem.vga_pixel_fifo,Custom_qsys_vga_subsystem_vga_pixel_fifo
Custom_qsys.vga_subsystem.vga_pixel_rgb_resampler,Custom_qsys_vga_subsystem_vga_pixel_rgb_resampler
Custom_qsys.vga_subsystem.vga_pixel_scaler,Custom_qsys_vga_subsystem_vga_pixel_scaler
Custom_qsys.vga_subsystem.avalon_st_adapter,Custom_qsys_vga_subsystem_avalon_st_adapter
Custom_qsys.vga_subsystem.avalon_st_adapter.channel_adapter_0,Custom_qsys_vga_subsystem_avalon_st_adapter_channel_adapter_0
Custom_qsys.vga_subsystem.rst_controller,altera_reset_controller
Custom_qsys.vga_subsystem.rst_controller_001,altera_reset_controller
Custom_qsys.video_pll_0,Custom_qsys_video_pll_0
Custom_qsys.video_pll_0.video_pll,altera_up_altpll
Custom_qsys.video_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Custom_qsys.mm_interconnect_0,Custom_qsys_mm_interconnect_0
Custom_qsys.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
Custom_qsys.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
Custom_qsys.mm_interconnect_0.vga_subsystem_pixel_dma_master_translator,altera_merlin_master_translator
Custom_qsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.sram_0_avalon_sram_slave_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.vga_subsystem_rgb_slave_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.sdram_controller_s1_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.spi_pio_s1_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.pushbuttons_s1_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.spi_0_spi_control_port_translator,altera_merlin_slave_translator
Custom_qsys.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
Custom_qsys.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
Custom_qsys.mm_interconnect_0.vga_subsystem_pixel_dma_master_agent,altera_merlin_master_agent
Custom_qsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.sram_0_avalon_sram_slave_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.vga_subsystem_rgb_slave_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.sdram_controller_s1_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.spi_pio_s1_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.pushbuttons_s1_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.spi_0_spi_control_port_agent,altera_merlin_slave_agent
Custom_qsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.sram_0_avalon_sram_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.sram_0_avalon_sram_slave_agent_rdata_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.vga_subsystem_rgb_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.sdram_controller_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.spi_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.pushbuttons_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.spi_0_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
Custom_qsys.mm_interconnect_0.router,Custom_qsys_mm_interconnect_0_router
Custom_qsys.mm_interconnect_0.router_001,Custom_qsys_mm_interconnect_0_router_001
Custom_qsys.mm_interconnect_0.router_002,Custom_qsys_mm_interconnect_0_router_002
Custom_qsys.mm_interconnect_0.router_003,Custom_qsys_mm_interconnect_0_router_003
Custom_qsys.mm_interconnect_0.router_005,Custom_qsys_mm_interconnect_0_router_003
Custom_qsys.mm_interconnect_0.router_007,Custom_qsys_mm_interconnect_0_router_003
Custom_qsys.mm_interconnect_0.router_010,Custom_qsys_mm_interconnect_0_router_003
Custom_qsys.mm_interconnect_0.router_011,Custom_qsys_mm_interconnect_0_router_003
Custom_qsys.mm_interconnect_0.router_012,Custom_qsys_mm_interconnect_0_router_003
Custom_qsys.mm_interconnect_0.router_004,Custom_qsys_mm_interconnect_0_router_004
Custom_qsys.mm_interconnect_0.router_006,Custom_qsys_mm_interconnect_0_router_006
Custom_qsys.mm_interconnect_0.router_008,Custom_qsys_mm_interconnect_0_router_006
Custom_qsys.mm_interconnect_0.router_009,Custom_qsys_mm_interconnect_0_router_009
Custom_qsys.mm_interconnect_0.vga_subsystem_pixel_dma_master_limiter,altera_merlin_traffic_limiter
Custom_qsys.mm_interconnect_0.sram_0_avalon_sram_slave_burst_adapter,altera_merlin_burst_adapter
Custom_qsys.mm_interconnect_0.cmd_demux,Custom_qsys_mm_interconnect_0_cmd_demux
Custom_qsys.mm_interconnect_0.cmd_demux_001,Custom_qsys_mm_interconnect_0_cmd_demux_001
Custom_qsys.mm_interconnect_0.rsp_demux_006,Custom_qsys_mm_interconnect_0_cmd_demux_001
Custom_qsys.mm_interconnect_0.cmd_demux_002,Custom_qsys_mm_interconnect_0_cmd_demux_002
Custom_qsys.mm_interconnect_0.cmd_mux,Custom_qsys_mm_interconnect_0_cmd_mux
Custom_qsys.mm_interconnect_0.cmd_mux_002,Custom_qsys_mm_interconnect_0_cmd_mux
Custom_qsys.mm_interconnect_0.cmd_mux_004,Custom_qsys_mm_interconnect_0_cmd_mux
Custom_qsys.mm_interconnect_0.cmd_mux_007,Custom_qsys_mm_interconnect_0_cmd_mux
Custom_qsys.mm_interconnect_0.cmd_mux_008,Custom_qsys_mm_interconnect_0_cmd_mux
Custom_qsys.mm_interconnect_0.cmd_mux_009,Custom_qsys_mm_interconnect_0_cmd_mux
Custom_qsys.mm_interconnect_0.cmd_mux_001,Custom_qsys_mm_interconnect_0_cmd_mux_001
Custom_qsys.mm_interconnect_0.cmd_mux_003,Custom_qsys_mm_interconnect_0_cmd_mux_003
Custom_qsys.mm_interconnect_0.cmd_mux_005,Custom_qsys_mm_interconnect_0_cmd_mux_003
Custom_qsys.mm_interconnect_0.cmd_mux_006,Custom_qsys_mm_interconnect_0_cmd_mux_006
Custom_qsys.mm_interconnect_0.rsp_demux,Custom_qsys_mm_interconnect_0_rsp_demux
Custom_qsys.mm_interconnect_0.rsp_demux_002,Custom_qsys_mm_interconnect_0_rsp_demux
Custom_qsys.mm_interconnect_0.rsp_demux_004,Custom_qsys_mm_interconnect_0_rsp_demux
Custom_qsys.mm_interconnect_0.rsp_demux_007,Custom_qsys_mm_interconnect_0_rsp_demux
Custom_qsys.mm_interconnect_0.rsp_demux_008,Custom_qsys_mm_interconnect_0_rsp_demux
Custom_qsys.mm_interconnect_0.rsp_demux_009,Custom_qsys_mm_interconnect_0_rsp_demux
Custom_qsys.mm_interconnect_0.rsp_demux_001,Custom_qsys_mm_interconnect_0_rsp_demux_001
Custom_qsys.mm_interconnect_0.rsp_demux_003,Custom_qsys_mm_interconnect_0_rsp_demux_003
Custom_qsys.mm_interconnect_0.rsp_demux_005,Custom_qsys_mm_interconnect_0_rsp_demux_003
Custom_qsys.mm_interconnect_0.rsp_mux,Custom_qsys_mm_interconnect_0_rsp_mux
Custom_qsys.mm_interconnect_0.rsp_mux_001,Custom_qsys_mm_interconnect_0_rsp_mux_001
Custom_qsys.mm_interconnect_0.rsp_mux_002,Custom_qsys_mm_interconnect_0_rsp_mux_002
Custom_qsys.mm_interconnect_0.nios2_gen2_0_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter,altera_merlin_width_adapter
Custom_qsys.mm_interconnect_0.vga_subsystem_pixel_dma_master_to_sdram_controller_s1_cmd_width_adapter,altera_merlin_width_adapter
Custom_qsys.mm_interconnect_0.sram_0_avalon_sram_slave_to_nios2_gen2_0_data_master_rsp_width_adapter,altera_merlin_width_adapter
Custom_qsys.mm_interconnect_0.sdram_controller_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter,altera_merlin_width_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_002,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_003,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_004,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_005,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_006,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_007,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_008,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_009,Custom_qsys_mm_interconnect_0_avalon_st_adapter
Custom_qsys.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Custom_qsys.mm_interconnect_0.avalon_st_adapter_001,Custom_qsys_mm_interconnect_0_avalon_st_adapter_001
Custom_qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Custom_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
Custom_qsys.irq_mapper,Custom_qsys_irq_mapper
Custom_qsys.rst_controller,altera_reset_controller
Custom_qsys.rst_controller_001,altera_reset_controller
Custom_qsys.rst_controller,altera_reset_controller
Custom_qsys.rst_controller_001,altera_reset_controller
