OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 97956 97740
[INFO GPL-0006] NumInstances: 16425
[INFO GPL-0007] NumPlaceInstances: 15183
[INFO GPL-0008] NumFixedInstances: 1242
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 15221
[INFO GPL-0011] NumPins: 59532
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 100000 100000
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 97956 97740
[INFO GPL-0016] CoreArea: 9166504320
[INFO GPL-0017] NonPlaceInstsArea: 36216720
[INFO GPL-0018] PlaceInstsArea: 3568119660
[INFO GPL-0019] Util(%): 39.08
[INFO GPL-0020] StdInstsArea: 3568119660
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00021396 HPWL: 61030042
[InitialPlace]  Iter: 2 CG residual: 0.00000401 HPWL: 21648052
[InitialPlace]  Iter: 3 CG residual: 0.00000062 HPWL: 21579979
[InitialPlace]  Iter: 4 CG residual: 0.00001059 HPWL: 21589127
[InitialPlace]  Iter: 5 CG residual: 0.00000197 HPWL: 21598660
[INFO GPL-0031] FillerInit: NumGCells: 23240
[INFO GPL-0032] FillerInit: NumGNets: 15221
[INFO GPL-0033] FillerInit: NumGPins: 59532
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 235007
[INFO GPL-0025] IdealBinArea: 391678
[INFO GPL-0026] IdealBinCnt: 23403
[INFO GPL-0027] TotalBinArea: 9166504320
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 750 747
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.992789 HPWL: 5089561
[NesterovSolve] Iter: 10 overflow: 0.987137 HPWL: 7727290
[NesterovSolve] Iter: 20 overflow: 0.986605 HPWL: 8708452
[NesterovSolve] Iter: 30 overflow: 0.986557 HPWL: 9029583
[NesterovSolve] Iter: 40 overflow: 0.986625 HPWL: 9017464
[NesterovSolve] Iter: 50 overflow: 0.986357 HPWL: 8930418
[NesterovSolve] Iter: 60 overflow: 0.986353 HPWL: 8916134
[NesterovSolve] Iter: 70 overflow: 0.986582 HPWL: 8977703
[NesterovSolve] Iter: 80 overflow: 0.986113 HPWL: 9049610
[NesterovSolve] Iter: 90 overflow: 0.986457 HPWL: 9092392
[NesterovSolve] Iter: 100 overflow: 0.986169 HPWL: 9116792
[NesterovSolve] Iter: 110 overflow: 0.986582 HPWL: 9153625
[NesterovSolve] Iter: 120 overflow: 0.986257 HPWL: 9204864
[NesterovSolve] Iter: 130 overflow: 0.986338 HPWL: 9264355
[NesterovSolve] Iter: 140 overflow: 0.986282 HPWL: 9322319
[NesterovSolve] Iter: 150 overflow: 0.986148 HPWL: 9414104
[NesterovSolve] Iter: 160 overflow: 0.985797 HPWL: 9554076
[NesterovSolve] Iter: 170 overflow: 0.985179 HPWL: 9769942
[NesterovSolve] Iter: 180 overflow: 0.984567 HPWL: 10111568
[NesterovSolve] Iter: 190 overflow: 0.983229 HPWL: 10547135
[NesterovSolve] Iter: 200 overflow: 0.98171 HPWL: 11034866
[NesterovSolve] Iter: 210 overflow: 0.979148 HPWL: 11639918
[NesterovSolve] Iter: 220 overflow: 0.976112 HPWL: 12483088
[NesterovSolve] Iter: 230 overflow: 0.971011 HPWL: 13621813
[NesterovSolve] Iter: 240 overflow: 0.963011 HPWL: 15172991
[NesterovSolve] Iter: 250 overflow: 0.951052 HPWL: 17213846
[NesterovSolve] Iter: 260 overflow: 0.936392 HPWL: 19564689
[NesterovSolve] Iter: 270 overflow: 0.921149 HPWL: 21967393
[NesterovSolve] Iter: 280 overflow: 0.9025 HPWL: 24798284
[NesterovSolve] Iter: 290 overflow: 0.879838 HPWL: 28551982
[NesterovSolve] Iter: 300 overflow: 0.855764 HPWL: 31478205
[NesterovSolve] Iter: 310 overflow: 0.825569 HPWL: 35055071
[NesterovSolve] Iter: 320 overflow: 0.793588 HPWL: 39030792
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 1999 nets.
[NesterovSolve] Iter: 330 overflow: 0.816086 HPWL: 39415960
[NesterovSolve] Iter: 340 overflow: 0.741992 HPWL: 42116564
[NesterovSolve] Iter: 350 overflow: 0.700223 HPWL: 44817520
[NesterovSolve] Iter: 360 overflow: 0.658941 HPWL: 46145186
[INFO GPL-0100] worst slack -6.94e-18
[INFO GPL-0103] Weighted 1999 nets.
[NesterovSolve] Iter: 370 overflow: 0.608372 HPWL: 47455913
[NesterovSolve] Snapshot saved at iter = 371
[NesterovSolve] Iter: 380 overflow: 0.550451 HPWL: 48117940
[NesterovSolve] Iter: 390 overflow: 0.480413 HPWL: 47896272
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 1999 nets.
[NesterovSolve] Iter: 400 overflow: 0.408973 HPWL: 47147034
[NesterovSolve] Iter: 410 overflow: 0.354539 HPWL: 46797746
[NesterovSolve] Iter: 420 overflow: 0.309759 HPWL: 46509652
[INFO GPL-0100] worst slack -2.75e-12
[INFO GPL-0103] Weighted 1999 nets.
[NesterovSolve] Iter: 430 overflow: 0.269274 HPWL: 46354319
[NesterovSolve] Iter: 440 overflow: 0.237154 HPWL: 46168170
[NesterovSolve] Iter: 450 overflow: 0.208069 HPWL: 46040206
[INFO GPL-0100] worst slack -2.08e-17
[INFO GPL-0103] Weighted 1998 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 185 185
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 34225
[INFO GPL-0063] TotalRouteOverflowH2: 23.20000183582306
[INFO GPL-0064] TotalRouteOverflowV2: 1.4909093379974365
[INFO GPL-0065] OverflowTileCnt2: 118
[INFO GPL-0066] 0.5%RC: 1.0467741972496432
[INFO GPL-0067] 1.0%RC: 1.0233870986248217
[INFO GPL-0068] 2.0%RC: 1.0116994462107025
[INFO GPL-0069] 5.0%RC: 1.0046811948821273
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0350807
[NesterovSolve] Iter: 460 overflow: 0.181331 HPWL: 46006953
[NesterovSolve] Iter: 470 overflow: 0.158694 HPWL: 46011718
[INFO GPL-0100] worst slack -2.22e-16
[INFO GPL-0103] Weighted 1999 nets.
[NesterovSolve] Iter: 480 overflow: 0.13751 HPWL: 46008732
[NesterovSolve] Iter: 490 overflow: 0.118958 HPWL: 46093857
[NesterovSolve] Iter: 500 overflow: 0.103025 HPWL: 46177416
[NesterovSolve] Finished with Overflow: 0.098725

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -533168.38

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -2917.91

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -2917.91

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23320_/CLK ^
  60.41
_23320_/CLK ^
  28.01      0.00      32.40


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23328_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  1.37    0.43  100.43 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.71   11.01  111.45 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 22.77    0.65  112.10 v _23328_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23328_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.61   48.61   library removal time
                                 48.61   data required time
-----------------------------------------------------------------------------
                                 48.61   data required time
                               -112.10   data arrival time
-----------------------------------------------------------------------------
                                 63.48   slack (MET)


Startpoint: _22816_ (negative level-sensitive latch clocked by clk)
Endpoint: _14862_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22816_/CLK (DLLx1_ASAP7_75t_R)
                 10.60   25.56  525.56 ^ _22816_/Q (DLLx1_ASAP7_75t_R)
     1    0.53                           cg_we_global.en_latch (net)
                 10.60    0.00  525.56 ^ _14862_/B (AND2x2_ASAP7_75t_R)
                                525.56   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14862_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.56   data arrival time
-----------------------------------------------------------------------------
                                 25.56   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22816_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
    18   16.33                           we_a_i (net)
                  6.80    2.15  102.15 v _14855_/B (OR2x2_ASAP7_75t_R)
                  8.18   21.17  123.32 v _14855_/Y (OR2x2_ASAP7_75t_R)
     1    0.58                           _00000_ (net)
                  8.18    0.00  123.32 v _22816_/D (DLLx1_ASAP7_75t_R)
                                123.32   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22816_/CLK (DLLx1_ASAP7_75t_R)
                          0.27    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                               -123.32   data arrival time
-----------------------------------------------------------------------------
                                123.05   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23326_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  1.37    0.43  100.43 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.71   11.01  111.45 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 23.04    1.53  112.97 v _23326_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.97   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23326_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.57 1031.56   library recovery time
                               1031.56   data required time
-----------------------------------------------------------------------------
                               1031.56   data required time
                               -112.97   data arrival time
-----------------------------------------------------------------------------
                                918.59   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14852_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                         67.47  567.47   time given to startpoint
                 34.80    0.00  567.47 ^ _22806_/D (DLLx1_ASAP7_75t_R)
                233.57  123.18  690.65 ^ _22806_/Q (DLLx1_ASAP7_75t_R)
    33   24.81                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                233.98    5.68  696.32 ^ _14852_/B (AND3x1_ASAP7_75t_R)
                                696.32   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14852_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -696.32   data arrival time
-----------------------------------------------------------------------------
                                303.68   slack (MET)


Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
    11   17.65                           raddr_a_i[1] (net)
                 17.26    5.45  105.45 ^ _07258_/A (AND3x1_ASAP7_75t_R)
               4803.12 1873.31 1978.76 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  505.42                           _07140_ (net)
               4803.24   14.70 1993.45 ^ _07314_/C (AND3x1_ASAP7_75t_R)
               2392.08 1208.92 3202.38 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  251.19                           _07196_ (net)
               2436.89  184.81 3387.18 ^ _12651_/A2 (AO22x1_ASAP7_75t_R)
                 64.66  240.93 3628.11 ^ _12651_/Y (AO22x1_ASAP7_75t_R)
     1    0.63                           _05859_ (net)
                 64.66    0.01 3628.12 ^ _12654_/B (OR4x1_ASAP7_75t_R)
                 12.95   27.50 3655.62 ^ _12654_/Y (OR4x1_ASAP7_75t_R)
     1    0.95                           _05862_ (net)
                 12.95    0.06 3655.67 ^ _12655_/D (OR4x1_ASAP7_75t_R)
                 10.17   17.13 3672.81 ^ _12655_/Y (OR4x1_ASAP7_75t_R)
     1    0.63                           _05863_ (net)
                 10.17    0.01 3672.82 ^ _12666_/A1 (OA21x2_ASAP7_75t_R)
                 15.80   22.37 3695.19 ^ _12666_/Y (OA21x2_ASAP7_75t_R)
     1    1.36                           _05874_ (net)
                 15.81    0.14 3695.34 ^ _12667_/B (AO21x1_ASAP7_75t_R)
                 50.09   33.28 3728.61 ^ _12667_/Y (AO21x1_ASAP7_75t_R)
     1    4.83                           _05875_ (net)
                 50.38    2.15 3730.77 ^ _12668_/C (AO221x1_ASAP7_75t_R)
                 47.26   45.02 3775.78 ^ _12668_/Y (AO221x1_ASAP7_75t_R)
     1    4.30                           _05876_ (net)
                 47.45    1.69 3777.48 ^ _12910_/A (OR4x1_ASAP7_75t_R)
                 46.28   38.43 3815.90 ^ _12910_/Y (OR4x1_ASAP7_75t_R)
     1    4.64                           rdata_a_o[2] (net)
                 46.55    2.01 3817.91 ^ rdata_a_o[2] (out)
                               3817.91   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3817.91   data arrival time
-----------------------------------------------------------------------------
                               -2917.91   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23326_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.51                           rst_ni (net)
                  1.37    0.43  100.43 ^ _14941_/A (CKINVDCx5p33_ASAP7_75t_R)
                 22.71   11.01  111.45 v _14941_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   14.73                           _00545_ (net)
                 23.04    1.53  112.97 v _23326_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                112.97   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23326_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.57 1031.56   library recovery time
                               1031.56   data required time
-----------------------------------------------------------------------------
                               1031.56   data required time
                               -112.97   data arrival time
-----------------------------------------------------------------------------
                                918.59   slack (MET)


Startpoint: _22806_ (negative level-sensitive latch clocked by clk)
Endpoint: _14852_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                         67.47  567.47   time given to startpoint
                 34.80    0.00  567.47 ^ _22806_/D (DLLx1_ASAP7_75t_R)
                233.57  123.18  690.65 ^ _22806_/Q (DLLx1_ASAP7_75t_R)
    33   24.81                           gen_sub_units_scm[9].sub_unit_i.cg_we_global.en_latch (net)
                233.98    5.68  696.32 ^ _14852_/B (AND3x1_ASAP7_75t_R)
                                696.32   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14852_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -696.32   data arrival time
-----------------------------------------------------------------------------
                                303.68   slack (MET)


Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
    11   17.65                           raddr_a_i[1] (net)
                 17.26    5.45  105.45 ^ _07258_/A (AND3x1_ASAP7_75t_R)
               4803.12 1873.31 1978.76 ^ _07258_/Y (AND3x1_ASAP7_75t_R)
   620  505.42                           _07140_ (net)
               4803.24   14.70 1993.45 ^ _07314_/C (AND3x1_ASAP7_75t_R)
               2392.08 1208.92 3202.38 ^ _07314_/Y (AND3x1_ASAP7_75t_R)
   256  251.19                           _07196_ (net)
               2436.89  184.81 3387.18 ^ _12651_/A2 (AO22x1_ASAP7_75t_R)
                 64.66  240.93 3628.11 ^ _12651_/Y (AO22x1_ASAP7_75t_R)
     1    0.63                           _05859_ (net)
                 64.66    0.01 3628.12 ^ _12654_/B (OR4x1_ASAP7_75t_R)
                 12.95   27.50 3655.62 ^ _12654_/Y (OR4x1_ASAP7_75t_R)
     1    0.95                           _05862_ (net)
                 12.95    0.06 3655.67 ^ _12655_/D (OR4x1_ASAP7_75t_R)
                 10.17   17.13 3672.81 ^ _12655_/Y (OR4x1_ASAP7_75t_R)
     1    0.63                           _05863_ (net)
                 10.17    0.01 3672.82 ^ _12666_/A1 (OA21x2_ASAP7_75t_R)
                 15.80   22.37 3695.19 ^ _12666_/Y (OA21x2_ASAP7_75t_R)
     1    1.36                           _05874_ (net)
                 15.81    0.14 3695.34 ^ _12667_/B (AO21x1_ASAP7_75t_R)
                 50.09   33.28 3728.61 ^ _12667_/Y (AO21x1_ASAP7_75t_R)
     1    4.83                           _05875_ (net)
                 50.38    2.15 3730.77 ^ _12668_/C (AO221x1_ASAP7_75t_R)
                 47.26   45.02 3775.78 ^ _12668_/Y (AO221x1_ASAP7_75t_R)
     1    4.30                           _05876_ (net)
                 47.45    1.69 3777.48 ^ _12910_/A (OR4x1_ASAP7_75t_R)
                 46.28   38.43 3815.90 ^ _12910_/Y (OR4x1_ASAP7_75t_R)
     1    4.64                           rdata_a_o[2] (net)
                 46.55    2.01 3817.91 ^ rdata_a_o[2] (out)
                               3817.91   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -3817.91   data arrival time
-----------------------------------------------------------------------------
                               -2917.91   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.06e-03   1.17e-04   1.25e-06   5.18e-03  61.1%
Combinational          7.61e-04   2.53e-03   7.26e-07   3.30e-03  38.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.82e-03   2.65e-03   1.98e-06   8.48e-03 100.0%
                          68.7%      31.3%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 2719 u^2 30% utilization.

Elapsed time: 1:59.49[h:]min:sec. CPU time: user 119.33 sys 0.15 (100%). Peak memory: 435956KB.
