JDF B
// Created by Version 2.0 
PROJECT zadanie0
DESIGN zadanie0 Normal
DEVKIT M4A5-64/32-10JC
ENTRY Pure VHDL
MODULE top_module.vhd
MODSTYLE base Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE base
