{
  "Top": "conv2d",
  "RtlTop": "conv2d",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "stream_kernel": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXI_T",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    },
    "stream_input": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXI_T",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    },
    "stream_output": {
      "index": "2",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXI_T",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    },
    "input_row": {
      "index": "3",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["input_row"]
      }
    },
    "input_col": {
      "index": "4",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["input_col"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv2d",
    "Version": "1.0",
    "DisplayName": "Conv2d",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src_code_v3\/conv2d.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv2d_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/conv2d_fadd_32ns_bkb.vhd",
      "impl\/vhdl\/conv2d_fmul_32ns_cud.vhd",
      "impl\/vhdl\/conv2d_input.vhd",
      "impl\/vhdl\/conv2d_kernel.vhd",
      "impl\/vhdl\/conv2d_output.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/conv2d.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv2d_AXILiteS_s_axi.v",
      "impl\/verilog\/conv2d_fadd_32ns_bkb.v",
      "impl\/verilog\/conv2d_fmul_32ns_cud.v",
      "impl\/verilog\/conv2d_input.v",
      "impl\/verilog\/conv2d_kernel.v",
      "impl\/verilog\/conv2d_output.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/conv2d.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv2d_v1_0\/data\/conv2d.mdd",
      "impl\/misc\/drivers\/conv2d_v1_0\/data\/conv2d.tcl",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d.c",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d.h",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_hw.h",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_linux.c",
      "impl\/misc\/drivers\/conv2d_v1_0\/src\/xconv2d_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv2d_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/conv2d_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/vincent\/Desktop\/cnn-on-pynq-z2\/hls_single_frame_cnn\/solution1\/.autopilot\/db\/conv2d.design.xml",
    "DebugDir": "\/home\/vincent\/Desktop\/cnn-on-pynq-z2\/hls_single_frame_cnn\/solution1\/.debug",
    "ProtoInst": ["\/home\/vincent\/Desktop\/cnn-on-pynq-z2\/hls_single_frame_cnn\/solution1\/.debug\/conv2d.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "conv2d_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv2d_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "conv2d_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv2d_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS stream_kernel stream_input stream_output",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x10",
          "name": "input_row",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_row",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_row",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of input_row"
            }]
        },
        {
          "offset": "0x18",
          "name": "input_col",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_col",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_col",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of input_col"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "stream_input": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream_input",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "stream_kernel": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream_kernel",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "stream_output": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "stream_output",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "stream_kernel_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_kernel_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_kernel_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_kernel_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "stream_input_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_input_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_input_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_input_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "stream_output_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "stream_output_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_output_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_output_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv2d"},
    "Info": {"conv2d": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"conv2d": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.024"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "3",
            "LatencyMin": "9",
            "LatencyMax": "15",
            "Latency": "9 ~ 15",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "5",
            "PipelineDepth": "3 ~ 5",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "3",
                "Latency": "1 ~ 3",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "116",
                "Loops": [{
                    "Name": "Loop 3.1.1",
                    "TripCount": "3",
                    "Latency": "114",
                    "PipelineII": "",
                    "PipelineDepth": "38",
                    "Loops": [{
                        "Name": "Loop 3.1.1.1",
                        "TripCount": "3",
                        "Latency": "36",
                        "PipelineII": "",
                        "PipelineDepth": "12"
                      }]
                  }]
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 4.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "16",
          "DSP48E": "5",
          "FF": "1318",
          "LUT": "1998",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv2d",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-09-17 14:25:54 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
