// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "03/12/2025 11:54:51"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab2 (
	MemToR,
	GReset,
	RAM_Clock,
	PCValue,
	GClock,
	rd1,
	rd2,
	BranchOut,
	ZeroOut,
	MemWriteOut,
	MemReadOut,
	RegWriteOut,
	input_PC_BTA,
	InstructionOut,
	MuxOut,
	ValueSelect,
	next_pc4,
	operation,
	RAM_output,
	rr1,
	rr2);
output 	MemToR;
input 	GReset;
input 	RAM_Clock;
output 	[7:0] PCValue;
input 	GClock;
output 	[7:0] rd1;
output 	[7:0] rd2;
output 	BranchOut;
output 	ZeroOut;
output 	MemWriteOut;
output 	MemReadOut;
output 	RegWriteOut;
output 	[31:0] input_PC_BTA;
output 	[31:0] InstructionOut;
output 	[7:0] MuxOut;
input 	[2:0] ValueSelect;
output 	[7:0] next_pc4;
output 	[2:0] operation;
output 	[7:0] RAM_output;
output 	[4:0] rr1;
output 	[4:0] rr2;

// Design Ports Information
// MemToR	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCValue[7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCValue[6]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCValue[5]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCValue[4]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCValue[3]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCValue[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCValue[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCValue[0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[7]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[6]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[4]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[2]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[1]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[7]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[5]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[3]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchOut	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ZeroOut	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWriteOut	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemReadOut	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWriteOut	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[31]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[30]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[29]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[28]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[27]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[26]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[25]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[24]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[23]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[22]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[21]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[20]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[19]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[17]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[16]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[15]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[12]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[11]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[10]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[8]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[7]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[4]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[2]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[1]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// input_PC_BTA[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[31]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[30]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[29]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[28]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[27]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[26]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[25]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[24]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[23]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[22]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[21]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[20]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[19]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[18]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[17]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[16]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[15]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[14]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[11]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[10]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[8]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[7]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[6]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[5]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[4]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[3]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[2]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[0]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[7]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[6]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[4]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[1]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next_pc4[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next_pc4[6]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next_pc4[5]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next_pc4[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next_pc4[3]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next_pc4[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next_pc4[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// next_pc4[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operation[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operation[1]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operation[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_output[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_output[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_output[5]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_output[4]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_output[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_output[2]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_output[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_output[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[4]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[1]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr1[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[4]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rr2[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GReset	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[1]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_Clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GClock	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MemToR~output_o ;
wire \PCValue[7]~output_o ;
wire \PCValue[6]~output_o ;
wire \PCValue[5]~output_o ;
wire \PCValue[4]~output_o ;
wire \PCValue[3]~output_o ;
wire \PCValue[2]~output_o ;
wire \PCValue[1]~output_o ;
wire \PCValue[0]~output_o ;
wire \rd1[7]~output_o ;
wire \rd1[6]~output_o ;
wire \rd1[5]~output_o ;
wire \rd1[4]~output_o ;
wire \rd1[3]~output_o ;
wire \rd1[2]~output_o ;
wire \rd1[1]~output_o ;
wire \rd1[0]~output_o ;
wire \rd2[7]~output_o ;
wire \rd2[6]~output_o ;
wire \rd2[5]~output_o ;
wire \rd2[4]~output_o ;
wire \rd2[3]~output_o ;
wire \rd2[2]~output_o ;
wire \rd2[1]~output_o ;
wire \rd2[0]~output_o ;
wire \BranchOut~output_o ;
wire \ZeroOut~output_o ;
wire \MemWriteOut~output_o ;
wire \MemReadOut~output_o ;
wire \RegWriteOut~output_o ;
wire \input_PC_BTA[31]~output_o ;
wire \input_PC_BTA[30]~output_o ;
wire \input_PC_BTA[29]~output_o ;
wire \input_PC_BTA[28]~output_o ;
wire \input_PC_BTA[27]~output_o ;
wire \input_PC_BTA[26]~output_o ;
wire \input_PC_BTA[25]~output_o ;
wire \input_PC_BTA[24]~output_o ;
wire \input_PC_BTA[23]~output_o ;
wire \input_PC_BTA[22]~output_o ;
wire \input_PC_BTA[21]~output_o ;
wire \input_PC_BTA[20]~output_o ;
wire \input_PC_BTA[19]~output_o ;
wire \input_PC_BTA[18]~output_o ;
wire \input_PC_BTA[17]~output_o ;
wire \input_PC_BTA[16]~output_o ;
wire \input_PC_BTA[15]~output_o ;
wire \input_PC_BTA[14]~output_o ;
wire \input_PC_BTA[13]~output_o ;
wire \input_PC_BTA[12]~output_o ;
wire \input_PC_BTA[11]~output_o ;
wire \input_PC_BTA[10]~output_o ;
wire \input_PC_BTA[9]~output_o ;
wire \input_PC_BTA[8]~output_o ;
wire \input_PC_BTA[7]~output_o ;
wire \input_PC_BTA[6]~output_o ;
wire \input_PC_BTA[5]~output_o ;
wire \input_PC_BTA[4]~output_o ;
wire \input_PC_BTA[3]~output_o ;
wire \input_PC_BTA[2]~output_o ;
wire \input_PC_BTA[1]~output_o ;
wire \input_PC_BTA[0]~output_o ;
wire \InstructionOut[31]~output_o ;
wire \InstructionOut[30]~output_o ;
wire \InstructionOut[29]~output_o ;
wire \InstructionOut[28]~output_o ;
wire \InstructionOut[27]~output_o ;
wire \InstructionOut[26]~output_o ;
wire \InstructionOut[25]~output_o ;
wire \InstructionOut[24]~output_o ;
wire \InstructionOut[23]~output_o ;
wire \InstructionOut[22]~output_o ;
wire \InstructionOut[21]~output_o ;
wire \InstructionOut[20]~output_o ;
wire \InstructionOut[19]~output_o ;
wire \InstructionOut[18]~output_o ;
wire \InstructionOut[17]~output_o ;
wire \InstructionOut[16]~output_o ;
wire \InstructionOut[15]~output_o ;
wire \InstructionOut[14]~output_o ;
wire \InstructionOut[13]~output_o ;
wire \InstructionOut[12]~output_o ;
wire \InstructionOut[11]~output_o ;
wire \InstructionOut[10]~output_o ;
wire \InstructionOut[9]~output_o ;
wire \InstructionOut[8]~output_o ;
wire \InstructionOut[7]~output_o ;
wire \InstructionOut[6]~output_o ;
wire \InstructionOut[5]~output_o ;
wire \InstructionOut[4]~output_o ;
wire \InstructionOut[3]~output_o ;
wire \InstructionOut[2]~output_o ;
wire \InstructionOut[1]~output_o ;
wire \InstructionOut[0]~output_o ;
wire \MuxOut[7]~output_o ;
wire \MuxOut[6]~output_o ;
wire \MuxOut[5]~output_o ;
wire \MuxOut[4]~output_o ;
wire \MuxOut[3]~output_o ;
wire \MuxOut[2]~output_o ;
wire \MuxOut[1]~output_o ;
wire \MuxOut[0]~output_o ;
wire \next_pc4[7]~output_o ;
wire \next_pc4[6]~output_o ;
wire \next_pc4[5]~output_o ;
wire \next_pc4[4]~output_o ;
wire \next_pc4[3]~output_o ;
wire \next_pc4[2]~output_o ;
wire \next_pc4[1]~output_o ;
wire \next_pc4[0]~output_o ;
wire \operation[2]~output_o ;
wire \operation[1]~output_o ;
wire \operation[0]~output_o ;
wire \RAM_output[7]~output_o ;
wire \RAM_output[6]~output_o ;
wire \RAM_output[5]~output_o ;
wire \RAM_output[4]~output_o ;
wire \RAM_output[3]~output_o ;
wire \RAM_output[2]~output_o ;
wire \RAM_output[1]~output_o ;
wire \RAM_output[0]~output_o ;
wire \rr1[4]~output_o ;
wire \rr1[3]~output_o ;
wire \rr1[2]~output_o ;
wire \rr1[1]~output_o ;
wire \rr1[0]~output_o ;
wire \rr2[4]~output_o ;
wire \rr2[3]~output_o ;
wire \rr2[2]~output_o ;
wire \rr2[1]~output_o ;
wire \rr2[0]~output_o ;
wire \RAM_Clock~input_o ;
wire \~GND~combout ;
wire \GClock~input_o ;
wire \GClock~inputclkctrl_outclk ;
wire \RAM_Clock~inputclkctrl_outclk ;
wire \inst33|o_data[5]~6_combout ;
wire \inst6|arithmetic_unit|cn~2_combout ;
wire \inst6|arithmetic_unit|cn~0_combout ;
wire \inst33|o_data[7]~0_combout ;
wire \inst9|Equal4~0_combout ;
wire \inst9|Equal4~1_combout ;
wire \inst27|inst5~combout ;
wire \inst9|Equal6~0_combout ;
wire \inst19|arithmetic_sel~0_combout ;
wire \inst9|Equal1~0_combout ;
wire \inst9|ALUop~0_combout ;
wire \inst19|arithmetic_unit|sum[31]~12_combout ;
wire \inst9|Equal2~0_combout ;
wire \inst10|gen_mux:1:mux_inst|y~0_combout ;
wire \inst9|RegWrite~combout ;
wire \inst10|gen_mux:0:mux_inst|y~0_combout ;
wire \inst10|gen_mux:2:mux_inst|y~0_combout ;
wire \inst22|decoder|Equal0~0_combout ;
wire \inst22|decoder|Equal0~0clkctrl_outclk ;
wire \inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout ;
wire \inst22|decoder|Equal0~7_combout ;
wire \inst22|decoder|Equal0~7clkctrl_outclk ;
wire \inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout ;
wire \inst22|decoder|Equal0~1_combout ;
wire \inst22|decoder|Equal0~1clkctrl_outclk ;
wire \inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~1_combout ;
wire \inst22|decoder|Equal0~6_combout ;
wire \inst22|decoder|Equal0~6clkctrl_outclk ;
wire \inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout ;
wire \inst22|decoder|Equal0~5_combout ;
wire \inst22|decoder|Equal0~5clkctrl_outclk ;
wire \inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout ;
wire \inst22|decoder|Equal0~3_combout ;
wire \inst22|decoder|Equal0~3clkctrl_outclk ;
wire \inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout ;
wire \inst22|decoder|Equal0~2_combout ;
wire \inst22|decoder|Equal0~2clkctrl_outclk ;
wire \inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ;
wire \inst21|gen_mux:0:mux_inst|y~1_combout ;
wire \inst21|gen_mux:0:mux_inst|y~0_combout ;
wire \inst19|logical_select_mux|gen_mux:0:U|y~0_combout ;
wire \inst19|arithmetic_unit|sum[0]~15_combout ;
wire \inst19|top_level_mux|gen_mux:0:U|y~0_combout ;
wire \inst19|arithmetic_unit|cn~7_combout ;
wire \inst19|arithmetic_unit|cn~8_combout ;
wire \inst21|gen_mux:30:mux_inst|y~0_combout ;
wire \inst19|arithmetic_unit|sum[31]~13_combout ;
wire \inst19|arithmetic_unit|cn~9_combout ;
wire \inst19|arithmetic_unit|cn~10_combout ;
wire \inst21|gen_mux:2:mux_inst|y~0_combout ;
wire \inst9|Equal1~1_combout ;
wire \inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout ;
wire \inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout ;
wire \inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout ;
wire \inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~3_combout ;
wire \inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout ;
wire \inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0_combout ;
wire \inst22|decoder|Equal0~4_combout ;
wire \inst22|decoder|Equal0~4clkctrl_outclk ;
wire \inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout ;
wire \inst21|gen_mux:7:mux_inst|y~1_combout ;
wire \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout ;
wire \inst21|gen_mux:7:mux_inst|y~0_combout ;
wire \inst19|logical_select_mux|gen_mux:7:U|y~0_combout ;
wire \inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout ;
wire \inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout ;
wire \inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~1_combout ;
wire \inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout ;
wire \inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout ;
wire \inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout ;
wire \inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ;
wire \inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout ;
wire \inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0_combout ;
wire \inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~1_combout ;
wire \inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout ;
wire \inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout ;
wire \inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2_combout ;
wire \inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout ;
wire \inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout ;
wire \inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout ;
wire \inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~3_combout ;
wire \inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~2_combout ;
wire \inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout ;
wire \inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0_combout ;
wire \inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout ;
wire \inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~2_combout ;
wire \inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout ;
wire \inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~3_combout ;
wire \inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout ;
wire \inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout ;
wire \inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout ;
wire \inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout ;
wire \inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~2_combout ;
wire \inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout ;
wire \inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~3_combout ;
wire \inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout ;
wire \inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout ;
wire \inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0_combout ;
wire \inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout ;
wire \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout ;
wire \inst19|arithmetic_unit|cn~0_combout ;
wire \inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout ;
wire \inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout ;
wire \inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~1_combout ;
wire \inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout ;
wire \inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout ;
wire \inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout ;
wire \inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout ;
wire \inst19|arithmetic_unit|cn[1]~1_combout ;
wire \inst19|arithmetic_unit|cn[2]~2_combout ;
wire \inst19|arithmetic_unit|cn[3]~3_combout ;
wire \inst19|arithmetic_unit|cn[4]~4_combout ;
wire \inst19|arithmetic_unit|cn[5]~5_combout ;
wire \inst19|arithmetic_unit|cn[6]~6_combout ;
wire \inst19|top_level_mux|gen_mux:7:U|y~0_combout ;
wire \inst24|o_data[6]~1_combout ;
wire \inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ;
wire \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout ;
wire \inst21|gen_mux:6:mux_inst|y~0_combout ;
wire \inst21|gen_mux:6:mux_inst|y~1_combout ;
wire \inst19|logical_select_mux|gen_mux:6:U|y~0_combout ;
wire \inst19|top_level_mux|gen_mux:6:U|y~0_combout ;
wire \inst24|o_data[5]~2_combout ;
wire \inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ;
wire \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout ;
wire \inst21|gen_mux:5:mux_inst|y~1_combout ;
wire \inst21|gen_mux:5:mux_inst|y~0_combout ;
wire \inst19|logical_select_mux|gen_mux:5:U|y~0_combout ;
wire \inst19|top_level_mux|gen_mux:5:U|y~0_combout ;
wire \inst24|o_data[4]~3_combout ;
wire \inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout ;
wire \inst21|gen_mux:4:mux_inst|y~1_combout ;
wire \inst21|gen_mux:4:mux_inst|y~0_combout ;
wire \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout ;
wire \inst19|logical_select_mux|gen_mux:4:U|y~0_combout ;
wire \inst19|top_level_mux|gen_mux:4:U|y~0_combout ;
wire \inst24|o_data[2]~5_combout ;
wire \inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout ;
wire \inst21|gen_mux:2:mux_inst|y~1_combout ;
wire \inst19|logical_select_mux|gen_mux:2:U|y~0_combout ;
wire \inst19|top_level_mux|gen_mux:2:U|y~0_combout ;
wire \inst24|o_data[1]~6_combout ;
wire \inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout ;
wire \inst21|gen_mux:1:mux_inst|y~1_combout ;
wire \inst21|gen_mux:1:mux_inst|y~0_combout ;
wire \inst19|logical_select_mux|gen_mux:1:U|y~0_combout ;
wire \inst19|top_level_mux|gen_mux:1:U|y~0_combout ;
wire \inst24|o_data[7]~0_combout ;
wire \inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout ;
wire \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ;
wire \inst19|zero_calc|out_or~2_combout ;
wire \inst19|arithmetic_unit|sum[31]~14_combout ;
wire \inst19|top_level_mux|gen_mux:0:U|y~1_combout ;
wire \inst24|o_data[0]~7_combout ;
wire \inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout ;
wire \inst24|o_data[3]~4_combout ;
wire \inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout ;
wire \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0_combout ;
wire \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~1_combout ;
wire \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2_combout ;
wire \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~3_combout ;
wire \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout ;
wire \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout ;
wire \inst21|gen_mux:3:mux_inst|y~1_combout ;
wire \inst21|gen_mux:3:mux_inst|y~0_combout ;
wire \inst19|logical_select_mux|gen_mux:3:U|y~0_combout ;
wire \inst19|top_level_mux|gen_mux:3:U|y~0_combout ;
wire \inst19|zero_calc|out_or~0_combout ;
wire \inst19|zero_calc|out_or~1_combout ;
wire \inst19|top_level_mux|gen_mux:6:U|y~1_combout ;
wire \inst19|zero_calc|out_or~9_combout ;
wire \inst19|zero_calc|out_or~6_combout ;
wire \inst19|zero_calc|out_or~3_combout ;
wire \inst19|zero_calc|out_or~4_combout ;
wire \inst19|zero_calc|out_or~5_combout ;
wire \inst19|zero_calc|out_or~7_combout ;
wire \inst19|zero_calc|out_or~8_combout ;
wire \inst19|zero_calc|out_or~10_combout ;
wire \inst32~combout ;
wire \inst6|arithmetic_unit|cn~1_combout ;
wire \inst30|arithmetic_unit|cn[5]~2_combout ;
wire \inst33|o_data[7]~1_combout ;
wire \inst33|o_data[7]~2_combout ;
wire \inst33|o_data[7]~3_combout ;
wire \GReset~input_o ;
wire \GReset~inputclkctrl_outclk ;
wire \inst4|GEN_BITS:7:BIT_FF|int_q~q ;
wire \inst33|o_data[6]~4_combout ;
wire \inst33|o_data[6]~5_combout ;
wire \inst4|GEN_BITS:6:BIT_FF|int_q~q ;
wire \inst30|arithmetic_unit|cn[3]~0_combout ;
wire \inst30|arithmetic_unit|cn[4]~1_combout ;
wire \inst33|o_data[5]~7_combout ;
wire \inst33|o_data[5]~8_combout ;
wire \inst33|o_data[5]~9_combout ;
wire \inst4|GEN_BITS:5:BIT_FF|int_q~q ;
wire \inst33|o_data[4]~10_combout ;
wire \inst33|o_data[4]~11_combout ;
wire \inst4|GEN_BITS:4:BIT_FF|int_q~q ;
wire \inst33|o_data[3]~12_combout ;
wire \inst33|o_data[3]~13_combout ;
wire \inst4|GEN_BITS:3:BIT_FF|int_q~q ;
wire \inst9|Equal5~0_combout ;
wire \inst33|o_data[2]~14_combout ;
wire \inst4|GEN_BITS:2:BIT_FF|int_q~q ;
wire \inst26~combout ;
wire \inst19|zero_calc|out_or~11_combout ;
wire \ValueSelect[0]~input_o ;
wire \ValueSelect[1]~input_o ;
wire \inst12|Mux0~0_combout ;
wire \inst12|Mux0~1_combout ;
wire \inst12|Mux0~2_combout ;
wire \ValueSelect[2]~input_o ;
wire \inst12|Mux0~3_combout ;
wire \inst12|Mux1~1_combout ;
wire \inst12|Mux1~2_combout ;
wire \inst12|Mux1~0_combout ;
wire \inst12|Mux1~3_combout ;
wire \inst12|Mux2~1_combout ;
wire \inst12|Mux2~2_combout ;
wire \inst12|Mux2~0_combout ;
wire \inst12|Mux2~3_combout ;
wire \inst12|Mux3~0_combout ;
wire \inst12|Mux3~1_combout ;
wire \inst12|Mux3~2_combout ;
wire \inst12|Mux3~3_combout ;
wire \inst12|Mux4~1_combout ;
wire \inst12|Mux4~2_combout ;
wire \inst12|Mux4~0_combout ;
wire \inst12|Mux4~3_combout ;
wire \inst12|Mux5~0_combout ;
wire \inst12|Mux5~1_combout ;
wire \inst12|Mux5~2_combout ;
wire \inst12|Mux5~3_combout ;
wire \inst12|Mux6~0_combout ;
wire \inst12|Mux6~2_combout ;
wire \inst12|Mux6~1_combout ;
wire \inst12|Mux6~3_combout ;
wire \inst12|Mux6~4_combout ;
wire \inst12|Mux7~0_combout ;
wire \inst12|Mux6~5_combout ;
wire \inst12|Mux7~1_combout ;
wire \inst12|Mux7~2_combout ;
wire \inst12|Mux7~3_combout ;
wire [7:0] \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out ;
wire [7:0] \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out ;
wire [7:0] \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out ;
wire [7:0] \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out ;
wire [7:0] \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out ;
wire [7:0] \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out ;
wire [31:0] \inst|srom|rom_block|auto_generated|q_a ;
wire [31:0] \inst19|arithmetic_unit|sum ;
wire [31:0] \inst19|arithmetic_unit|gn ;
wire [31:0] \inst19|arithmetic_unit|B_xor_sub ;
wire [7:0] \inst1|sram|ram_block|auto_generated|q_a ;

wire [35:0] \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [17:0] \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|srom|rom_block|auto_generated|q_a [0] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|srom|rom_block|auto_generated|q_a [1] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|srom|rom_block|auto_generated|q_a [2] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|srom|rom_block|auto_generated|q_a [3] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|srom|rom_block|auto_generated|q_a [4] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|srom|rom_block|auto_generated|q_a [5] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|srom|rom_block|auto_generated|q_a [6] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|srom|rom_block|auto_generated|q_a [7] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|srom|rom_block|auto_generated|q_a [8] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst|srom|rom_block|auto_generated|q_a [9] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|srom|rom_block|auto_generated|q_a [10] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|srom|rom_block|auto_generated|q_a [11] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|srom|rom_block|auto_generated|q_a [14] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|srom|rom_block|auto_generated|q_a [15] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst|srom|rom_block|auto_generated|q_a [19] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst|srom|rom_block|auto_generated|q_a [20] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst|srom|rom_block|auto_generated|q_a [21] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \inst|srom|rom_block|auto_generated|q_a [22] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \inst|srom|rom_block|auto_generated|q_a [23] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \inst|srom|rom_block|auto_generated|q_a [24] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \inst|srom|rom_block|auto_generated|q_a [25] = \inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];

assign \inst|srom|rom_block|auto_generated|q_a [12] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \inst|srom|rom_block|auto_generated|q_a [13] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \inst|srom|rom_block|auto_generated|q_a [16] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \inst|srom|rom_block|auto_generated|q_a [17] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \inst|srom|rom_block|auto_generated|q_a [18] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \inst|srom|rom_block|auto_generated|q_a [26] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \inst|srom|rom_block|auto_generated|q_a [27] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \inst|srom|rom_block|auto_generated|q_a [28] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \inst|srom|rom_block|auto_generated|q_a [29] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];
assign \inst|srom|rom_block|auto_generated|q_a [30] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [9];
assign \inst|srom|rom_block|auto_generated|q_a [31] = \inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [10];

assign \inst1|sram|ram_block|auto_generated|q_a [0] = \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|sram|ram_block|auto_generated|q_a [1] = \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|sram|ram_block|auto_generated|q_a [2] = \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|sram|ram_block|auto_generated|q_a [3] = \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|sram|ram_block|auto_generated|q_a [4] = \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|sram|ram_block|auto_generated|q_a [5] = \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|sram|ram_block|auto_generated|q_a [6] = \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|sram|ram_block|auto_generated|q_a [7] = \inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \MemToR~output (
	.i(\inst26~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemToR~output_o ),
	.obar());
// synopsys translate_off
defparam \MemToR~output .bus_hold = "false";
defparam \MemToR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \PCValue[7]~output (
	.i(\inst4|GEN_BITS:7:BIT_FF|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCValue[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCValue[7]~output .bus_hold = "false";
defparam \PCValue[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \PCValue[6]~output (
	.i(\inst4|GEN_BITS:6:BIT_FF|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCValue[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCValue[6]~output .bus_hold = "false";
defparam \PCValue[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \PCValue[5]~output (
	.i(\inst4|GEN_BITS:5:BIT_FF|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCValue[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCValue[5]~output .bus_hold = "false";
defparam \PCValue[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \PCValue[4]~output (
	.i(\inst4|GEN_BITS:4:BIT_FF|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCValue[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCValue[4]~output .bus_hold = "false";
defparam \PCValue[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \PCValue[3]~output (
	.i(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCValue[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCValue[3]~output .bus_hold = "false";
defparam \PCValue[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \PCValue[2]~output (
	.i(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCValue[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCValue[2]~output .bus_hold = "false";
defparam \PCValue[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \PCValue[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCValue[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCValue[1]~output .bus_hold = "false";
defparam \PCValue[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \PCValue[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCValue[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCValue[0]~output .bus_hold = "false";
defparam \PCValue[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \rd1[7]~output (
	.i(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[7]~output .bus_hold = "false";
defparam \rd1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \rd1[6]~output (
	.i(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[6]~output .bus_hold = "false";
defparam \rd1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \rd1[5]~output (
	.i(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[5]~output .bus_hold = "false";
defparam \rd1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \rd1[4]~output (
	.i(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[4]~output .bus_hold = "false";
defparam \rd1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \rd1[3]~output (
	.i(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[3]~output .bus_hold = "false";
defparam \rd1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \rd1[2]~output (
	.i(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[2]~output .bus_hold = "false";
defparam \rd1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \rd1[1]~output (
	.i(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[1]~output .bus_hold = "false";
defparam \rd1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \rd1[0]~output (
	.i(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd1[0]~output .bus_hold = "false";
defparam \rd1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \rd2[7]~output (
	.i(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[7]~output .bus_hold = "false";
defparam \rd2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \rd2[6]~output (
	.i(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[6]~output .bus_hold = "false";
defparam \rd2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \rd2[5]~output (
	.i(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[5]~output .bus_hold = "false";
defparam \rd2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \rd2[4]~output (
	.i(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[4]~output .bus_hold = "false";
defparam \rd2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \rd2[3]~output (
	.i(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[3]~output .bus_hold = "false";
defparam \rd2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \rd2[2]~output (
	.i(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[2]~output .bus_hold = "false";
defparam \rd2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \rd2[1]~output (
	.i(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[1]~output .bus_hold = "false";
defparam \rd2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \rd2[0]~output (
	.i(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd2[0]~output .bus_hold = "false";
defparam \rd2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \BranchOut~output (
	.i(\inst9|Equal4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchOut~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchOut~output .bus_hold = "false";
defparam \BranchOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \ZeroOut~output (
	.i(!\inst19|zero_calc|out_or~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZeroOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ZeroOut~output .bus_hold = "false";
defparam \ZeroOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \MemWriteOut~output (
	.i(\inst9|Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWriteOut~output .bus_hold = "false";
defparam \MemWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \MemReadOut~output (
	.i(\inst9|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemReadOut~output_o ),
	.obar());
// synopsys translate_off
defparam \MemReadOut~output .bus_hold = "false";
defparam \MemReadOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \RegWriteOut~output (
	.i(\inst9|RegWrite~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWriteOut~output .bus_hold = "false";
defparam \RegWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \input_PC_BTA[31]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[31]~output .bus_hold = "false";
defparam \input_PC_BTA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \input_PC_BTA[30]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[30]~output .bus_hold = "false";
defparam \input_PC_BTA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \input_PC_BTA[29]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[29]~output .bus_hold = "false";
defparam \input_PC_BTA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \input_PC_BTA[28]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[28]~output .bus_hold = "false";
defparam \input_PC_BTA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \input_PC_BTA[27]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[27]~output .bus_hold = "false";
defparam \input_PC_BTA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \input_PC_BTA[26]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[26]~output .bus_hold = "false";
defparam \input_PC_BTA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \input_PC_BTA[25]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[25]~output .bus_hold = "false";
defparam \input_PC_BTA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \input_PC_BTA[24]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[24]~output .bus_hold = "false";
defparam \input_PC_BTA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \input_PC_BTA[23]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[23]~output .bus_hold = "false";
defparam \input_PC_BTA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \input_PC_BTA[22]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[22]~output .bus_hold = "false";
defparam \input_PC_BTA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \input_PC_BTA[21]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[21]~output .bus_hold = "false";
defparam \input_PC_BTA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \input_PC_BTA[20]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[20]~output .bus_hold = "false";
defparam \input_PC_BTA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \input_PC_BTA[19]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[19]~output .bus_hold = "false";
defparam \input_PC_BTA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \input_PC_BTA[18]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[18]~output .bus_hold = "false";
defparam \input_PC_BTA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \input_PC_BTA[17]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[17]~output .bus_hold = "false";
defparam \input_PC_BTA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \input_PC_BTA[16]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[16]~output .bus_hold = "false";
defparam \input_PC_BTA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \input_PC_BTA[15]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[15]~output .bus_hold = "false";
defparam \input_PC_BTA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \input_PC_BTA[14]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[14]~output .bus_hold = "false";
defparam \input_PC_BTA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \input_PC_BTA[13]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[13]~output .bus_hold = "false";
defparam \input_PC_BTA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \input_PC_BTA[12]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[12]~output .bus_hold = "false";
defparam \input_PC_BTA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \input_PC_BTA[11]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[11]~output .bus_hold = "false";
defparam \input_PC_BTA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \input_PC_BTA[10]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[10]~output .bus_hold = "false";
defparam \input_PC_BTA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \input_PC_BTA[9]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[9]~output .bus_hold = "false";
defparam \input_PC_BTA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \input_PC_BTA[8]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[8]~output .bus_hold = "false";
defparam \input_PC_BTA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \input_PC_BTA[7]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[7]~output .bus_hold = "false";
defparam \input_PC_BTA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \input_PC_BTA[6]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[6]~output .bus_hold = "false";
defparam \input_PC_BTA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \input_PC_BTA[5]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[5]~output .bus_hold = "false";
defparam \input_PC_BTA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \input_PC_BTA[4]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[4]~output .bus_hold = "false";
defparam \input_PC_BTA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \input_PC_BTA[3]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[3]~output .bus_hold = "false";
defparam \input_PC_BTA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \input_PC_BTA[2]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[2]~output .bus_hold = "false";
defparam \input_PC_BTA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \input_PC_BTA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[1]~output .bus_hold = "false";
defparam \input_PC_BTA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \input_PC_BTA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\input_PC_BTA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \input_PC_BTA[0]~output .bus_hold = "false";
defparam \input_PC_BTA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \InstructionOut[31]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[31]~output .bus_hold = "false";
defparam \InstructionOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \InstructionOut[30]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[30]~output .bus_hold = "false";
defparam \InstructionOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \InstructionOut[29]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[29]~output .bus_hold = "false";
defparam \InstructionOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \InstructionOut[28]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[28]~output .bus_hold = "false";
defparam \InstructionOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \InstructionOut[27]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[27]~output .bus_hold = "false";
defparam \InstructionOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \InstructionOut[26]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[26]~output .bus_hold = "false";
defparam \InstructionOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \InstructionOut[25]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[25]~output .bus_hold = "false";
defparam \InstructionOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \InstructionOut[24]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[24]~output .bus_hold = "false";
defparam \InstructionOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \InstructionOut[23]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[23]~output .bus_hold = "false";
defparam \InstructionOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \InstructionOut[22]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[22]~output .bus_hold = "false";
defparam \InstructionOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \InstructionOut[21]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[21]~output .bus_hold = "false";
defparam \InstructionOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \InstructionOut[20]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[20]~output .bus_hold = "false";
defparam \InstructionOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \InstructionOut[19]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[19]~output .bus_hold = "false";
defparam \InstructionOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \InstructionOut[18]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[18]~output .bus_hold = "false";
defparam \InstructionOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \InstructionOut[17]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[17]~output .bus_hold = "false";
defparam \InstructionOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \InstructionOut[16]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[16]~output .bus_hold = "false";
defparam \InstructionOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \InstructionOut[15]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[15]~output .bus_hold = "false";
defparam \InstructionOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \InstructionOut[14]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[14]~output .bus_hold = "false";
defparam \InstructionOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \InstructionOut[13]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[13]~output .bus_hold = "false";
defparam \InstructionOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \InstructionOut[12]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[12]~output .bus_hold = "false";
defparam \InstructionOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \InstructionOut[11]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[11]~output .bus_hold = "false";
defparam \InstructionOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \InstructionOut[10]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[10]~output .bus_hold = "false";
defparam \InstructionOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \InstructionOut[9]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[9]~output .bus_hold = "false";
defparam \InstructionOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \InstructionOut[8]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[8]~output .bus_hold = "false";
defparam \InstructionOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \InstructionOut[7]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[7]~output .bus_hold = "false";
defparam \InstructionOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \InstructionOut[6]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[6]~output .bus_hold = "false";
defparam \InstructionOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \InstructionOut[5]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[5]~output .bus_hold = "false";
defparam \InstructionOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \InstructionOut[4]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[4]~output .bus_hold = "false";
defparam \InstructionOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \InstructionOut[3]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[3]~output .bus_hold = "false";
defparam \InstructionOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \InstructionOut[2]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[2]~output .bus_hold = "false";
defparam \InstructionOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \InstructionOut[1]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[1]~output .bus_hold = "false";
defparam \InstructionOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \InstructionOut[0]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[0]~output .bus_hold = "false";
defparam \InstructionOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \MuxOut[7]~output (
	.i(\inst12|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[7]~output .bus_hold = "false";
defparam \MuxOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \MuxOut[6]~output (
	.i(\inst12|Mux1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[6]~output .bus_hold = "false";
defparam \MuxOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \MuxOut[5]~output (
	.i(\inst12|Mux2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[5]~output .bus_hold = "false";
defparam \MuxOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \MuxOut[4]~output (
	.i(\inst12|Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[4]~output .bus_hold = "false";
defparam \MuxOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \MuxOut[3]~output (
	.i(\inst12|Mux4~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[3]~output .bus_hold = "false";
defparam \MuxOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \MuxOut[2]~output (
	.i(\inst12|Mux5~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[2]~output .bus_hold = "false";
defparam \MuxOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \MuxOut[1]~output (
	.i(\inst12|Mux6~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[1]~output .bus_hold = "false";
defparam \MuxOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \MuxOut[0]~output (
	.i(\inst12|Mux7~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[0]~output .bus_hold = "false";
defparam \MuxOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \next_pc4[7]~output (
	.i(\inst33|o_data[7]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \next_pc4[7]~output .bus_hold = "false";
defparam \next_pc4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \next_pc4[6]~output (
	.i(\inst33|o_data[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \next_pc4[6]~output .bus_hold = "false";
defparam \next_pc4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \next_pc4[5]~output (
	.i(\inst33|o_data[5]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \next_pc4[5]~output .bus_hold = "false";
defparam \next_pc4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \next_pc4[4]~output (
	.i(\inst33|o_data[4]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \next_pc4[4]~output .bus_hold = "false";
defparam \next_pc4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \next_pc4[3]~output (
	.i(\inst33|o_data[3]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \next_pc4[3]~output .bus_hold = "false";
defparam \next_pc4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \next_pc4[2]~output (
	.i(\inst33|o_data[2]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \next_pc4[2]~output .bus_hold = "false";
defparam \next_pc4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \next_pc4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \next_pc4[1]~output .bus_hold = "false";
defparam \next_pc4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \next_pc4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \next_pc4[0]~output .bus_hold = "false";
defparam \next_pc4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \operation[2]~output (
	.i(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operation[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \operation[2]~output .bus_hold = "false";
defparam \operation[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \operation[1]~output (
	.i(!\inst27|inst5~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operation[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \operation[1]~output .bus_hold = "false";
defparam \operation[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \operation[0]~output (
	.i(\inst19|arithmetic_sel~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operation[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \operation[0]~output .bus_hold = "false";
defparam \operation[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \RAM_output[7]~output (
	.i(\inst1|sram|ram_block|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_output[7]~output .bus_hold = "false";
defparam \RAM_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \RAM_output[6]~output (
	.i(\inst1|sram|ram_block|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_output[6]~output .bus_hold = "false";
defparam \RAM_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \RAM_output[5]~output (
	.i(\inst1|sram|ram_block|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_output[5]~output .bus_hold = "false";
defparam \RAM_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \RAM_output[4]~output (
	.i(\inst1|sram|ram_block|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_output[4]~output .bus_hold = "false";
defparam \RAM_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \RAM_output[3]~output (
	.i(\inst1|sram|ram_block|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_output[3]~output .bus_hold = "false";
defparam \RAM_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \RAM_output[2]~output (
	.i(\inst1|sram|ram_block|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_output[2]~output .bus_hold = "false";
defparam \RAM_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \RAM_output[1]~output (
	.i(\inst1|sram|ram_block|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_output[1]~output .bus_hold = "false";
defparam \RAM_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \RAM_output[0]~output (
	.i(\inst1|sram|ram_block|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_output[0]~output .bus_hold = "false";
defparam \RAM_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \rr1[4]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[4]~output .bus_hold = "false";
defparam \rr1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \rr1[3]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[3]~output .bus_hold = "false";
defparam \rr1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \rr1[2]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[2]~output .bus_hold = "false";
defparam \rr1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \rr1[1]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[1]~output .bus_hold = "false";
defparam \rr1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \rr1[0]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr1[0]~output .bus_hold = "false";
defparam \rr1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \rr2[4]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[4]~output .bus_hold = "false";
defparam \rr2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \rr2[3]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[3]~output .bus_hold = "false";
defparam \rr2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \rr2[2]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[2]~output .bus_hold = "false";
defparam \rr2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \rr2[1]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[1]~output .bus_hold = "false";
defparam \rr2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \rr2[0]~output (
	.i(\inst|srom|rom_block|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rr2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rr2[0]~output .bus_hold = "false";
defparam \rr2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \RAM_Clock~input (
	.i(RAM_Clock),
	.ibar(gnd),
	.o(\RAM_Clock~input_o ));
// synopsys translate_off
defparam \RAM_Clock~input .bus_hold = "false";
defparam \RAM_Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N18
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \GClock~input (
	.i(GClock),
	.ibar(gnd),
	.o(\GClock~input_o ));
// synopsys translate_off
defparam \GClock~input .bus_hold = "false";
defparam \GClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \GClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GClock~inputclkctrl .clock_type = "global clock";
defparam \GClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \RAM_Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RAM_Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RAM_Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RAM_Clock~inputclkctrl .clock_type = "global clock";
defparam \RAM_Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N20
cycloneive_lcell_comb \inst33|o_data[5]~6 (
// Equation(s):
// \inst33|o_data[5]~6_combout  = \inst4|GEN_BITS:5:BIT_FF|int_q~q  $ (((\inst4|GEN_BITS:4:BIT_FF|int_q~q  & (\inst4|GEN_BITS:3:BIT_FF|int_q~q  & \inst4|GEN_BITS:2:BIT_FF|int_q~q ))))

	.dataa(\inst4|GEN_BITS:4:BIT_FF|int_q~q ),
	.datab(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.datac(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.datad(\inst4|GEN_BITS:5:BIT_FF|int_q~q ),
	.cin(gnd),
	.combout(\inst33|o_data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[5]~6 .lut_mask = 16'h7F80;
defparam \inst33|o_data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N22
cycloneive_lcell_comb \inst6|arithmetic_unit|cn~2 (
// Equation(s):
// \inst6|arithmetic_unit|cn~2_combout  = (\inst4|GEN_BITS:3:BIT_FF|int_q~q  & \inst4|GEN_BITS:2:BIT_FF|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.datad(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.cin(gnd),
	.combout(\inst6|arithmetic_unit|cn~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|arithmetic_unit|cn~2 .lut_mask = 16'hF000;
defparam \inst6|arithmetic_unit|cn~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N14
cycloneive_lcell_comb \inst6|arithmetic_unit|cn~0 (
// Equation(s):
// \inst6|arithmetic_unit|cn~0_combout  = (\inst4|GEN_BITS:3:BIT_FF|int_q~q  & (\inst4|GEN_BITS:4:BIT_FF|int_q~q  & (\inst4|GEN_BITS:5:BIT_FF|int_q~q  & \inst4|GEN_BITS:2:BIT_FF|int_q~q )))

	.dataa(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.datab(\inst4|GEN_BITS:4:BIT_FF|int_q~q ),
	.datac(\inst4|GEN_BITS:5:BIT_FF|int_q~q ),
	.datad(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.cin(gnd),
	.combout(\inst6|arithmetic_unit|cn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|arithmetic_unit|cn~0 .lut_mask = 16'h8000;
defparam \inst6|arithmetic_unit|cn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N12
cycloneive_lcell_comb \inst33|o_data[7]~0 (
// Equation(s):
// \inst33|o_data[7]~0_combout  = \inst4|GEN_BITS:7:BIT_FF|int_q~q  $ (((\inst4|GEN_BITS:6:BIT_FF|int_q~q  & \inst6|arithmetic_unit|cn~0_combout )))

	.dataa(\inst4|GEN_BITS:7:BIT_FF|int_q~q ),
	.datab(gnd),
	.datac(\inst4|GEN_BITS:6:BIT_FF|int_q~q ),
	.datad(\inst6|arithmetic_unit|cn~0_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[7]~0 .lut_mask = 16'h5AAA;
defparam \inst33|o_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \inst|srom|rom_block|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\RAM_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst4|GEN_BITS:7:BIT_FF|int_q~q ,\inst4|GEN_BITS:6:BIT_FF|int_q~q ,\inst4|GEN_BITS:5:BIT_FF|int_q~q ,\inst4|GEN_BITS:4:BIT_FF|int_q~q ,\inst4|GEN_BITS:3:BIT_FF|int_q~q ,\inst4|GEN_BITS:2:BIT_FF|int_q~q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .init_file = "instruction_mem.mif";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .logical_ram_name = "lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t811:auto_generated|ALTSYNCRAM";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_address_width = 8;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_width = 18;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_last_address = 255;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 256;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_b_address_width = 8;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .port_b_data_width = 18;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|srom|rom_block|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008B00000000000000008700000000000000004000000000000000046C00000000000000046800000000000000056400000000000000000C00000000000000057000000000000000000E00000000000000000800000000000000046C000000000000000468;
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N20
cycloneive_lcell_comb \inst9|Equal4~0 (
// Equation(s):
// \inst9|Equal4~0_combout  = (!\inst|srom|rom_block|auto_generated|q_a [31] & (!\inst|srom|rom_block|auto_generated|q_a [30] & (!\inst|srom|rom_block|auto_generated|q_a [26] & !\inst|srom|rom_block|auto_generated|q_a [29])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [30]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [26]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst9|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal4~0 .lut_mask = 16'h0001;
defparam \inst9|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N28
cycloneive_lcell_comb \inst9|Equal4~1 (
// Equation(s):
// \inst9|Equal4~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [28] & (!\inst|srom|rom_block|auto_generated|q_a [27] & \inst9|Equal4~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\inst|srom|rom_block|auto_generated|q_a [27]),
	.datad(\inst9|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst9|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal4~1 .lut_mask = 16'h0A00;
defparam \inst9|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N6
cycloneive_lcell_comb \inst27|inst5 (
// Equation(s):
// \inst27|inst5~combout  = (!\inst|srom|rom_block|auto_generated|q_a [28] & (!\inst|srom|rom_block|auto_generated|q_a [27] & (\inst9|Equal4~0_combout  & \inst|srom|rom_block|auto_generated|q_a [2])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [28]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [27]),
	.datac(\inst9|Equal4~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst27|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \inst27|inst5 .lut_mask = 16'h1000;
defparam \inst27|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \inst|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\RAM_Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\inst4|GEN_BITS:7:BIT_FF|int_q~q ,\inst4|GEN_BITS:6:BIT_FF|int_q~q ,\inst4|GEN_BITS:5:BIT_FF|int_q~q ,\inst4|GEN_BITS:4:BIT_FF|int_q~q ,\inst4|GEN_BITS:3:BIT_FF|int_q~q ,\inst4|GEN_BITS:2:BIT_FF|int_q~q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .init_file = "instruction_mem.mif";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_t811:auto_generated|ALTSYNCRAM";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FFE000000000000000000000000000000013FF500000000000000000000000000000000000B000000000000000000000000000000000004000000000000000000000000000000000003000000000000000000000000000000000004000000000000000000000000000000020820000000000000000000000000000000000003000000000000000000000000000000010025000000000000000000000000000000030822000000000000000000000000000000000001000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N30
cycloneive_lcell_comb \inst9|Equal6~0 (
// Equation(s):
// \inst9|Equal6~0_combout  = (!\inst|srom|rom_block|auto_generated|q_a [28] & (!\inst|srom|rom_block|auto_generated|q_a [27] & \inst9|Equal4~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\inst|srom|rom_block|auto_generated|q_a [27]),
	.datad(\inst9|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inst9|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal6~0 .lut_mask = 16'h0500;
defparam \inst9|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N8
cycloneive_lcell_comb \inst19|arithmetic_sel~0 (
// Equation(s):
// \inst19|arithmetic_sel~0_combout  = (\inst9|Equal6~0_combout  & ((\inst|srom|rom_block|auto_generated|q_a [0]) # (\inst|srom|rom_block|auto_generated|q_a [3])))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [3]),
	.datad(\inst9|Equal6~0_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_sel~0 .lut_mask = 16'hFC00;
defparam \inst19|arithmetic_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N26
cycloneive_lcell_comb \inst9|Equal1~0 (
// Equation(s):
// \inst9|Equal1~0_combout  = (!\inst|srom|rom_block|auto_generated|q_a [28] & (\inst|srom|rom_block|auto_generated|q_a [26] & (\inst|srom|rom_block|auto_generated|q_a [27] & !\inst|srom|rom_block|auto_generated|q_a [30])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [28]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [26]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [27]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\inst9|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal1~0 .lut_mask = 16'h0040;
defparam \inst9|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N4
cycloneive_lcell_comb \inst9|ALUop~0 (
// Equation(s):
// \inst9|ALUop~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [31] & \inst9|Equal1~0_combout )

	.dataa(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\inst9|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|ALUop~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|ALUop~0 .lut_mask = 16'hA0A0;
defparam \inst9|ALUop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N22
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[31]~12 (
// Equation(s):
// \inst19|arithmetic_unit|sum[31]~12_combout  = (\inst9|Equal6~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [1])) # (!\inst9|Equal6~0_combout  & (((!\inst9|ALUop~0_combout  & \inst9|Equal4~1_combout ))))

	.dataa(\inst9|Equal6~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [1]),
	.datac(\inst9|ALUop~0_combout ),
	.datad(\inst9|Equal4~1_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[31]~12 .lut_mask = 16'h8D88;
defparam \inst19|arithmetic_unit|sum[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N22
cycloneive_lcell_comb \inst9|Equal2~0 (
// Equation(s):
// \inst9|Equal2~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [29] & (\inst|srom|rom_block|auto_generated|q_a [31] & \inst9|Equal1~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datad(\inst9|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst9|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal2~0 .lut_mask = 16'hA000;
defparam \inst9|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N2
cycloneive_lcell_comb \inst10|gen_mux:1:mux_inst|y~0 (
// Equation(s):
// \inst10|gen_mux:1:mux_inst|y~0_combout  = (\inst9|Equal6~0_combout  & ((\inst|srom|rom_block|auto_generated|q_a [12]))) # (!\inst9|Equal6~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datac(\inst9|Equal6~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|gen_mux:1:mux_inst|y~0 .lut_mask = 16'hFC0C;
defparam \inst10|gen_mux:1:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N14
cycloneive_lcell_comb \inst9|RegWrite (
// Equation(s):
// \inst9|RegWrite~combout  = (\inst9|Equal6~0_combout ) # ((!\inst|srom|rom_block|auto_generated|q_a [29] & (\inst|srom|rom_block|auto_generated|q_a [31] & \inst9|Equal1~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [29]),
	.datab(\inst9|Equal6~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datad(\inst9|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst9|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|RegWrite .lut_mask = 16'hDCCC;
defparam \inst9|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N8
cycloneive_lcell_comb \inst10|gen_mux:0:mux_inst|y~0 (
// Equation(s):
// \inst10|gen_mux:0:mux_inst|y~0_combout  = (\inst9|Equal6~0_combout  & ((\inst|srom|rom_block|auto_generated|q_a [11]))) # (!\inst9|Equal6~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\inst9|Equal6~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|gen_mux:0:mux_inst|y~0 .lut_mask = 16'hFC30;
defparam \inst10|gen_mux:0:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N10
cycloneive_lcell_comb \inst10|gen_mux:2:mux_inst|y~0 (
// Equation(s):
// \inst10|gen_mux:2:mux_inst|y~0_combout  = (\inst9|Equal6~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [13])) # (!\inst9|Equal6~0_combout  & ((\inst|srom|rom_block|auto_generated|q_a [18])))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [13]),
	.datac(\inst9|Equal6~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|gen_mux:2:mux_inst|y~0 .lut_mask = 16'hCFC0;
defparam \inst10|gen_mux:2:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N18
cycloneive_lcell_comb \inst22|decoder|Equal0~0 (
// Equation(s):
// \inst22|decoder|Equal0~0_combout  = (\inst10|gen_mux:1:mux_inst|y~0_combout  & (\inst9|RegWrite~combout  & (\inst10|gen_mux:0:mux_inst|y~0_combout  & \inst10|gen_mux:2:mux_inst|y~0_combout )))

	.dataa(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.datab(\inst9|RegWrite~combout ),
	.datac(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst22|decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|decoder|Equal0~0 .lut_mask = 16'h8000;
defparam \inst22|decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst22|decoder|Equal0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|decoder|Equal0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|decoder|Equal0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|decoder|Equal0~0clkctrl .clock_type = "global clock";
defparam \inst22|decoder|Equal0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N4
cycloneive_lcell_comb \inst22|gen_registers:7:register_inst|latch0|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & ((!\inst24|o_data[0]~7_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & 
// (\inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst24|o_data[0]~7_combout ),
	.datad(\inst22|decoder|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:7:register_inst|latch0|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:7:register_inst|latch0|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N28
cycloneive_lcell_comb \inst22|decoder|Equal0~7 (
// Equation(s):
// \inst22|decoder|Equal0~7_combout  = (\inst9|RegWrite~combout  & (\inst10|gen_mux:1:mux_inst|y~0_combout  & (!\inst10|gen_mux:0:mux_inst|y~0_combout  & \inst10|gen_mux:2:mux_inst|y~0_combout )))

	.dataa(\inst9|RegWrite~combout ),
	.datab(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.datac(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst22|decoder|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|decoder|Equal0~7 .lut_mask = 16'h0800;
defparam \inst22|decoder|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \inst22|decoder|Equal0~7clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|decoder|Equal0~7_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|decoder|Equal0~7clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|decoder|Equal0~7clkctrl .clock_type = "global clock";
defparam \inst22|decoder|Equal0~7clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N30
cycloneive_lcell_comb \inst22|gen_registers:6:register_inst|latch0|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & (!\inst24|o_data[0]~7_combout )) # (!GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & 
// ((\inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout )))

	.dataa(\inst24|o_data[0]~7_combout ),
	.datab(gnd),
	.datac(\inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout ),
	.datad(\inst22|decoder|Equal0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:6:register_inst|latch0|q_internal~0 .lut_mask = 16'h55F0;
defparam \inst22|gen_registers:6:register_inst|latch0|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N30
cycloneive_lcell_comb \inst22|decoder|Equal0~1 (
// Equation(s):
// \inst22|decoder|Equal0~1_combout  = (\inst9|RegWrite~combout  & (!\inst10|gen_mux:1:mux_inst|y~0_combout  & (!\inst10|gen_mux:0:mux_inst|y~0_combout  & \inst10|gen_mux:2:mux_inst|y~0_combout )))

	.dataa(\inst9|RegWrite~combout ),
	.datab(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.datac(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst22|decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|decoder|Equal0~1 .lut_mask = 16'h0200;
defparam \inst22|decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \inst22|decoder|Equal0~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|decoder|Equal0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|decoder|Equal0~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|decoder|Equal0~1clkctrl .clock_type = "global clock";
defparam \inst22|decoder|Equal0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N4
cycloneive_lcell_comb \inst22|gen_registers:4:register_inst|latch0|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & ((!\inst24|o_data[0]~7_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & 
// (\inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~1clkctrl_outclk ),
	.datad(\inst24|o_data[0]~7_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:4:register_inst|latch0|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:4:register_inst|latch0|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N24
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (((\inst|srom|rom_block|auto_generated|q_a [22]) # (!\inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout  & ((!\inst|srom|rom_block|auto_generated|q_a [22]))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(\inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0 .lut_mask = 16'hAA1B;
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N30
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout )) # 
// (!\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0_combout 
// ))))

	.dataa(\inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout ),
	.datab(\inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datad(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~1 .lut_mask = 16'h5F30;
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N6
cycloneive_lcell_comb \inst22|decoder|Equal0~6 (
// Equation(s):
// \inst22|decoder|Equal0~6_combout  = (\inst9|RegWrite~combout  & (\inst10|gen_mux:1:mux_inst|y~0_combout  & (!\inst10|gen_mux:0:mux_inst|y~0_combout  & !\inst10|gen_mux:2:mux_inst|y~0_combout )))

	.dataa(\inst9|RegWrite~combout ),
	.datab(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.datac(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst22|decoder|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|decoder|Equal0~6 .lut_mask = 16'h0008;
defparam \inst22|decoder|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \inst22|decoder|Equal0~6clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|decoder|Equal0~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|decoder|Equal0~6clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|decoder|Equal0~6clkctrl .clock_type = "global clock";
defparam \inst22|decoder|Equal0~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N10
cycloneive_lcell_comb \inst22|gen_registers:2:register_inst|latch0|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & ((!\inst24|o_data[0]~7_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & 
// (\inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[0]~7_combout ),
	.datad(\inst22|decoder|Equal0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:2:register_inst|latch0|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:2:register_inst|latch0|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N20
cycloneive_lcell_comb \inst22|decoder|Equal0~5 (
// Equation(s):
// \inst22|decoder|Equal0~5_combout  = (\inst10|gen_mux:1:mux_inst|y~0_combout  & (\inst9|RegWrite~combout  & (\inst10|gen_mux:0:mux_inst|y~0_combout  & !\inst10|gen_mux:2:mux_inst|y~0_combout )))

	.dataa(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.datab(\inst9|RegWrite~combout ),
	.datac(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst22|decoder|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|decoder|Equal0~5 .lut_mask = 16'h0080;
defparam \inst22|decoder|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst22|decoder|Equal0~5clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|decoder|Equal0~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|decoder|Equal0~5clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|decoder|Equal0~5clkctrl .clock_type = "global clock";
defparam \inst22|decoder|Equal0~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N12
cycloneive_lcell_comb \inst22|gen_registers:3:register_inst|latch0|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & ((!\inst24|o_data[0]~7_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & 
// (\inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[0]~7_combout ),
	.datad(\inst22|decoder|Equal0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:3:register_inst|latch0|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:3:register_inst|latch0|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N26
cycloneive_lcell_comb \inst22|decoder|Equal0~3 (
// Equation(s):
// \inst22|decoder|Equal0~3_combout  = (\inst9|RegWrite~combout  & (!\inst10|gen_mux:1:mux_inst|y~0_combout  & (!\inst10|gen_mux:0:mux_inst|y~0_combout  & !\inst10|gen_mux:2:mux_inst|y~0_combout )))

	.dataa(\inst9|RegWrite~combout ),
	.datab(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.datac(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst22|decoder|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|decoder|Equal0~3 .lut_mask = 16'h0002;
defparam \inst22|decoder|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \inst22|decoder|Equal0~3clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|decoder|Equal0~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|decoder|Equal0~3clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|decoder|Equal0~3clkctrl .clock_type = "global clock";
defparam \inst22|decoder|Equal0~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N28
cycloneive_lcell_comb \inst22|gen_registers:0:register_inst|latch0|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & ((!\inst24|o_data[0]~7_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & 
// (\inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~3clkctrl_outclk ),
	.datad(\inst24|o_data[0]~7_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:0:register_inst|latch0|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:0:register_inst|latch0|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N24
cycloneive_lcell_comb \inst22|decoder|Equal0~2 (
// Equation(s):
// \inst22|decoder|Equal0~2_combout  = (!\inst10|gen_mux:1:mux_inst|y~0_combout  & (\inst9|RegWrite~combout  & (\inst10|gen_mux:0:mux_inst|y~0_combout  & !\inst10|gen_mux:2:mux_inst|y~0_combout )))

	.dataa(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.datab(\inst9|RegWrite~combout ),
	.datac(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst22|decoder|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|decoder|Equal0~2 .lut_mask = 16'h0040;
defparam \inst22|decoder|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \inst22|decoder|Equal0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|decoder|Equal0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|decoder|Equal0~2clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|decoder|Equal0~2clkctrl .clock_type = "global clock";
defparam \inst22|decoder|Equal0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N14
cycloneive_lcell_comb \inst22|gen_registers:1:register_inst|latch0|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & ((!\inst24|o_data[0]~7_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & 
// (\inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[0]~7_combout ),
	.datad(\inst22|decoder|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:1:register_inst|latch0|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:1:register_inst|latch0|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N12
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (((\inst|srom|rom_block|auto_generated|q_a [22]) # (!\inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout  & ((!\inst|srom|rom_block|auto_generated|q_a [22]))))

	.dataa(\inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout ),
	.datab(\inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2 .lut_mask = 16'hF035;
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N10
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout ))) # 
// (!\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout )))) # (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2_combout ))))

	.dataa(\inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout ),
	.datab(\inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datad(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~2_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~3 .lut_mask = 16'h3F50;
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N0
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & (\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [23] & 
// ((\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~3_combout )))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~1_combout ),
	.datad(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4 .lut_mask = 16'hF3C0;
defparam \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N18
cycloneive_lcell_comb \inst21|gen_mux:0:mux_inst|y~1 (
// Equation(s):
// \inst21|gen_mux:0:mux_inst|y~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [31] & (\inst|srom|rom_block|auto_generated|q_a [0] & \inst9|Equal1~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|gen_mux:0:mux_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:0:mux_inst|y~1 .lut_mask = 16'h8080;
defparam \inst21|gen_mux:0:mux_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N0
cycloneive_lcell_comb \inst21|gen_mux:0:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:0:mux_inst|y~0_combout  = (\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout  & ((!\inst9|Equal1~0_combout ) # (!\inst|srom|rom_block|auto_generated|q_a [31])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\inst9|Equal1~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:0:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:0:mux_inst|y~0 .lut_mask = 16'h5F00;
defparam \inst21|gen_mux:0:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N22
cycloneive_lcell_comb \inst19|logical_select_mux|gen_mux:0:U|y~0 (
// Equation(s):
// \inst19|logical_select_mux|gen_mux:0:U|y~0_combout  = (\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout  & ((\inst21|gen_mux:0:mux_inst|y~1_combout ) # ((\inst21|gen_mux:0:mux_inst|y~0_combout ) # (\inst19|arithmetic_sel~0_combout )))) # 
// (!\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout  & (\inst19|arithmetic_sel~0_combout  & ((\inst21|gen_mux:0:mux_inst|y~1_combout ) # (\inst21|gen_mux:0:mux_inst|y~0_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.datab(\inst21|gen_mux:0:mux_inst|y~1_combout ),
	.datac(\inst21|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst19|arithmetic_sel~0_combout ),
	.cin(gnd),
	.combout(\inst19|logical_select_mux|gen_mux:0:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|logical_select_mux|gen_mux:0:U|y~0 .lut_mask = 16'hFEA8;
defparam \inst19|logical_select_mux|gen_mux:0:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N24
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[0]~15 (
// Equation(s):
// \inst19|arithmetic_unit|sum[0]~15_combout  = \inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout  $ (((\inst21|gen_mux:0:mux_inst|y~1_combout ) # ((!\inst9|ALUop~0_combout  & \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout ))))

	.dataa(\inst9|ALUop~0_combout ),
	.datab(\inst21|gen_mux:0:mux_inst|y~1_combout ),
	.datac(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.datad(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[0]~15 .lut_mask = 16'h2D3C;
defparam \inst19|arithmetic_unit|sum[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N6
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:0:U|y~0 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:0:U|y~0_combout  = (\inst27|inst5~combout  & (\inst19|logical_select_mux|gen_mux:0:U|y~0_combout )) # (!\inst27|inst5~combout  & (((!\inst19|arithmetic_sel~0_combout  & \inst19|arithmetic_unit|sum[0]~15_combout ))))

	.dataa(\inst19|logical_select_mux|gen_mux:0:U|y~0_combout ),
	.datab(\inst19|arithmetic_sel~0_combout ),
	.datac(\inst27|inst5~combout ),
	.datad(\inst19|arithmetic_unit|sum[0]~15_combout ),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:0:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:0:U|y~0 .lut_mask = 16'hA3A0;
defparam \inst19|top_level_mux|gen_mux:0:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N0
cycloneive_lcell_comb \inst19|arithmetic_unit|cn~7 (
// Equation(s):
// \inst19|arithmetic_unit|cn~7_combout  = (\inst19|arithmetic_unit|sum[31]~12_combout ) # ((\inst|srom|rom_block|auto_generated|q_a [15] & (\inst9|ALUop~0_combout  & \inst|srom|rom_block|auto_generated|q_a [13])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [15]),
	.datab(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datac(\inst9|ALUop~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn~7 .lut_mask = 16'hECCC;
defparam \inst19|arithmetic_unit|cn~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N6
cycloneive_lcell_comb \inst19|arithmetic_unit|cn~8 (
// Equation(s):
// \inst19|arithmetic_unit|cn~8_combout  = (\inst19|arithmetic_unit|cn~7_combout  & ((\inst19|arithmetic_unit|sum[31]~12_combout ) # ((\inst|srom|rom_block|auto_generated|q_a [10] & \inst9|ALUop~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [10]),
	.datab(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datac(\inst9|ALUop~0_combout ),
	.datad(\inst19|arithmetic_unit|cn~7_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn~8 .lut_mask = 16'hEC00;
defparam \inst19|arithmetic_unit|cn~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N26
cycloneive_lcell_comb \inst21|gen_mux:30:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:30:mux_inst|y~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [15] & (\inst9|Equal1~0_combout  & \inst|srom|rom_block|auto_generated|q_a [31]))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [15]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst21|gen_mux:30:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:30:mux_inst|y~0 .lut_mask = 16'hC000;
defparam \inst21|gen_mux:30:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N18
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[31]~13 (
// Equation(s):
// \inst19|arithmetic_unit|sum[31]~13_combout  = (\inst21|gen_mux:30:mux_inst|y~0_combout  & (((!\inst9|Equal6~0_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [1]))) # (!\inst21|gen_mux:30:mux_inst|y~0_combout  & 
// (((\inst19|arithmetic_unit|sum[31]~12_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [1]),
	.datab(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datac(\inst21|gen_mux:30:mux_inst|y~0_combout ),
	.datad(\inst9|Equal6~0_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[31]~13 .lut_mask = 16'h5CFC;
defparam \inst19|arithmetic_unit|sum[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N8
cycloneive_lcell_comb \inst19|arithmetic_unit|cn~9 (
// Equation(s):
// \inst19|arithmetic_unit|cn~9_combout  = (\inst|srom|rom_block|auto_generated|q_a [14] & (\inst|srom|rom_block|auto_generated|q_a [9] & (\inst|srom|rom_block|auto_generated|q_a [12] & \inst|srom|rom_block|auto_generated|q_a [11])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [14]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [9]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [12]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn~9 .lut_mask = 16'h8000;
defparam \inst19|arithmetic_unit|cn~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N2
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[8] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [8] = (\inst19|arithmetic_unit|sum[31]~12_combout ) # ((\inst|srom|rom_block|auto_generated|q_a [8] & (\inst|srom|rom_block|auto_generated|q_a [31] & \inst9|Equal1~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [8]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [8]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[8] .lut_mask = 16'hFF80;
defparam \inst19|arithmetic_unit|B_xor_sub[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N22
cycloneive_lcell_comb \inst19|arithmetic_unit|cn~10 (
// Equation(s):
// \inst19|arithmetic_unit|cn~10_combout  = (\inst19|arithmetic_unit|B_xor_sub [8] & ((\inst19|arithmetic_unit|sum[31]~12_combout ) # ((\inst9|ALUop~0_combout  & \inst19|arithmetic_unit|cn~9_combout ))))

	.dataa(\inst9|ALUop~0_combout ),
	.datab(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datac(\inst19|arithmetic_unit|cn~9_combout ),
	.datad(\inst19|arithmetic_unit|B_xor_sub [8]),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn~10 .lut_mask = 16'hEC00;
defparam \inst19|arithmetic_unit|cn~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N22
cycloneive_lcell_comb \inst21|gen_mux:2:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:2:mux_inst|y~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [31] & (\inst9|Equal1~0_combout  & \inst|srom|rom_block|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst21|gen_mux:2:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:2:mux_inst|y~0 .lut_mask = 16'hC000;
defparam \inst21|gen_mux:2:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N0
cycloneive_lcell_comb \inst9|Equal1~1 (
// Equation(s):
// \inst9|Equal1~1_combout  = (!\inst|srom|rom_block|auto_generated|q_a [29] & (\inst|srom|rom_block|auto_generated|q_a [31] & \inst9|Equal1~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datad(\inst9|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst9|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal1~1 .lut_mask = 16'h5000;
defparam \inst9|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N22
cycloneive_lcell_comb \inst22|gen_registers:2:register_inst|latch7|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & ((!\inst24|o_data[7]~0_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & 
// (\inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[7]~0_combout ),
	.datad(\inst22|decoder|Equal0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:2:register_inst|latch7|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:2:register_inst|latch7|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N20
cycloneive_lcell_comb \inst22|gen_registers:3:register_inst|latch7|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & ((!\inst24|o_data[7]~0_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & 
// (\inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~5clkctrl_outclk ),
	.datad(\inst24|o_data[7]~0_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:3:register_inst|latch7|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:3:register_inst|latch7|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N16
cycloneive_lcell_comb \inst22|gen_registers:0:register_inst|latch7|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & ((!\inst24|o_data[7]~0_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & 
// (\inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~3clkctrl_outclk ),
	.datad(\inst24|o_data[7]~0_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:0:register_inst|latch7|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:0:register_inst|latch7|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N30
cycloneive_lcell_comb \inst22|gen_registers:1:register_inst|latch7|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & ((!\inst24|o_data[7]~0_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & 
// (\inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[7]~0_combout ),
	.datad(\inst22|decoder|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:1:register_inst|latch7|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:1:register_inst|latch7|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N6
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst|srom|rom_block|auto_generated|q_a [16])))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst|srom|rom_block|auto_generated|q_a 
// [16] & ((!\inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2 .lut_mask = 16'hAF11;
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N8
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~3_combout  = (\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2_combout  & (((!\inst|srom|rom_block|auto_generated|q_a [17]) # (!\inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout )))) # 
// (!\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout  & ((\inst|srom|rom_block|auto_generated|q_a [17]))))

	.dataa(\inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout ),
	.datab(\inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~2_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~3 .lut_mask = 16'h35F0;
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y14_N28
cycloneive_lcell_comb \inst22|gen_registers:7:register_inst|latch7|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & (!\inst24|o_data[7]~0_combout )) # (!GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & 
// ((\inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout )))

	.dataa(\inst24|o_data[7]~0_combout ),
	.datab(\inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:7:register_inst|latch7|q_internal~0 .lut_mask = 16'h5C5C;
defparam \inst22|gen_registers:7:register_inst|latch7|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N10
cycloneive_lcell_comb \inst22|gen_registers:4:register_inst|latch7|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & ((!\inst24|o_data[7]~0_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & 
// (\inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst22|decoder|Equal0~1clkctrl_outclk ),
	.datad(\inst24|o_data[7]~0_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:4:register_inst|latch7|q_internal~0 .lut_mask = 16'h0AFA;
defparam \inst22|gen_registers:4:register_inst|latch7|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N18
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst|srom|rom_block|auto_generated|q_a [16])) # (!\inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout ))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [17] & (((!\inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout  & !\inst|srom|rom_block|auto_generated|q_a [16]))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0 .lut_mask = 16'hAA27;
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N4
cycloneive_lcell_comb \inst22|decoder|Equal0~4 (
// Equation(s):
// \inst22|decoder|Equal0~4_combout  = (!\inst10|gen_mux:1:mux_inst|y~0_combout  & (\inst9|RegWrite~combout  & (\inst10|gen_mux:0:mux_inst|y~0_combout  & \inst10|gen_mux:2:mux_inst|y~0_combout )))

	.dataa(\inst10|gen_mux:1:mux_inst|y~0_combout ),
	.datab(\inst9|RegWrite~combout ),
	.datac(\inst10|gen_mux:0:mux_inst|y~0_combout ),
	.datad(\inst10|gen_mux:2:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst22|decoder|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|decoder|Equal0~4 .lut_mask = 16'h4000;
defparam \inst22|decoder|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \inst22|decoder|Equal0~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst22|decoder|Equal0~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst22|decoder|Equal0~4clkctrl_outclk ));
// synopsys translate_off
defparam \inst22|decoder|Equal0~4clkctrl .clock_type = "global clock";
defparam \inst22|decoder|Equal0~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N30
cycloneive_lcell_comb \inst22|gen_registers:5:register_inst|latch7|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & ((!\inst24|o_data[7]~0_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & 
// (\inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout ),
	.datab(\inst24|o_data[7]~0_combout ),
	.datac(gnd),
	.datad(\inst22|decoder|Equal0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:5:register_inst|latch7|q_internal~0 .lut_mask = 16'h33AA;
defparam \inst22|gen_registers:5:register_inst|latch7|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N12
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~1_combout  = (\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0_combout  & (((!\inst|srom|rom_block|auto_generated|q_a [16])) # (!\inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout ))) # 
// (!\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0_combout  & (((!\inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout  & \inst|srom|rom_block|auto_generated|q_a [16]))))

	.dataa(\inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout ),
	.datab(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~0_combout ),
	.datac(\inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~1 .lut_mask = 16'h47CC;
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N30
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [18] & ((\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~1_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [18] & 
// (\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~3_combout ))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~3_combout ),
	.datad(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~1_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4 .lut_mask = 16'hFC30;
defparam \inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N26
cycloneive_lcell_comb \inst21|gen_mux:7:mux_inst|y~1 (
// Equation(s):
// \inst21|gen_mux:7:mux_inst|y~1_combout  = (!\inst9|Equal2~0_combout  & (\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout  & !\inst9|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\inst9|Equal2~0_combout ),
	.datac(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.datad(\inst9|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:7:mux_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:7:mux_inst|y~1 .lut_mask = 16'h0030;
defparam \inst21|gen_mux:7:mux_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N24
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out[7] (
// Equation(s):
// \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7] = (\inst|srom|rom_block|auto_generated|q_a [23] & (\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout  & 
// \inst|srom|rom_block|auto_generated|q_a [22])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst22|gen_registers:7:register_inst|latch7|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7]),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out[7] .lut_mask = 16'h0800;
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N20
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O (
// Equation(s):
// \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout  = (\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7])

	.dataa(gnd),
	.datab(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.datac(gnd),
	.datad(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O .lut_mask = 16'hFFCC;
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N4
cycloneive_lcell_comb \inst21|gen_mux:7:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:7:mux_inst|y~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [31] & (\inst|srom|rom_block|auto_generated|q_a [7] & \inst9|Equal1~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\inst|srom|rom_block|auto_generated|q_a [7]),
	.datad(\inst9|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:7:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:7:mux_inst|y~0 .lut_mask = 16'hA000;
defparam \inst21|gen_mux:7:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N28
cycloneive_lcell_comb \inst19|logical_select_mux|gen_mux:7:U|y~0 (
// Equation(s):
// \inst19|logical_select_mux|gen_mux:7:U|y~0_combout  = (\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout  & ((\inst21|gen_mux:7:mux_inst|y~1_combout ) # ((\inst21|gen_mux:7:mux_inst|y~0_combout ) # (\inst19|arithmetic_sel~0_combout )))) # 
// (!\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout  & (\inst19|arithmetic_sel~0_combout  & ((\inst21|gen_mux:7:mux_inst|y~1_combout ) # (\inst21|gen_mux:7:mux_inst|y~0_combout ))))

	.dataa(\inst21|gen_mux:7:mux_inst|y~1_combout ),
	.datab(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout ),
	.datac(\inst21|gen_mux:7:mux_inst|y~0_combout ),
	.datad(\inst19|arithmetic_sel~0_combout ),
	.cin(gnd),
	.combout(\inst19|logical_select_mux|gen_mux:7:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|logical_select_mux|gen_mux:7:U|y~0 .lut_mask = 16'hFEC8;
defparam \inst19|logical_select_mux|gen_mux:7:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N18
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[7] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [7] = \inst19|arithmetic_unit|sum[31]~12_combout  $ (((\inst9|ALUop~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [7])) # (!\inst9|ALUop~0_combout  & ((\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout 
// )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [7]),
	.datab(\inst9|ALUop~0_combout ),
	.datac(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.datad(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [7]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[7] .lut_mask = 16'h47B8;
defparam \inst19|arithmetic_unit|B_xor_sub[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N22
cycloneive_lcell_comb \inst22|gen_registers:7:register_inst|latch6|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & ((!\inst24|o_data[6]~1_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & 
// (\inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout ),
	.datab(\inst24|o_data[6]~1_combout ),
	.datac(\inst22|decoder|Equal0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:7:register_inst|latch6|q_internal~0 .lut_mask = 16'h3A3A;
defparam \inst22|gen_registers:7:register_inst|latch6|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N4
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out[7] (
// Equation(s):
// \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7] = (\inst|srom|rom_block|auto_generated|q_a [23] & (\inst|srom|rom_block|auto_generated|q_a [22] & (!\inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout  & 
// \inst|srom|rom_block|auto_generated|q_a [21])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7]),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out[7] .lut_mask = 16'h0800;
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N26
cycloneive_lcell_comb \inst22|gen_registers:5:register_inst|latch6|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & ((!\inst24|o_data[6]~1_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & 
// (\inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout ),
	.datab(\inst24|o_data[6]~1_combout ),
	.datac(\inst22|decoder|Equal0~4clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:5:register_inst|latch6|q_internal~0 .lut_mask = 16'h3A3A;
defparam \inst22|gen_registers:5:register_inst|latch6|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N20
cycloneive_lcell_comb \inst22|gen_registers:4:register_inst|latch6|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & ((!\inst24|o_data[6]~1_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & 
// (\inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~1clkctrl_outclk ),
	.datad(\inst24|o_data[6]~1_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:4:register_inst|latch6|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:4:register_inst|latch6|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N24
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst|srom|rom_block|auto_generated|q_a [16]) # (!\inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [17] & (!\inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout  & ((!\inst|srom|rom_block|auto_generated|q_a [16]))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0 .lut_mask = 16'hAA1B;
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N30
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout ))) # 
// (!\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout )))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0_combout ))))

	.dataa(\inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst22|gen_registers:7:register_inst|latch6|q_internal~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~1 .lut_mask = 16'h3F44;
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N20
cycloneive_lcell_comb \inst22|gen_registers:3:register_inst|latch6|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & ((!\inst24|o_data[6]~1_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & 
// (\inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst24|o_data[6]~1_combout ),
	.datad(\inst22|decoder|Equal0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:3:register_inst|latch6|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:3:register_inst|latch6|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N24
cycloneive_lcell_comb \inst22|gen_registers:2:register_inst|latch6|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & ((!\inst24|o_data[6]~1_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & 
// (\inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst24|o_data[6]~1_combout ),
	.datad(\inst22|decoder|Equal0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:2:register_inst|latch6|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:2:register_inst|latch6|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N16
cycloneive_lcell_comb \inst22|gen_registers:0:register_inst|latch6|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & ((!\inst24|o_data[6]~1_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & 
// (\inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst24|o_data[6]~1_combout ),
	.datad(\inst22|decoder|Equal0~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:0:register_inst|latch6|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:0:register_inst|latch6|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N2
cycloneive_lcell_comb \inst22|gen_registers:1:register_inst|latch6|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & ((!\inst24|o_data[6]~1_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & 
// (\inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst24|o_data[6]~1_combout ),
	.datad(\inst22|decoder|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:1:register_inst|latch6|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:1:register_inst|latch6|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N0
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (\inst|srom|rom_block|auto_generated|q_a [16])) # (!\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst|srom|rom_block|auto_generated|q_a [16] 
// & ((!\inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout ),
	.datad(\inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2 .lut_mask = 16'h89CD;
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N10
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~2_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~3 .lut_mask = 16'h770A;
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N28
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [18] & (\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [18] & 
// ((\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~3_combout )))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~1_combout ),
	.datad(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4 .lut_mask = 16'hF3C0;
defparam \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N12
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[6] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [6] = \inst19|arithmetic_unit|sum[31]~12_combout  $ (((\inst9|ALUop~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [6])) # (!\inst9|ALUop~0_combout  & ((\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout 
// )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [6]),
	.datab(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datac(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.datad(\inst9|ALUop~0_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [6]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[6] .lut_mask = 16'h663C;
defparam \inst19|arithmetic_unit|B_xor_sub[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N12
cycloneive_lcell_comb \inst22|gen_registers:7:register_inst|latch5|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & ((!\inst24|o_data[5]~2_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & 
// (\inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[5]~2_combout ),
	.datad(\inst22|decoder|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:7:register_inst|latch5|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:7:register_inst|latch5|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N0
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out[7] (
// Equation(s):
// \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7] = (\inst|srom|rom_block|auto_generated|q_a [22] & (\inst|srom|rom_block|auto_generated|q_a [23] & (\inst|srom|rom_block|auto_generated|q_a [21] & 
// !\inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7]),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out[7] .lut_mask = 16'h0080;
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N26
cycloneive_lcell_comb \inst22|gen_registers:6:register_inst|latch5|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & ((!\inst24|o_data[5]~2_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & 
// (\inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout ),
	.datac(\inst24|o_data[5]~2_combout ),
	.datad(\inst22|decoder|Equal0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:6:register_inst|latch5|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:6:register_inst|latch5|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N6
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst|srom|rom_block|auto_generated|q_a [17])))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst|srom|rom_block|auto_generated|q_a 
// [17] & ((!\inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & (!\inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout ))))

	.dataa(\inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0 .lut_mask = 16'hC1F1;
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N20
cycloneive_lcell_comb \inst22|gen_registers:5:register_inst|latch5|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & (!\inst24|o_data[5]~2_combout )) # (!GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & 
// ((\inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout )))

	.dataa(\inst24|o_data[5]~2_combout ),
	.datab(\inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout ),
	.datac(gnd),
	.datad(\inst22|decoder|Equal0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:5:register_inst|latch5|q_internal~0 .lut_mask = 16'h55CC;
defparam \inst22|gen_registers:5:register_inst|latch5|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N28
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~1_combout  = (\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0_combout  & (((!\inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [16]))) # 
// (!\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout )))

	.dataa(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout ),
	.datad(\inst22|gen_registers:7:register_inst|latch5|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~1 .lut_mask = 16'h26AE;
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N28
cycloneive_lcell_comb \inst22|gen_registers:3:register_inst|latch5|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & ((!\inst24|o_data[5]~2_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & 
// (\inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout ),
	.datac(\inst24|o_data[5]~2_combout ),
	.datad(\inst22|decoder|Equal0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:3:register_inst|latch5|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:3:register_inst|latch5|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N0
cycloneive_lcell_comb \inst22|gen_registers:0:register_inst|latch5|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & ((!\inst24|o_data[5]~2_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & 
// (\inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~3clkctrl_outclk ),
	.datad(\inst24|o_data[5]~2_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:0:register_inst|latch5|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:0:register_inst|latch5|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N6
cycloneive_lcell_comb \inst22|gen_registers:1:register_inst|latch5|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & (!\inst24|o_data[5]~2_combout )) # (!GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & 
// ((\inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout )))

	.dataa(\inst24|o_data[5]~2_combout ),
	.datab(\inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout ),
	.datac(gnd),
	.datad(\inst22|decoder|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:1:register_inst|latch5|q_internal~0 .lut_mask = 16'h55CC;
defparam \inst22|gen_registers:1:register_inst|latch5|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N26
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst|srom|rom_block|auto_generated|q_a [16])))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst|srom|rom_block|auto_generated|q_a 
// [16] & ((!\inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2 .lut_mask = 16'hA1F1;
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y19_N6
cycloneive_lcell_comb \inst22|gen_registers:2:register_inst|latch5|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & ((!\inst24|o_data[5]~2_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & 
// (\inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[5]~2_combout ),
	.datad(\inst22|decoder|Equal0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:2:register_inst|latch5|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:2:register_inst|latch5|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N16
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout ),
	.datac(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~2_combout ),
	.datad(\inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~3 .lut_mask = 16'h707A;
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N14
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [18] & (\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [18] & 
// ((\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~3_combout )))

	.dataa(gnd),
	.datab(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~1_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4 .lut_mask = 16'hCFC0;
defparam \inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N4
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[5] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [5] = \inst19|arithmetic_unit|sum[31]~12_combout  $ (((\inst9|ALUop~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [5])) # (!\inst9|ALUop~0_combout  & ((\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout 
// )))))

	.dataa(\inst9|ALUop~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [5]),
	.datac(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.datad(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [5]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[5] .lut_mask = 16'h27D8;
defparam \inst19|arithmetic_unit|B_xor_sub[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N12
cycloneive_lcell_comb \inst22|gen_registers:7:register_inst|latch4|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & ((!\inst24|o_data[4]~3_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & 
// (\inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[4]~3_combout ),
	.datad(\inst22|decoder|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:7:register_inst|latch4|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:7:register_inst|latch4|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N20
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out[7] (
// Equation(s):
// \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7] = (\inst|srom|rom_block|auto_generated|q_a [22] & (\inst|srom|rom_block|auto_generated|q_a [23] & (\inst|srom|rom_block|auto_generated|q_a [21] & 
// !\inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7]),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out[7] .lut_mask = 16'h0080;
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N0
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[4] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [4] = \inst19|arithmetic_unit|sum[31]~12_combout  $ (((\inst9|ALUop~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [4])) # (!\inst9|ALUop~0_combout  & ((\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout 
// )))))

	.dataa(\inst9|ALUop~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [4]),
	.datac(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.datad(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [4]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[4] .lut_mask = 16'h27D8;
defparam \inst19|arithmetic_unit|B_xor_sub[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N6
cycloneive_lcell_comb \inst22|gen_registers:6:register_inst|latch4|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & ((!\inst24|o_data[4]~3_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & 
// (\inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[4]~3_combout ),
	.datad(\inst22|decoder|Equal0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:6:register_inst|latch4|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:6:register_inst|latch4|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N6
cycloneive_lcell_comb \inst22|gen_registers:2:register_inst|latch4|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & (!\inst24|o_data[4]~3_combout )) # (!GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & 
// ((\inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout )))

	.dataa(\inst24|o_data[4]~3_combout ),
	.datab(gnd),
	.datac(\inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout ),
	.datad(\inst22|decoder|Equal0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:2:register_inst|latch4|q_internal~0 .lut_mask = 16'h55F0;
defparam \inst22|gen_registers:2:register_inst|latch4|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N16
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~3_combout  = (!\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst|srom|rom_block|auto_generated|q_a [23] & (!\inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout )) # 
// (!\inst|srom|rom_block|auto_generated|q_a [23] & ((!\inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout )))))

	.dataa(\inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~3 .lut_mask = 16'h0407;
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N30
cycloneive_lcell_comb \inst22|gen_registers:3:register_inst|latch4|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & ((!\inst24|o_data[4]~3_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & 
// (\inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst22|decoder|Equal0~5clkctrl_outclk ),
	.datad(\inst24|o_data[4]~3_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:3:register_inst|latch4|q_internal~0 .lut_mask = 16'h0AFA;
defparam \inst22|gen_registers:3:register_inst|latch4|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N22
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout  & !\inst|srom|rom_block|auto_generated|q_a [23]))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~2 .lut_mask = 16'h000A;
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N16
cycloneive_lcell_comb \inst22|gen_registers:4:register_inst|latch4|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & ((!\inst24|o_data[4]~3_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & 
// (\inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~1clkctrl_outclk ),
	.datad(\inst24|o_data[4]~3_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:4:register_inst|latch4|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:4:register_inst|latch4|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y18_N16
cycloneive_lcell_comb \inst22|gen_registers:0:register_inst|latch4|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & ((!\inst24|o_data[4]~3_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & 
// (\inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~3clkctrl_outclk ),
	.datad(\inst24|o_data[4]~3_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:0:register_inst|latch4|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:0:register_inst|latch4|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N18
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (((\inst|srom|rom_block|auto_generated|q_a [23])))) # (!\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst|srom|rom_block|auto_generated|q_a 
// [23] & (!\inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [23] & ((!\inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(\inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout ),
	.datac(\inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0 .lut_mask = 16'hBB05;
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N18
cycloneive_lcell_comb \inst22|gen_registers:1:register_inst|latch4|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & ((!\inst24|o_data[4]~3_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & 
// (\inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[4]~3_combout ),
	.datad(\inst22|decoder|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:1:register_inst|latch4|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:1:register_inst|latch4|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N12
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout )) # 
// (!\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [21] & (\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~0_combout ),
	.datac(\inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout ),
	.datad(\inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~1 .lut_mask = 16'h4C6E;
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N6
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~3_combout ) # ((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~2_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~1_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~3_combout ),
	.datac(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~2_combout ),
	.datad(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~1_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4 .lut_mask = 16'hFDA8;
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N24
cycloneive_lcell_comb \inst22|gen_registers:3:register_inst|latch3|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & ((!\inst24|o_data[3]~4_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & 
// (\inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~5clkctrl_outclk ),
	.datad(\inst24|o_data[3]~4_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:3:register_inst|latch3|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:3:register_inst|latch3|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N16
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst|srom|rom_block|auto_generated|q_a [23] & !\inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~2 .lut_mask = 16'h000C;
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneive_lcell_comb \inst22|gen_registers:6:register_inst|latch3|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & ((!\inst24|o_data[3]~4_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & 
// (\inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~7clkctrl_outclk ),
	.datad(\inst24|o_data[3]~4_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:6:register_inst|latch3|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:6:register_inst|latch3|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneive_lcell_comb \inst22|gen_registers:2:register_inst|latch3|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & ((!\inst24|o_data[3]~4_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & 
// (\inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst24|o_data[3]~4_combout ),
	.datad(\inst22|decoder|Equal0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:2:register_inst|latch3|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:2:register_inst|latch3|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~3_combout  = (!\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst|srom|rom_block|auto_generated|q_a [23] & (!\inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout )) # 
// (!\inst|srom|rom_block|auto_generated|q_a [23] & ((!\inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~3 .lut_mask = 16'h0207;
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N20
cycloneive_lcell_comb \inst22|gen_registers:4:register_inst|latch3|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & ((!\inst24|o_data[3]~4_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & 
// (\inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst24|o_data[3]~4_combout ),
	.datad(\inst22|decoder|Equal0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:4:register_inst|latch3|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:4:register_inst|latch3|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N30
cycloneive_lcell_comb \inst22|gen_registers:5:register_inst|latch3|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & ((!\inst24|o_data[3]~4_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & 
// (\inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[3]~4_combout ),
	.datad(\inst22|decoder|Equal0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:5:register_inst|latch3|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:5:register_inst|latch3|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N10
cycloneive_lcell_comb \inst22|gen_registers:1:register_inst|latch3|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & ((!\inst24|o_data[3]~4_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & 
// (\inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[3]~4_combout ),
	.datad(\inst22|decoder|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:1:register_inst|latch3|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:1:register_inst|latch3|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N10
cycloneive_lcell_comb \inst22|gen_registers:0:register_inst|latch3|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & ((!\inst24|o_data[3]~4_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & 
// (\inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[3]~4_combout ),
	.datad(\inst22|decoder|Equal0~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:0:register_inst|latch3|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:0:register_inst|latch3|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N6
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (((\inst|srom|rom_block|auto_generated|q_a [23])) # (!\inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout ))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [21] & (((!\inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout  & !\inst|srom|rom_block|auto_generated|q_a [23]))))

	.dataa(\inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout ),
	.datab(\inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0 .lut_mask = 16'hF053;
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N0
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & ((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout ))) # 
// (!\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout )))) # (!\inst|srom|rom_block|auto_generated|q_a [23] & (((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout ),
	.datad(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~1 .lut_mask = 16'h5F22;
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N22
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~2_combout ) # ((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~3_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~1_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~2_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~3_combout ),
	.datad(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~1_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4 .lut_mask = 16'hFBC8;
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N24
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out[7] (
// Equation(s):
// \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7] = (\inst|srom|rom_block|auto_generated|q_a [22] & (\inst|srom|rom_block|auto_generated|q_a [23] & (\inst|srom|rom_block|auto_generated|q_a [21] & 
// !\inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7]),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out[7] .lut_mask = 16'h0080;
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N0
cycloneive_lcell_comb \inst22|gen_registers:3:register_inst|latch2|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & ((!\inst24|o_data[2]~5_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & 
// (\inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~5clkctrl_outclk ),
	.datad(\inst24|o_data[2]~5_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:3:register_inst|latch2|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:3:register_inst|latch2|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N10
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst|srom|rom_block|auto_generated|q_a [23] & !\inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~2 .lut_mask = 16'h000A;
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N0
cycloneive_lcell_comb \inst22|gen_registers:6:register_inst|latch2|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & ((!\inst24|o_data[2]~5_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & 
// (\inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst24|o_data[2]~5_combout ),
	.datad(\inst22|decoder|Equal0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:6:register_inst|latch2|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:6:register_inst|latch2|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N10
cycloneive_lcell_comb \inst22|gen_registers:2:register_inst|latch2|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & ((!\inst24|o_data[2]~5_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & 
// (\inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[2]~5_combout ),
	.datad(\inst22|decoder|Equal0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:2:register_inst|latch2|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:2:register_inst|latch2|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N12
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~3_combout  = (!\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst|srom|rom_block|auto_generated|q_a [23] & (!\inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout )) # 
// (!\inst|srom|rom_block|auto_generated|q_a [23] & ((!\inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(\inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~3 .lut_mask = 16'h1015;
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N18
cycloneive_lcell_comb \inst22|gen_registers:5:register_inst|latch2|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & ((!\inst24|o_data[2]~5_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & 
// (\inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst24|o_data[2]~5_combout ),
	.datad(\inst22|decoder|Equal0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:5:register_inst|latch2|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:5:register_inst|latch2|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N12
cycloneive_lcell_comb \inst22|gen_registers:4:register_inst|latch2|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & ((!\inst24|o_data[2]~5_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & 
// (\inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[2]~5_combout ),
	.datad(\inst22|decoder|Equal0~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:4:register_inst|latch2|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:4:register_inst|latch2|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y18_N16
cycloneive_lcell_comb \inst22|gen_registers:0:register_inst|latch2|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & ((!\inst24|o_data[2]~5_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & 
// (\inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst24|o_data[2]~5_combout ),
	.datad(\inst22|decoder|Equal0~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:0:register_inst|latch2|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:0:register_inst|latch2|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N14
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & (((\inst|srom|rom_block|auto_generated|q_a [21])) # (!\inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout ))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [23] & (((!\inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout  & !\inst|srom|rom_block|auto_generated|q_a [21]))))

	.dataa(\inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout ),
	.datab(\inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0 .lut_mask = 16'hF053;
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N10
cycloneive_lcell_comb \inst22|gen_registers:1:register_inst|latch2|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & ((!\inst24|o_data[2]~5_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & 
// (\inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[2]~5_combout ),
	.datad(\inst22|decoder|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:1:register_inst|latch2|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:1:register_inst|latch2|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N16
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout )) # 
// (!\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [21] & (((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(\inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~0_combout ),
	.datad(\inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~1 .lut_mask = 16'h707A;
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N2
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~2_combout ) # ((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~3_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~1_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~2_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~3_combout ),
	.datad(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~1_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4 .lut_mask = 16'hFBC8;
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N24
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst|srom|rom_block|auto_generated|q_a [16]) # (!\inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [17] & (!\inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout  & ((!\inst|srom|rom_block|auto_generated|q_a [16]))))

	.dataa(\inst22|gen_registers:4:register_inst|latch2|q_internal~0_combout ),
	.datab(\inst22|gen_registers:6:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0 .lut_mask = 16'hF035;
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N26
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout ))) # 
// (!\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout )))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst22|gen_registers:5:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~1 .lut_mask = 16'h5F22;
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N20
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst|srom|rom_block|auto_generated|q_a [17]) # (!\inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout  & (!\inst|srom|rom_block|auto_generated|q_a [17])))

	.dataa(\inst22|gen_registers:0:register_inst|latch2|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst22|gen_registers:1:register_inst|latch2|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2 .lut_mask = 16'hC1CD;
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N2
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:3:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst22|gen_registers:2:register_inst|latch2|q_internal~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~2_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~3 .lut_mask = 16'h770A;
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N28
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [18] & (\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [18] & 
// ((\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~3_combout )))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~1_combout ),
	.datad(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4 .lut_mask = 16'hF3C0;
defparam \inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N2
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[2] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [2] = \inst19|arithmetic_unit|sum[31]~12_combout  $ (((\inst9|ALUop~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [2])) # (!\inst9|ALUop~0_combout  & ((\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout 
// )))))

	.dataa(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [2]),
	.datac(\inst9|ALUop~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [2]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[2] .lut_mask = 16'h656A;
defparam \inst19|arithmetic_unit|B_xor_sub[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N24
cycloneive_lcell_comb \inst19|arithmetic_unit|cn~0 (
// Equation(s):
// \inst19|arithmetic_unit|cn~0_combout  = (\inst19|arithmetic_unit|sum[31]~12_combout  & ((\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ) # ((!\inst21|gen_mux:0:mux_inst|y~1_combout  & !\inst21|gen_mux:0:mux_inst|y~0_combout ))))

	.dataa(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datab(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.datac(\inst21|gen_mux:0:mux_inst|y~1_combout ),
	.datad(\inst21|gen_mux:0:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn~0 .lut_mask = 16'h888A;
defparam \inst19|arithmetic_unit|cn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N8
cycloneive_lcell_comb \inst19|arithmetic_unit|gn[0] (
// Equation(s):
// \inst19|arithmetic_unit|gn [0] = (\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout  & (\inst19|arithmetic_unit|sum[31]~12_combout  $ (((\inst21|gen_mux:0:mux_inst|y~1_combout ) # (\inst21|gen_mux:0:mux_inst|y~0_combout )))))

	.dataa(\inst21|gen_mux:0:mux_inst|y~1_combout ),
	.datab(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.datac(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datad(\inst21|gen_mux:0:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|gn [0]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|gn[0] .lut_mask = 16'h0C48;
defparam \inst19|arithmetic_unit|gn[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N8
cycloneive_lcell_comb \inst22|gen_registers:5:register_inst|latch1|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & (!\inst24|o_data[1]~6_combout )) # (!GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & 
// ((\inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout )))

	.dataa(\inst24|o_data[1]~6_combout ),
	.datab(gnd),
	.datac(\inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout ),
	.datad(\inst22|decoder|Equal0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:5:register_inst|latch1|q_internal~0 .lut_mask = 16'h55F0;
defparam \inst22|gen_registers:5:register_inst|latch1|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N22
cycloneive_lcell_comb \inst22|gen_registers:4:register_inst|latch1|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & ((!\inst24|o_data[1]~6_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & 
// (\inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst22|decoder|Equal0~1clkctrl_outclk ),
	.datad(\inst24|o_data[1]~6_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:4:register_inst|latch1|q_internal~0 .lut_mask = 16'h0AFA;
defparam \inst22|gen_registers:4:register_inst|latch1|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N30
cycloneive_lcell_comb \inst22|gen_registers:6:register_inst|latch1|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & ((!\inst24|o_data[1]~6_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & 
// (\inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout ),
	.datab(\inst24|o_data[1]~6_combout ),
	.datac(gnd),
	.datad(\inst22|decoder|Equal0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:6:register_inst|latch1|q_internal~0 .lut_mask = 16'h33AA;
defparam \inst22|gen_registers:6:register_inst|latch1|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N2
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst|srom|rom_block|auto_generated|q_a [16]) # (!\inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [17] & (!\inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout  & ((!\inst|srom|rom_block|auto_generated|q_a [16]))))

	.dataa(\inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout ),
	.datab(\inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0 .lut_mask = 16'hF035;
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N4
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0_combout 
// ))))

	.dataa(\inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout ),
	.datab(\inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~1 .lut_mask = 16'h5F30;
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N12
cycloneive_lcell_comb \inst22|gen_registers:3:register_inst|latch1|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & ((!\inst24|o_data[1]~6_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~5clkctrl_outclk ) & 
// (\inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[1]~6_combout ),
	.datad(\inst22|decoder|Equal0~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:3:register_inst|latch1|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:3:register_inst|latch1|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y15_N28
cycloneive_lcell_comb \inst22|gen_registers:2:register_inst|latch1|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & (!\inst24|o_data[1]~6_combout )) # (!GLOBAL(\inst22|decoder|Equal0~6clkctrl_outclk ) & 
// ((\inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout )))

	.dataa(\inst24|o_data[1]~6_combout ),
	.datab(\inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout ),
	.datac(gnd),
	.datad(\inst22|decoder|Equal0~6clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:2:register_inst|latch1|q_internal~0 .lut_mask = 16'h55CC;
defparam \inst22|gen_registers:2:register_inst|latch1|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N30
cycloneive_lcell_comb \inst22|gen_registers:0:register_inst|latch1|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & ((!\inst24|o_data[1]~6_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~3clkctrl_outclk ) & 
// (\inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[1]~6_combout ),
	.datad(\inst22|decoder|Equal0~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:0:register_inst|latch1|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:0:register_inst|latch1|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N0
cycloneive_lcell_comb \inst22|gen_registers:1:register_inst|latch1|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & (!\inst24|o_data[1]~6_combout )) # (!GLOBAL(\inst22|decoder|Equal0~2clkctrl_outclk ) & 
// ((\inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout )))

	.dataa(\inst24|o_data[1]~6_combout ),
	.datab(gnd),
	.datac(\inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout ),
	.datad(\inst22|decoder|Equal0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:1:register_inst|latch1|q_internal~0 .lut_mask = 16'h55F0;
defparam \inst22|gen_registers:1:register_inst|latch1|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N18
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst|srom|rom_block|auto_generated|q_a [16])))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst|srom|rom_block|auto_generated|q_a 
// [16] & ((!\inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout ))))

	.dataa(\inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout ),
	.datab(\inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2 .lut_mask = 16'hF305;
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N16
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout ),
	.datac(\inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~2_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~3 .lut_mask = 16'h770A;
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N10
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [18] & (\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [18] & 
// ((\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~3_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~1_combout ),
	.datad(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4 .lut_mask = 16'hF5A0;
defparam \inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N14
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[1] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [1] = \inst19|arithmetic_unit|sum[31]~12_combout  $ (((\inst9|ALUop~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [1])) # (!\inst9|ALUop~0_combout  & ((\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout 
// )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [1]),
	.datab(\inst9|ALUop~0_combout ),
	.datac(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datad(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [1]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[1] .lut_mask = 16'h4B78;
defparam \inst19|arithmetic_unit|B_xor_sub[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N28
cycloneive_lcell_comb \inst19|arithmetic_unit|cn[1]~1 (
// Equation(s):
// \inst19|arithmetic_unit|cn[1]~1_combout  = (\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout  & ((\inst19|arithmetic_unit|cn~0_combout ) # ((\inst19|arithmetic_unit|gn [0]) # (\inst19|arithmetic_unit|B_xor_sub [1])))) # 
// (!\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout  & (\inst19|arithmetic_unit|B_xor_sub [1] & ((\inst19|arithmetic_unit|cn~0_combout ) # (\inst19|arithmetic_unit|gn [0]))))

	.dataa(\inst19|arithmetic_unit|cn~0_combout ),
	.datab(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.datac(\inst19|arithmetic_unit|gn [0]),
	.datad(\inst19|arithmetic_unit|B_xor_sub [1]),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn[1]~1 .lut_mask = 16'hFEC8;
defparam \inst19|arithmetic_unit|cn[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N18
cycloneive_lcell_comb \inst19|arithmetic_unit|cn[2]~2 (
// Equation(s):
// \inst19|arithmetic_unit|cn[2]~2_combout  = (\inst19|arithmetic_unit|B_xor_sub [2] & ((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout ) # ((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7]) # (\inst19|arithmetic_unit|cn[1]~1_combout 
// )))) # (!\inst19|arithmetic_unit|B_xor_sub [2] & (\inst19|arithmetic_unit|cn[1]~1_combout  & ((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7]))))

	.dataa(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.datab(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7]),
	.datac(\inst19|arithmetic_unit|B_xor_sub [2]),
	.datad(\inst19|arithmetic_unit|cn[1]~1_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn[2]~2 .lut_mask = 16'hFEE0;
defparam \inst19|arithmetic_unit|cn[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N12
cycloneive_lcell_comb \inst19|arithmetic_unit|cn[3]~3 (
// Equation(s):
// \inst19|arithmetic_unit|cn[3]~3_combout  = (\inst19|arithmetic_unit|B_xor_sub [3] & ((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout ) # ((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7]) # (\inst19|arithmetic_unit|cn[2]~2_combout 
// )))) # (!\inst19|arithmetic_unit|B_xor_sub [3] & (\inst19|arithmetic_unit|cn[2]~2_combout  & ((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7]))))

	.dataa(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.datab(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7]),
	.datac(\inst19|arithmetic_unit|B_xor_sub [3]),
	.datad(\inst19|arithmetic_unit|cn[2]~2_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn[3]~3 .lut_mask = 16'hFEE0;
defparam \inst19|arithmetic_unit|cn[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N10
cycloneive_lcell_comb \inst19|arithmetic_unit|cn[4]~4 (
// Equation(s):
// \inst19|arithmetic_unit|cn[4]~4_combout  = (\inst19|arithmetic_unit|B_xor_sub [4] & ((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7]) # ((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout ) # (\inst19|arithmetic_unit|cn[3]~3_combout 
// )))) # (!\inst19|arithmetic_unit|B_xor_sub [4] & (\inst19|arithmetic_unit|cn[3]~3_combout  & ((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7]),
	.datab(\inst19|arithmetic_unit|B_xor_sub [4]),
	.datac(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.datad(\inst19|arithmetic_unit|cn[3]~3_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn[4]~4 .lut_mask = 16'hFEC8;
defparam \inst19|arithmetic_unit|cn[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N20
cycloneive_lcell_comb \inst19|arithmetic_unit|cn[5]~5 (
// Equation(s):
// \inst19|arithmetic_unit|cn[5]~5_combout  = (\inst19|arithmetic_unit|B_xor_sub [5] & ((\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ) # ((\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7]) # (\inst19|arithmetic_unit|cn[4]~4_combout 
// )))) # (!\inst19|arithmetic_unit|B_xor_sub [5] & (\inst19|arithmetic_unit|cn[4]~4_combout  & ((\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7]))))

	.dataa(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.datab(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7]),
	.datac(\inst19|arithmetic_unit|B_xor_sub [5]),
	.datad(\inst19|arithmetic_unit|cn[4]~4_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn[5]~5 .lut_mask = 16'hFEE0;
defparam \inst19|arithmetic_unit|cn[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N2
cycloneive_lcell_comb \inst19|arithmetic_unit|cn[6]~6 (
// Equation(s):
// \inst19|arithmetic_unit|cn[6]~6_combout  = (\inst19|arithmetic_unit|B_xor_sub [6] & ((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7]) # ((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ) # (\inst19|arithmetic_unit|cn[5]~5_combout 
// )))) # (!\inst19|arithmetic_unit|B_xor_sub [6] & (\inst19|arithmetic_unit|cn[5]~5_combout  & ((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7]),
	.datab(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.datac(\inst19|arithmetic_unit|B_xor_sub [6]),
	.datad(\inst19|arithmetic_unit|cn[5]~5_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|cn[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|cn[6]~6 .lut_mask = 16'hFEE0;
defparam \inst19|arithmetic_unit|cn[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N0
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[7] (
// Equation(s):
// \inst19|arithmetic_unit|sum [7] = \inst19|arithmetic_unit|B_xor_sub [7] $ (\inst19|arithmetic_unit|cn[6]~6_combout  $ (((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ))))

	.dataa(\inst19|arithmetic_unit|B_xor_sub [7]),
	.datab(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7]),
	.datac(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.datad(\inst19|arithmetic_unit|cn[6]~6_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum [7]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[7] .lut_mask = 16'hA956;
defparam \inst19|arithmetic_unit|sum[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N4
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:7:U|y~0 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:7:U|y~0_combout  = (\inst27|inst5~combout  & (((\inst19|logical_select_mux|gen_mux:7:U|y~0_combout )))) # (!\inst27|inst5~combout  & (!\inst19|arithmetic_sel~0_combout  & ((\inst19|arithmetic_unit|sum [7]))))

	.dataa(\inst19|arithmetic_sel~0_combout ),
	.datab(\inst27|inst5~combout ),
	.datac(\inst19|logical_select_mux|gen_mux:7:U|y~0_combout ),
	.datad(\inst19|arithmetic_unit|sum [7]),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:7:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:7:U|y~0 .lut_mask = 16'hD1C0;
defparam \inst19|top_level_mux|gen_mux:7:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \inst1|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\inst9|Equal2~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\RAM_Clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout ,\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ,\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout ,
\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout ,\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout ,\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout ,\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout ,
\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout }),
	.portaaddr({\inst19|top_level_mux|gen_mux:7:U|y~0_combout ,\inst19|top_level_mux|gen_mux:6:U|y~0_combout ,\inst19|top_level_mux|gen_mux:5:U|y~0_combout ,\inst19|top_level_mux|gen_mux:4:U|y~0_combout ,\inst19|top_level_mux|gen_mux:3:U|y~0_combout ,
\inst19|top_level_mux|gen_mux:2:U|y~0_combout ,\inst19|top_level_mux|gen_mux:1:U|y~0_combout ,\inst19|top_level_mux|gen_mux:0:U|y~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .init_file = "data_memory.mif";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_38a1:auto_generated|ALTSYNCRAM";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80055;
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N14
cycloneive_lcell_comb \inst24|o_data[6]~1 (
// Equation(s):
// \inst24|o_data[6]~1_combout  = (\inst26~combout  & (\inst1|sram|ram_block|auto_generated|q_a [6])) # (!\inst26~combout  & ((\inst19|top_level_mux|gen_mux:6:U|y~0_combout )))

	.dataa(\inst26~combout ),
	.datab(\inst1|sram|ram_block|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\inst19|top_level_mux|gen_mux:6:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst24|o_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|o_data[6]~1 .lut_mask = 16'hDD88;
defparam \inst24|o_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N14
cycloneive_lcell_comb \inst22|gen_registers:6:register_inst|latch6|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & ((!\inst24|o_data[6]~1_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & 
// (\inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst24|o_data[6]~1_combout ),
	.datad(\inst22|decoder|Equal0~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:6:register_inst|latch6|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:6:register_inst|latch6|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N26
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~3_combout  = (!\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst|srom|rom_block|auto_generated|q_a [23] & (!\inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout )) # 
// (!\inst|srom|rom_block|auto_generated|q_a [23] & ((!\inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst22|gen_registers:6:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst22|gen_registers:2:register_inst|latch6|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~3 .lut_mask = 16'h0027;
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N24
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst|srom|rom_block|auto_generated|q_a [23] & !\inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst22|gen_registers:3:register_inst|latch6|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~2 .lut_mask = 16'h000A;
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N18
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & (\inst|srom|rom_block|auto_generated|q_a [21])) # (!\inst|srom|rom_block|auto_generated|q_a [23] & ((\inst|srom|rom_block|auto_generated|q_a [21] 
// & ((!\inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst22|gen_registers:0:register_inst|latch6|q_internal~0_combout ),
	.datad(\inst22|gen_registers:1:register_inst|latch6|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0 .lut_mask = 16'h89CD;
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N16
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & ((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout ))) # 
// (!\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout )))) # (!\inst|srom|rom_block|auto_generated|q_a [23] & (((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst22|gen_registers:4:register_inst|latch6|q_internal~0_combout ),
	.datac(\inst22|gen_registers:5:register_inst|latch6|q_internal~0_combout ),
	.datad(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~1 .lut_mask = 16'h5F22;
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N8
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~3_combout ) # ((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~2_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~1_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~3_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~2_combout ),
	.datad(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~1_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4 .lut_mask = 16'hFBC8;
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N6
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O (
// Equation(s):
// \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout  = (\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.datad(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O .lut_mask = 16'hFFF0;
defparam \inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y14_N18
cycloneive_lcell_comb \inst21|gen_mux:6:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:6:mux_inst|y~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [31] & (\inst|srom|rom_block|auto_generated|q_a [6] & \inst9|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [6]),
	.datad(\inst9|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:6:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:6:mux_inst|y~0 .lut_mask = 16'hC000;
defparam \inst21|gen_mux:6:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N14
cycloneive_lcell_comb \inst21|gen_mux:6:mux_inst|y~1 (
// Equation(s):
// \inst21|gen_mux:6:mux_inst|y~1_combout  = (!\inst9|Equal1~1_combout  & (!\inst9|Equal2~0_combout  & \inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ))

	.dataa(\inst9|Equal1~1_combout ),
	.datab(gnd),
	.datac(\inst9|Equal2~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:6:mux_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:6:mux_inst|y~1 .lut_mask = 16'h0500;
defparam \inst21|gen_mux:6:mux_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N12
cycloneive_lcell_comb \inst19|logical_select_mux|gen_mux:6:U|y~0 (
// Equation(s):
// \inst19|logical_select_mux|gen_mux:6:U|y~0_combout  = (\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout  & ((\inst21|gen_mux:6:mux_inst|y~0_combout ) # ((\inst21|gen_mux:6:mux_inst|y~1_combout ) # (\inst19|arithmetic_sel~0_combout )))) # 
// (!\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout  & (\inst19|arithmetic_sel~0_combout  & ((\inst21|gen_mux:6:mux_inst|y~0_combout ) # (\inst21|gen_mux:6:mux_inst|y~1_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout ),
	.datab(\inst21|gen_mux:6:mux_inst|y~0_combout ),
	.datac(\inst21|gen_mux:6:mux_inst|y~1_combout ),
	.datad(\inst19|arithmetic_sel~0_combout ),
	.cin(gnd),
	.combout(\inst19|logical_select_mux|gen_mux:6:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|logical_select_mux|gen_mux:6:U|y~0 .lut_mask = 16'hFEA8;
defparam \inst19|logical_select_mux|gen_mux:6:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N30
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[6] (
// Equation(s):
// \inst19|arithmetic_unit|sum [6] = \inst19|arithmetic_unit|B_xor_sub [6] $ (\inst19|arithmetic_unit|cn[5]~5_combout  $ (((\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|and_out [7]),
	.datab(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.datac(\inst19|arithmetic_unit|B_xor_sub [6]),
	.datad(\inst19|arithmetic_unit|cn[5]~5_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum [6]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[6] .lut_mask = 16'hE11E;
defparam \inst19|arithmetic_unit|sum[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N20
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:6:U|y~0 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:6:U|y~0_combout  = (\inst27|inst5~combout  & (((\inst19|logical_select_mux|gen_mux:6:U|y~0_combout )))) # (!\inst27|inst5~combout  & (!\inst19|arithmetic_sel~0_combout  & ((\inst19|arithmetic_unit|sum [6]))))

	.dataa(\inst27|inst5~combout ),
	.datab(\inst19|arithmetic_sel~0_combout ),
	.datac(\inst19|logical_select_mux|gen_mux:6:U|y~0_combout ),
	.datad(\inst19|arithmetic_unit|sum [6]),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:6:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:6:U|y~0 .lut_mask = 16'hB1A0;
defparam \inst19|top_level_mux|gen_mux:6:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y19_N4
cycloneive_lcell_comb \inst24|o_data[5]~2 (
// Equation(s):
// \inst24|o_data[5]~2_combout  = (\inst26~combout  & (\inst1|sram|ram_block|auto_generated|q_a [5])) # (!\inst26~combout  & ((\inst19|top_level_mux|gen_mux:5:U|y~0_combout )))

	.dataa(\inst26~combout ),
	.datab(\inst1|sram|ram_block|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\inst19|top_level_mux|gen_mux:5:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst24|o_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|o_data[5]~2 .lut_mask = 16'hDD88;
defparam \inst24|o_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N14
cycloneive_lcell_comb \inst22|gen_registers:4:register_inst|latch5|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & ((!\inst24|o_data[5]~2_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~1clkctrl_outclk ) & 
// (\inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~1clkctrl_outclk ),
	.datad(\inst24|o_data[5]~2_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:4:register_inst|latch5|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:4:register_inst|latch5|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N10
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst|srom|rom_block|auto_generated|q_a [23]) # ((!\inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst|srom|rom_block|auto_generated|q_a [23] & (!\inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst22|gen_registers:0:register_inst|latch5|q_internal~0_combout ),
	.datad(\inst22|gen_registers:1:register_inst|latch5|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0 .lut_mask = 16'h89AB;
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N20
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & ((\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout ))) # 
// (!\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout )))) # (!\inst|srom|rom_block|auto_generated|q_a [23] & (((\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0_combout ))))

	.dataa(\inst22|gen_registers:4:register_inst|latch5|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst22|gen_registers:5:register_inst|latch5|q_internal~0_combout ),
	.datad(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~1 .lut_mask = 16'h3F44;
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N18
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst|srom|rom_block|auto_generated|q_a [23] & !\inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\inst22|gen_registers:3:register_inst|latch5|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~2 .lut_mask = 16'h0022;
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N24
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~3_combout  = (!\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst|srom|rom_block|auto_generated|q_a [23] & ((!\inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout ))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [23] & (!\inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout ))))

	.dataa(\inst22|gen_registers:2:register_inst|latch5|q_internal~0_combout ),
	.datab(\inst22|gen_registers:6:register_inst|latch5|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~3 .lut_mask = 16'h0305;
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N22
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~2_combout ) # (\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~3_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [22] & (\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~1_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~1_combout ),
	.datac(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~2_combout ),
	.datad(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4 .lut_mask = 16'hEEE4;
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N8
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[5] (
// Equation(s):
// \inst19|arithmetic_unit|sum [5] = \inst19|arithmetic_unit|B_xor_sub [5] $ (\inst19|arithmetic_unit|cn[4]~4_combout  $ (((\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7]))))

	.dataa(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.datab(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7]),
	.datac(\inst19|arithmetic_unit|B_xor_sub [5]),
	.datad(\inst19|arithmetic_unit|cn[4]~4_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum [5]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[5] .lut_mask = 16'hE11E;
defparam \inst19|arithmetic_unit|sum[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N12
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O (
// Equation(s):
// \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout  = (\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.datad(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|and_out [7]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O .lut_mask = 16'hFFF0;
defparam \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N8
cycloneive_lcell_comb \inst21|gen_mux:5:mux_inst|y~1 (
// Equation(s):
// \inst21|gen_mux:5:mux_inst|y~1_combout  = (!\inst9|Equal2~0_combout  & (\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout  & !\inst9|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\inst9|Equal2~0_combout ),
	.datac(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.datad(\inst9|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:5:mux_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:5:mux_inst|y~1 .lut_mask = 16'h0030;
defparam \inst21|gen_mux:5:mux_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N30
cycloneive_lcell_comb \inst21|gen_mux:5:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:5:mux_inst|y~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [31] & (\inst|srom|rom_block|auto_generated|q_a [5] & \inst9|Equal1~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [5]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|gen_mux:5:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:5:mux_inst|y~0 .lut_mask = 16'h8080;
defparam \inst21|gen_mux:5:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y16_N2
cycloneive_lcell_comb \inst19|logical_select_mux|gen_mux:5:U|y~0 (
// Equation(s):
// \inst19|logical_select_mux|gen_mux:5:U|y~0_combout  = (\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout  & ((\inst19|arithmetic_sel~0_combout ) # ((\inst21|gen_mux:5:mux_inst|y~1_combout ) # (\inst21|gen_mux:5:mux_inst|y~0_combout )))) # 
// (!\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout  & (\inst19|arithmetic_sel~0_combout  & ((\inst21|gen_mux:5:mux_inst|y~1_combout ) # (\inst21|gen_mux:5:mux_inst|y~0_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout ),
	.datab(\inst19|arithmetic_sel~0_combout ),
	.datac(\inst21|gen_mux:5:mux_inst|y~1_combout ),
	.datad(\inst21|gen_mux:5:mux_inst|y~0_combout ),
	.cin(gnd),
	.combout(\inst19|logical_select_mux|gen_mux:5:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|logical_select_mux|gen_mux:5:U|y~0 .lut_mask = 16'hEEE8;
defparam \inst19|logical_select_mux|gen_mux:5:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N26
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:5:U|y~0 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:5:U|y~0_combout  = (\inst27|inst5~combout  & (((\inst19|logical_select_mux|gen_mux:5:U|y~0_combout )))) # (!\inst27|inst5~combout  & (!\inst19|arithmetic_sel~0_combout  & (\inst19|arithmetic_unit|sum [5])))

	.dataa(\inst19|arithmetic_sel~0_combout ),
	.datab(\inst27|inst5~combout ),
	.datac(\inst19|arithmetic_unit|sum [5]),
	.datad(\inst19|logical_select_mux|gen_mux:5:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:5:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:5:U|y~0 .lut_mask = 16'hDC10;
defparam \inst19|top_level_mux|gen_mux:5:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N10
cycloneive_lcell_comb \inst24|o_data[4]~3 (
// Equation(s):
// \inst24|o_data[4]~3_combout  = (\inst26~combout  & (\inst1|sram|ram_block|auto_generated|q_a [4])) # (!\inst26~combout  & ((\inst19|top_level_mux|gen_mux:4:U|y~0_combout )))

	.dataa(\inst1|sram|ram_block|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\inst19|top_level_mux|gen_mux:4:U|y~0_combout ),
	.datad(\inst26~combout ),
	.cin(gnd),
	.combout(\inst24|o_data[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|o_data[4]~3 .lut_mask = 16'hAAF0;
defparam \inst24|o_data[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N14
cycloneive_lcell_comb \inst22|gen_registers:5:register_inst|latch4|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & ((!\inst24|o_data[4]~3_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & 
// (\inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout ),
	.datac(\inst24|o_data[4]~3_combout ),
	.datad(\inst22|decoder|Equal0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:5:register_inst|latch4|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:5:register_inst|latch4|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N2
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst|srom|rom_block|auto_generated|q_a [17])))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst|srom|rom_block|auto_generated|q_a 
// [17] & (!\inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [17] & ((!\inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout )))))

	.dataa(\inst22|gen_registers:6:register_inst|latch4|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst22|gen_registers:4:register_inst|latch4|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0 .lut_mask = 16'hDD03;
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N8
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~1_combout  = (\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0_combout  & (((!\inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout ) # (!\inst|srom|rom_block|auto_generated|q_a [16])))) # 
// (!\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [16])))

	.dataa(\inst22|gen_registers:5:register_inst|latch4|q_internal~0_combout ),
	.datab(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst22|gen_registers:7:register_inst|latch4|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~1 .lut_mask = 16'h1CDC;
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N26
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst|srom|rom_block|auto_generated|q_a [17]) # ((!\inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst|srom|rom_block|auto_generated|q_a [17] & (!\inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datac(\inst22|gen_registers:0:register_inst|latch4|q_internal~0_combout ),
	.datad(\inst22|gen_registers:1:register_inst|latch4|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2 .lut_mask = 16'h89AB;
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N24
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2_combout 
// ))))

	.dataa(\inst22|gen_registers:3:register_inst|latch4|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datac(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~2_combout ),
	.datad(\inst22|gen_registers:2:register_inst|latch4|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~3 .lut_mask = 16'h707C;
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N14
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [18] & (\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [18] & 
// ((\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~3_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~1_combout ),
	.datad(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4 .lut_mask = 16'hF5A0;
defparam \inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N10
cycloneive_lcell_comb \inst21|gen_mux:4:mux_inst|y~1 (
// Equation(s):
// \inst21|gen_mux:4:mux_inst|y~1_combout  = (!\inst9|Equal1~1_combout  & (\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout  & !\inst9|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\inst9|Equal1~1_combout ),
	.datac(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.datad(\inst9|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:4:mux_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:4:mux_inst|y~1 .lut_mask = 16'h0030;
defparam \inst21|gen_mux:4:mux_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N16
cycloneive_lcell_comb \inst21|gen_mux:4:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:4:mux_inst|y~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [4] & (\inst|srom|rom_block|auto_generated|q_a [31] & \inst9|Equal1~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [4]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|gen_mux:4:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:4:mux_inst|y~0 .lut_mask = 16'h8080;
defparam \inst21|gen_mux:4:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N28
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O (
// Equation(s):
// \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout  = (\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout )

	.dataa(gnd),
	.datab(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7]),
	.datac(gnd),
	.datad(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O .lut_mask = 16'hFFCC;
defparam \inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y16_N4
cycloneive_lcell_comb \inst19|logical_select_mux|gen_mux:4:U|y~0 (
// Equation(s):
// \inst19|logical_select_mux|gen_mux:4:U|y~0_combout  = (\inst19|arithmetic_sel~0_combout  & ((\inst21|gen_mux:4:mux_inst|y~1_combout ) # ((\inst21|gen_mux:4:mux_inst|y~0_combout ) # (\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout )))) # 
// (!\inst19|arithmetic_sel~0_combout  & (\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout  & ((\inst21|gen_mux:4:mux_inst|y~1_combout ) # (\inst21|gen_mux:4:mux_inst|y~0_combout ))))

	.dataa(\inst21|gen_mux:4:mux_inst|y~1_combout ),
	.datab(\inst21|gen_mux:4:mux_inst|y~0_combout ),
	.datac(\inst19|arithmetic_sel~0_combout ),
	.datad(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout ),
	.cin(gnd),
	.combout(\inst19|logical_select_mux|gen_mux:4:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|logical_select_mux|gen_mux:4:U|y~0 .lut_mask = 16'hFEE0;
defparam \inst19|logical_select_mux|gen_mux:4:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N14
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[4] (
// Equation(s):
// \inst19|arithmetic_unit|sum [4] = \inst19|arithmetic_unit|B_xor_sub [4] $ (\inst19|arithmetic_unit|cn[3]~3_combout  $ (((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|and_out [7]),
	.datab(\inst19|arithmetic_unit|B_xor_sub [4]),
	.datac(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.datad(\inst19|arithmetic_unit|cn[3]~3_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum [4]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[4] .lut_mask = 16'hC936;
defparam \inst19|arithmetic_unit|sum[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N8
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:4:U|y~0 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:4:U|y~0_combout  = (\inst27|inst5~combout  & (((\inst19|logical_select_mux|gen_mux:4:U|y~0_combout )))) # (!\inst27|inst5~combout  & (!\inst19|arithmetic_sel~0_combout  & ((\inst19|arithmetic_unit|sum [4]))))

	.dataa(\inst19|arithmetic_sel~0_combout ),
	.datab(\inst27|inst5~combout ),
	.datac(\inst19|logical_select_mux|gen_mux:4:U|y~0_combout ),
	.datad(\inst19|arithmetic_unit|sum [4]),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:4:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:4:U|y~0 .lut_mask = 16'hD1C0;
defparam \inst19|top_level_mux|gen_mux:4:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N16
cycloneive_lcell_comb \inst24|o_data[2]~5 (
// Equation(s):
// \inst24|o_data[2]~5_combout  = (\inst26~combout  & (\inst1|sram|ram_block|auto_generated|q_a [2])) # (!\inst26~combout  & ((\inst19|top_level_mux|gen_mux:2:U|y~0_combout )))

	.dataa(gnd),
	.datab(\inst26~combout ),
	.datac(\inst1|sram|ram_block|auto_generated|q_a [2]),
	.datad(\inst19|top_level_mux|gen_mux:2:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst24|o_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|o_data[2]~5 .lut_mask = 16'hF3C0;
defparam \inst24|o_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y16_N0
cycloneive_lcell_comb \inst22|gen_registers:7:register_inst|latch2|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & ((!\inst24|o_data[2]~5_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & 
// (\inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout ),
	.datac(\inst24|o_data[2]~5_combout ),
	.datad(\inst22|decoder|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:7:register_inst|latch2|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:7:register_inst|latch2|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N4
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out[7] (
// Equation(s):
// \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7] = (\inst|srom|rom_block|auto_generated|q_a [21] & (\inst|srom|rom_block|auto_generated|q_a [22] & (\inst|srom|rom_block|auto_generated|q_a [23] & 
// !\inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datad(\inst22|gen_registers:7:register_inst|latch2|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7]),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out[7] .lut_mask = 16'h0080;
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N0
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O (
// Equation(s):
// \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout  = (\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7]),
	.datad(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O .lut_mask = 16'hFFF0;
defparam \inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N30
cycloneive_lcell_comb \inst21|gen_mux:2:mux_inst|y~1 (
// Equation(s):
// \inst21|gen_mux:2:mux_inst|y~1_combout  = (\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout  & (!\inst9|Equal1~1_combout  & !\inst9|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.datac(\inst9|Equal1~1_combout ),
	.datad(\inst9|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:2:mux_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:2:mux_inst|y~1 .lut_mask = 16'h000C;
defparam \inst21|gen_mux:2:mux_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N4
cycloneive_lcell_comb \inst19|logical_select_mux|gen_mux:2:U|y~0 (
// Equation(s):
// \inst19|logical_select_mux|gen_mux:2:U|y~0_combout  = (\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout  & ((\inst21|gen_mux:2:mux_inst|y~0_combout ) # ((\inst21|gen_mux:2:mux_inst|y~1_combout ) # (\inst19|arithmetic_sel~0_combout )))) # 
// (!\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout  & (\inst19|arithmetic_sel~0_combout  & ((\inst21|gen_mux:2:mux_inst|y~0_combout ) # (\inst21|gen_mux:2:mux_inst|y~1_combout ))))

	.dataa(\inst21|gen_mux:2:mux_inst|y~0_combout ),
	.datab(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout ),
	.datac(\inst21|gen_mux:2:mux_inst|y~1_combout ),
	.datad(\inst19|arithmetic_sel~0_combout ),
	.cin(gnd),
	.combout(\inst19|logical_select_mux|gen_mux:2:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|logical_select_mux|gen_mux:2:U|y~0 .lut_mask = 16'hFEC8;
defparam \inst19|logical_select_mux|gen_mux:2:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N6
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[2] (
// Equation(s):
// \inst19|arithmetic_unit|sum [2] = \inst19|arithmetic_unit|B_xor_sub [2] $ (\inst19|arithmetic_unit|cn[1]~1_combout  $ (((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout ))))

	.dataa(\inst19|arithmetic_unit|B_xor_sub [2]),
	.datab(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|and_out [7]),
	.datac(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.datad(\inst19|arithmetic_unit|cn[1]~1_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum [2]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[2] .lut_mask = 16'hA956;
defparam \inst19|arithmetic_unit|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y17_N22
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:2:U|y~0 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:2:U|y~0_combout  = (\inst27|inst5~combout  & (((\inst19|logical_select_mux|gen_mux:2:U|y~0_combout )))) # (!\inst27|inst5~combout  & (!\inst19|arithmetic_sel~0_combout  & ((\inst19|arithmetic_unit|sum [2]))))

	.dataa(\inst19|arithmetic_sel~0_combout ),
	.datab(\inst27|inst5~combout ),
	.datac(\inst19|logical_select_mux|gen_mux:2:U|y~0_combout ),
	.datad(\inst19|arithmetic_unit|sum [2]),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:2:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:2:U|y~0 .lut_mask = 16'hD1C0;
defparam \inst19|top_level_mux|gen_mux:2:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N20
cycloneive_lcell_comb \inst24|o_data[1]~6 (
// Equation(s):
// \inst24|o_data[1]~6_combout  = (\inst26~combout  & (\inst1|sram|ram_block|auto_generated|q_a [1])) # (!\inst26~combout  & ((\inst19|top_level_mux|gen_mux:1:U|y~0_combout )))

	.dataa(gnd),
	.datab(\inst1|sram|ram_block|auto_generated|q_a [1]),
	.datac(\inst19|top_level_mux|gen_mux:1:U|y~0_combout ),
	.datad(\inst26~combout ),
	.cin(gnd),
	.combout(\inst24|o_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|o_data[1]~6 .lut_mask = 16'hCCF0;
defparam \inst24|o_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y14_N4
cycloneive_lcell_comb \inst22|gen_registers:7:register_inst|latch1|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & (!\inst24|o_data[1]~6_combout )) # (!GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & 
// ((\inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout )))

	.dataa(\inst24|o_data[1]~6_combout ),
	.datab(\inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:7:register_inst|latch1|q_internal~0 .lut_mask = 16'h5C5C;
defparam \inst22|gen_registers:7:register_inst|latch1|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N20
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [21] & (((\inst|srom|rom_block|auto_generated|q_a [22]) # (!\inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout  & ((!\inst|srom|rom_block|auto_generated|q_a [22]))))

	.dataa(\inst22|gen_registers:4:register_inst|latch1|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst22|gen_registers:5:register_inst|latch1|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0 .lut_mask = 16'hCC1D;
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N30
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout )) # 
// (!\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0_combout 
// ))))

	.dataa(\inst22|gen_registers:7:register_inst|latch1|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst22|gen_registers:6:register_inst|latch1|q_internal~0_combout ),
	.datad(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~1 .lut_mask = 16'h770C;
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N28
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst|srom|rom_block|auto_generated|q_a [21])))) # (!\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst|srom|rom_block|auto_generated|q_a 
// [21] & ((!\inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout ))))

	.dataa(\inst22|gen_registers:0:register_inst|latch1|q_internal~0_combout ),
	.datab(\inst22|gen_registers:1:register_inst|latch1|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2 .lut_mask = 16'hF305;
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N6
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout )) # 
// (!\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst22|gen_registers:3:register_inst|latch1|q_internal~0_combout ),
	.datac(\inst22|gen_registers:2:register_inst|latch1|q_internal~0_combout ),
	.datad(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~2_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~3 .lut_mask = 16'h770A;
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y14_N24
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & (\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [23] & 
// ((\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~3_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~1_combout ),
	.datad(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4 .lut_mask = 16'hF5A0;
defparam \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N18
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[1] (
// Equation(s):
// \inst19|arithmetic_unit|sum [1] = \inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout  $ (\inst19|arithmetic_unit|B_xor_sub [1] $ (((\inst19|arithmetic_unit|cn~0_combout ) # (\inst19|arithmetic_unit|gn [0]))))

	.dataa(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.datab(\inst19|arithmetic_unit|B_xor_sub [1]),
	.datac(\inst19|arithmetic_unit|cn~0_combout ),
	.datad(\inst19|arithmetic_unit|gn [0]),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum [1]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[1] .lut_mask = 16'h9996;
defparam \inst19|arithmetic_unit|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N18
cycloneive_lcell_comb \inst21|gen_mux:1:mux_inst|y~1 (
// Equation(s):
// \inst21|gen_mux:1:mux_inst|y~1_combout  = (\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout  & (!\inst9|Equal1~1_combout  & !\inst9|Equal2~0_combout ))

	.dataa(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.datab(gnd),
	.datac(\inst9|Equal1~1_combout ),
	.datad(\inst9|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:1:mux_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:1:mux_inst|y~1 .lut_mask = 16'h000A;
defparam \inst21|gen_mux:1:mux_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N8
cycloneive_lcell_comb \inst21|gen_mux:1:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:1:mux_inst|y~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [1] & (\inst|srom|rom_block|auto_generated|q_a [31] & \inst9|Equal1~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [1]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|gen_mux:1:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:1:mux_inst|y~0 .lut_mask = 16'h8080;
defparam \inst21|gen_mux:1:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N28
cycloneive_lcell_comb \inst19|logical_select_mux|gen_mux:1:U|y~0 (
// Equation(s):
// \inst19|logical_select_mux|gen_mux:1:U|y~0_combout  = (\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout  & ((\inst21|gen_mux:1:mux_inst|y~1_combout ) # ((\inst21|gen_mux:1:mux_inst|y~0_combout ) # (\inst19|arithmetic_sel~0_combout )))) # 
// (!\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout  & (\inst19|arithmetic_sel~0_combout  & ((\inst21|gen_mux:1:mux_inst|y~1_combout ) # (\inst21|gen_mux:1:mux_inst|y~0_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.datab(\inst21|gen_mux:1:mux_inst|y~1_combout ),
	.datac(\inst21|gen_mux:1:mux_inst|y~0_combout ),
	.datad(\inst19|arithmetic_sel~0_combout ),
	.cin(gnd),
	.combout(\inst19|logical_select_mux|gen_mux:1:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|logical_select_mux|gen_mux:1:U|y~0 .lut_mask = 16'hFEA8;
defparam \inst19|logical_select_mux|gen_mux:1:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N8
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:1:U|y~0 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:1:U|y~0_combout  = (\inst27|inst5~combout  & (((\inst19|logical_select_mux|gen_mux:1:U|y~0_combout )))) # (!\inst27|inst5~combout  & (!\inst19|arithmetic_sel~0_combout  & (\inst19|arithmetic_unit|sum [1])))

	.dataa(\inst19|arithmetic_sel~0_combout ),
	.datab(\inst19|arithmetic_unit|sum [1]),
	.datac(\inst27|inst5~combout ),
	.datad(\inst19|logical_select_mux|gen_mux:1:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:1:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:1:U|y~0 .lut_mask = 16'hF404;
defparam \inst19|top_level_mux|gen_mux:1:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N24
cycloneive_lcell_comb \inst24|o_data[7]~0 (
// Equation(s):
// \inst24|o_data[7]~0_combout  = (\inst26~combout  & (\inst1|sram|ram_block|auto_generated|q_a [7])) # (!\inst26~combout  & ((\inst19|top_level_mux|gen_mux:7:U|y~0_combout )))

	.dataa(\inst26~combout ),
	.datab(gnd),
	.datac(\inst1|sram|ram_block|auto_generated|q_a [7]),
	.datad(\inst19|top_level_mux|gen_mux:7:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst24|o_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|o_data[7]~0 .lut_mask = 16'hF5A0;
defparam \inst24|o_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N28
cycloneive_lcell_comb \inst22|gen_registers:6:register_inst|latch7|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & ((!\inst24|o_data[7]~0_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~7clkctrl_outclk ) & 
// (\inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|decoder|Equal0~7clkctrl_outclk ),
	.datad(\inst24|o_data[7]~0_combout ),
	.cin(gnd),
	.combout(\inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:6:register_inst|latch7|q_internal~0 .lut_mask = 16'h0CFC;
defparam \inst22|gen_registers:6:register_inst|latch7|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N8
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~3_combout  = (!\inst|srom|rom_block|auto_generated|q_a [21] & ((\inst|srom|rom_block|auto_generated|q_a [23] & (!\inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout )) # 
// (!\inst|srom|rom_block|auto_generated|q_a [23] & ((!\inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst22|gen_registers:6:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst22|gen_registers:2:register_inst|latch7|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~3 .lut_mask = 16'h0207;
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N26
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~2_combout  = (!\inst|srom|rom_block|auto_generated|q_a [23] & (\inst|srom|rom_block|auto_generated|q_a [21] & !\inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst22|gen_registers:3:register_inst|latch7|q_internal~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~2 .lut_mask = 16'h0404;
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N10
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & (((\inst|srom|rom_block|auto_generated|q_a [21])))) # (!\inst|srom|rom_block|auto_generated|q_a [23] & ((\inst|srom|rom_block|auto_generated|q_a 
// [21] & ((!\inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [21] & (!\inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst22|gen_registers:0:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|gen_registers:1:register_inst|latch7|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0 .lut_mask = 16'hAF11;
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N0
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [23] & ((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout ))) # 
// (!\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout )))) # (!\inst|srom|rom_block|auto_generated|q_a [23] & (((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [23]),
	.datab(\inst22|gen_registers:4:register_inst|latch7|q_internal~0_combout ),
	.datac(\inst22|gen_registers:5:register_inst|latch7|q_internal~0_combout ),
	.datad(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~1 .lut_mask = 16'h5F22;
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y13_N2
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [22] & ((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~3_combout ) # ((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~2_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [22] & (((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~1_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [22]),
	.datab(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~3_combout ),
	.datac(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~2_combout ),
	.datad(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~1_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4 .lut_mask = 16'hFDA8;
defparam \inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N24
cycloneive_lcell_comb \inst19|zero_calc|out_or~2 (
// Equation(s):
// \inst19|zero_calc|out_or~2_combout  = (\inst19|arithmetic_unit|B_xor_sub [7] & ((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ) # ((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7]) # (\inst19|arithmetic_unit|cn[6]~6_combout )))) # 
// (!\inst19|arithmetic_unit|B_xor_sub [7] & (\inst19|arithmetic_unit|cn[6]~6_combout  & ((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7]))))

	.dataa(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.datab(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|and_out [7]),
	.datac(\inst19|arithmetic_unit|B_xor_sub [7]),
	.datad(\inst19|arithmetic_unit|cn[6]~6_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~2 .lut_mask = 16'hFEE0;
defparam \inst19|zero_calc|out_or~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N6
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[31]~14 (
// Equation(s):
// \inst19|arithmetic_unit|sum[31]~14_combout  = (\inst19|arithmetic_unit|sum[31]~13_combout  & (((!\inst19|zero_calc|out_or~2_combout ) # (!\inst19|arithmetic_unit|cn~10_combout )) # (!\inst19|arithmetic_unit|cn~8_combout )))

	.dataa(\inst19|arithmetic_unit|cn~8_combout ),
	.datab(\inst19|arithmetic_unit|sum[31]~13_combout ),
	.datac(\inst19|arithmetic_unit|cn~10_combout ),
	.datad(\inst19|zero_calc|out_or~2_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[31]~14 .lut_mask = 16'h4CCC;
defparam \inst19|arithmetic_unit|sum[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N16
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:0:U|y~1 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:0:U|y~1_combout  = (\inst19|top_level_mux|gen_mux:0:U|y~0_combout ) # ((\inst19|arithmetic_sel~0_combout  & (!\inst27|inst5~combout  & \inst19|arithmetic_unit|sum[31]~14_combout )))

	.dataa(\inst19|arithmetic_sel~0_combout ),
	.datab(\inst27|inst5~combout ),
	.datac(\inst19|top_level_mux|gen_mux:0:U|y~0_combout ),
	.datad(\inst19|arithmetic_unit|sum[31]~14_combout ),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:0:U|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:0:U|y~1 .lut_mask = 16'hF2F0;
defparam \inst19|top_level_mux|gen_mux:0:U|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y17_N22
cycloneive_lcell_comb \inst24|o_data[0]~7 (
// Equation(s):
// \inst24|o_data[0]~7_combout  = (\inst26~combout  & (\inst1|sram|ram_block|auto_generated|q_a [0])) # (!\inst26~combout  & ((\inst19|top_level_mux|gen_mux:0:U|y~1_combout )))

	.dataa(\inst1|sram|ram_block|auto_generated|q_a [0]),
	.datab(\inst26~combout ),
	.datac(gnd),
	.datad(\inst19|top_level_mux|gen_mux:0:U|y~1_combout ),
	.cin(gnd),
	.combout(\inst24|o_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|o_data[0]~7 .lut_mask = 16'hBB88;
defparam \inst24|o_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N22
cycloneive_lcell_comb \inst22|gen_registers:5:register_inst|latch0|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & ((!\inst24|o_data[0]~7_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~4clkctrl_outclk ) & 
// (\inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout ))

	.dataa(\inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout ),
	.datab(gnd),
	.datac(\inst24|o_data[0]~7_combout ),
	.datad(\inst22|decoder|Equal0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:5:register_inst|latch0|q_internal~0 .lut_mask = 16'h0FAA;
defparam \inst22|gen_registers:5:register_inst|latch0|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N26
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst|srom|rom_block|auto_generated|q_a [17])))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst|srom|rom_block|auto_generated|q_a 
// [17] & (!\inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [17] & ((!\inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout )))))

	.dataa(\inst22|gen_registers:6:register_inst|latch0|q_internal~0_combout ),
	.datab(\inst22|gen_registers:4:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0 .lut_mask = 16'hF503;
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N8
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout ))) # 
// (!\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout )))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0_combout ))))

	.dataa(\inst22|gen_registers:5:register_inst|latch0|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~0_combout ),
	.datad(\inst22|gen_registers:7:register_inst|latch0|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~1 .lut_mask = 16'h34F4;
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N2
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst|srom|rom_block|auto_generated|q_a [17]) # (!\inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout  & ((!\inst|srom|rom_block|auto_generated|q_a [17]))))

	.dataa(\inst22|gen_registers:0:register_inst|latch0|q_internal~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst22|gen_registers:1:register_inst|latch0|q_internal~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2 .lut_mask = 16'hCC1D;
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N28
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:3:register_inst|latch0|q_internal~0_combout ),
	.datac(\inst22|gen_registers:2:register_inst|latch0|q_internal~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~2_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~3 .lut_mask = 16'h770A;
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N6
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [18] & (\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [18] & 
// ((\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~3_combout )))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~1_combout ),
	.datad(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4 .lut_mask = 16'hF3C0;
defparam \inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N18
cycloneive_lcell_comb \inst24|o_data[3]~4 (
// Equation(s):
// \inst24|o_data[3]~4_combout  = (\inst26~combout  & ((\inst1|sram|ram_block|auto_generated|q_a [3]))) # (!\inst26~combout  & (\inst19|top_level_mux|gen_mux:3:U|y~0_combout ))

	.dataa(\inst26~combout ),
	.datab(gnd),
	.datac(\inst19|top_level_mux|gen_mux:3:U|y~0_combout ),
	.datad(\inst1|sram|ram_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst24|o_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|o_data[3]~4 .lut_mask = 16'hFA50;
defparam \inst24|o_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y16_N0
cycloneive_lcell_comb \inst22|gen_registers:7:register_inst|latch3|q_internal~0 (
// Equation(s):
// \inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout  = (GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & ((!\inst24|o_data[3]~4_combout ))) # (!GLOBAL(\inst22|decoder|Equal0~0clkctrl_outclk ) & 
// (\inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout ))

	.dataa(gnd),
	.datab(\inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst24|o_data[3]~4_combout ),
	.datad(\inst22|decoder|Equal0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|gen_registers:7:register_inst|latch3|q_internal~0 .lut_mask = 16'h0FCC;
defparam \inst22|gen_registers:7:register_inst|latch3|q_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N10
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0 (
// Equation(s):
// \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst|srom|rom_block|auto_generated|q_a [17])))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst|srom|rom_block|auto_generated|q_a 
// [17] & (!\inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [17] & ((!\inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout )))))

	.dataa(\inst22|gen_registers:6:register_inst|latch3|q_internal~0_combout ),
	.datab(\inst22|gen_registers:4:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0 .lut_mask = 16'hF503;
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N8
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~1 (
// Equation(s):
// \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [16] & ((\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0_combout  & (!\inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0_combout  & ((!\inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (((\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datab(\inst22|gen_registers:7:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst22|gen_registers:5:register_inst|latch3|q_internal~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~1 .lut_mask = 16'h770A;
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N2
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2 (
// Equation(s):
// \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst|srom|rom_block|auto_generated|q_a [16])))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst|srom|rom_block|auto_generated|q_a 
// [16] & ((!\inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout ))) # (!\inst|srom|rom_block|auto_generated|q_a [16] & (!\inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:0:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst|srom|rom_block|auto_generated|q_a [16]),
	.datad(\inst22|gen_registers:1:register_inst|latch3|q_internal~0_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2 .lut_mask = 16'hA1F1;
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N16
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~3 (
// Equation(s):
// \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [17] & ((\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2_combout  & (!\inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout )) # 
// (!\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2_combout  & ((!\inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout ))))) # (!\inst|srom|rom_block|auto_generated|q_a [17] & (((\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2_combout 
// ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [17]),
	.datab(\inst22|gen_registers:3:register_inst|latch3|q_internal~0_combout ),
	.datac(\inst22|gen_registers:2:register_inst|latch3|q_internal~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~2_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~3 .lut_mask = 16'h770A;
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N6
cycloneive_lcell_comb \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4 (
// Equation(s):
// \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [18] & (\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~1_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [18] & 
// ((\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~3_combout )))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [18]),
	.datac(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~1_combout ),
	.datad(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~3_combout ),
	.cin(gnd),
	.combout(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4 .lut_mask = 16'hF3C0;
defparam \inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N10
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[3] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [3] = \inst19|arithmetic_unit|sum[31]~12_combout  $ (((\inst9|ALUop~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [3])) # (!\inst9|ALUop~0_combout  & ((\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout 
// )))))

	.dataa(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [3]),
	.datac(\inst9|ALUop~0_combout ),
	.datad(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [3]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[3] .lut_mask = 16'h656A;
defparam \inst19|arithmetic_unit|B_xor_sub[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N14
cycloneive_lcell_comb \inst19|arithmetic_unit|sum[3] (
// Equation(s):
// \inst19|arithmetic_unit|sum [3] = \inst19|arithmetic_unit|B_xor_sub [3] $ (\inst19|arithmetic_unit|cn[2]~2_combout  $ (((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout ) # (\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7]))))

	.dataa(\inst19|arithmetic_unit|B_xor_sub [3]),
	.datab(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.datac(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7]),
	.datad(\inst19|arithmetic_unit|cn[2]~2_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|sum [3]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|sum[3] .lut_mask = 16'hA956;
defparam \inst19|arithmetic_unit|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N12
cycloneive_lcell_comb \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O (
// Equation(s):
// \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout  = (\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7]) # (\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout )

	.dataa(gnd),
	.datab(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|and_out [7]),
	.datac(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout ),
	.cout());
// synopsys translate_off
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O .lut_mask = 16'hFCFC;
defparam \inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N28
cycloneive_lcell_comb \inst21|gen_mux:3:mux_inst|y~1 (
// Equation(s):
// \inst21|gen_mux:3:mux_inst|y~1_combout  = (\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout  & (!\inst9|Equal2~0_combout  & !\inst9|Equal1~1_combout ))

	.dataa(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.datab(gnd),
	.datac(\inst9|Equal2~0_combout ),
	.datad(\inst9|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst21|gen_mux:3:mux_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:3:mux_inst|y~1 .lut_mask = 16'h000A;
defparam \inst21|gen_mux:3:mux_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N16
cycloneive_lcell_comb \inst21|gen_mux:3:mux_inst|y~0 (
// Equation(s):
// \inst21|gen_mux:3:mux_inst|y~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [31] & (\inst|srom|rom_block|auto_generated|q_a [3] & \inst9|Equal1~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [3]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst21|gen_mux:3:mux_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|gen_mux:3:mux_inst|y~0 .lut_mask = 16'h8080;
defparam \inst21|gen_mux:3:mux_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N26
cycloneive_lcell_comb \inst19|logical_select_mux|gen_mux:3:U|y~0 (
// Equation(s):
// \inst19|logical_select_mux|gen_mux:3:U|y~0_combout  = (\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout  & ((\inst21|gen_mux:3:mux_inst|y~1_combout ) # ((\inst21|gen_mux:3:mux_inst|y~0_combout ) # (\inst19|arithmetic_sel~0_combout )))) # 
// (!\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout  & (\inst19|arithmetic_sel~0_combout  & ((\inst21|gen_mux:3:mux_inst|y~1_combout ) # (\inst21|gen_mux:3:mux_inst|y~0_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout ),
	.datab(\inst21|gen_mux:3:mux_inst|y~1_combout ),
	.datac(\inst21|gen_mux:3:mux_inst|y~0_combout ),
	.datad(\inst19|arithmetic_sel~0_combout ),
	.cin(gnd),
	.combout(\inst19|logical_select_mux|gen_mux:3:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|logical_select_mux|gen_mux:3:U|y~0 .lut_mask = 16'hFEA8;
defparam \inst19|logical_select_mux|gen_mux:3:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y17_N4
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:3:U|y~0 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:3:U|y~0_combout  = (\inst27|inst5~combout  & (((\inst19|logical_select_mux|gen_mux:3:U|y~0_combout )))) # (!\inst27|inst5~combout  & (!\inst19|arithmetic_sel~0_combout  & (\inst19|arithmetic_unit|sum [3])))

	.dataa(\inst27|inst5~combout ),
	.datab(\inst19|arithmetic_sel~0_combout ),
	.datac(\inst19|arithmetic_unit|sum [3]),
	.datad(\inst19|logical_select_mux|gen_mux:3:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:3:U|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:3:U|y~0 .lut_mask = 16'hBA10;
defparam \inst19|top_level_mux|gen_mux:3:U|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N6
cycloneive_lcell_comb \inst19|zero_calc|out_or~0 (
// Equation(s):
// \inst19|zero_calc|out_or~0_combout  = (\inst19|top_level_mux|gen_mux:1:U|y~0_combout ) # ((\inst19|top_level_mux|gen_mux:2:U|y~0_combout ) # ((\inst19|top_level_mux|gen_mux:5:U|y~0_combout ) # (\inst19|top_level_mux|gen_mux:4:U|y~0_combout )))

	.dataa(\inst19|top_level_mux|gen_mux:1:U|y~0_combout ),
	.datab(\inst19|top_level_mux|gen_mux:2:U|y~0_combout ),
	.datac(\inst19|top_level_mux|gen_mux:5:U|y~0_combout ),
	.datad(\inst19|top_level_mux|gen_mux:4:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~0 .lut_mask = 16'hFFFE;
defparam \inst19|zero_calc|out_or~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N0
cycloneive_lcell_comb \inst19|zero_calc|out_or~1 (
// Equation(s):
// \inst19|zero_calc|out_or~1_combout  = (\inst19|top_level_mux|gen_mux:3:U|y~0_combout ) # ((\inst19|top_level_mux|gen_mux:6:U|y~0_combout ) # ((\inst19|top_level_mux|gen_mux:7:U|y~0_combout ) # (\inst19|zero_calc|out_or~0_combout )))

	.dataa(\inst19|top_level_mux|gen_mux:3:U|y~0_combout ),
	.datab(\inst19|top_level_mux|gen_mux:6:U|y~0_combout ),
	.datac(\inst19|top_level_mux|gen_mux:7:U|y~0_combout ),
	.datad(\inst19|zero_calc|out_or~0_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~1 .lut_mask = 16'hFFFE;
defparam \inst19|zero_calc|out_or~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N20
cycloneive_lcell_comb \inst19|top_level_mux|gen_mux:6:U|y~1 (
// Equation(s):
// \inst19|top_level_mux|gen_mux:6:U|y~1_combout  = (!\inst27|inst5~combout  & (((!\inst|srom|rom_block|auto_generated|q_a [0] & !\inst|srom|rom_block|auto_generated|q_a [3])) # (!\inst9|Equal6~0_combout )))

	.dataa(\inst27|inst5~combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst9|Equal6~0_combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst19|top_level_mux|gen_mux:6:U|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|top_level_mux|gen_mux:6:U|y~1 .lut_mask = 16'h0515;
defparam \inst19|top_level_mux|gen_mux:6:U|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N20
cycloneive_lcell_comb \inst19|arithmetic_unit|B_xor_sub[11] (
// Equation(s):
// \inst19|arithmetic_unit|B_xor_sub [11] = (\inst19|arithmetic_unit|sum[31]~12_combout ) # ((\inst|srom|rom_block|auto_generated|q_a [31] & (\inst|srom|rom_block|auto_generated|q_a [11] & \inst9|Equal1~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [11]),
	.datac(\inst9|Equal1~0_combout ),
	.datad(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.cin(gnd),
	.combout(\inst19|arithmetic_unit|B_xor_sub [11]),
	.cout());
// synopsys translate_off
defparam \inst19|arithmetic_unit|B_xor_sub[11] .lut_mask = 16'hFF80;
defparam \inst19|arithmetic_unit|B_xor_sub[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N24
cycloneive_lcell_comb \inst19|zero_calc|out_or~9 (
// Equation(s):
// \inst19|zero_calc|out_or~9_combout  = (\inst19|arithmetic_unit|B_xor_sub [11] & (((!\inst19|zero_calc|out_or~2_combout ) # (!\inst19|arithmetic_unit|cn~10_combout )) # (!\inst19|arithmetic_unit|cn~8_combout )))

	.dataa(\inst19|arithmetic_unit|cn~8_combout ),
	.datab(\inst19|arithmetic_unit|B_xor_sub [11]),
	.datac(\inst19|arithmetic_unit|cn~10_combout ),
	.datad(\inst19|zero_calc|out_or~2_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~9 .lut_mask = 16'h4CCC;
defparam \inst19|zero_calc|out_or~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N28
cycloneive_lcell_comb \inst19|zero_calc|out_or~6 (
// Equation(s):
// \inst19|zero_calc|out_or~6_combout  = (!\inst|srom|rom_block|auto_generated|q_a [8] & (\inst9|ALUop~0_combout  & ((\inst|srom|rom_block|auto_generated|q_a [13]) # (\inst|srom|rom_block|auto_generated|q_a [10]))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [8]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [13]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [10]),
	.datad(\inst9|ALUop~0_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~6 .lut_mask = 16'h5400;
defparam \inst19|zero_calc|out_or~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N26
cycloneive_lcell_comb \inst19|zero_calc|out_or~3 (
// Equation(s):
// \inst19|zero_calc|out_or~3_combout  = (\inst|srom|rom_block|auto_generated|q_a [9] & (!\inst|srom|rom_block|auto_generated|q_a [12])) # (!\inst|srom|rom_block|auto_generated|q_a [9] & ((\inst|srom|rom_block|auto_generated|q_a [8])))

	.dataa(gnd),
	.datab(\inst|srom|rom_block|auto_generated|q_a [9]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [12]),
	.datad(\inst|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~3 .lut_mask = 16'h3F0C;
defparam \inst19|zero_calc|out_or~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N24
cycloneive_lcell_comb \inst19|zero_calc|out_or~4 (
// Equation(s):
// \inst19|zero_calc|out_or~4_combout  = (\inst|srom|rom_block|auto_generated|q_a [14] & (!\inst|srom|rom_block|auto_generated|q_a [11])) # (!\inst|srom|rom_block|auto_generated|q_a [14] & ((\inst|srom|rom_block|auto_generated|q_a [12])))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [14]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [11]),
	.datac(\inst|srom|rom_block|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~4 .lut_mask = 16'h7272;
defparam \inst19|zero_calc|out_or~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N14
cycloneive_lcell_comb \inst19|zero_calc|out_or~5 (
// Equation(s):
// \inst19|zero_calc|out_or~5_combout  = (!\inst19|arithmetic_unit|sum[31]~12_combout  & (\inst9|ALUop~0_combout  & ((\inst19|zero_calc|out_or~3_combout ) # (\inst19|zero_calc|out_or~4_combout ))))

	.dataa(\inst19|zero_calc|out_or~3_combout ),
	.datab(\inst19|zero_calc|out_or~4_combout ),
	.datac(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datad(\inst9|ALUop~0_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~5 .lut_mask = 16'h0E00;
defparam \inst19|zero_calc|out_or~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y17_N10
cycloneive_lcell_comb \inst19|zero_calc|out_or~7 (
// Equation(s):
// \inst19|zero_calc|out_or~7_combout  = (\inst19|zero_calc|out_or~5_combout ) # ((\inst19|arithmetic_unit|sum[31]~12_combout  & ((!\inst19|arithmetic_unit|B_xor_sub [8]))) # (!\inst19|arithmetic_unit|sum[31]~12_combout  & (\inst19|zero_calc|out_or~6_combout 
// )))

	.dataa(\inst19|arithmetic_unit|sum[31]~12_combout ),
	.datab(\inst19|zero_calc|out_or~6_combout ),
	.datac(\inst19|zero_calc|out_or~5_combout ),
	.datad(\inst19|arithmetic_unit|B_xor_sub [8]),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~7 .lut_mask = 16'hF4FE;
defparam \inst19|zero_calc|out_or~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N20
cycloneive_lcell_comb \inst19|zero_calc|out_or~8 (
// Equation(s):
// \inst19|zero_calc|out_or~8_combout  = (\inst19|zero_calc|out_or~7_combout ) # ((!\inst19|arithmetic_unit|B_xor_sub [8] & ((\inst21|gen_mux:30:mux_inst|y~0_combout ) # (\inst19|zero_calc|out_or~2_combout ))))

	.dataa(\inst21|gen_mux:30:mux_inst|y~0_combout ),
	.datab(\inst19|arithmetic_unit|B_xor_sub [8]),
	.datac(\inst19|zero_calc|out_or~7_combout ),
	.datad(\inst19|zero_calc|out_or~2_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~8 .lut_mask = 16'hF3F2;
defparam \inst19|zero_calc|out_or~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N10
cycloneive_lcell_comb \inst19|zero_calc|out_or~10 (
// Equation(s):
// \inst19|zero_calc|out_or~10_combout  = (\inst19|top_level_mux|gen_mux:6:U|y~1_combout  & ((\inst19|arithmetic_unit|sum[31]~14_combout ) # ((\inst19|zero_calc|out_or~9_combout ) # (\inst19|zero_calc|out_or~8_combout ))))

	.dataa(\inst19|top_level_mux|gen_mux:6:U|y~1_combout ),
	.datab(\inst19|arithmetic_unit|sum[31]~14_combout ),
	.datac(\inst19|zero_calc|out_or~9_combout ),
	.datad(\inst19|zero_calc|out_or~8_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~10 .lut_mask = 16'hAAA8;
defparam \inst19|zero_calc|out_or~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N8
cycloneive_lcell_comb inst32(
// Equation(s):
// \inst32~combout  = (\inst9|Equal4~1_combout  & (!\inst19|zero_calc|out_or~1_combout  & (!\inst19|top_level_mux|gen_mux:0:U|y~1_combout  & !\inst19|zero_calc|out_or~10_combout )))

	.dataa(\inst9|Equal4~1_combout ),
	.datab(\inst19|zero_calc|out_or~1_combout ),
	.datac(\inst19|top_level_mux|gen_mux:0:U|y~1_combout ),
	.datad(\inst19|zero_calc|out_or~10_combout ),
	.cin(gnd),
	.combout(\inst32~combout ),
	.cout());
// synopsys translate_off
defparam inst32.lut_mask = 16'h0002;
defparam inst32.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N4
cycloneive_lcell_comb \inst6|arithmetic_unit|cn~1 (
// Equation(s):
// \inst6|arithmetic_unit|cn~1_combout  = (\inst4|GEN_BITS:3:BIT_FF|int_q~q  & (\inst4|GEN_BITS:4:BIT_FF|int_q~q  & \inst4|GEN_BITS:2:BIT_FF|int_q~q ))

	.dataa(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.datab(gnd),
	.datac(\inst4|GEN_BITS:4:BIT_FF|int_q~q ),
	.datad(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.cin(gnd),
	.combout(\inst6|arithmetic_unit|cn~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|arithmetic_unit|cn~1 .lut_mask = 16'hA000;
defparam \inst6|arithmetic_unit|cn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N16
cycloneive_lcell_comb \inst30|arithmetic_unit|cn[5]~2 (
// Equation(s):
// \inst30|arithmetic_unit|cn[5]~2_combout  = (\inst|srom|rom_block|auto_generated|q_a [3] & ((\inst30|arithmetic_unit|cn[4]~1_combout ) # (\inst4|GEN_BITS:5:BIT_FF|int_q~q  $ (\inst6|arithmetic_unit|cn~1_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [3] & (\inst30|arithmetic_unit|cn[4]~1_combout  & (\inst4|GEN_BITS:5:BIT_FF|int_q~q  $ (\inst6|arithmetic_unit|cn~1_combout ))))

	.dataa(\inst4|GEN_BITS:5:BIT_FF|int_q~q ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [3]),
	.datac(\inst6|arithmetic_unit|cn~1_combout ),
	.datad(\inst30|arithmetic_unit|cn[4]~1_combout ),
	.cin(gnd),
	.combout(\inst30|arithmetic_unit|cn[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|arithmetic_unit|cn[5]~2 .lut_mask = 16'hDE48;
defparam \inst30|arithmetic_unit|cn[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N10
cycloneive_lcell_comb \inst33|o_data[7]~1 (
// Equation(s):
// \inst33|o_data[7]~1_combout  = (\inst4|GEN_BITS:6:BIT_FF|int_q~q  & ((\inst|srom|rom_block|auto_generated|q_a [4] & (\inst6|arithmetic_unit|cn~0_combout  & \inst30|arithmetic_unit|cn[5]~2_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [4] & 
// (!\inst6|arithmetic_unit|cn~0_combout  & !\inst30|arithmetic_unit|cn[5]~2_combout )))) # (!\inst4|GEN_BITS:6:BIT_FF|int_q~q  & ((\inst|srom|rom_block|auto_generated|q_a [4] & (!\inst6|arithmetic_unit|cn~0_combout  & 
// !\inst30|arithmetic_unit|cn[5]~2_combout )) # (!\inst|srom|rom_block|auto_generated|q_a [4] & ((!\inst30|arithmetic_unit|cn[5]~2_combout ) # (!\inst6|arithmetic_unit|cn~0_combout )))))

	.dataa(\inst4|GEN_BITS:6:BIT_FF|int_q~q ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [4]),
	.datac(\inst6|arithmetic_unit|cn~0_combout ),
	.datad(\inst30|arithmetic_unit|cn[5]~2_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[7]~1 .lut_mask = 16'h8117;
defparam \inst33|o_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N24
cycloneive_lcell_comb \inst33|o_data[7]~2 (
// Equation(s):
// \inst33|o_data[7]~2_combout  = \inst|srom|rom_block|auto_generated|q_a [5] $ (((!\inst9|Equal5~0_combout  & (\inst4|GEN_BITS:7:BIT_FF|int_q~q  $ (!\inst33|o_data[7]~1_combout )))))

	.dataa(\inst9|Equal5~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [5]),
	.datac(\inst4|GEN_BITS:7:BIT_FF|int_q~q ),
	.datad(\inst33|o_data[7]~1_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[7]~2 .lut_mask = 16'h9CC9;
defparam \inst33|o_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N22
cycloneive_lcell_comb \inst33|o_data[7]~3 (
// Equation(s):
// \inst33|o_data[7]~3_combout  = (\inst9|Equal5~0_combout  & (((\inst33|o_data[7]~2_combout )))) # (!\inst9|Equal5~0_combout  & ((\inst32~combout  & ((\inst33|o_data[7]~2_combout ))) # (!\inst32~combout  & (\inst33|o_data[7]~0_combout ))))

	.dataa(\inst9|Equal5~0_combout ),
	.datab(\inst33|o_data[7]~0_combout ),
	.datac(\inst32~combout ),
	.datad(\inst33|o_data[7]~2_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[7]~3 .lut_mask = 16'hFE04;
defparam \inst33|o_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \GReset~input (
	.i(GReset),
	.ibar(gnd),
	.o(\GReset~input_o ));
// synopsys translate_off
defparam \GReset~input .bus_hold = "false";
defparam \GReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \GReset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GReset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GReset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GReset~inputclkctrl .clock_type = "global clock";
defparam \GReset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X63_Y17_N25
dffeas \inst4|GEN_BITS:7:BIT_FF|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|o_data[7]~3_combout ),
	.clrn(!\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|GEN_BITS:7:BIT_FF|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|GEN_BITS:7:BIT_FF|int_q .is_wysiwyg = "true";
defparam \inst4|GEN_BITS:7:BIT_FF|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N12
cycloneive_lcell_comb \inst33|o_data[6]~4 (
// Equation(s):
// \inst33|o_data[6]~4_combout  = \inst6|arithmetic_unit|cn~0_combout  $ (((\inst32~combout  & (\inst30|arithmetic_unit|cn[5]~2_combout  $ (\inst|srom|rom_block|auto_generated|q_a [4])))))

	.dataa(\inst30|arithmetic_unit|cn[5]~2_combout ),
	.datab(\inst6|arithmetic_unit|cn~0_combout ),
	.datac(\inst32~combout ),
	.datad(\inst|srom|rom_block|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst33|o_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[6]~4 .lut_mask = 16'h9C6C;
defparam \inst33|o_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N26
cycloneive_lcell_comb \inst33|o_data[6]~5 (
// Equation(s):
// \inst33|o_data[6]~5_combout  = (\inst9|Equal5~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [4])) # (!\inst9|Equal5~0_combout  & ((\inst4|GEN_BITS:6:BIT_FF|int_q~q  $ (\inst33|o_data[6]~4_combout ))))

	.dataa(\inst9|Equal5~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [4]),
	.datac(\inst4|GEN_BITS:6:BIT_FF|int_q~q ),
	.datad(\inst33|o_data[6]~4_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[6]~5 .lut_mask = 16'h8DD8;
defparam \inst33|o_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N27
dffeas \inst4|GEN_BITS:6:BIT_FF|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst33|o_data[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|GEN_BITS:6:BIT_FF|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|GEN_BITS:6:BIT_FF|int_q .is_wysiwyg = "true";
defparam \inst4|GEN_BITS:6:BIT_FF|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N28
cycloneive_lcell_comb \inst30|arithmetic_unit|cn[3]~0 (
// Equation(s):
// \inst30|arithmetic_unit|cn[3]~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [0] & ((\inst4|GEN_BITS:3:BIT_FF|int_q~q  & ((!\inst4|GEN_BITS:2:BIT_FF|int_q~q ))) # (!\inst4|GEN_BITS:3:BIT_FF|int_q~q  & (\inst|srom|rom_block|auto_generated|q_a 
// [1])))) # (!\inst|srom|rom_block|auto_generated|q_a [0] & (\inst|srom|rom_block|auto_generated|q_a [1] & (\inst4|GEN_BITS:3:BIT_FF|int_q~q  $ (\inst4|GEN_BITS:2:BIT_FF|int_q~q ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [1]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.datad(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.cin(gnd),
	.combout(\inst30|arithmetic_unit|cn[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|arithmetic_unit|cn[3]~0 .lut_mask = 16'h0AE8;
defparam \inst30|arithmetic_unit|cn[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N2
cycloneive_lcell_comb \inst30|arithmetic_unit|cn[4]~1 (
// Equation(s):
// \inst30|arithmetic_unit|cn[4]~1_combout  = (\inst|srom|rom_block|auto_generated|q_a [2] & ((\inst30|arithmetic_unit|cn[3]~0_combout ) # (\inst4|GEN_BITS:4:BIT_FF|int_q~q  $ (\inst6|arithmetic_unit|cn~2_combout )))) # 
// (!\inst|srom|rom_block|auto_generated|q_a [2] & (\inst30|arithmetic_unit|cn[3]~0_combout  & (\inst4|GEN_BITS:4:BIT_FF|int_q~q  $ (\inst6|arithmetic_unit|cn~2_combout ))))

	.dataa(\inst4|GEN_BITS:4:BIT_FF|int_q~q ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [2]),
	.datac(\inst6|arithmetic_unit|cn~2_combout ),
	.datad(\inst30|arithmetic_unit|cn[3]~0_combout ),
	.cin(gnd),
	.combout(\inst30|arithmetic_unit|cn[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst30|arithmetic_unit|cn[4]~1 .lut_mask = 16'hDE48;
defparam \inst30|arithmetic_unit|cn[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N12
cycloneive_lcell_comb \inst33|o_data[5]~7 (
// Equation(s):
// \inst33|o_data[5]~7_combout  = \inst|srom|rom_block|auto_generated|q_a [3] $ (((!\inst9|Equal5~0_combout  & (\inst6|arithmetic_unit|cn~1_combout  $ (!\inst4|GEN_BITS:5:BIT_FF|int_q~q )))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [3]),
	.datab(\inst6|arithmetic_unit|cn~1_combout ),
	.datac(\inst4|GEN_BITS:5:BIT_FF|int_q~q ),
	.datad(\inst9|Equal5~0_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[5]~7 .lut_mask = 16'hAA69;
defparam \inst33|o_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y17_N30
cycloneive_lcell_comb \inst33|o_data[5]~8 (
// Equation(s):
// \inst33|o_data[5]~8_combout  = \inst33|o_data[5]~7_combout  $ (((!\inst9|Equal5~0_combout  & !\inst30|arithmetic_unit|cn[4]~1_combout )))

	.dataa(gnd),
	.datab(\inst9|Equal5~0_combout ),
	.datac(\inst30|arithmetic_unit|cn[4]~1_combout ),
	.datad(\inst33|o_data[5]~7_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[5]~8 .lut_mask = 16'hFC03;
defparam \inst33|o_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N28
cycloneive_lcell_comb \inst33|o_data[5]~9 (
// Equation(s):
// \inst33|o_data[5]~9_combout  = (\inst9|Equal5~0_combout  & (((\inst33|o_data[5]~8_combout )))) # (!\inst9|Equal5~0_combout  & ((\inst32~combout  & ((\inst33|o_data[5]~8_combout ))) # (!\inst32~combout  & (\inst33|o_data[5]~6_combout ))))

	.dataa(\inst9|Equal5~0_combout ),
	.datab(\inst33|o_data[5]~6_combout ),
	.datac(\inst33|o_data[5]~8_combout ),
	.datad(\inst32~combout ),
	.cin(gnd),
	.combout(\inst33|o_data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[5]~9 .lut_mask = 16'hF0E4;
defparam \inst33|o_data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N29
dffeas \inst4|GEN_BITS:5:BIT_FF|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst33|o_data[5]~9_combout ),
	.asdata(vcc),
	.clrn(!\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|GEN_BITS:5:BIT_FF|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|GEN_BITS:5:BIT_FF|int_q .is_wysiwyg = "true";
defparam \inst4|GEN_BITS:5:BIT_FF|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N2
cycloneive_lcell_comb \inst33|o_data[4]~10 (
// Equation(s):
// \inst33|o_data[4]~10_combout  = \inst4|GEN_BITS:4:BIT_FF|int_q~q  $ (\inst6|arithmetic_unit|cn~2_combout  $ (((\inst30|arithmetic_unit|cn[3]~0_combout  & \inst32~combout ))))

	.dataa(\inst30|arithmetic_unit|cn[3]~0_combout ),
	.datab(\inst4|GEN_BITS:4:BIT_FF|int_q~q ),
	.datac(\inst32~combout ),
	.datad(\inst6|arithmetic_unit|cn~2_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[4]~10 .lut_mask = 16'h936C;
defparam \inst33|o_data[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N4
cycloneive_lcell_comb \inst33|o_data[4]~11 (
// Equation(s):
// \inst33|o_data[4]~11_combout  = (\inst9|Equal5~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [2])) # (!\inst9|Equal5~0_combout  & (\inst33|o_data[4]~10_combout  $ (((\inst|srom|rom_block|auto_generated|q_a [2] & \inst32~combout )))))

	.dataa(\inst9|Equal5~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [2]),
	.datac(\inst32~combout ),
	.datad(\inst33|o_data[4]~10_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[4]~11 .lut_mask = 16'h9DC8;
defparam \inst33|o_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N15
dffeas \inst4|GEN_BITS:4:BIT_FF|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst33|o_data[4]~11_combout ),
	.clrn(!\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|GEN_BITS:4:BIT_FF|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|GEN_BITS:4:BIT_FF|int_q .is_wysiwyg = "true";
defparam \inst4|GEN_BITS:4:BIT_FF|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N18
cycloneive_lcell_comb \inst33|o_data[3]~12 (
// Equation(s):
// \inst33|o_data[3]~12_combout  = (\inst32~combout  & (\inst|srom|rom_block|auto_generated|q_a [1] $ (((\inst|srom|rom_block|auto_generated|q_a [0]) # (\inst4|GEN_BITS:2:BIT_FF|int_q~q ))))) # (!\inst32~combout  & (((\inst4|GEN_BITS:2:BIT_FF|int_q~q ))))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [0]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [1]),
	.datac(\inst32~combout ),
	.datad(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.cin(gnd),
	.combout(\inst33|o_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[3]~12 .lut_mask = 16'h3F60;
defparam \inst33|o_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N16
cycloneive_lcell_comb \inst33|o_data[3]~13 (
// Equation(s):
// \inst33|o_data[3]~13_combout  = (\inst9|Equal5~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [1])) # (!\inst9|Equal5~0_combout  & ((\inst4|GEN_BITS:3:BIT_FF|int_q~q  $ (\inst33|o_data[3]~12_combout ))))

	.dataa(\inst9|Equal5~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [1]),
	.datac(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.datad(\inst33|o_data[3]~12_combout ),
	.cin(gnd),
	.combout(\inst33|o_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[3]~13 .lut_mask = 16'h8DD8;
defparam \inst33|o_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N17
dffeas \inst4|GEN_BITS:3:BIT_FF|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst33|o_data[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|GEN_BITS:3:BIT_FF|int_q .is_wysiwyg = "true";
defparam \inst4|GEN_BITS:3:BIT_FF|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N24
cycloneive_lcell_comb \inst9|Equal5~0 (
// Equation(s):
// \inst9|Equal5~0_combout  = (\inst|srom|rom_block|auto_generated|q_a [27] & (!\inst|srom|rom_block|auto_generated|q_a [28] & \inst9|Equal4~0_combout ))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [27]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [28]),
	.datac(\inst9|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst9|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Equal5~0 .lut_mask = 16'h2020;
defparam \inst9|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N30
cycloneive_lcell_comb \inst33|o_data[2]~14 (
// Equation(s):
// \inst33|o_data[2]~14_combout  = (\inst9|Equal5~0_combout  & (\inst|srom|rom_block|auto_generated|q_a [0])) # (!\inst9|Equal5~0_combout  & (\inst4|GEN_BITS:2:BIT_FF|int_q~q  $ (((!\inst32~combout ) # (!\inst|srom|rom_block|auto_generated|q_a [0])))))

	.dataa(\inst9|Equal5~0_combout ),
	.datab(\inst|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.datad(\inst32~combout ),
	.cin(gnd),
	.combout(\inst33|o_data[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|o_data[2]~14 .lut_mask = 16'hC98D;
defparam \inst33|o_data[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N31
dffeas \inst4|GEN_BITS:2:BIT_FF|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst33|o_data[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|GEN_BITS:2:BIT_FF|int_q .is_wysiwyg = "true";
defparam \inst4|GEN_BITS:2:BIT_FF|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N16
cycloneive_lcell_comb inst26(
// Equation(s):
// \inst26~combout  = (\GReset~input_o ) # ((!\inst|srom|rom_block|auto_generated|q_a [29] & (\inst|srom|rom_block|auto_generated|q_a [31] & \inst9|Equal1~0_combout )))

	.dataa(\inst|srom|rom_block|auto_generated|q_a [29]),
	.datab(\inst|srom|rom_block|auto_generated|q_a [31]),
	.datac(\GReset~input_o ),
	.datad(\inst9|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst26~combout ),
	.cout());
// synopsys translate_off
defparam inst26.lut_mask = 16'hF4F0;
defparam inst26.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N26
cycloneive_lcell_comb \inst19|zero_calc|out_or~11 (
// Equation(s):
// \inst19|zero_calc|out_or~11_combout  = (\inst19|zero_calc|out_or~10_combout ) # ((\inst19|top_level_mux|gen_mux:0:U|y~1_combout ) # (\inst19|zero_calc|out_or~1_combout ))

	.dataa(gnd),
	.datab(\inst19|zero_calc|out_or~10_combout ),
	.datac(\inst19|top_level_mux|gen_mux:0:U|y~1_combout ),
	.datad(\inst19|zero_calc|out_or~1_combout ),
	.cin(gnd),
	.combout(\inst19|zero_calc|out_or~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|zero_calc|out_or~11 .lut_mask = 16'hFFFC;
defparam \inst19|zero_calc|out_or~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \ValueSelect[0]~input (
	.i(ValueSelect[0]),
	.ibar(gnd),
	.o(\ValueSelect[0]~input_o ));
// synopsys translate_off
defparam \ValueSelect[0]~input .bus_hold = "false";
defparam \ValueSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \ValueSelect[1]~input (
	.i(ValueSelect[1]),
	.ibar(gnd),
	.o(\ValueSelect[1]~input_o ));
// synopsys translate_off
defparam \ValueSelect[1]~input .bus_hold = "false";
defparam \ValueSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N0
cycloneive_lcell_comb \inst12|Mux0~0 (
// Equation(s):
// \inst12|Mux0~0_combout  = (\ValueSelect[0]~input_o  & (((\ValueSelect[1]~input_o )))) # (!\ValueSelect[0]~input_o  & ((\ValueSelect[1]~input_o  & ((\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout ))) # (!\ValueSelect[1]~input_o  & 
// (\inst4|GEN_BITS:7:BIT_FF|int_q~q ))))

	.dataa(\inst4|GEN_BITS:7:BIT_FF|int_q~q ),
	.datab(\inst22|mux_read1|gen_mux:7:block_mux:mux_inst|O~combout ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~0 .lut_mask = 16'hFC0A;
defparam \inst12|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N6
cycloneive_lcell_comb \inst12|Mux0~1 (
// Equation(s):
// \inst12|Mux0~1_combout  = (\inst12|Mux0~0_combout  & (((\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout ) # (!\ValueSelect[0]~input_o )))) # (!\inst12|Mux0~0_combout  & (\inst19|top_level_mux|gen_mux:7:U|y~0_combout  & ((\ValueSelect[0]~input_o 
// ))))

	.dataa(\inst19|top_level_mux|gen_mux:7:U|y~0_combout ),
	.datab(\inst12|Mux0~0_combout ),
	.datac(\inst22|mux_read2|gen_mux:7:block_mux:mux_inst|O~4_combout ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~1 .lut_mask = 16'hE2CC;
defparam \inst12|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N8
cycloneive_lcell_comb \inst12|Mux0~2 (
// Equation(s):
// \inst12|Mux0~2_combout  = (\ValueSelect[1]~input_o ) # (\ValueSelect[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~2 .lut_mask = 16'hFFF0;
defparam \inst12|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \ValueSelect[2]~input (
	.i(ValueSelect[2]),
	.ibar(gnd),
	.o(\ValueSelect[2]~input_o ));
// synopsys translate_off
defparam \ValueSelect[2]~input .bus_hold = "false";
defparam \ValueSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N2
cycloneive_lcell_comb \inst12|Mux0~3 (
// Equation(s):
// \inst12|Mux0~3_combout  = (\ValueSelect[2]~input_o  & (((!\inst12|Mux0~2_combout  & \inst24|o_data[7]~0_combout )))) # (!\ValueSelect[2]~input_o  & (\inst12|Mux0~1_combout ))

	.dataa(\inst12|Mux0~1_combout ),
	.datab(\inst12|Mux0~2_combout ),
	.datac(\inst24|o_data[7]~0_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux0~3 .lut_mask = 16'h30AA;
defparam \inst12|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N26
cycloneive_lcell_comb \inst12|Mux1~1 (
// Equation(s):
// \inst12|Mux1~1_combout  = (\ValueSelect[1]~input_o  & (((\ValueSelect[0]~input_o )))) # (!\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & (\inst19|top_level_mux|gen_mux:6:U|y~0_combout )) # (!\ValueSelect[0]~input_o  & 
// ((\inst4|GEN_BITS:6:BIT_FF|int_q~q )))))

	.dataa(\inst19|top_level_mux|gen_mux:6:U|y~0_combout ),
	.datab(\ValueSelect[1]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\inst4|GEN_BITS:6:BIT_FF|int_q~q ),
	.cin(gnd),
	.combout(\inst12|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~1 .lut_mask = 16'hE3E0;
defparam \inst12|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N16
cycloneive_lcell_comb \inst12|Mux1~2 (
// Equation(s):
// \inst12|Mux1~2_combout  = (\ValueSelect[1]~input_o  & ((\inst12|Mux1~1_combout  & ((\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ))) # (!\inst12|Mux1~1_combout  & (\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout )))) # 
// (!\ValueSelect[1]~input_o  & (((\inst12|Mux1~1_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:6:block_mux:mux_inst|O~combout ),
	.datab(\ValueSelect[1]~input_o ),
	.datac(\inst12|Mux1~1_combout ),
	.datad(\inst22|mux_read2|gen_mux:6:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~2 .lut_mask = 16'hF838;
defparam \inst12|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N20
cycloneive_lcell_comb \inst12|Mux1~0 (
// Equation(s):
// \inst12|Mux1~0_combout  = (\ValueSelect[2]~input_o  & ((\inst12|Mux0~2_combout  & (\inst9|Equal6~0_combout )) # (!\inst12|Mux0~2_combout  & ((\inst24|o_data[6]~1_combout )))))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\inst9|Equal6~0_combout ),
	.datac(\inst24|o_data[6]~1_combout ),
	.datad(\inst12|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~0 .lut_mask = 16'h88A0;
defparam \inst12|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N2
cycloneive_lcell_comb \inst12|Mux1~3 (
// Equation(s):
// \inst12|Mux1~3_combout  = (\inst12|Mux1~0_combout ) # ((\inst12|Mux1~2_combout  & !\ValueSelect[2]~input_o ))

	.dataa(gnd),
	.datab(\inst12|Mux1~2_combout ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\inst12|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux1~3 .lut_mask = 16'hFF0C;
defparam \inst12|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N4
cycloneive_lcell_comb \inst12|Mux2~1 (
// Equation(s):
// \inst12|Mux2~1_combout  = (\ValueSelect[1]~input_o  & (((\ValueSelect[0]~input_o )))) # (!\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & ((\inst19|top_level_mux|gen_mux:5:U|y~0_combout ))) # (!\ValueSelect[0]~input_o  & 
// (\inst4|GEN_BITS:5:BIT_FF|int_q~q ))))

	.dataa(\inst4|GEN_BITS:5:BIT_FF|int_q~q ),
	.datab(\ValueSelect[1]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\inst19|top_level_mux|gen_mux:5:U|y~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~1 .lut_mask = 16'hF2C2;
defparam \inst12|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N30
cycloneive_lcell_comb \inst12|Mux2~2 (
// Equation(s):
// \inst12|Mux2~2_combout  = (\inst12|Mux2~1_combout  & ((\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout ) # ((!\ValueSelect[1]~input_o )))) # (!\inst12|Mux2~1_combout  & (((\ValueSelect[1]~input_o  & 
// \inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout ))))

	.dataa(\inst22|mux_read2|gen_mux:5:block_mux:mux_inst|O~4_combout ),
	.datab(\inst12|Mux2~1_combout ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\inst22|mux_read1|gen_mux:5:block_mux:mux_inst|O~combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~2 .lut_mask = 16'hBC8C;
defparam \inst12|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N22
cycloneive_lcell_comb \inst12|Mux2~0 (
// Equation(s):
// \inst12|Mux2~0_combout  = (\ValueSelect[2]~input_o  & ((\inst12|Mux0~2_combout  & (\inst9|Equal5~0_combout )) # (!\inst12|Mux0~2_combout  & ((\inst24|o_data[5]~2_combout )))))

	.dataa(\inst12|Mux0~2_combout ),
	.datab(\inst9|Equal5~0_combout ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\inst24|o_data[5]~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~0 .lut_mask = 16'hD080;
defparam \inst12|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N12
cycloneive_lcell_comb \inst12|Mux2~3 (
// Equation(s):
// \inst12|Mux2~3_combout  = (\inst12|Mux2~0_combout ) # ((!\ValueSelect[2]~input_o  & \inst12|Mux2~2_combout ))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(gnd),
	.datac(\inst12|Mux2~2_combout ),
	.datad(\inst12|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux2~3 .lut_mask = 16'hFF50;
defparam \inst12|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N20
cycloneive_lcell_comb \inst12|Mux3~0 (
// Equation(s):
// \inst12|Mux3~0_combout  = (\ValueSelect[2]~input_o  & ((\inst12|Mux0~2_combout  & ((\inst9|Equal1~1_combout ))) # (!\inst12|Mux0~2_combout  & (\inst24|o_data[4]~3_combout ))))

	.dataa(\inst24|o_data[4]~3_combout ),
	.datab(\inst12|Mux0~2_combout ),
	.datac(\inst9|Equal1~1_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~0 .lut_mask = 16'hE200;
defparam \inst12|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N12
cycloneive_lcell_comb \inst12|Mux3~1 (
// Equation(s):
// \inst12|Mux3~1_combout  = (\ValueSelect[1]~input_o  & (((\ValueSelect[0]~input_o )))) # (!\ValueSelect[1]~input_o  & ((\ValueSelect[0]~input_o  & (\inst19|top_level_mux|gen_mux:4:U|y~0_combout )) # (!\ValueSelect[0]~input_o  & 
// ((\inst4|GEN_BITS:4:BIT_FF|int_q~q )))))

	.dataa(\ValueSelect[1]~input_o ),
	.datab(\inst19|top_level_mux|gen_mux:4:U|y~0_combout ),
	.datac(\inst4|GEN_BITS:4:BIT_FF|int_q~q ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~1 .lut_mask = 16'hEE50;
defparam \inst12|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N14
cycloneive_lcell_comb \inst12|Mux3~2 (
// Equation(s):
// \inst12|Mux3~2_combout  = (\inst12|Mux3~1_combout  & ((\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout ) # ((!\ValueSelect[1]~input_o )))) # (!\inst12|Mux3~1_combout  & (((\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout  & 
// \ValueSelect[1]~input_o ))))

	.dataa(\inst12|Mux3~1_combout ),
	.datab(\inst22|mux_read2|gen_mux:4:block_mux:mux_inst|O~4_combout ),
	.datac(\inst22|mux_read1|gen_mux:4:block_mux:mux_inst|O~combout ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~2 .lut_mask = 16'hD8AA;
defparam \inst12|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y13_N16
cycloneive_lcell_comb \inst12|Mux3~3 (
// Equation(s):
// \inst12|Mux3~3_combout  = (\inst12|Mux3~0_combout ) # ((\inst12|Mux3~2_combout  & !\ValueSelect[2]~input_o ))

	.dataa(\inst12|Mux3~0_combout ),
	.datab(gnd),
	.datac(\inst12|Mux3~2_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux3~3 .lut_mask = 16'hAAFA;
defparam \inst12|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N2
cycloneive_lcell_comb \inst12|Mux4~1 (
// Equation(s):
// \inst12|Mux4~1_combout  = (\ValueSelect[0]~input_o  & (((\ValueSelect[1]~input_o )))) # (!\ValueSelect[0]~input_o  & ((\ValueSelect[1]~input_o  & ((\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout ))) # (!\ValueSelect[1]~input_o  & 
// (\inst4|GEN_BITS:3:BIT_FF|int_q~q ))))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\inst4|GEN_BITS:3:BIT_FF|int_q~q ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\inst22|mux_read1|gen_mux:3:block_mux:mux_inst|O~combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~1 .lut_mask = 16'hF4A4;
defparam \inst12|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N12
cycloneive_lcell_comb \inst12|Mux4~2 (
// Equation(s):
// \inst12|Mux4~2_combout  = (\ValueSelect[0]~input_o  & ((\inst12|Mux4~1_combout  & (\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout )) # (!\inst12|Mux4~1_combout  & ((\inst19|top_level_mux|gen_mux:3:U|y~0_combout ))))) # 
// (!\ValueSelect[0]~input_o  & (((\inst12|Mux4~1_combout ))))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\inst22|mux_read2|gen_mux:3:block_mux:mux_inst|O~4_combout ),
	.datac(\inst19|top_level_mux|gen_mux:3:U|y~0_combout ),
	.datad(\inst12|Mux4~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~2 .lut_mask = 16'hDDA0;
defparam \inst12|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N0
cycloneive_lcell_comb \inst12|Mux4~0 (
// Equation(s):
// \inst12|Mux4~0_combout  = (\ValueSelect[2]~input_o  & ((\inst12|Mux0~2_combout  & ((\inst9|Equal1~1_combout ))) # (!\inst12|Mux0~2_combout  & (\inst24|o_data[3]~4_combout ))))

	.dataa(\inst12|Mux0~2_combout ),
	.datab(\inst24|o_data[3]~4_combout ),
	.datac(\inst9|Equal1~1_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~0 .lut_mask = 16'hE400;
defparam \inst12|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y15_N6
cycloneive_lcell_comb \inst12|Mux4~3 (
// Equation(s):
// \inst12|Mux4~3_combout  = (\inst12|Mux4~0_combout ) # ((\inst12|Mux4~2_combout  & !\ValueSelect[2]~input_o ))

	.dataa(\inst12|Mux4~2_combout ),
	.datab(\inst12|Mux4~0_combout ),
	.datac(gnd),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux4~3 .lut_mask = 16'hCCEE;
defparam \inst12|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N14
cycloneive_lcell_comb \inst12|Mux5~0 (
// Equation(s):
// \inst12|Mux5~0_combout  = (\ValueSelect[2]~input_o  & ((\inst12|Mux0~2_combout  & ((\inst9|Equal6~0_combout ))) # (!\inst12|Mux0~2_combout  & (\inst24|o_data[2]~5_combout ))))

	.dataa(\inst12|Mux0~2_combout ),
	.datab(\inst24|o_data[2]~5_combout ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\inst9|Equal6~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~0 .lut_mask = 16'hE040;
defparam \inst12|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N0
cycloneive_lcell_comb \inst12|Mux5~1 (
// Equation(s):
// \inst12|Mux5~1_combout  = (\ValueSelect[0]~input_o  & ((\inst19|top_level_mux|gen_mux:2:U|y~0_combout ) # ((\ValueSelect[1]~input_o )))) # (!\ValueSelect[0]~input_o  & (((!\ValueSelect[1]~input_o  & \inst4|GEN_BITS:2:BIT_FF|int_q~q ))))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\inst19|top_level_mux|gen_mux:2:U|y~0_combout ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\inst4|GEN_BITS:2:BIT_FF|int_q~q ),
	.cin(gnd),
	.combout(\inst12|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~1 .lut_mask = 16'hADA8;
defparam \inst12|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N6
cycloneive_lcell_comb \inst12|Mux5~2 (
// Equation(s):
// \inst12|Mux5~2_combout  = (\ValueSelect[1]~input_o  & ((\inst12|Mux5~1_combout  & (\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout )) # (!\inst12|Mux5~1_combout  & ((\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout ))))) # 
// (!\ValueSelect[1]~input_o  & (((\inst12|Mux5~1_combout ))))

	.dataa(\inst22|mux_read2|gen_mux:2:block_mux:mux_inst|O~4_combout ),
	.datab(\inst22|mux_read1|gen_mux:2:block_mux:mux_inst|O~combout ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\inst12|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~2 .lut_mask = 16'hAFC0;
defparam \inst12|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y18_N8
cycloneive_lcell_comb \inst12|Mux5~3 (
// Equation(s):
// \inst12|Mux5~3_combout  = (\inst12|Mux5~0_combout ) # ((!\ValueSelect[2]~input_o  & \inst12|Mux5~2_combout ))

	.dataa(gnd),
	.datab(\inst12|Mux5~0_combout ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\inst12|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux5~3 .lut_mask = 16'hCFCC;
defparam \inst12|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N30
cycloneive_lcell_comb \inst12|Mux6~0 (
// Equation(s):
// \inst12|Mux6~0_combout  = (\ValueSelect[1]~input_o  & !\ValueSelect[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~0 .lut_mask = 16'h00F0;
defparam \inst12|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N18
cycloneive_lcell_comb \inst12|Mux6~2 (
// Equation(s):
// \inst12|Mux6~2_combout  = (\ValueSelect[2]~input_o ) # ((\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[0]~input_o ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~2 .lut_mask = 16'hFFC0;
defparam \inst12|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N4
cycloneive_lcell_comb \inst12|Mux6~1 (
// Equation(s):
// \inst12|Mux6~1_combout  = (\ValueSelect[2]~input_o ) # ((\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[0]~input_o ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~1 .lut_mask = 16'hFF0C;
defparam \inst12|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N26
cycloneive_lcell_comb \inst12|Mux6~3 (
// Equation(s):
// \inst12|Mux6~3_combout  = (\inst12|Mux6~2_combout  & (((\inst24|o_data[1]~6_combout ) # (!\inst12|Mux6~1_combout )))) # (!\inst12|Mux6~2_combout  & (\inst19|top_level_mux|gen_mux:1:U|y~0_combout  & (\inst12|Mux6~1_combout )))

	.dataa(\inst12|Mux6~2_combout ),
	.datab(\inst19|top_level_mux|gen_mux:1:U|y~0_combout ),
	.datac(\inst12|Mux6~1_combout ),
	.datad(\inst24|o_data[1]~6_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~3 .lut_mask = 16'hEA4A;
defparam \inst12|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y16_N2
cycloneive_lcell_comb \inst12|Mux6~4 (
// Equation(s):
// \inst12|Mux6~4_combout  = (\inst12|Mux6~0_combout  & ((\inst12|Mux6~3_combout  & ((\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout ))) # (!\inst12|Mux6~3_combout  & (\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout )))) # 
// (!\inst12|Mux6~0_combout  & (((\inst12|Mux6~3_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.datab(\inst12|Mux6~0_combout ),
	.datac(\inst22|mux_read2|gen_mux:1:block_mux:mux_inst|O~4_combout ),
	.datad(\inst12|Mux6~3_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~4 .lut_mask = 16'hF388;
defparam \inst12|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N0
cycloneive_lcell_comb \inst12|Mux7~0 (
// Equation(s):
// \inst12|Mux7~0_combout  = (\ValueSelect[2]~input_o  & ((\ValueSelect[0]~input_o ) # (\ValueSelect[1]~input_o )))

	.dataa(gnd),
	.datab(\ValueSelect[0]~input_o ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst12|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~0 .lut_mask = 16'hFC00;
defparam \inst12|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N26
cycloneive_lcell_comb \inst12|Mux6~5 (
// Equation(s):
// \inst12|Mux6~5_combout  = (\inst12|Mux7~0_combout  & (\inst9|Equal4~1_combout  & ((!\inst9|ALUop~0_combout )))) # (!\inst12|Mux7~0_combout  & (((\inst12|Mux6~4_combout ))))

	.dataa(\inst9|Equal4~1_combout ),
	.datab(\inst12|Mux6~4_combout ),
	.datac(\inst9|ALUop~0_combout ),
	.datad(\inst12|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst12|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux6~5 .lut_mask = 16'h0ACC;
defparam \inst12|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N20
cycloneive_lcell_comb \inst12|Mux7~1 (
// Equation(s):
// \inst12|Mux7~1_combout  = (\inst12|Mux6~2_combout  & (((\inst24|o_data[0]~7_combout ) # (!\inst12|Mux6~1_combout )))) # (!\inst12|Mux6~2_combout  & (\inst19|top_level_mux|gen_mux:0:U|y~1_combout  & (\inst12|Mux6~1_combout )))

	.dataa(\inst19|top_level_mux|gen_mux:0:U|y~1_combout ),
	.datab(\inst12|Mux6~2_combout ),
	.datac(\inst12|Mux6~1_combout ),
	.datad(\inst24|o_data[0]~7_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~1 .lut_mask = 16'hEC2C;
defparam \inst12|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y17_N28
cycloneive_lcell_comb \inst12|Mux7~2 (
// Equation(s):
// \inst12|Mux7~2_combout  = (\inst12|Mux6~0_combout  & ((\inst12|Mux7~1_combout  & ((\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout ))) # (!\inst12|Mux7~1_combout  & (\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout )))) # 
// (!\inst12|Mux6~0_combout  & (((\inst12|Mux7~1_combout ))))

	.dataa(\inst22|mux_read1|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.datab(\inst12|Mux6~0_combout ),
	.datac(\inst12|Mux7~1_combout ),
	.datad(\inst22|mux_read2|gen_mux:0:block_mux:mux_inst|O~4_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~2 .lut_mask = 16'hF838;
defparam \inst12|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y17_N6
cycloneive_lcell_comb \inst12|Mux7~3 (
// Equation(s):
// \inst12|Mux7~3_combout  = (\ValueSelect[2]~input_o  & ((\inst12|Mux0~2_combout  & (\inst9|ALUop~0_combout )) # (!\inst12|Mux0~2_combout  & ((\inst12|Mux7~2_combout ))))) # (!\ValueSelect[2]~input_o  & (((\inst12|Mux7~2_combout ))))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\inst12|Mux0~2_combout ),
	.datac(\inst9|ALUop~0_combout ),
	.datad(\inst12|Mux7~2_combout ),
	.cin(gnd),
	.combout(\inst12|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|Mux7~3 .lut_mask = 16'hF780;
defparam \inst12|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

assign MemToR = \MemToR~output_o ;

assign PCValue[7] = \PCValue[7]~output_o ;

assign PCValue[6] = \PCValue[6]~output_o ;

assign PCValue[5] = \PCValue[5]~output_o ;

assign PCValue[4] = \PCValue[4]~output_o ;

assign PCValue[3] = \PCValue[3]~output_o ;

assign PCValue[2] = \PCValue[2]~output_o ;

assign PCValue[1] = \PCValue[1]~output_o ;

assign PCValue[0] = \PCValue[0]~output_o ;

assign rd1[7] = \rd1[7]~output_o ;

assign rd1[6] = \rd1[6]~output_o ;

assign rd1[5] = \rd1[5]~output_o ;

assign rd1[4] = \rd1[4]~output_o ;

assign rd1[3] = \rd1[3]~output_o ;

assign rd1[2] = \rd1[2]~output_o ;

assign rd1[1] = \rd1[1]~output_o ;

assign rd1[0] = \rd1[0]~output_o ;

assign rd2[7] = \rd2[7]~output_o ;

assign rd2[6] = \rd2[6]~output_o ;

assign rd2[5] = \rd2[5]~output_o ;

assign rd2[4] = \rd2[4]~output_o ;

assign rd2[3] = \rd2[3]~output_o ;

assign rd2[2] = \rd2[2]~output_o ;

assign rd2[1] = \rd2[1]~output_o ;

assign rd2[0] = \rd2[0]~output_o ;

assign BranchOut = \BranchOut~output_o ;

assign ZeroOut = \ZeroOut~output_o ;

assign MemWriteOut = \MemWriteOut~output_o ;

assign MemReadOut = \MemReadOut~output_o ;

assign RegWriteOut = \RegWriteOut~output_o ;

assign input_PC_BTA[31] = \input_PC_BTA[31]~output_o ;

assign input_PC_BTA[30] = \input_PC_BTA[30]~output_o ;

assign input_PC_BTA[29] = \input_PC_BTA[29]~output_o ;

assign input_PC_BTA[28] = \input_PC_BTA[28]~output_o ;

assign input_PC_BTA[27] = \input_PC_BTA[27]~output_o ;

assign input_PC_BTA[26] = \input_PC_BTA[26]~output_o ;

assign input_PC_BTA[25] = \input_PC_BTA[25]~output_o ;

assign input_PC_BTA[24] = \input_PC_BTA[24]~output_o ;

assign input_PC_BTA[23] = \input_PC_BTA[23]~output_o ;

assign input_PC_BTA[22] = \input_PC_BTA[22]~output_o ;

assign input_PC_BTA[21] = \input_PC_BTA[21]~output_o ;

assign input_PC_BTA[20] = \input_PC_BTA[20]~output_o ;

assign input_PC_BTA[19] = \input_PC_BTA[19]~output_o ;

assign input_PC_BTA[18] = \input_PC_BTA[18]~output_o ;

assign input_PC_BTA[17] = \input_PC_BTA[17]~output_o ;

assign input_PC_BTA[16] = \input_PC_BTA[16]~output_o ;

assign input_PC_BTA[15] = \input_PC_BTA[15]~output_o ;

assign input_PC_BTA[14] = \input_PC_BTA[14]~output_o ;

assign input_PC_BTA[13] = \input_PC_BTA[13]~output_o ;

assign input_PC_BTA[12] = \input_PC_BTA[12]~output_o ;

assign input_PC_BTA[11] = \input_PC_BTA[11]~output_o ;

assign input_PC_BTA[10] = \input_PC_BTA[10]~output_o ;

assign input_PC_BTA[9] = \input_PC_BTA[9]~output_o ;

assign input_PC_BTA[8] = \input_PC_BTA[8]~output_o ;

assign input_PC_BTA[7] = \input_PC_BTA[7]~output_o ;

assign input_PC_BTA[6] = \input_PC_BTA[6]~output_o ;

assign input_PC_BTA[5] = \input_PC_BTA[5]~output_o ;

assign input_PC_BTA[4] = \input_PC_BTA[4]~output_o ;

assign input_PC_BTA[3] = \input_PC_BTA[3]~output_o ;

assign input_PC_BTA[2] = \input_PC_BTA[2]~output_o ;

assign input_PC_BTA[1] = \input_PC_BTA[1]~output_o ;

assign input_PC_BTA[0] = \input_PC_BTA[0]~output_o ;

assign InstructionOut[31] = \InstructionOut[31]~output_o ;

assign InstructionOut[30] = \InstructionOut[30]~output_o ;

assign InstructionOut[29] = \InstructionOut[29]~output_o ;

assign InstructionOut[28] = \InstructionOut[28]~output_o ;

assign InstructionOut[27] = \InstructionOut[27]~output_o ;

assign InstructionOut[26] = \InstructionOut[26]~output_o ;

assign InstructionOut[25] = \InstructionOut[25]~output_o ;

assign InstructionOut[24] = \InstructionOut[24]~output_o ;

assign InstructionOut[23] = \InstructionOut[23]~output_o ;

assign InstructionOut[22] = \InstructionOut[22]~output_o ;

assign InstructionOut[21] = \InstructionOut[21]~output_o ;

assign InstructionOut[20] = \InstructionOut[20]~output_o ;

assign InstructionOut[19] = \InstructionOut[19]~output_o ;

assign InstructionOut[18] = \InstructionOut[18]~output_o ;

assign InstructionOut[17] = \InstructionOut[17]~output_o ;

assign InstructionOut[16] = \InstructionOut[16]~output_o ;

assign InstructionOut[15] = \InstructionOut[15]~output_o ;

assign InstructionOut[14] = \InstructionOut[14]~output_o ;

assign InstructionOut[13] = \InstructionOut[13]~output_o ;

assign InstructionOut[12] = \InstructionOut[12]~output_o ;

assign InstructionOut[11] = \InstructionOut[11]~output_o ;

assign InstructionOut[10] = \InstructionOut[10]~output_o ;

assign InstructionOut[9] = \InstructionOut[9]~output_o ;

assign InstructionOut[8] = \InstructionOut[8]~output_o ;

assign InstructionOut[7] = \InstructionOut[7]~output_o ;

assign InstructionOut[6] = \InstructionOut[6]~output_o ;

assign InstructionOut[5] = \InstructionOut[5]~output_o ;

assign InstructionOut[4] = \InstructionOut[4]~output_o ;

assign InstructionOut[3] = \InstructionOut[3]~output_o ;

assign InstructionOut[2] = \InstructionOut[2]~output_o ;

assign InstructionOut[1] = \InstructionOut[1]~output_o ;

assign InstructionOut[0] = \InstructionOut[0]~output_o ;

assign MuxOut[7] = \MuxOut[7]~output_o ;

assign MuxOut[6] = \MuxOut[6]~output_o ;

assign MuxOut[5] = \MuxOut[5]~output_o ;

assign MuxOut[4] = \MuxOut[4]~output_o ;

assign MuxOut[3] = \MuxOut[3]~output_o ;

assign MuxOut[2] = \MuxOut[2]~output_o ;

assign MuxOut[1] = \MuxOut[1]~output_o ;

assign MuxOut[0] = \MuxOut[0]~output_o ;

assign next_pc4[7] = \next_pc4[7]~output_o ;

assign next_pc4[6] = \next_pc4[6]~output_o ;

assign next_pc4[5] = \next_pc4[5]~output_o ;

assign next_pc4[4] = \next_pc4[4]~output_o ;

assign next_pc4[3] = \next_pc4[3]~output_o ;

assign next_pc4[2] = \next_pc4[2]~output_o ;

assign next_pc4[1] = \next_pc4[1]~output_o ;

assign next_pc4[0] = \next_pc4[0]~output_o ;

assign operation[2] = \operation[2]~output_o ;

assign operation[1] = \operation[1]~output_o ;

assign operation[0] = \operation[0]~output_o ;

assign RAM_output[7] = \RAM_output[7]~output_o ;

assign RAM_output[6] = \RAM_output[6]~output_o ;

assign RAM_output[5] = \RAM_output[5]~output_o ;

assign RAM_output[4] = \RAM_output[4]~output_o ;

assign RAM_output[3] = \RAM_output[3]~output_o ;

assign RAM_output[2] = \RAM_output[2]~output_o ;

assign RAM_output[1] = \RAM_output[1]~output_o ;

assign RAM_output[0] = \RAM_output[0]~output_o ;

assign rr1[4] = \rr1[4]~output_o ;

assign rr1[3] = \rr1[3]~output_o ;

assign rr1[2] = \rr1[2]~output_o ;

assign rr1[1] = \rr1[1]~output_o ;

assign rr1[0] = \rr1[0]~output_o ;

assign rr2[4] = \rr2[4]~output_o ;

assign rr2[3] = \rr2[3]~output_o ;

assign rr2[2] = \rr2[2]~output_o ;

assign rr2[1] = \rr2[1]~output_o ;

assign rr2[0] = \rr2[0]~output_o ;

endmodule
