# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 20\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:12+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUUsage.rst:3
msgid "User Guide for AMDGPU Backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:33
msgid "Introduction"
msgstr ""

#: ../../../AMDGPUUsage.rst:35
msgid ""
"The AMDGPU backend provides ISA code generation for AMD GPUs, starting with "
"the R600 family up until the current GCN families. It lives in the ``llvm/"
"lib/Target/AMDGPU`` directory."
msgstr ""

#: ../../../AMDGPUUsage.rst:40
msgid "LLVM"
msgstr ""

#: ../../../AMDGPUUsage.rst:45
msgid "Target Triples"
msgstr ""

#: ../../../AMDGPUUsage.rst:47
msgid ""
"Use the Clang option ``-target <Architecture>-<Vendor>-<OS>-<Environment>`` "
"to specify the target triple:"
msgstr ""

#: ../../../AMDGPUUsage.rst:50
msgid "AMDGPU Architectures"
msgstr ""

#: ../../../AMDGPUUsage.rst:54 ../../../AMDGPUUsage.rst:17533
msgid "Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:54 ../../../AMDGPUUsage.rst:64
#: ../../../AMDGPUUsage.rst:74 ../../../AMDGPUUsage.rst:98
#: ../../../AMDGPUUsage.rst:720 ../../../AMDGPUUsage.rst:1060
#: ../../../AMDGPUUsage.rst:1145 ../../../AMDGPUUsage.rst:1553
#: ../../../AMDGPUUsage.rst:1723 ../../../AMDGPUUsage.rst:1848
#: ../../../AMDGPUUsage.rst:2036 ../../../AMDGPUUsage.rst:2063
#: ../../../AMDGPUUsage.rst:2098 ../../../AMDGPUUsage.rst:2125
#: ../../../AMDGPUUsage.rst:2336 ../../../AMDGPUUsage.rst:2502
#: ../../../AMDGPUUsage.rst:2543 ../../../AMDGPUUsage.rst:2771
#: ../../../AMDGPUUsage.rst:3549 ../../../AMDGPUUsage.rst:3657
#: ../../../AMDGPUUsage.rst:3701 ../../../AMDGPUUsage.rst:3738
#: ../../../AMDGPUUsage.rst:3779 ../../../AMDGPUUsage.rst:3978
#: ../../../AMDGPUUsage.rst:4081 ../../../AMDGPUUsage.rst:4126
#: ../../../AMDGPUUsage.rst:4310 ../../../AMDGPUUsage.rst:4523
#: ../../../AMDGPUUsage.rst:4555 ../../../AMDGPUUsage.rst:4569
#: ../../../AMDGPUUsage.rst:4583 ../../../AMDGPUUsage.rst:4603
#: ../../../AMDGPUUsage.rst:4902 ../../../AMDGPUUsage.rst:5073
#: ../../../AMDGPUUsage.rst:5377 ../../../AMDGPUUsage.rst:5553
#: ../../../AMDGPUUsage.rst:5576 ../../../AMDGPUUsage.rst:5628
#: ../../../AMDGPUUsage.rst:5654 ../../../AMDGPUUsage.rst:5684
#: ../../../AMDGPUUsage.rst:5702 ../../../AMDGPUUsage.rst:5743
#: ../../../AMDGPUUsage.rst:5835 ../../../AMDGPUUsage.rst:5856
#: ../../../AMDGPUUsage.rst:16417 ../../../AMDGPUUsage.rst:16457
#: ../../../AMDGPUUsage.rst:16499 ../../../AMDGPUUsage.rst:16979
#: ../../../AMDGPUUsage.rst:16994 ../../../AMDGPUUsage.rst:17065
#: ../../../AMDGPUUsage.rst:17081 ../../../AMDGPUUsage.rst:17105
#: ../../../AMDGPUUsage.rst:17122 ../../../AMDGPUUsage.rst:17155
#: ../../../AMDGPUUsage.rst:17168 ../../../AMDGPUUsage.rst:17190
#: ../../../AMDGPUUsage.rst:17247 ../../../AMDGPUUsage.rst:17343
#: ../../../AMDGPUUsage.rst:17480 ../../../AMDGPUUsage.rst:18096
msgid "Description"
msgstr ""

#: ../../../AMDGPUUsage.rst:56 ../../../AMDGPUUsage.rst:136
#: ../../../AMDGPUUsage.rst:141 ../../../AMDGPUUsage.rst:146
#: ../../../AMDGPUUsage.rst:151 ../../../AMDGPUUsage.rst:158
#: ../../../AMDGPUUsage.rst:163 ../../../AMDGPUUsage.rst:168
#: ../../../AMDGPUUsage.rst:175 ../../../AMDGPUUsage.rst:180
#: ../../../AMDGPUUsage.rst:185 ../../../AMDGPUUsage.rst:190
#: ../../../AMDGPUUsage.rst:195 ../../../AMDGPUUsage.rst:202
#: ../../../AMDGPUUsage.rst:207 ../../../AMDGPUUsage.rst:212
#: ../../../AMDGPUUsage.rst:217 ../../../AMDGPUUsage.rst:2161
msgid "``r600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:56
msgid "AMD GPUs HD2XXX-HD6XXX for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:57 ../../../AMDGPUUsage.rst:224
#: ../../../AMDGPUUsage.rst:229 ../../../AMDGPUUsage.rst:234
#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:251
#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:259
#: ../../../AMDGPUUsage.rst:268 ../../../AMDGPUUsage.rst:272
#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:299
#: ../../../AMDGPUUsage.rst:302 ../../../AMDGPUUsage.rst:308
#: ../../../AMDGPUUsage.rst:311 ../../../AMDGPUUsage.rst:314
#: ../../../AMDGPUUsage.rst:319 ../../../AMDGPUUsage.rst:328
#: ../../../AMDGPUUsage.rst:335 ../../../AMDGPUUsage.rst:338
#: ../../../AMDGPUUsage.rst:345 ../../../AMDGPUUsage.rst:349
#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:360
#: ../../../AMDGPUUsage.rst:367 ../../../AMDGPUUsage.rst:381
#: ../../../AMDGPUUsage.rst:388 ../../../AMDGPUUsage.rst:395
#: ../../../AMDGPUUsage.rst:402 ../../../AMDGPUUsage.rst:411
#: ../../../AMDGPUUsage.rst:415 ../../../AMDGPUUsage.rst:419
#: ../../../AMDGPUUsage.rst:422 ../../../AMDGPUUsage.rst:431
#: ../../../AMDGPUUsage.rst:436 ../../../AMDGPUUsage.rst:439
#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:459 ../../../AMDGPUUsage.rst:465
#: ../../../AMDGPUUsage.rst:474 ../../../AMDGPUUsage.rst:481
#: ../../../AMDGPUUsage.rst:488 ../../../AMDGPUUsage.rst:495
#: ../../../AMDGPUUsage.rst:504 ../../../AMDGPUUsage.rst:511
#: ../../../AMDGPUUsage.rst:518 ../../../AMDGPUUsage.rst:525
#: ../../../AMDGPUUsage.rst:532 ../../../AMDGPUUsage.rst:539
#: ../../../AMDGPUUsage.rst:564 ../../../AMDGPUUsage.rst:586
#: ../../../AMDGPUUsage.rst:592 ../../../AMDGPUUsage.rst:611
#: ../../../AMDGPUUsage.rst:620 ../../../AMDGPUUsage.rst:650
msgid "``amdgcn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:57
msgid "AMD GPUs GCN GFX6 onwards for graphics and compute shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:60
msgid "AMDGPU Vendors"
msgstr ""

#: ../../../AMDGPUUsage.rst:64
msgid "Vendor"
msgstr ""

#: ../../../AMDGPUUsage.rst:66
msgid "``amd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:66
msgid "Can be used for all AMD GPU usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "``mesa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:67
msgid "Can be used if the OS is ``mesa3d``."
msgstr ""

#: ../../../AMDGPUUsage.rst:70
msgid "AMDGPU Operating Systems"
msgstr ""

#: ../../../AMDGPUUsage.rst:74
msgid "OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:76 ../../../AMDGPUUsage.rst:100
msgid "*<empty>*"
msgstr ""

#: ../../../AMDGPUUsage.rst:76
msgid "Defaults to the *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:77
msgid "``amdhsa``"
msgstr ""

#: ../../../AMDGPUUsage.rst:77
msgid "Compute kernels executed on HSA [HSA]_ compatible runtimes such as:"
msgstr ""

#: ../../../AMDGPUUsage.rst:80
msgid ""
"AMD's ROCmâ„¢ runtime [AMD-ROCm]_ using the *rocm-amdhsa* loader on Linux. See "
"*AMD ROCm Platform Release Notes* [AMD-ROCm-Release-Notes]_ for supported "
"hardware and software."
msgstr ""

#: ../../../AMDGPUUsage.rst:84
msgid "AMD's PAL runtime using the *pal-amdhsa* loader on Windows."
msgstr ""

#: ../../../AMDGPUUsage.rst:87
msgid "``amdpal``"
msgstr ""

#: ../../../AMDGPUUsage.rst:87
msgid ""
"Graphic shaders and compute kernels executed on AMD's PAL runtime using the "
"*pal-amdpal* loader on Windows and Linux Pro."
msgstr ""

#: ../../../AMDGPUUsage.rst:90
msgid "``mesa3d``"
msgstr ""

#: ../../../AMDGPUUsage.rst:90
msgid ""
"Graphic shaders and compute kernels executed on AMD's Mesa 3D runtime using "
"the *mesa-mesa3d* loader on Linux."
msgstr ""

#: ../../../AMDGPUUsage.rst:94
msgid "AMDGPU Environments"
msgstr ""

#: ../../../AMDGPUUsage.rst:98
msgid "Environment"
msgstr ""

#: ../../../AMDGPUUsage.rst:100
msgid "Default."
msgstr ""

#: ../../../AMDGPUUsage.rst:106
msgid "Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:108
msgid ""
"Use the Clang options ``-mcpu=<target-id>`` or ``--offload-arch=<target-"
"id>`` to specify the AMDGPU processor together with optional target "
"features. See :ref:`amdgpu-target-id` and :ref:`amdgpu-target-features` for "
"AMD GPU target specific information."
msgstr ""

#: ../../../AMDGPUUsage.rst:113
msgid ""
"Every processor supports every OS ABI (see :ref:`amdgpu-os`) with the "
"following exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:115
msgid ""
"``amdhsa`` is not supported in ``r600`` architecture (see :ref:`amdgpu-"
"architecture-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:118
msgid "AMDGPU Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:122 ../../../AMDGPUUsage.rst:559
msgid "Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid "Alternative Processor"
msgstr ""

#: ../../../AMDGPUUsage.rst:122 ../../../AMDGPUUsage.rst:559
msgid "Target Triple Architecture"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid "dGPU/ APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:122 ../../../AMDGPUUsage.rst:559
msgid "Target Features Supported"
msgstr ""

#: ../../../AMDGPUUsage.rst:122 ../../../AMDGPUUsage.rst:559
msgid "Target Properties"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid ""
"OS Support *(see* `amdgpu-os`_ *and corresponding runtime release notes for "
"current information and level of support)*"
msgstr ""

#: ../../../AMDGPUUsage.rst:122
msgid "Example Products"
msgstr ""

#: ../../../AMDGPUUsage.rst:134
msgid "**Radeon HD 2000/3000 Series (R600)** [AMD-RADEON-HD-2000-3000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:136 ../../../AMDGPUUsage.rst:141
#: ../../../AMDGPUUsage.rst:146 ../../../AMDGPUUsage.rst:151
#: ../../../AMDGPUUsage.rst:158 ../../../AMDGPUUsage.rst:163
#: ../../../AMDGPUUsage.rst:168 ../../../AMDGPUUsage.rst:175
#: ../../../AMDGPUUsage.rst:180 ../../../AMDGPUUsage.rst:185
#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:195
#: ../../../AMDGPUUsage.rst:202 ../../../AMDGPUUsage.rst:207
#: ../../../AMDGPUUsage.rst:212 ../../../AMDGPUUsage.rst:217
#: ../../../AMDGPUUsage.rst:224 ../../../AMDGPUUsage.rst:229
#: ../../../AMDGPUUsage.rst:234 ../../../AMDGPUUsage.rst:251
#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:268
#: ../../../AMDGPUUsage.rst:299 ../../../AMDGPUUsage.rst:302
#: ../../../AMDGPUUsage.rst:308 ../../../AMDGPUUsage.rst:311
#: ../../../AMDGPUUsage.rst:314 ../../../AMDGPUUsage.rst:328
#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:345
#: ../../../AMDGPUUsage.rst:349 ../../../AMDGPUUsage.rst:360
#: ../../../AMDGPUUsage.rst:381 ../../../AMDGPUUsage.rst:388
#: ../../../AMDGPUUsage.rst:395 ../../../AMDGPUUsage.rst:402
#: ../../../AMDGPUUsage.rst:411 ../../../AMDGPUUsage.rst:415
#: ../../../AMDGPUUsage.rst:419 ../../../AMDGPUUsage.rst:431
#: ../../../AMDGPUUsage.rst:436 ../../../AMDGPUUsage.rst:439
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:474
#: ../../../AMDGPUUsage.rst:481 ../../../AMDGPUUsage.rst:488
#: ../../../AMDGPUUsage.rst:532 ../../../AMDGPUUsage.rst:539
msgid "dGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:136 ../../../AMDGPUUsage.rst:141
#: ../../../AMDGPUUsage.rst:146 ../../../AMDGPUUsage.rst:151
#: ../../../AMDGPUUsage.rst:158 ../../../AMDGPUUsage.rst:163
#: ../../../AMDGPUUsage.rst:168 ../../../AMDGPUUsage.rst:175
#: ../../../AMDGPUUsage.rst:180 ../../../AMDGPUUsage.rst:185
#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:195
#: ../../../AMDGPUUsage.rst:202 ../../../AMDGPUUsage.rst:207
#: ../../../AMDGPUUsage.rst:212 ../../../AMDGPUUsage.rst:217
#: ../../../AMDGPUUsage.rst:224 ../../../AMDGPUUsage.rst:229
#: ../../../AMDGPUUsage.rst:234
msgid "Does not support generic address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:141 ../../../AMDGPUUsage.rst:2162
msgid "``r630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:146 ../../../AMDGPUUsage.rst:2163
msgid "``rs880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:151 ../../../AMDGPUUsage.rst:2164
msgid "``rv670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:156
msgid "**Radeon HD 4000 Series (R700)** [AMD-RADEON-HD-4000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:158 ../../../AMDGPUUsage.rst:2165
msgid "``rv710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:163 ../../../AMDGPUUsage.rst:2166
msgid "``rv730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:168 ../../../AMDGPUUsage.rst:2167
msgid "``rv770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:173
msgid "**Radeon HD 5000 Series (Evergreen)** [AMD-RADEON-HD-5000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:175 ../../../AMDGPUUsage.rst:2168
msgid "``cedar``"
msgstr ""

#: ../../../AMDGPUUsage.rst:180 ../../../AMDGPUUsage.rst:2169
msgid "``cypress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:185 ../../../AMDGPUUsage.rst:2170
msgid "``juniper``"
msgstr ""

#: ../../../AMDGPUUsage.rst:190 ../../../AMDGPUUsage.rst:2171
msgid "``redwood``"
msgstr ""

#: ../../../AMDGPUUsage.rst:195 ../../../AMDGPUUsage.rst:2172
msgid "``sumo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:200
msgid "**Radeon HD 6000 Series (Northern Islands)** [AMD-RADEON-HD-6000]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:202 ../../../AMDGPUUsage.rst:2173
msgid "``barts``"
msgstr ""

#: ../../../AMDGPUUsage.rst:207 ../../../AMDGPUUsage.rst:2174
msgid "``caicos``"
msgstr ""

#: ../../../AMDGPUUsage.rst:212 ../../../AMDGPUUsage.rst:2175
msgid "``cayman``"
msgstr ""

#: ../../../AMDGPUUsage.rst:217 ../../../AMDGPUUsage.rst:2176
msgid "``turks``"
msgstr ""

#: ../../../AMDGPUUsage.rst:222
msgid "**GCN GFX6 (Southern Islands (SI))** [AMD-GCN-GFX6]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:224 ../../../AMDGPUUsage.rst:2179
#: ../../../AMDGPUUsage.rst:2458
msgid "``gfx600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:224
msgid "``tahiti``"
msgstr ""

#: ../../../AMDGPUUsage.rst:224 ../../../AMDGPUUsage.rst:229
#: ../../../AMDGPUUsage.rst:234 ../../../AMDGPUUsage.rst:243
#: ../../../AMDGPUUsage.rst:253 ../../../AMDGPUUsage.rst:257
#: ../../../AMDGPUUsage.rst:260 ../../../AMDGPUUsage.rst:269
#: ../../../AMDGPUUsage.rst:273 ../../../AMDGPUUsage.rst:283
#: ../../../AMDGPUUsage.rst:301 ../../../AMDGPUUsage.rst:304
#: ../../../AMDGPUUsage.rst:310 ../../../AMDGPUUsage.rst:313
#: ../../../AMDGPUUsage.rst:316 ../../../AMDGPUUsage.rst:321
#: ../../../AMDGPUUsage.rst:330 ../../../AMDGPUUsage.rst:337
#: ../../../AMDGPUUsage.rst:340 ../../../AMDGPUUsage.rst:347
#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:367
#: ../../../AMDGPUUsage.rst:413 ../../../AMDGPUUsage.rst:417
#: ../../../AMDGPUUsage.rst:421 ../../../AMDGPUUsage.rst:424
#: ../../../AMDGPUUsage.rst:433 ../../../AMDGPUUsage.rst:438
#: ../../../AMDGPUUsage.rst:441 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:459
#: ../../../AMDGPUUsage.rst:465 ../../../AMDGPUUsage.rst:474
msgid "*pal-amdpal*"
msgstr ""

#: ../../../AMDGPUUsage.rst:229 ../../../AMDGPUUsage.rst:2180
#: ../../../AMDGPUUsage.rst:2459
msgid "``gfx601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:229
msgid "``pitcairn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:230
msgid "``verde``"
msgstr ""

#: ../../../AMDGPUUsage.rst:234 ../../../AMDGPUUsage.rst:2205
#: ../../../AMDGPUUsage.rst:2460
msgid "``gfx602``"
msgstr ""

#: ../../../AMDGPUUsage.rst:234
msgid "``hainan``"
msgstr ""

#: ../../../AMDGPUUsage.rst:235
msgid "``oland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:239
msgid "**GCN GFX7 (Sea Islands (CI))** [AMD-GCN-GFX7]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:2181
#: ../../../AMDGPUUsage.rst:2461
msgid "``gfx700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:241
msgid "``kaveri``"
msgstr ""

#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:259
#: ../../../AMDGPUUsage.rst:272 ../../../AMDGPUUsage.rst:281
#: ../../../AMDGPUUsage.rst:319 ../../../AMDGPUUsage.rst:335
#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:367
#: ../../../AMDGPUUsage.rst:422 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:459 ../../../AMDGPUUsage.rst:465
#: ../../../AMDGPUUsage.rst:495 ../../../AMDGPUUsage.rst:504
#: ../../../AMDGPUUsage.rst:511 ../../../AMDGPUUsage.rst:518
#: ../../../AMDGPUUsage.rst:525
msgid "APU"
msgstr ""

#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:251
#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:259
#: ../../../AMDGPUUsage.rst:268 ../../../AMDGPUUsage.rst:272
#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:299
#: ../../../AMDGPUUsage.rst:308 ../../../AMDGPUUsage.rst:311
#: ../../../AMDGPUUsage.rst:314 ../../../AMDGPUUsage.rst:319
msgid "Offset flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:241 ../../../AMDGPUUsage.rst:251
#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:281
#: ../../../AMDGPUUsage.rst:299 ../../../AMDGPUUsage.rst:302
#: ../../../AMDGPUUsage.rst:308 ../../../AMDGPUUsage.rst:311
#: ../../../AMDGPUUsage.rst:314 ../../../AMDGPUUsage.rst:319
#: ../../../AMDGPUUsage.rst:328 ../../../AMDGPUUsage.rst:335
#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:345
#: ../../../AMDGPUUsage.rst:349 ../../../AMDGPUUsage.rst:360
#: ../../../AMDGPUUsage.rst:361 ../../../AMDGPUUsage.rst:362
#: ../../../AMDGPUUsage.rst:411 ../../../AMDGPUUsage.rst:415
#: ../../../AMDGPUUsage.rst:419 ../../../AMDGPUUsage.rst:422
#: ../../../AMDGPUUsage.rst:431 ../../../AMDGPUUsage.rst:436
#: ../../../AMDGPUUsage.rst:439
msgid "*rocm-amdhsa*"
msgstr ""

#: ../../../AMDGPUUsage.rst:242 ../../../AMDGPUUsage.rst:252
#: ../../../AMDGPUUsage.rst:256 ../../../AMDGPUUsage.rst:259
#: ../../../AMDGPUUsage.rst:268 ../../../AMDGPUUsage.rst:272
#: ../../../AMDGPUUsage.rst:282 ../../../AMDGPUUsage.rst:300
#: ../../../AMDGPUUsage.rst:303 ../../../AMDGPUUsage.rst:309
#: ../../../AMDGPUUsage.rst:312 ../../../AMDGPUUsage.rst:315
#: ../../../AMDGPUUsage.rst:320 ../../../AMDGPUUsage.rst:329
#: ../../../AMDGPUUsage.rst:336 ../../../AMDGPUUsage.rst:339
#: ../../../AMDGPUUsage.rst:346 ../../../AMDGPUUsage.rst:412
#: ../../../AMDGPUUsage.rst:416 ../../../AMDGPUUsage.rst:420
#: ../../../AMDGPUUsage.rst:423 ../../../AMDGPUUsage.rst:432
#: ../../../AMDGPUUsage.rst:437 ../../../AMDGPUUsage.rst:440
msgid "*pal-amdhsa*"
msgstr ""

#: ../../../AMDGPUUsage.rst:241
msgid "A6-7000"
msgstr ""

#: ../../../AMDGPUUsage.rst:242
msgid "A6 Pro-7050B"
msgstr ""

#: ../../../AMDGPUUsage.rst:243
msgid "A8-7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:244
msgid "A8 Pro-7150B"
msgstr ""

#: ../../../AMDGPUUsage.rst:245
msgid "A10-7300"
msgstr ""

#: ../../../AMDGPUUsage.rst:246
msgid "A10 Pro-7350B"
msgstr ""

#: ../../../AMDGPUUsage.rst:247
msgid "FX-7500"
msgstr ""

#: ../../../AMDGPUUsage.rst:248
msgid "A8-7200P"
msgstr ""

#: ../../../AMDGPUUsage.rst:249
msgid "A10-7400P"
msgstr ""

#: ../../../AMDGPUUsage.rst:250
msgid "FX-7600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:251 ../../../AMDGPUUsage.rst:2182
#: ../../../AMDGPUUsage.rst:2462
msgid "``gfx701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:251
msgid "``hawaii``"
msgstr ""

#: ../../../AMDGPUUsage.rst:251
msgid "FirePro W8100"
msgstr ""

#: ../../../AMDGPUUsage.rst:252
msgid "FirePro W9100"
msgstr ""

#: ../../../AMDGPUUsage.rst:253
msgid "FirePro S9150"
msgstr ""

#: ../../../AMDGPUUsage.rst:254
msgid "FirePro S9170"
msgstr ""

#: ../../../AMDGPUUsage.rst:255 ../../../AMDGPUUsage.rst:2183
#: ../../../AMDGPUUsage.rst:2463
msgid "``gfx702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:255
msgid "Radeon R9 290"
msgstr ""

#: ../../../AMDGPUUsage.rst:256
msgid "Radeon R9 290x"
msgstr ""

#: ../../../AMDGPUUsage.rst:257
msgid "Radeon R390"
msgstr ""

#: ../../../AMDGPUUsage.rst:258
msgid "Radeon R390x"
msgstr ""

#: ../../../AMDGPUUsage.rst:259 ../../../AMDGPUUsage.rst:2184
#: ../../../AMDGPUUsage.rst:2464
msgid "``gfx703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:259
msgid "``kabini``"
msgstr ""

#: ../../../AMDGPUUsage.rst:260
msgid "``mullins``"
msgstr ""

#: ../../../AMDGPUUsage.rst:259
msgid "E1-2100"
msgstr ""

#: ../../../AMDGPUUsage.rst:260
msgid "E1-2200"
msgstr ""

#: ../../../AMDGPUUsage.rst:261
msgid "E1-2500"
msgstr ""

#: ../../../AMDGPUUsage.rst:262
msgid "E2-3000"
msgstr ""

#: ../../../AMDGPUUsage.rst:263
msgid "E2-3800"
msgstr ""

#: ../../../AMDGPUUsage.rst:264
msgid "A4-5000"
msgstr ""

#: ../../../AMDGPUUsage.rst:265
msgid "A4-5100"
msgstr ""

#: ../../../AMDGPUUsage.rst:266
msgid "A6-5200"
msgstr ""

#: ../../../AMDGPUUsage.rst:267
msgid "A4 Pro-3340B"
msgstr ""

#: ../../../AMDGPUUsage.rst:268 ../../../AMDGPUUsage.rst:2185
#: ../../../AMDGPUUsage.rst:2465
msgid "``gfx704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:268
msgid "``bonaire``"
msgstr ""

#: ../../../AMDGPUUsage.rst:268
msgid "Radeon HD 7790"
msgstr ""

#: ../../../AMDGPUUsage.rst:269
msgid "Radeon HD 8770"
msgstr ""

#: ../../../AMDGPUUsage.rst:270
msgid "R7 260"
msgstr ""

#: ../../../AMDGPUUsage.rst:271
msgid "R7 260X"
msgstr ""

#: ../../../AMDGPUUsage.rst:272 ../../../AMDGPUUsage.rst:2206
#: ../../../AMDGPUUsage.rst:2466
msgid "``gfx705``"
msgstr ""

#: ../../../AMDGPUUsage.rst:272 ../../../AMDGPUUsage.rst:319
#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:353
#: ../../../AMDGPUUsage.rst:381 ../../../AMDGPUUsage.rst:388
#: ../../../AMDGPUUsage.rst:402 ../../../AMDGPUUsage.rst:422
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:459
#: ../../../AMDGPUUsage.rst:465 ../../../AMDGPUUsage.rst:481
#: ../../../AMDGPUUsage.rst:488 ../../../AMDGPUUsage.rst:495
#: ../../../AMDGPUUsage.rst:504 ../../../AMDGPUUsage.rst:511
#: ../../../AMDGPUUsage.rst:518 ../../../AMDGPUUsage.rst:525
#: ../../../AMDGPUUsage.rst:532 ../../../AMDGPUUsage.rst:539
msgid "*TBA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:274 ../../../AMDGPUUsage.rst:321
#: ../../../AMDGPUUsage.rst:340 ../../../AMDGPUUsage.rst:355
#: ../../../AMDGPUUsage.rst:383 ../../../AMDGPUUsage.rst:390
#: ../../../AMDGPUUsage.rst:404 ../../../AMDGPUUsage.rst:424
#: ../../../AMDGPUUsage.rst:441 ../../../AMDGPUUsage.rst:448
#: ../../../AMDGPUUsage.rst:454 ../../../AMDGPUUsage.rst:461
#: ../../../AMDGPUUsage.rst:467 ../../../AMDGPUUsage.rst:483
#: ../../../AMDGPUUsage.rst:490 ../../../AMDGPUUsage.rst:497
#: ../../../AMDGPUUsage.rst:506 ../../../AMDGPUUsage.rst:513
#: ../../../AMDGPUUsage.rst:520 ../../../AMDGPUUsage.rst:527
#: ../../../AMDGPUUsage.rst:534 ../../../AMDGPUUsage.rst:541
#: ../../../AMDGPUUsage.rst:1440 ../../../AMDGPUUsage.rst:2568
#: ../../../AMDGPUUsage.rst:3427 ../../../AMDGPUUsage.rst:3433
#: ../../../AMDGPUUsage.rst:3515 ../../../AMDGPUUsage.rst:3638
#: ../../../AMDGPUUsage.rst:3905 ../../../AMDGPUUsage.rst:3924
#: ../../../AMDGPUUsage.rst:3965 ../../../AMDGPUUsage.rst:4439
#: ../../../AMDGPUUsage.rst:4458 ../../../AMDGPUUsage.rst:4499
#: ../../../AMDGPUUsage.rst:16566 ../../../AMDGPUUsage.rst:16697
#: ../../../AMDGPUUsage.rst:16739 ../../../AMDGPUUsage.rst:16751
#: ../../../AMDGPUUsage.rst:16764 ../../../AMDGPUUsage.rst:16836
#: ../../../AMDGPUUsage.rst:16848 ../../../AMDGPUUsage.rst:16862
#: ../../../AMDGPUUsage.rst:16918 ../../../AMDGPUUsage.rst:16922
msgid "Todo"
msgstr ""

#: ../../../AMDGPUUsage.rst:276 ../../../AMDGPUUsage.rst:323
#: ../../../AMDGPUUsage.rst:342 ../../../AMDGPUUsage.rst:357
#: ../../../AMDGPUUsage.rst:385 ../../../AMDGPUUsage.rst:392
#: ../../../AMDGPUUsage.rst:406 ../../../AMDGPUUsage.rst:426
#: ../../../AMDGPUUsage.rst:443 ../../../AMDGPUUsage.rst:450
#: ../../../AMDGPUUsage.rst:456 ../../../AMDGPUUsage.rst:462
#: ../../../AMDGPUUsage.rst:469 ../../../AMDGPUUsage.rst:485
#: ../../../AMDGPUUsage.rst:492 ../../../AMDGPUUsage.rst:499
#: ../../../AMDGPUUsage.rst:508 ../../../AMDGPUUsage.rst:515
#: ../../../AMDGPUUsage.rst:522 ../../../AMDGPUUsage.rst:529
#: ../../../AMDGPUUsage.rst:536 ../../../AMDGPUUsage.rst:543
msgid "Add product names."
msgstr ""

#: ../../../AMDGPUUsage.rst:279
msgid "**GCN GFX8 (Volcanic Islands (VI))** [AMD-GCN-GFX8]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:2187
msgid "``gfx801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:281
msgid "``carrizo``"
msgstr ""

#: ../../../AMDGPUUsage.rst:281 ../../../AMDGPUUsage.rst:319
#: ../../../AMDGPUUsage.rst:328 ../../../AMDGPUUsage.rst:335
#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:346
#: ../../../AMDGPUUsage.rst:350 ../../../AMDGPUUsage.rst:353
#: ../../../AMDGPUUsage.rst:362 ../../../AMDGPUUsage.rst:367
#: ../../../AMDGPUUsage.rst:383 ../../../AMDGPUUsage.rst:390
#: ../../../AMDGPUUsage.rst:397 ../../../AMDGPUUsage.rst:404
#: ../../../AMDGPUUsage.rst:413 ../../../AMDGPUUsage.rst:417
#: ../../../AMDGPUUsage.rst:421 ../../../AMDGPUUsage.rst:424
#: ../../../AMDGPUUsage.rst:564 ../../../AMDGPUUsage.rst:586
#: ../../../AMDGPUUsage.rst:592 ../../../AMDGPUUsage.rst:751
msgid "xnack"
msgstr ""

#: ../../../AMDGPUUsage.rst:281
msgid "A6-8500P"
msgstr ""

#: ../../../AMDGPUUsage.rst:282
msgid "Pro A6-8500B"
msgstr ""

#: ../../../AMDGPUUsage.rst:283
msgid "A8-8600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:284
msgid "Pro A8-8600B"
msgstr ""

#: ../../../AMDGPUUsage.rst:285
msgid "FX-8800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:286
msgid "Pro A12-8800B"
msgstr ""

#: ../../../AMDGPUUsage.rst:287
msgid "A10-8700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:288
msgid "Pro A10-8700B"
msgstr ""

#: ../../../AMDGPUUsage.rst:289
msgid "A10-8780P"
msgstr ""

#: ../../../AMDGPUUsage.rst:290
msgid "A10-9600P"
msgstr ""

#: ../../../AMDGPUUsage.rst:291
msgid "A10-9630P"
msgstr ""

#: ../../../AMDGPUUsage.rst:292
msgid "A12-9700P"
msgstr ""

#: ../../../AMDGPUUsage.rst:293
msgid "A12-9730P"
msgstr ""

#: ../../../AMDGPUUsage.rst:294
msgid "FX-9800P"
msgstr ""

#: ../../../AMDGPUUsage.rst:295
msgid "FX-9830P"
msgstr ""

#: ../../../AMDGPUUsage.rst:296
msgid "E2-9010"
msgstr ""

#: ../../../AMDGPUUsage.rst:297
msgid "A6-9210"
msgstr ""

#: ../../../AMDGPUUsage.rst:298
msgid "A9-9410"
msgstr ""

#: ../../../AMDGPUUsage.rst:299 ../../../AMDGPUUsage.rst:2188
#: ../../../AMDGPUUsage.rst:2467 ../../../AMDGPUUsage.rst:2469
msgid "``gfx802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:299
msgid "``iceland``"
msgstr ""

#: ../../../AMDGPUUsage.rst:300
msgid "``tonga``"
msgstr ""

#: ../../../AMDGPUUsage.rst:299
msgid "Radeon R9 285"
msgstr ""

#: ../../../AMDGPUUsage.rst:300
msgid "Radeon R9 380"
msgstr ""

#: ../../../AMDGPUUsage.rst:301
msgid "Radeon R9 385"
msgstr ""

#: ../../../AMDGPUUsage.rst:302 ../../../AMDGPUUsage.rst:2189
#: ../../../AMDGPUUsage.rst:2470 ../../../AMDGPUUsage.rst:2471
msgid "``gfx803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:302
msgid "``fiji``"
msgstr ""

#: ../../../AMDGPUUsage.rst:302
msgid "Radeon R9 Nano"
msgstr ""

#: ../../../AMDGPUUsage.rst:303
msgid "Radeon R9 Fury"
msgstr ""

#: ../../../AMDGPUUsage.rst:304
msgid "Radeon R9 FuryX"
msgstr ""

#: ../../../AMDGPUUsage.rst:305
msgid "Radeon Pro Duo"
msgstr ""

#: ../../../AMDGPUUsage.rst:306
msgid "FirePro S9300x2"
msgstr ""

#: ../../../AMDGPUUsage.rst:307
msgid "Radeon Instinct MI8"
msgstr ""

#: ../../../AMDGPUUsage.rst:308 ../../../AMDGPUUsage.rst:311
msgid "\\"
msgstr ""

#: ../../../AMDGPUUsage.rst:308
msgid "``polaris10``"
msgstr ""

#: ../../../AMDGPUUsage.rst:308
msgid "Radeon RX 470"
msgstr ""

#: ../../../AMDGPUUsage.rst:309
msgid "Radeon RX 480"
msgstr ""

#: ../../../AMDGPUUsage.rst:310
msgid "Radeon Instinct MI6"
msgstr ""

#: ../../../AMDGPUUsage.rst:311
msgid "``polaris11``"
msgstr ""

#: ../../../AMDGPUUsage.rst:311
msgid "Radeon RX 460"
msgstr ""

#: ../../../AMDGPUUsage.rst:314 ../../../AMDGPUUsage.rst:2207
#: ../../../AMDGPUUsage.rst:2472
msgid "``gfx805``"
msgstr ""

#: ../../../AMDGPUUsage.rst:314
msgid "``tongapro``"
msgstr ""

#: ../../../AMDGPUUsage.rst:314
msgid "FirePro S7150"
msgstr ""

#: ../../../AMDGPUUsage.rst:315
msgid "FirePro S7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:316
msgid "FirePro W7100"
msgstr ""

#: ../../../AMDGPUUsage.rst:317
msgid "Mobile FirePro M7170"
msgstr ""

#: ../../../AMDGPUUsage.rst:319 ../../../AMDGPUUsage.rst:2190
msgid "``gfx810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:319
msgid "``stoney``"
msgstr ""

#: ../../../AMDGPUUsage.rst:326
msgid ""
"**GCN GFX9 (Vega)** [AMD-GCN-GFX900-GFX904-VEGA]_ [AMD-GCN-GFX906-VEGA7NM]_ "
"[AMD-GCN-GFX908-CDNA1]_ [AMD-GCN-GFX90A-CDNA2]_ [AMD-GCN-GFX940-GFX942-"
"CDNA3]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:328 ../../../AMDGPUUsage.rst:564
#: ../../../AMDGPUUsage.rst:2191
msgid "``gfx900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:328 ../../../AMDGPUUsage.rst:335
#: ../../../AMDGPUUsage.rst:345 ../../../AMDGPUUsage.rst:350
#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:360
#: ../../../AMDGPUUsage.rst:367 ../../../AMDGPUUsage.rst:411
#: ../../../AMDGPUUsage.rst:416 ../../../AMDGPUUsage.rst:419
#: ../../../AMDGPUUsage.rst:422 ../../../AMDGPUUsage.rst:431
#: ../../../AMDGPUUsage.rst:436 ../../../AMDGPUUsage.rst:439
#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:452
#: ../../../AMDGPUUsage.rst:459 ../../../AMDGPUUsage.rst:465
#: ../../../AMDGPUUsage.rst:564 ../../../AMDGPUUsage.rst:586
#: ../../../AMDGPUUsage.rst:592 ../../../AMDGPUUsage.rst:611
msgid "Absolute flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:328
msgid "Radeon Vega Frontier Edition"
msgstr ""

#: ../../../AMDGPUUsage.rst:330
msgid "Radeon RX Vega 56"
msgstr ""

#: ../../../AMDGPUUsage.rst:331
msgid "Radeon RX Vega 64"
msgstr ""

#: ../../../AMDGPUUsage.rst:332
msgid "Radeon RX Vega 64 Liquid"
msgstr ""

#: ../../../AMDGPUUsage.rst:334
msgid "Radeon Instinct MI25"
msgstr ""

#: ../../../AMDGPUUsage.rst:335 ../../../AMDGPUUsage.rst:565
#: ../../../AMDGPUUsage.rst:2192
msgid "``gfx902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:335
msgid "Ryzen 3 2200G"
msgstr ""

#: ../../../AMDGPUUsage.rst:336
msgid "Ryzen 5 2400G"
msgstr ""

#: ../../../AMDGPUUsage.rst:338 ../../../AMDGPUUsage.rst:566
#: ../../../AMDGPUUsage.rst:2193
msgid "``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:345 ../../../AMDGPUUsage.rst:567
#: ../../../AMDGPUUsage.rst:2194
msgid "``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:345 ../../../AMDGPUUsage.rst:349
#: ../../../AMDGPUUsage.rst:360 ../../../AMDGPUUsage.rst:381
#: ../../../AMDGPUUsage.rst:388 ../../../AMDGPUUsage.rst:395
#: ../../../AMDGPUUsage.rst:402 ../../../AMDGPUUsage.rst:587
#: ../../../AMDGPUUsage.rst:729
msgid "sramecc"
msgstr ""

#: ../../../AMDGPUUsage.rst:345
msgid "Radeon Instinct MI50"
msgstr ""

#: ../../../AMDGPUUsage.rst:346
msgid "Radeon Instinct MI60"
msgstr ""

#: ../../../AMDGPUUsage.rst:347
msgid "Radeon VII"
msgstr ""

#: ../../../AMDGPUUsage.rst:348
msgid "Radeon Pro VII"
msgstr ""

#: ../../../AMDGPUUsage.rst:349 ../../../AMDGPUUsage.rst:2195
msgid "``gfx908``"
msgstr ""

#: ../../../AMDGPUUsage.rst:349
msgid "AMD Instinct MI100 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:353 ../../../AMDGPUUsage.rst:568
#: ../../../AMDGPUUsage.rst:2196
msgid "``gfx909``"
msgstr ""

#: ../../../AMDGPUUsage.rst:360 ../../../AMDGPUUsage.rst:2210
msgid "``gfx90a``"
msgstr ""

#: ../../../AMDGPUUsage.rst:361 ../../../AMDGPUUsage.rst:382
#: ../../../AMDGPUUsage.rst:389 ../../../AMDGPUUsage.rst:396
#: ../../../AMDGPUUsage.rst:403 ../../../AMDGPUUsage.rst:741
msgid "tgsplit"
msgstr ""

#: ../../../AMDGPUUsage.rst:363
msgid "kernarg preload (except MI210)"
msgstr ""

#: ../../../AMDGPUUsage.rst:363 ../../../AMDGPUUsage.rst:384
#: ../../../AMDGPUUsage.rst:391 ../../../AMDGPUUsage.rst:398
#: ../../../AMDGPUUsage.rst:405 ../../../AMDGPUUsage.rst:477
#: ../../../AMDGPUUsage.rst:484 ../../../AMDGPUUsage.rst:491
#: ../../../AMDGPUUsage.rst:498 ../../../AMDGPUUsage.rst:507
#: ../../../AMDGPUUsage.rst:514 ../../../AMDGPUUsage.rst:521
#: ../../../AMDGPUUsage.rst:528 ../../../AMDGPUUsage.rst:535
#: ../../../AMDGPUUsage.rst:542 ../../../AMDGPUUsage.rst:622
#: ../../../AMDGPUUsage.rst:652
msgid "Packed work-item IDs"
msgstr ""

#: ../../../AMDGPUUsage.rst:360
msgid "AMD Instinct MI210 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:361
msgid "AMD Instinct MI250 Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:362
msgid "AMD Instinct MI250X Accelerator"
msgstr ""

#: ../../../AMDGPUUsage.rst:367 ../../../AMDGPUUsage.rst:569
#: ../../../AMDGPUUsage.rst:2197
msgid "``gfx90c``"
msgstr ""

#: ../../../AMDGPUUsage.rst:367
msgid "Ryzen 7 4700G"
msgstr ""

#: ../../../AMDGPUUsage.rst:368
msgid "Ryzen 7 4700GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:369
msgid "Ryzen 5 4600G"
msgstr ""

#: ../../../AMDGPUUsage.rst:370
msgid "Ryzen 5 4600GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:371
msgid "Ryzen 3 4300G"
msgstr ""

#: ../../../AMDGPUUsage.rst:372
msgid "Ryzen 3 4300GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:373
msgid "Ryzen Pro 4000G"
msgstr ""

#: ../../../AMDGPUUsage.rst:374
msgid "Ryzen 7 Pro 4700G"
msgstr ""

#: ../../../AMDGPUUsage.rst:375
msgid "Ryzen 7 Pro 4750GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:376
msgid "Ryzen 5 Pro 4650G"
msgstr ""

#: ../../../AMDGPUUsage.rst:377
msgid "Ryzen 5 Pro 4650GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:378
msgid "Ryzen 3 Pro 4350G"
msgstr ""

#: ../../../AMDGPUUsage.rst:379
msgid "Ryzen 3 Pro 4350GE"
msgstr ""

#: ../../../AMDGPUUsage.rst:381 ../../../AMDGPUUsage.rst:586
#: ../../../AMDGPUUsage.rst:2211
msgid "``gfx940``"
msgstr ""

#: ../../../AMDGPUUsage.rst:384 ../../../AMDGPUUsage.rst:391
#: ../../../AMDGPUUsage.rst:398 ../../../AMDGPUUsage.rst:405
msgid "kernarg preload"
msgstr ""

#: ../../../AMDGPUUsage.rst:381 ../../../AMDGPUUsage.rst:388
#: ../../../AMDGPUUsage.rst:395 ../../../AMDGPUUsage.rst:402
#: ../../../AMDGPUUsage.rst:474 ../../../AMDGPUUsage.rst:481
#: ../../../AMDGPUUsage.rst:488 ../../../AMDGPUUsage.rst:495
#: ../../../AMDGPUUsage.rst:504 ../../../AMDGPUUsage.rst:511
#: ../../../AMDGPUUsage.rst:518 ../../../AMDGPUUsage.rst:525
#: ../../../AMDGPUUsage.rst:532 ../../../AMDGPUUsage.rst:539
#: ../../../AMDGPUUsage.rst:620 ../../../AMDGPUUsage.rst:650
msgid "Architected flat scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:388 ../../../AMDGPUUsage.rst:587
#: ../../../AMDGPUUsage.rst:2222
msgid "``gfx941``"
msgstr ""

#: ../../../AMDGPUUsage.rst:395 ../../../AMDGPUUsage.rst:588
#: ../../../AMDGPUUsage.rst:2223
msgid "``gfx942``"
msgstr ""

#: ../../../AMDGPUUsage.rst:395
msgid "AMD Instinct MI300X"
msgstr ""

#: ../../../AMDGPUUsage.rst:396
msgid "AMD Instinct MI300A"
msgstr ""

#: ../../../AMDGPUUsage.rst:402 ../../../AMDGPUUsage.rst:589
#: ../../../AMDGPUUsage.rst:2226
msgid "``gfx950``"
msgstr ""

#: ../../../AMDGPUUsage.rst:409
msgid "**GCN GFX10.1 (RDNA 1)** [AMD-GCN-GFX10-RDNA1]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:411 ../../../AMDGPUUsage.rst:592
#: ../../../AMDGPUUsage.rst:2198
msgid "``gfx1010``"
msgstr ""

#: ../../../AMDGPUUsage.rst:411 ../../../AMDGPUUsage.rst:415
#: ../../../AMDGPUUsage.rst:419 ../../../AMDGPUUsage.rst:422
#: ../../../AMDGPUUsage.rst:431 ../../../AMDGPUUsage.rst:436
#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:446
#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:459
#: ../../../AMDGPUUsage.rst:465 ../../../AMDGPUUsage.rst:474
#: ../../../AMDGPUUsage.rst:481 ../../../AMDGPUUsage.rst:488
#: ../../../AMDGPUUsage.rst:495 ../../../AMDGPUUsage.rst:504
#: ../../../AMDGPUUsage.rst:511 ../../../AMDGPUUsage.rst:518
#: ../../../AMDGPUUsage.rst:525 ../../../AMDGPUUsage.rst:532
#: ../../../AMDGPUUsage.rst:539 ../../../AMDGPUUsage.rst:594
#: ../../../AMDGPUUsage.rst:612 ../../../AMDGPUUsage.rst:621
#: ../../../AMDGPUUsage.rst:651 ../../../AMDGPUUsage.rst:723
msgid "cumode"
msgstr ""

#: ../../../AMDGPUUsage.rst:412 ../../../AMDGPUUsage.rst:416
#: ../../../AMDGPUUsage.rst:420 ../../../AMDGPUUsage.rst:423
#: ../../../AMDGPUUsage.rst:432 ../../../AMDGPUUsage.rst:437
#: ../../../AMDGPUUsage.rst:440 ../../../AMDGPUUsage.rst:447
#: ../../../AMDGPUUsage.rst:453 ../../../AMDGPUUsage.rst:460
#: ../../../AMDGPUUsage.rst:466 ../../../AMDGPUUsage.rst:475
#: ../../../AMDGPUUsage.rst:482 ../../../AMDGPUUsage.rst:489
#: ../../../AMDGPUUsage.rst:496 ../../../AMDGPUUsage.rst:505
#: ../../../AMDGPUUsage.rst:512 ../../../AMDGPUUsage.rst:519
#: ../../../AMDGPUUsage.rst:526 ../../../AMDGPUUsage.rst:533
#: ../../../AMDGPUUsage.rst:540 ../../../AMDGPUUsage.rst:593
#: ../../../AMDGPUUsage.rst:611 ../../../AMDGPUUsage.rst:620
#: ../../../AMDGPUUsage.rst:650 ../../../AMDGPUUsage.rst:746
msgid "wavefrontsize64"
msgstr ""

#: ../../../AMDGPUUsage.rst:411
msgid "Radeon RX 5700"
msgstr ""

#: ../../../AMDGPUUsage.rst:412
msgid "Radeon RX 5700 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:413
msgid "Radeon Pro 5600 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:414
msgid "Radeon Pro 5600M"
msgstr ""

#: ../../../AMDGPUUsage.rst:415 ../../../AMDGPUUsage.rst:593
#: ../../../AMDGPUUsage.rst:2199
msgid "``gfx1011``"
msgstr ""

#: ../../../AMDGPUUsage.rst:415
msgid "Radeon Pro V520"
msgstr ""

#: ../../../AMDGPUUsage.rst:419 ../../../AMDGPUUsage.rst:594
#: ../../../AMDGPUUsage.rst:2200
msgid "``gfx1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:419
msgid "Radeon RX 5500"
msgstr ""

#: ../../../AMDGPUUsage.rst:420
msgid "Radeon RX 5500 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:422 ../../../AMDGPUUsage.rst:595
#: ../../../AMDGPUUsage.rst:2213
msgid "``gfx1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:429
msgid "**GCN GFX10.3 (RDNA 2)** [AMD-GCN-GFX10-RDNA2]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:431 ../../../AMDGPUUsage.rst:611
#: ../../../AMDGPUUsage.rst:2201
msgid "``gfx1030``"
msgstr ""

#: ../../../AMDGPUUsage.rst:431
msgid "Radeon RX 6800"
msgstr ""

#: ../../../AMDGPUUsage.rst:432
msgid "Radeon RX 6800 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:433
msgid "Radeon RX 6900 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:434
msgid "Radeon PRO W6800"
msgstr ""

#: ../../../AMDGPUUsage.rst:435
msgid "Radeon PRO V620"
msgstr ""

#: ../../../AMDGPUUsage.rst:436 ../../../AMDGPUUsage.rst:612
#: ../../../AMDGPUUsage.rst:2202
msgid "``gfx1031``"
msgstr ""

#: ../../../AMDGPUUsage.rst:436
msgid "Radeon RX 6700 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:439 ../../../AMDGPUUsage.rst:613
#: ../../../AMDGPUUsage.rst:2203
msgid "``gfx1032``"
msgstr ""

#: ../../../AMDGPUUsage.rst:446 ../../../AMDGPUUsage.rst:614
#: ../../../AMDGPUUsage.rst:2204
msgid "``gfx1033``"
msgstr ""

#: ../../../AMDGPUUsage.rst:452 ../../../AMDGPUUsage.rst:615
#: ../../../AMDGPUUsage.rst:2209
msgid "``gfx1034``"
msgstr ""

#: ../../../AMDGPUUsage.rst:459 ../../../AMDGPUUsage.rst:616
#: ../../../AMDGPUUsage.rst:2208
msgid "``gfx1035``"
msgstr ""

#: ../../../AMDGPUUsage.rst:465 ../../../AMDGPUUsage.rst:617
#: ../../../AMDGPUUsage.rst:2216
msgid "``gfx1036``"
msgstr ""

#: ../../../AMDGPUUsage.rst:472
msgid "**GCN GFX11 (RDNA 3)** [AMD-GCN-GFX11-RDNA3]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:474 ../../../AMDGPUUsage.rst:620
#: ../../../AMDGPUUsage.rst:629 ../../../AMDGPUUsage.rst:2212
msgid "``gfx1100``"
msgstr ""

#: ../../../AMDGPUUsage.rst:474
msgid "Radeon PRO W7900 Dual Slot"
msgstr ""

#: ../../../AMDGPUUsage.rst:475
msgid "Radeon PRO W7900"
msgstr ""

#: ../../../AMDGPUUsage.rst:476
msgid "Radeon PRO W7800"
msgstr ""

#: ../../../AMDGPUUsage.rst:477
msgid "Radeon RX 7900 XTX"
msgstr ""

#: ../../../AMDGPUUsage.rst:478
msgid "Radeon RX 7900 XT"
msgstr ""

#: ../../../AMDGPUUsage.rst:479
msgid "Radeon RX 7900 GRE"
msgstr ""

#: ../../../AMDGPUUsage.rst:481 ../../../AMDGPUUsage.rst:621
#: ../../../AMDGPUUsage.rst:630 ../../../AMDGPUUsage.rst:2217
msgid "``gfx1101``"
msgstr ""

#: ../../../AMDGPUUsage.rst:488 ../../../AMDGPUUsage.rst:622
#: ../../../AMDGPUUsage.rst:2218
msgid "``gfx1102``"
msgstr ""

#: ../../../AMDGPUUsage.rst:495 ../../../AMDGPUUsage.rst:623
#: ../../../AMDGPUUsage.rst:2215
msgid "``gfx1103``"
msgstr ""

#: ../../../AMDGPUUsage.rst:502
msgid "**GCN GFX11 (RDNA 3.5)** [AMD-GCN-GFX11-RDNA3.5]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:504 ../../../AMDGPUUsage.rst:624
#: ../../../AMDGPUUsage.rst:636 ../../../AMDGPUUsage.rst:644
#: ../../../AMDGPUUsage.rst:2214
msgid "``gfx1150``"
msgstr ""

#: ../../../AMDGPUUsage.rst:511 ../../../AMDGPUUsage.rst:625
#: ../../../AMDGPUUsage.rst:631 ../../../AMDGPUUsage.rst:637
#: ../../../AMDGPUUsage.rst:645 ../../../AMDGPUUsage.rst:2221
msgid "``gfx1151``"
msgstr ""

#: ../../../AMDGPUUsage.rst:518 ../../../AMDGPUUsage.rst:626
#: ../../../AMDGPUUsage.rst:638 ../../../AMDGPUUsage.rst:646
msgid "``gfx1152``"
msgstr ""

#: ../../../AMDGPUUsage.rst:525 ../../../AMDGPUUsage.rst:627
#: ../../../AMDGPUUsage.rst:639 ../../../AMDGPUUsage.rst:647
msgid "``gfx1153``"
msgstr ""

#: ../../../AMDGPUUsage.rst:532 ../../../AMDGPUUsage.rst:650
#: ../../../AMDGPUUsage.rst:2219
msgid "``gfx1200``"
msgstr ""

#: ../../../AMDGPUUsage.rst:539 ../../../AMDGPUUsage.rst:651
#: ../../../AMDGPUUsage.rst:2225
msgid "``gfx1201``"
msgstr ""

#: ../../../AMDGPUUsage.rst:548
msgid ""
"Generic processors allow execution of a single code object on any of the "
"processors that it supports. Such code objects may not perform as well as "
"those for the non-generic processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:551
msgid ""
"Generic processors are only available on code object V6 and above (see :ref:"
"`amdgpu-elf-code-object`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:553
msgid ""
"Generic processor code objects are versioned. See :ref:`amdgpu-generic-"
"processor-versioning` for more information on how versioning works."
msgstr ""

#: ../../../AMDGPUUsage.rst:555
msgid "AMDGPU Generic Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:559
msgid "Supported Processors"
msgstr ""

#: ../../../AMDGPUUsage.rst:559
msgid "Target Restrictions"
msgstr ""

#: ../../../AMDGPUUsage.rst:564 ../../../AMDGPUUsage.rst:2228
msgid "``gfx9-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:564
msgid ""
"``v_mad_mix`` instructions are not available on ``gfx900``, ``gfx902``, "
"``gfx909``, ``gfx90c``"
msgstr ""

#: ../../../AMDGPUUsage.rst:568
msgid "``v_fma_mix`` instructions are not available on ``gfx904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:570
msgid "sramecc is not available on ``gfx906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:572
msgid "The following instructions are not available on ``gfx906``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:575
msgid "``v_fmac_f32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:576
msgid "``v_xnor_b32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:577 ../../../AMDGPUUsage.rst:596
msgid "``v_dot4_i32_i8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:578 ../../../AMDGPUUsage.rst:597
msgid "``v_dot8_i32_i4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:579 ../../../AMDGPUUsage.rst:598
msgid "``v_dot2_i32_i16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:580 ../../../AMDGPUUsage.rst:599
msgid "``v_dot2_u32_u16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:581 ../../../AMDGPUUsage.rst:602
msgid "``v_dot4_u32_u8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:582 ../../../AMDGPUUsage.rst:603
msgid "``v_dot8_u32_u4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:583 ../../../AMDGPUUsage.rst:604
msgid "``v_dot2_f32_f16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:586 ../../../AMDGPUUsage.rst:2237
msgid "``gfx9-4-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:586
msgid ""
"FP8 and BF8 instructions, FP8 and BF8 conversion instructions, as well as "
"instructions with XF32 format support are not available."
msgstr ""

#: ../../../AMDGPUUsage.rst:592 ../../../AMDGPUUsage.rst:2229
msgid "``gfx10-1-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:592
msgid ""
"The following instructions are not available on ``gfx1011`` and ``gfx1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:600
msgid "``v_dot2c_f32_f16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:601
msgid "``v_dot4c_i32_i8``"
msgstr ""

#: ../../../AMDGPUUsage.rst:606
msgid "BVH Ray Tracing instructions are not available on ``gfx1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:611 ../../../AMDGPUUsage.rst:2230
msgid "``gfx10-3-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:611 ../../../AMDGPUUsage.rst:650
msgid "No restrictions."
msgstr ""

#: ../../../AMDGPUUsage.rst:620 ../../../AMDGPUUsage.rst:2231
msgid "``gfx11-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:620
msgid ""
"Various codegen pessimizations are applied to work around some hazards "
"specific to some targets within this family."
msgstr ""

#: ../../../AMDGPUUsage.rst:627
msgid "Not all VGPRs can be used on:"
msgstr ""

#: ../../../AMDGPUUsage.rst:633
msgid "SALU floating point instructions are not available on:"
msgstr ""

#: ../../../AMDGPUUsage.rst:641
msgid "SGPRs are not supported for src1 in dpp instructions for:"
msgstr ""

#: ../../../AMDGPUUsage.rst:650 ../../../AMDGPUUsage.rst:2236
msgid "``gfx12-generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:660
msgid "Generic Processor Versioning"
msgstr ""

#: ../../../AMDGPUUsage.rst:662
msgid ""
"Generic processor (see :ref:`amdgpu-generic-processor-table`) code objects "
"are versioned (see :ref:`amdgpu-elf-header-e_flags-table-v6-onwards`) "
"between 1 and 255. The version of non-generic code objects is always set to "
"0."
msgstr ""

#: ../../../AMDGPUUsage.rst:665
msgid ""
"For a generic code object, adding a new supported processor may require the "
"code generated for the generic target to be changed so it can continue to "
"execute on the previously supported processors as well as on the new one. "
"When this happens, the generic code object version number is incremented at "
"the same time as the generic target is updated."
msgstr ""

#: ../../../AMDGPUUsage.rst:669
msgid ""
"Each supported processor of a generic target is mapped to the version it was "
"introduced in. A generic code object can execute on a supported processor if "
"the version of the code object being loaded is greater than or equal to the "
"version in which the processor was added to the generic target."
msgstr ""

#: ../../../AMDGPUUsage.rst:676
msgid "Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:678
msgid ""
"Target features control how code is generated to support certain processor "
"specific features. Not all target features are supported by all processors. "
"The runtime must ensure that the features supported by the device used to "
"execute the code match the features enabled when generating the code. A "
"mismatch of features may result in incorrect execution, or a reduction in "
"performance."
msgstr ""

#: ../../../AMDGPUUsage.rst:685
msgid ""
"The target features supported by each processor is listed in :ref:`amdgpu-"
"processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:688
msgid ""
"Target features are controlled by exactly one of the following Clang options:"
msgstr ""

#: ../../../AMDGPUUsage.rst:691
msgid "``-mcpu=<target-id>`` or ``--offload-arch=<target-id>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:693
msgid ""
"The ``-mcpu`` and ``--offload-arch`` can specify the target feature as "
"optional components of the target ID. If omitted, the target feature has the "
"``any`` value. See :ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:697
msgid "``-m[no-]<target-feature>``"
msgstr ""

#: ../../../AMDGPUUsage.rst:699
msgid ""
"Target features not specified by the target ID are specified using a "
"separate option. These target features can have an ``on`` or ``off`` value.  "
"``on`` is specified by omitting the ``no-`` prefix, and ``off`` is specified "
"by including the ``no-`` prefix. The default if not specified is ``off``."
msgstr ""

#: ../../../AMDGPUUsage.rst:705 ../../../AMDGPUUsage.rst:2713
#: ../../../AMDGPUUsage.rst:3557
msgid "For example:"
msgstr ""

#: ../../../AMDGPUUsage.rst:707
msgid "``-mcpu=gfx908:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:708
msgid "Enable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:709
msgid "``-mcpu=gfx908:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:710
msgid "Disable the ``xnack`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:711
msgid "``-mcumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:712
msgid "Enable the ``cumode`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:775
msgid "``-mno-cumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:714
msgid "Disable the ``cumode`` feature."
msgstr ""

#: ../../../AMDGPUUsage.rst:716
msgid "AMDGPU Target Features"
msgstr ""

#: ../../../AMDGPUUsage.rst:720
msgid "Target Feature"
msgstr ""

#: ../../../AMDGPUUsage.rst:720
msgid "Clang Option to Control"
msgstr ""

#: ../../../AMDGPUUsage.rst:721 ../../../AMDGPUUsage.rst:1933
#: ../../../AMDGPUUsage.rst:2036 ../../../AMDGPUUsage.rst:2063
#: ../../../AMDGPUUsage.rst:2098 ../../../AMDGPUUsage.rst:2125
#: ../../../AMDGPUUsage.rst:2157 ../../../AMDGPUUsage.rst:2249
#: ../../../AMDGPUUsage.rst:2336 ../../../AMDGPUUsage.rst:2353
#: ../../../AMDGPUUsage.rst:2502 ../../../AMDGPUUsage.rst:2517
#: ../../../AMDGPUUsage.rst:2543 ../../../AMDGPUUsage.rst:17247
msgid "Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:723
msgid "``-m[no-]cumode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:723
msgid ""
"Control the wavefront execution mode used when generating code for kernels. "
"When disabled native WGP wavefront execution mode is used, when enabled CU "
"wavefront execution mode is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:729 ../../../AMDGPUUsage.rst:751
msgid "``-mcpu``"
msgstr ""

#: ../../../AMDGPUUsage.rst:730 ../../../AMDGPUUsage.rst:752
msgid "``--offload-arch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:729
msgid ""
"If specified, generate code that can only be loaded and executed in a "
"process that has a matching setting for SRAMECC."
msgstr ""

#: ../../../AMDGPUUsage.rst:733
msgid ""
"If not specified for code object V2 to V3, generate code that can be loaded "
"and executed in a process with SRAMECC enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:737
msgid ""
"If not specified for code object V4 or above, generate code that can be "
"loaded and executed in a process with either setting of SRAMECC."
msgstr ""

#: ../../../AMDGPUUsage.rst:741
msgid "``-m[no-]tgsplit``"
msgstr ""

#: ../../../AMDGPUUsage.rst:741
msgid ""
"Enable/disable generating code that assumes work-groups are launched in "
"threadgroup split mode. When enabled the waves of a work-group may be "
"launched in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:746
msgid "``-m[no-]wavefrontsize64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:746
msgid ""
"Control the wavefront size used when generating code for kernels. When "
"disabled native wavefront size 32 is used, when enabled wavefront size 64 is "
"used."
msgstr ""

#: ../../../AMDGPUUsage.rst:751
msgid ""
"If specified, generate code that can only be loaded and executed in a "
"process that has a matching setting for XNACK replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:755
msgid ""
"If not specified for code object V2 to V3, generate code that can be loaded "
"and executed in a process with XNACK replay enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:759
msgid ""
"If not specified for code object V4 or above, generate code that can be "
"loaded and executed in a process with either setting of XNACK replay."
msgstr ""

#: ../../../AMDGPUUsage.rst:763
msgid ""
"XNACK replay can be used for demand paging and page migration. If enabled in "
"the device, then if a page fault occurs the code may execute incorrectly "
"unless generated with XNACK replay enabled, or generated for code object V4 "
"or above without specifying XNACK replay. Executing code that was generated "
"with XNACK replay enabled, or generated for code object V4 or above without "
"specifying XNACK replay, on a device that does not have XNACK replay enabled "
"will execute correctly but may be less performant than code generated for "
"XNACK replay disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:780 ../../../AMDGPUUsage.rst:2456
msgid "Target ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:782
msgid ""
"AMDGPU supports target IDs. See `Clang Offload Bundler <https://clang.llvm."
"org/docs/ClangOffloadBundler.html>`_ for a general description. The AMDGPU "
"target specific information is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:790
msgid "**processor**"
msgstr ""

#: ../../../AMDGPUUsage.rst:787
msgid ""
"Is an AMDGPU processor or alternative processor name specified in :ref:"
"`amdgpu-processor-table`. The non-canonical form target ID allows both the "
"primary processor and alternative processor names. The canonical form target "
"ID only allow the primary processor name."
msgstr ""

#: ../../../AMDGPUUsage.rst:800
msgid "**target-feature**"
msgstr ""

#: ../../../AMDGPUUsage.rst:793
msgid ""
"Is a target feature name specified in :ref:`amdgpu-target-features-table` "
"that is supported by the processor. The target features supported by each "
"processor is specified in :ref:`amdgpu-processor-table`. Those that can be "
"specified in a target ID are marked as being controlled by ``-mcpu`` and ``--"
"offload-arch``. Each target feature must appear at most once in a target ID. "
"The non-canonical form target ID allows the target features to be specified "
"in any order. The canonical form target ID requires the target features to "
"be specified in alphabetic order."
msgstr ""

#: ../../../AMDGPUUsage.rst:805
msgid "Code Object V2 to V3 Target ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:807
msgid ""
"The target ID syntax for code object V2 to V3 is the same as defined in "
"`Clang Offload Bundler <https://clang.llvm.org/docs/ClangOffloadBundler."
"html>`_ except when used in the :ref:`amdgpu-assembler-directive-amdgcn-"
"target` assembler directive and the bundle entry ID. In those cases it has "
"the following BNF syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:817
msgid ""
"Where a target feature is omitted if *Off* and present if *On* or *Any*."
msgstr ""

#: ../../../AMDGPUUsage.rst:821
msgid ""
"The code object V2 to V3 cannot represent *Any* and treats it the same as "
"*On*."
msgstr ""

#: ../../../AMDGPUUsage.rst:827
msgid "Embedding Bundled Code Objects"
msgstr ""

#: ../../../AMDGPUUsage.rst:829
msgid ""
"AMDGPU supports the HIP and OpenMP languages that perform code object "
"embedding as described in `Clang Offload Bundler <https://clang.llvm.org/"
"docs/ClangOffloadBundler.html>`_."
msgstr ""

#: ../../../AMDGPUUsage.rst:835
msgid ""
"The target ID syntax used for code object V2 to V3 for a bundle entry ID "
"differs from that used elsewhere. See :ref:`amdgpu-target-id-v2-v3`."
msgstr ""

#: ../../../AMDGPUUsage.rst:841
msgid "Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:843
msgid ""
"The AMDGPU architecture supports a number of memory address spaces. The "
"address space names use the OpenCL standard names, with some additions."
msgstr ""

#: ../../../AMDGPUUsage.rst:846
msgid ""
"The AMDGPU address spaces correspond to target architecture specific LLVM "
"address space numbers used in LLVM IR."
msgstr ""

#: ../../../AMDGPUUsage.rst:849
msgid ""
"The AMDGPU address spaces are described in :ref:`amdgpu-address-spaces-"
"table`. Only 64-bit process address spaces are supported for the ``amdgcn`` "
"target."
msgstr ""

#: ../../../AMDGPUUsage.rst:853
msgid "AMDGPU Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:857
msgid "64-Bit Process Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:859 ../../../AMDGPUUsage.rst:2921
msgid "Address Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:859
msgid "LLVM IR Address Space Number"
msgstr ""

#: ../../../AMDGPUUsage.rst:859 ../../../AMDGPUUsage.rst:4783
msgid "HSA Segment Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:859 ../../../AMDGPUUsage.rst:4783
msgid "Hardware Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:859 ../../../AMDGPUUsage.rst:4783
msgid "Address Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:859 ../../../AMDGPUUsage.rst:4783
msgid "NULL Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:862 ../../../AMDGPUUsage.rst:4791
msgid "Generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:862 ../../../AMDGPUUsage.rst:869
#: ../../../AMDGPUUsage.rst:1920 ../../../AMDGPUUsage.rst:1936
#: ../../../AMDGPUUsage.rst:1940 ../../../AMDGPUUsage.rst:1945
#: ../../../AMDGPUUsage.rst:1946 ../../../AMDGPUUsage.rst:2640
#: ../../../AMDGPUUsage.rst:2773 ../../../AMDGPUUsage.rst:5379
#: ../../../AMDGPUUsage.rst:5656 ../../../AMDGPUUsage.rst:5675
#: ../../../AMDGPUUsage.rst:5686 ../../../AMDGPUUsage.rst:5704
#: ../../../AMDGPUUsage.rst:18098 ../../../AMDGPUUsage.rst:18100
#: ../../../AMDGPUUsage.rst:18102 ../../../AMDGPUUsage.rst:18104
#: ../../../AMDGPUUsage.rst:18106 ../../../AMDGPUUsage.rst:18109
#: ../../../AMDGPUUsage.rst:18111 ../../../AMDGPUUsage.rst:18113
#: ../../../AMDGPUUsage.rst:18115 ../../../AMDGPUUsage.rst:18117
#: ../../../AMDGPUUsage.rst:18120 ../../../AMDGPUUsage.rst:18126
#: ../../../AMDGPUUsage.rst:18128 ../../../AMDGPUUsage.rst:18131
#: ../../../AMDGPUUsage.rst:18135 ../../../AMDGPUUsage.rst:18137
#: ../../../AMDGPUUsage.rst:18139 ../../../AMDGPUUsage.rst:18141
#: ../../../AMDGPUUsage.rst:18165 ../../../AMDGPUUsage.rst:18169
#: ../../../AMDGPUUsage.rst:18173 ../../../AMDGPUUsage.rst:18185
#: ../../../AMDGPUUsage.rst:18187 ../../../AMDGPUUsage.rst:18199
#: ../../../AMDGPUUsage.rst:18201 ../../../AMDGPUUsage.rst:18203
#: ../../../AMDGPUUsage.rst:18205 ../../../AMDGPUUsage.rst:18207
#: ../../../AMDGPUUsage.rst:18209 ../../../AMDGPUUsage.rst:18211
#: ../../../AMDGPUUsage.rst:18213 ../../../AMDGPUUsage.rst:18215
#: ../../../AMDGPUUsage.rst:18217 ../../../AMDGPUUsage.rst:18219
msgid "0"
msgstr ""

#: ../../../AMDGPUUsage.rst:862 ../../../AMDGPUUsage.rst:4791
msgid "flat"
msgstr ""

#: ../../../AMDGPUUsage.rst:862 ../../../AMDGPUUsage.rst:863
#: ../../../AMDGPUUsage.rst:866 ../../../AMDGPUUsage.rst:1937
#: ../../../AMDGPUUsage.rst:2782 ../../../AMDGPUUsage.rst:2787
#: ../../../AMDGPUUsage.rst:2804 ../../../AMDGPUUsage.rst:2928
#: ../../../AMDGPUUsage.rst:2929 ../../../AMDGPUUsage.rst:4788
#: ../../../AMDGPUUsage.rst:4789 ../../../AMDGPUUsage.rst:4791
msgid "64"
msgstr ""

#: ../../../AMDGPUUsage.rst:862 ../../../AMDGPUUsage.rst:863
#: ../../../AMDGPUUsage.rst:866 ../../../AMDGPUUsage.rst:4788
#: ../../../AMDGPUUsage.rst:4789 ../../../AMDGPUUsage.rst:4791
msgid "0x0000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:863 ../../../AMDGPUUsage.rst:2882
#: ../../../AMDGPUUsage.rst:2883 ../../../AMDGPUUsage.rst:2928
#: ../../../AMDGPUUsage.rst:4788
msgid "Global"
msgstr ""

#: ../../../AMDGPUUsage.rst:863 ../../../AMDGPUUsage.rst:1941
#: ../../../AMDGPUUsage.rst:2355 ../../../AMDGPUUsage.rst:2641
#: ../../../AMDGPUUsage.rst:2778 ../../../AMDGPUUsage.rst:5657
#: ../../../AMDGPUUsage.rst:5669 ../../../AMDGPUUsage.rst:5687
#: ../../../AMDGPUUsage.rst:5706 ../../../AMDGPUUsage.rst:5772
#: ../../../AMDGPUUsage.rst:5795 ../../../AMDGPUUsage.rst:5798
#: ../../../AMDGPUUsage.rst:5801 ../../../AMDGPUUsage.rst:5804
#: ../../../AMDGPUUsage.rst:5807 ../../../AMDGPUUsage.rst:5839
#: ../../../AMDGPUUsage.rst:5842 ../../../AMDGPUUsage.rst:5845
#: ../../../AMDGPUUsage.rst:17483 ../../../AMDGPUUsage.rst:18133
#: ../../../AMDGPUUsage.rst:18154 ../../../AMDGPUUsage.rst:18157
#: ../../../AMDGPUUsage.rst:18181 ../../../AMDGPUUsage.rst:18183
#: ../../../AMDGPUUsage.rst:18197
msgid "1"
msgstr ""

#: ../../../AMDGPUUsage.rst:863 ../../../AMDGPUUsage.rst:4788
#: ../../../AMDGPUUsage.rst:6392 ../../../AMDGPUUsage.rst:6420
#: ../../../AMDGPUUsage.rst:6454 ../../../AMDGPUUsage.rst:6457
#: ../../../AMDGPUUsage.rst:6459 ../../../AMDGPUUsage.rst:6467
#: ../../../AMDGPUUsage.rst:6477 ../../../AMDGPUUsage.rst:6480
#: ../../../AMDGPUUsage.rst:6498 ../../../AMDGPUUsage.rst:6548
#: ../../../AMDGPUUsage.rst:6551 ../../../AMDGPUUsage.rst:6569
#: ../../../AMDGPUUsage.rst:6727 ../../../AMDGPUUsage.rst:6730
#: ../../../AMDGPUUsage.rst:6752 ../../../AMDGPUUsage.rst:6794
#: ../../../AMDGPUUsage.rst:6797 ../../../AMDGPUUsage.rst:6819
#: ../../../AMDGPUUsage.rst:6950 ../../../AMDGPUUsage.rst:6953
#: ../../../AMDGPUUsage.rst:7029 ../../../AMDGPUUsage.rst:7320
#: ../../../AMDGPUUsage.rst:7325 ../../../AMDGPUUsage.rst:7397
#: ../../../AMDGPUUsage.rst:7488 ../../../AMDGPUUsage.rst:7493
#: ../../../AMDGPUUsage.rst:7652 ../../../AMDGPUUsage.rst:7680
#: ../../../AMDGPUUsage.rst:7714 ../../../AMDGPUUsage.rst:7716
#: ../../../AMDGPUUsage.rst:7727 ../../../AMDGPUUsage.rst:7729
#: ../../../AMDGPUUsage.rst:7731 ../../../AMDGPUUsage.rst:7735
#: ../../../AMDGPUUsage.rst:7742 ../../../AMDGPUUsage.rst:7746
#: ../../../AMDGPUUsage.rst:7755 ../../../AMDGPUUsage.rst:7758
#: ../../../AMDGPUUsage.rst:7841 ../../../AMDGPUUsage.rst:7865
#: ../../../AMDGPUUsage.rst:7958 ../../../AMDGPUUsage.rst:7965
#: ../../../AMDGPUUsage.rst:8044 ../../../AMDGPUUsage.rst:8068
#: ../../../AMDGPUUsage.rst:8384 ../../../AMDGPUUsage.rst:8391
#: ../../../AMDGPUUsage.rst:8428 ../../../AMDGPUUsage.rst:8472
#: ../../../AMDGPUUsage.rst:8527 ../../../AMDGPUUsage.rst:8534
#: ../../../AMDGPUUsage.rst:8572 ../../../AMDGPUUsage.rst:8614
#: ../../../AMDGPUUsage.rst:8847 ../../../AMDGPUUsage.rst:8854
#: ../../../AMDGPUUsage.rst:9001 ../../../AMDGPUUsage.rst:9066
#: ../../../AMDGPUUsage.rst:9615 ../../../AMDGPUUsage.rst:9620
#: ../../../AMDGPUUsage.rst:9715 ../../../AMDGPUUsage.rst:9808
#: ../../../AMDGPUUsage.rst:9813 ../../../AMDGPUUsage.rst:9973
#: ../../../AMDGPUUsage.rst:10001 ../../../AMDGPUUsage.rst:10044
#: ../../../AMDGPUUsage.rst:10046 ../../../AMDGPUUsage.rst:10053
#: ../../../AMDGPUUsage.rst:10055 ../../../AMDGPUUsage.rst:10057
#: ../../../AMDGPUUsage.rst:10059 ../../../AMDGPUUsage.rst:10061
#: ../../../AMDGPUUsage.rst:10063 ../../../AMDGPUUsage.rst:10070
#: ../../../AMDGPUUsage.rst:10074 ../../../AMDGPUUsage.rst:10083
#: ../../../AMDGPUUsage.rst:10086 ../../../AMDGPUUsage.rst:10161
#: ../../../AMDGPUUsage.rst:10185 ../../../AMDGPUUsage.rst:10271
#: ../../../AMDGPUUsage.rst:10278 ../../../AMDGPUUsage.rst:10357
#: ../../../AMDGPUUsage.rst:10381 ../../../AMDGPUUsage.rst:10686
#: ../../../AMDGPUUsage.rst:10697 ../../../AMDGPUUsage.rst:10739
#: ../../../AMDGPUUsage.rst:10798 ../../../AMDGPUUsage.rst:10854
#: ../../../AMDGPUUsage.rst:10861 ../../../AMDGPUUsage.rst:10899
#: ../../../AMDGPUUsage.rst:10951 ../../../AMDGPUUsage.rst:11195
#: ../../../AMDGPUUsage.rst:11202 ../../../AMDGPUUsage.rst:11349
#: ../../../AMDGPUUsage.rst:11424 ../../../AMDGPUUsage.rst:11988
#: ../../../AMDGPUUsage.rst:11993 ../../../AMDGPUUsage.rst:12088
#: ../../../AMDGPUUsage.rst:12181 ../../../AMDGPUUsage.rst:12186
#: ../../../AMDGPUUsage.rst:12344 ../../../AMDGPUUsage.rst:12375
#: ../../../AMDGPUUsage.rst:12415 ../../../AMDGPUUsage.rst:12417
#: ../../../AMDGPUUsage.rst:12426 ../../../AMDGPUUsage.rst:12431
#: ../../../AMDGPUUsage.rst:12439 ../../../AMDGPUUsage.rst:12449
#: ../../../AMDGPUUsage.rst:12452 ../../../AMDGPUUsage.rst:12540
#: ../../../AMDGPUUsage.rst:12598 ../../../AMDGPUUsage.rst:12601
#: ../../../AMDGPUUsage.rst:12677 ../../../AMDGPUUsage.rst:12917
#: ../../../AMDGPUUsage.rst:12920 ../../../AMDGPUUsage.rst:13006
#: ../../../AMDGPUUsage.rst:13054 ../../../AMDGPUUsage.rst:13057
#: ../../../AMDGPUUsage.rst:13142 ../../../AMDGPUUsage.rst:13315
#: ../../../AMDGPUUsage.rst:13318 ../../../AMDGPUUsage.rst:13533
#: ../../../AMDGPUUsage.rst:13909 ../../../AMDGPUUsage.rst:13914
#: ../../../AMDGPUUsage.rst:14118 ../../../AMDGPUUsage.rst:14225
#: ../../../AMDGPUUsage.rst:14230 ../../../AMDGPUUsage.rst:14458
#: ../../../AMDGPUUsage.rst:14487 ../../../AMDGPUUsage.rst:14523
#: ../../../AMDGPUUsage.rst:14531 ../../../AMDGPUUsage.rst:14539
#: ../../../AMDGPUUsage.rst:14549 ../../../AMDGPUUsage.rst:14552
#: ../../../AMDGPUUsage.rst:14636 ../../../AMDGPUUsage.rst:14692
#: ../../../AMDGPUUsage.rst:14695 ../../../AMDGPUUsage.rst:14787
#: ../../../AMDGPUUsage.rst:15023 ../../../AMDGPUUsage.rst:15026
#: ../../../AMDGPUUsage.rst:15112 ../../../AMDGPUUsage.rst:15165
#: ../../../AMDGPUUsage.rst:15168 ../../../AMDGPUUsage.rst:15258
#: ../../../AMDGPUUsage.rst:15440 ../../../AMDGPUUsage.rst:15443
#: ../../../AMDGPUUsage.rst:15671 ../../../AMDGPUUsage.rst:16068
#: ../../../AMDGPUUsage.rst:16073 ../../../AMDGPUUsage.rst:16275
#: ../../../AMDGPUUsage.rst:16383 ../../../AMDGPUUsage.rst:16388
msgid "global"
msgstr ""

#: ../../../AMDGPUUsage.rst:864 ../../../AMDGPUUsage.rst:4792
msgid "Region"
msgstr ""

#: ../../../AMDGPUUsage.rst:864 ../../../AMDGPUUsage.rst:1942
#: ../../../AMDGPUUsage.rst:2356 ../../../AMDGPUUsage.rst:2643
#: ../../../AMDGPUUsage.rst:5658 ../../../AMDGPUUsage.rst:5671
#: ../../../AMDGPUUsage.rst:5688 ../../../AMDGPUUsage.rst:5708
#: ../../../AMDGPUUsage.rst:5750 ../../../AMDGPUUsage.rst:5753
#: ../../../AMDGPUUsage.rst:5757 ../../../AMDGPUUsage.rst:5766
#: ../../../AMDGPUUsage.rst:5769 ../../../AMDGPUUsage.rst:17484
msgid "2"
msgstr ""

#: ../../../AMDGPUUsage.rst:864 ../../../AMDGPUUsage.rst:869
#: ../../../AMDGPUUsage.rst:870 ../../../AMDGPUUsage.rst:872
#: ../../../AMDGPUUsage.rst:4792 ../../../AMDGPUUsage.rst:5792
msgid "N/A"
msgstr ""

#: ../../../AMDGPUUsage.rst:864 ../../../AMDGPUUsage.rst:4792
msgid "GDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:864 ../../../AMDGPUUsage.rst:865
#: ../../../AMDGPUUsage.rst:867 ../../../AMDGPUUsage.rst:2520
#: ../../../AMDGPUUsage.rst:2773 ../../../AMDGPUUsage.rst:2778
#: ../../../AMDGPUUsage.rst:2791 ../../../AMDGPUUsage.rst:2795
#: ../../../AMDGPUUsage.rst:2798 ../../../AMDGPUUsage.rst:2811
#: ../../../AMDGPUUsage.rst:2928 ../../../AMDGPUUsage.rst:2929
#: ../../../AMDGPUUsage.rst:2930 ../../../AMDGPUUsage.rst:2931
#: ../../../AMDGPUUsage.rst:2933 ../../../AMDGPUUsage.rst:2934
#: ../../../AMDGPUUsage.rst:4786 ../../../AMDGPUUsage.rst:4787
#: ../../../AMDGPUUsage.rst:4792 ../../../AMDGPUUsage.rst:5368
#: ../../../AMDGPUUsage.rst:5544 ../../../AMDGPUUsage.rst:5567
#: ../../../AMDGPUUsage.rst:5619 ../../../AMDGPUUsage.rst:5645
msgid "32"
msgstr ""

#: ../../../AMDGPUUsage.rst:864 ../../../AMDGPUUsage.rst:4792
msgid "*not implemented for AMDHSA*"
msgstr ""

#: ../../../AMDGPUUsage.rst:865 ../../../AMDGPUUsage.rst:4787
msgid "Local"
msgstr ""

#: ../../../AMDGPUUsage.rst:865 ../../../AMDGPUUsage.rst:1943
#: ../../../AMDGPUUsage.rst:2357 ../../../AMDGPUUsage.rst:2645
#: ../../../AMDGPUUsage.rst:5659 ../../../AMDGPUUsage.rst:5673
#: ../../../AMDGPUUsage.rst:5689 ../../../AMDGPUUsage.rst:5710
#: ../../../AMDGPUUsage.rst:17485 ../../../AMDGPUUsage.rst:18177
msgid "3"
msgstr ""

#: ../../../AMDGPUUsage.rst:865 ../../../AMDGPUUsage.rst:4787
msgid "group"
msgstr ""

#: ../../../AMDGPUUsage.rst:865 ../../../AMDGPUUsage.rst:4787
msgid "LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:865 ../../../AMDGPUUsage.rst:867
#: ../../../AMDGPUUsage.rst:4787
msgid "0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:866 ../../../AMDGPUUsage.rst:4789
msgid "Constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:866 ../../../AMDGPUUsage.rst:1944
#: ../../../AMDGPUUsage.rst:2647 ../../../AMDGPUUsage.rst:5747
#: ../../../AMDGPUUsage.rst:17423 ../../../AMDGPUUsage.rst:17424
#: ../../../AMDGPUUsage.rst:17426 ../../../AMDGPUUsage.rst:17427
#: ../../../AMDGPUUsage.rst:17428 ../../../AMDGPUUsage.rst:17429
#: ../../../AMDGPUUsage.rst:17486
msgid "4"
msgstr ""

#: ../../../AMDGPUUsage.rst:866 ../../../AMDGPUUsage.rst:4789
#: ../../../AMDGPUUsage.rst:6395 ../../../AMDGPUUsage.rst:6423
#: ../../../AMDGPUUsage.rst:7655 ../../../AMDGPUUsage.rst:7683
#: ../../../AMDGPUUsage.rst:9976 ../../../AMDGPUUsage.rst:10004
#: ../../../AMDGPUUsage.rst:12347 ../../../AMDGPUUsage.rst:12378
#: ../../../AMDGPUUsage.rst:14461 ../../../AMDGPUUsage.rst:14490
msgid "constant"
msgstr ""

#: ../../../AMDGPUUsage.rst:866 ../../../AMDGPUUsage.rst:4789
msgid "*same as global*"
msgstr ""

#: ../../../AMDGPUUsage.rst:867 ../../../AMDGPUUsage.rst:4786
msgid "Private"
msgstr ""

#: ../../../AMDGPUUsage.rst:867 ../../../AMDGPUUsage.rst:2648
#: ../../../AMDGPUUsage.rst:17487
msgid "5"
msgstr ""

#: ../../../AMDGPUUsage.rst:867 ../../../AMDGPUUsage.rst:4786
#: ../../../AMDGPUUsage.rst:6394 ../../../AMDGPUUsage.rst:6422
#: ../../../AMDGPUUsage.rst:7654 ../../../AMDGPUUsage.rst:7682
#: ../../../AMDGPUUsage.rst:9975 ../../../AMDGPUUsage.rst:10003
#: ../../../AMDGPUUsage.rst:12346 ../../../AMDGPUUsage.rst:12377
#: ../../../AMDGPUUsage.rst:14460 ../../../AMDGPUUsage.rst:14489
msgid "private"
msgstr ""

#: ../../../AMDGPUUsage.rst:867 ../../../AMDGPUUsage.rst:4786
msgid "scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:868
msgid "Constant 32-bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:868 ../../../AMDGPUUsage.rst:2649
#: ../../../AMDGPUUsage.rst:5412 ../../../AMDGPUUsage.rst:17489
msgid "6"
msgstr ""

#: ../../../AMDGPUUsage.rst:868 ../../../AMDGPUUsage.rst:871
#: ../../../AMDGPUUsage.rst:978
msgid "*TODO*"
msgstr ""

#: ../../../AMDGPUUsage.rst:868 ../../../AMDGPUUsage.rst:4786
msgid "0x00000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:869
msgid "Buffer Fat Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:869 ../../../AMDGPUUsage.rst:2651
#: ../../../AMDGPUUsage.rst:5422 ../../../AMDGPUUsage.rst:17491
msgid "7"
msgstr ""

#: ../../../AMDGPUUsage.rst:869
msgid "160"
msgstr ""

#: ../../../AMDGPUUsage.rst:870
msgid "Buffer Resource"
msgstr ""

#: ../../../AMDGPUUsage.rst:870 ../../../AMDGPUUsage.rst:2652
#: ../../../AMDGPUUsage.rst:5430 ../../../AMDGPUUsage.rst:5671
#: ../../../AMDGPUUsage.rst:17425 ../../../AMDGPUUsage.rst:17426
#: ../../../AMDGPUUsage.rst:17428 ../../../AMDGPUUsage.rst:17430
#: ../../../AMDGPUUsage.rst:17431 ../../../AMDGPUUsage.rst:17434
#: ../../../AMDGPUUsage.rst:17483 ../../../AMDGPUUsage.rst:17484
#: ../../../AMDGPUUsage.rst:17485 ../../../AMDGPUUsage.rst:17486
#: ../../../AMDGPUUsage.rst:17487 ../../../AMDGPUUsage.rst:17489
#: ../../../AMDGPUUsage.rst:17491
msgid "8"
msgstr ""

#: ../../../AMDGPUUsage.rst:870
msgid "V#"
msgstr ""

#: ../../../AMDGPUUsage.rst:870 ../../../AMDGPUUsage.rst:872
#: ../../../AMDGPUUsage.rst:2795
msgid "128"
msgstr ""

#: ../../../AMDGPUUsage.rst:870
msgid "0x00000000000000000000000000000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:871
msgid "Buffer Strided Pointer (experimental)"
msgstr ""

#: ../../../AMDGPUUsage.rst:871 ../../../AMDGPUUsage.rst:2653
#: ../../../AMDGPUUsage.rst:5438 ../../../AMDGPUUsage.rst:5673
msgid "9"
msgstr ""

#: ../../../AMDGPUUsage.rst:872
msgid "Streamout Registers"
msgstr ""

#: ../../../AMDGPUUsage.rst:872
msgid "GS_REGS"
msgstr ""

#: ../../../AMDGPUUsage.rst:904
msgid "**Generic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:876
msgid ""
"The generic address space is supported unless the *Target Properties* column "
"of :ref:`amdgpu-processor-table` specifies *Does not support generic address "
"space*."
msgstr ""

#: ../../../AMDGPUUsage.rst:880
msgid ""
"The generic address space uses the hardware flat address support for two "
"fixed ranges of virtual addresses (the private and local apertures), that "
"are outside the range of addressable global memory, to map from a flat "
"address to a private or local address. This uses FLAT instructions that can "
"take a flat address and access global, private (scratch), and group (LDS) "
"memory depending on if the address is within one of the aperture ranges."
msgstr ""

#: ../../../AMDGPUUsage.rst:887
msgid ""
"Flat access to scratch requires hardware aperture setup and setup in the "
"kernel prologue (see :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`). Flat "
"access to LDS requires hardware aperture setup and M0 (GFX7-GFX8) register "
"setup (see :ref:`amdgpu-amdhsa-kernel-prolog-m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:892
msgid ""
"To convert between a private or group address space address (termed a "
"segment address) and a flat address the base address of the corresponding "
"aperture can be used. For GFX7-GFX8 these are available in the :ref:`amdgpu-"
"amdhsa-hsa-aql-queue` the address of which can be obtained with Queue Ptr "
"SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`). For GFX9-"
"GFX11 the aperture base addresses are directly available as inline constant "
"registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/LIMIT``. In 64-"
"bit address mode the aperture sizes are 2^32 bytes and the base is aligned "
"to 2^32 which makes it easier to convert from flat to segment or segment to "
"flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:903
msgid ""
"A global address space address has the same value when used as a flat "
"address so no conversion is needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:919
msgid "**Global and Constant**"
msgstr ""

#: ../../../AMDGPUUsage.rst:907
msgid ""
"The global and constant address spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:912
msgid ""
"Using the constant address space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. As the constant address space could only be modified on the host "
"side, a generic pointer loaded from the constant address space is safe to be "
"assumed as a global pointer since only the device global memory is visible "
"and managed on the host side. The vector and scalar L1 caches are "
"invalidated of volatile data before each kernel dispatch execution to allow "
"constant memory to change values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:927
msgid "**Region**"
msgstr ""

#: ../../../AMDGPUUsage.rst:922
msgid ""
"The region address space uses the hardware Global Data Store (GDS). All "
"wavefronts executing on the same device will access the same memory for any "
"given region address. However, the same region address accessed by "
"wavefronts executing on different devices will access different memory. It "
"is higher performance than global memory. It is allocated by the runtime. "
"The data store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:937
msgid "**Local**"
msgstr ""

#: ../../../AMDGPUUsage.rst:930
msgid ""
"The local address space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates the wavefronts of a work-"
"group, and freed when all the wavefronts of a work-group have terminated. "
"All wavefronts belonging to the same work-group will access the same memory "
"for any given local address. However, the same local address accessed by "
"wavefronts belonging to different work-groups will access different memory. "
"It is higher performance than global memory. The data store (DS) "
"instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:975
msgid "**Private**"
msgstr ""

#: ../../../AMDGPUUsage.rst:940
msgid ""
"The private address space uses the hardware scratch memory support which "
"automatically allocates memory when it creates a wavefront and frees it when "
"a wavefronts terminates. The memory accessed by a lane of a wavefront for "
"any given private address will be different to the memory accessed by "
"another lane of the same or different wavefront for the same private address."
msgstr ""

#: ../../../AMDGPUUsage.rst:946
msgid ""
"If a kernel dispatch uses scratch, then the hardware allocates memory from a "
"pool of backing memory allocated by the runtime for each wavefront. The "
"lanes of the wavefront access this using dword (4 byte) interleaving. The "
"mapping used from private address to backing memory address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:951
msgid ""
"``wavefront-scratch-base + ((private-address / 4) * wavefront-size * 4) + "
"(wavefront-lane-id * 4) + (private-address % 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:955
msgid ""
"If each lane of a wavefront accesses the same private address, the "
"interleaving results in adjacent dwords being accessed and hence requires "
"fewer cache lines to be fetched."
msgstr ""

#: ../../../AMDGPUUsage.rst:959
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:963
msgid ""
"Scratch memory can be accessed in an interleaved manner using buffer "
"instructions with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. Multi-dword "
"access is not supported except by flat and scratch instructions in GFX9-"
"GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:969
msgid ""
"Code that manipulates the stack values in other lanes of a wavefront, such "
"as by ``addrspacecast``-ing stack pointers to generic ones and taking "
"offsets that reach other lanes or by explicitly constructing the scratch "
"buffer descriptor, triggers undefined behavior when it modifies the scratch "
"values of other lanes. The compiler may assume that such modifications do "
"not occur. When using code object V5 ``LIBOMPTARGET_STACK_SIZE`` may be used "
"to provide the private segment size in bytes, for cases where a dynamic "
"stack is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:978
msgid "**Constant 32-bit**"
msgstr ""

#: ../../../AMDGPUUsage.rst:993
msgid "**Buffer Fat Pointer**"
msgstr ""

#: ../../../AMDGPUUsage.rst:981
msgid ""
"The buffer fat pointer is an experimental address space that is currently "
"unsupported in the backend. It exposes a non-integral pointer that is in the "
"future intended to support the modelling of 128-bit buffer descriptors plus "
"a 32-bit offset into the buffer (in total encapsulating a 160-bit "
"*pointer*), allowing normal LLVM load/store/atomic operations to be used to "
"model the buffer descriptors used heavily in graphics workloads targeting "
"the backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:989
msgid ""
"The buffer descriptor used to construct a buffer fat pointer must be *raw*: "
"the stride must be 0, the \"add tid\" flag must be 0, the swizzle enable "
"bits must be off, and the extent must be measured in bytes. (On subtargets "
"where bounds checking may be disabled, buffer fat pointers may choose to "
"enable it or not)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1016
msgid "**Buffer Resource**"
msgstr ""

#: ../../../AMDGPUUsage.rst:996
msgid ""
"The buffer resource pointer, in address space 8, is the newer form for "
"representing buffer descriptors in AMDGPU IR, replacing their previous "
"representation as `<4 x i32>`. It is a non-integral pointer that represents "
"a 128-bit buffer descriptor resource (`V#`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1001
msgid ""
"Since, in general, a buffer resource supports complex addressing modes that "
"cannot be easily represented in LLVM (such as implicit swizzled access to "
"structured buffers), it is **illegal** to perform non-trivial address "
"computations, such as ``getelementptr`` operations, on buffer resources. "
"They may be passed to AMDGPU buffer intrinsics, and they may be converted to "
"and from ``i128``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1007
msgid ""
"Casting a buffer resource to a buffer fat pointer is permitted and adds an "
"offset of 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:1010
msgid ""
"Buffer resources can be created from 64-bit pointers (which should be either "
"generic or global) using the `llvm.amdgcn.make.buffer.rsrc` intrinsic, which "
"takes the pointer, which becomes the base of the resource, the 16-bit stride "
"(and swzizzle control) field stored in bits `63:48` of a `V#`, the 32-bit "
"NumRecords/extent field (bits `95:64`), and the 32-bit flags field (bits "
"`127:96`). The specific interpretation of these fields varies by the target "
"architecture and is detailed in the ISA descriptions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1028
msgid "**Buffer Strided Pointer**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1019
msgid ""
"The buffer index pointer is an experimental address space. It represents a "
"128-bit buffer descriptor and a 32-bit offset, like the **Buffer Fat "
"Pointer**. Additionally, it contains an index into the buffer, which allows "
"the direct addressing of structured elements. These components appear in "
"that order, i.e., the descriptor comes first, then the 32-bit offset "
"followed by the 32-bit index."
msgstr ""

#: ../../../AMDGPUUsage.rst:1026
msgid ""
"The bits in the buffer descriptor must meet the following requirements: the "
"stride is the size of a structured element, the \"add tid\" flag must be 0, "
"and the swizzle enable bits must be off."
msgstr ""

#: ../../../AMDGPUUsage.rst:1035
msgid "**Streamout Registers**"
msgstr ""

#: ../../../AMDGPUUsage.rst:1031
msgid ""
"Dedicated registers used by the GS NGG Streamout Instructions. The register "
"file is modelled as a memory in a distinct address space because it is "
"indexed by an address-like offset in place of named registers, and because "
"register accesses affect LGKMcnt. This is an internal address space used "
"only by the compiler. Do not use this address space for IR pointers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1040
msgid "Memory Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1042
msgid ""
"This section provides LLVM memory synchronization scopes supported by the "
"AMDGPU backend memory model when the target triple OS is ``amdhsa`` (see :"
"ref:`amdgpu-amdhsa-memory-model` and :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1046
msgid ""
"The memory model supported is based on the HSA memory model [HSA]_ which is "
"based in turn on HRF-indirect with scope inclusion [HRF]_. The happens-"
"before relation is transitive over the synchronizes-with relation "
"independent of scope and synchronizes-with allows the memory scope instances "
"to be inclusive (see table :ref:`amdgpu-amdhsa-llvm-sync-scopes-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1052
msgid ""
"This is different to the OpenCL [OpenCL]_ memory model which does not have "
"scope inclusion and requires the memory scopes to exactly match. However, "
"this is conservatively correct for OpenCL."
msgstr ""

#: ../../../AMDGPUUsage.rst:1056
msgid "AMDHSA LLVM Sync Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1060
msgid "LLVM Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:1062 ../../../AMDGPUUsage.rst:2253
#: ../../../AMDGPUUsage.rst:2259 ../../../AMDGPUUsage.rst:2260
#: ../../../AMDGPUUsage.rst:2261 ../../../AMDGPUUsage.rst:2263
#: ../../../AMDGPUUsage.rst:2264 ../../../AMDGPUUsage.rst:2265
#: ../../../AMDGPUUsage.rst:2640 ../../../AMDGPUUsage.rst:6229
#: ../../../AMDGPUUsage.rst:6230 ../../../AMDGPUUsage.rst:6392
#: ../../../AMDGPUUsage.rst:6419 ../../../AMDGPUUsage.rst:6420
#: ../../../AMDGPUUsage.rst:6446 ../../../AMDGPUUsage.rst:6620
#: ../../../AMDGPUUsage.rst:6622 ../../../AMDGPUUsage.rst:6654
#: ../../../AMDGPUUsage.rst:6859 ../../../AMDGPUUsage.rst:6861
#: ../../../AMDGPUUsage.rst:6893 ../../../AMDGPUUsage.rst:7158
#: ../../../AMDGPUUsage.rst:7160 ../../../AMDGPUUsage.rst:7229
#: ../../../AMDGPUUsage.rst:7498 ../../../AMDGPUUsage.rst:7652
#: ../../../AMDGPUUsage.rst:7679 ../../../AMDGPUUsage.rst:7680
#: ../../../AMDGPUUsage.rst:7706 ../../../AMDGPUUsage.rst:8163
#: ../../../AMDGPUUsage.rst:8165 ../../../AMDGPUUsage.rst:8231
#: ../../../AMDGPUUsage.rst:8304 ../../../AMDGPUUsage.rst:8667
#: ../../../AMDGPUUsage.rst:8669 ../../../AMDGPUUsage.rst:8718
#: ../../../AMDGPUUsage.rst:8775 ../../../AMDGPUUsage.rst:9303
#: ../../../AMDGPUUsage.rst:9305 ../../../AMDGPUUsage.rst:9415
#: ../../../AMDGPUUsage.rst:9506 ../../../AMDGPUUsage.rst:9818
#: ../../../AMDGPUUsage.rst:9973 ../../../AMDGPUUsage.rst:10000
#: ../../../AMDGPUUsage.rst:10001 ../../../AMDGPUUsage.rst:10036
#: ../../../AMDGPUUsage.rst:10470 ../../../AMDGPUUsage.rst:10472
#: ../../../AMDGPUUsage.rst:10538 ../../../AMDGPUUsage.rst:10611
#: ../../../AMDGPUUsage.rst:11005 ../../../AMDGPUUsage.rst:11007
#: ../../../AMDGPUUsage.rst:11056 ../../../AMDGPUUsage.rst:11126
#: ../../../AMDGPUUsage.rst:11666 ../../../AMDGPUUsage.rst:11668
#: ../../../AMDGPUUsage.rst:11778 ../../../AMDGPUUsage.rst:11882
#: ../../../AMDGPUUsage.rst:12191 ../../../AMDGPUUsage.rst:12344
#: ../../../AMDGPUUsage.rst:12374 ../../../AMDGPUUsage.rst:12375
#: ../../../AMDGPUUsage.rst:12407 ../../../AMDGPUUsage.rst:12736
#: ../../../AMDGPUUsage.rst:12738 ../../../AMDGPUUsage.rst:12826
#: ../../../AMDGPUUsage.rst:13187 ../../../AMDGPUUsage.rst:13189
#: ../../../AMDGPUUsage.rst:13253 ../../../AMDGPUUsage.rst:13680
#: ../../../AMDGPUUsage.rst:13682 ../../../AMDGPUUsage.rst:13807
#: ../../../AMDGPUUsage.rst:14235 ../../../AMDGPUUsage.rst:14434
#: ../../../AMDGPUUsage.rst:14437 ../../../AMDGPUUsage.rst:14438
#: ../../../AMDGPUUsage.rst:14439 ../../../AMDGPUUsage.rst:14443
#: ../../../AMDGPUUsage.rst:14444 ../../../AMDGPUUsage.rst:14445
#: ../../../AMDGPUUsage.rst:14458 ../../../AMDGPUUsage.rst:14486
#: ../../../AMDGPUUsage.rst:14487 ../../../AMDGPUUsage.rst:14515
#: ../../../AMDGPUUsage.rst:14855 ../../../AMDGPUUsage.rst:14857
#: ../../../AMDGPUUsage.rst:14941 ../../../AMDGPUUsage.rst:15310
#: ../../../AMDGPUUsage.rst:15312 ../../../AMDGPUUsage.rst:15372
#: ../../../AMDGPUUsage.rst:15841 ../../../AMDGPUUsage.rst:15843
#: ../../../AMDGPUUsage.rst:15961 ../../../AMDGPUUsage.rst:16393
#: ../../../AMDGPUUsage.rst:16432 ../../../AMDGPUUsage.rst:16461
#: ../../../AMDGPUUsage.rst:16474 ../../../AMDGPUUsage.rst:16502
#: ../../../AMDGPUUsage.rst:16508 ../../../AMDGPUUsage.rst:16515
#: ../../../AMDGPUUsage.rst:17346
msgid "*none*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1062
msgid "The default: ``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1064 ../../../AMDGPUUsage.rst:1078
#: ../../../AMDGPUUsage.rst:1091 ../../../AMDGPUUsage.rst:1102
msgid ""
"Synchronizes with, and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) for all address "
"spaces (except private, or generic that accesses private) provided the other "
"operation's sync scope is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1070
msgid "``system``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1071
msgid "``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:1073 ../../../AMDGPUUsage.rst:1086
msgid "``workgroup`` and executed by a thread in the same work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1075 ../../../AMDGPUUsage.rst:1088
#: ../../../AMDGPUUsage.rst:1099
msgid "``wavefront`` and executed by a thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:1078
msgid "``agent``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1084
msgid "``system`` or ``agent`` and executed by a thread on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:1091
msgid "``workgroup``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1097
msgid ""
"``system``, ``agent`` or ``workgroup`` and executed by a thread in the same "
"work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1102
msgid "``wavefront``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1108
msgid ""
"``system``, ``agent``, ``workgroup`` or ``wavefront`` and executed by a "
"thread in the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:1112
msgid "``singlethread``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1112
msgid ""
"Only synchronizes with and participates in modification and seq_cst total "
"orderings with, other operations (except image operations) running in the "
"same thread for all address spaces (for example, in signal handlers)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1118
msgid "``one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1118
msgid ""
"Same as ``system`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1121
msgid "``agent-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1121
msgid ""
"Same as ``agent`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1124
msgid "``workgroup-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1124
msgid ""
"Same as ``workgroup`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1127
msgid "``wavefront-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1127
msgid ""
"Same as ``wavefront`` but only synchronizes with other operations within the "
"same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1130
msgid "``singlethread-one-as``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1130
msgid ""
"Same as ``singlethread`` but only synchronizes with other operations within "
"the same address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1135
msgid "LLVM IR Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1137
msgid "The AMDGPU backend implements the following LLVM IR intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1139
msgid "*This section is WIP.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:1141
msgid "AMDGPU LLVM IR Intrinsics"
msgstr ""

#: ../../../AMDGPUUsage.rst:1145
msgid "LLVM Intrinsic"
msgstr ""

#: ../../../AMDGPUUsage.rst:1147
msgid "llvm.amdgcn.sqrt"
msgstr ""

#: ../../../AMDGPUUsage.rst:1147
msgid ""
"Provides direct access to v_sqrt_f64, v_sqrt_f32 and v_sqrt_f16 (on targets "
"with half support). Performs sqrt function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1150
msgid "llvm.amdgcn.log"
msgstr ""

#: ../../../AMDGPUUsage.rst:1150
msgid ""
"Provides direct access to v_log_f32 and v_log_f16 (on targets with half "
"support). Performs log2 function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1153
msgid "llvm.amdgcn.exp2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1153
msgid ""
"Provides direct access to v_exp_f32 and v_exp_f16 (on targets with half "
"support). Performs exp2 function."
msgstr ""

#: ../../../AMDGPUUsage.rst:1156
msgid ":ref:`llvm.frexp <int_frexp>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1156
msgid "Implemented for half, float and double."
msgstr ""

#: ../../../AMDGPUUsage.rst:1158
msgid ":ref:`llvm.log2 <int_log2>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1158 ../../../AMDGPUUsage.rst:1172
msgid ""
"Implemented for float and half (and vectors of float or half). Not "
"implemented for double. Hardware provides 1ULP accuracy for float, and "
"0.51ULP for half. Float instruction does not natively support denormal "
"inputs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1164
msgid ":ref:`llvm.sqrt <int_sqrt>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1164
msgid "Implemented for double, float and half (and vectors)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1166
msgid ":ref:`llvm.log <int_log>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1166 ../../../AMDGPUUsage.rst:1168
#: ../../../AMDGPUUsage.rst:1170
msgid "Implemented for float and half (and vectors)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1168
msgid ":ref:`llvm.exp <int_exp>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1170
msgid ":ref:`llvm.log10 <int_log10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1172
msgid ":ref:`llvm.exp2 <int_exp2>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1178
msgid ":ref:`llvm.stacksave.p5 <int_stacksave>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1178 ../../../AMDGPUUsage.rst:1179
msgid "Implemented, must use the alloca address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:1179
msgid ":ref:`llvm.stackrestore.p5 <int_stackrestore>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1181
msgid ":ref:`llvm.get.fpmode.i32 <int_get_fpmode>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1181
msgid ""
"The natural floating-point mode type is i32. This implemented by extracting "
"relevant bits out of the MODE register with s_getreg_b32. The first 10 bits "
"are the core floating-point mode. Bits 12:18 are the exception mask. On "
"gfx9+, bit 23 is FP16_OVFL. Bitfields not relevant to floating-point "
"instructions are 0s."
msgstr ""

#: ../../../AMDGPUUsage.rst:1188
msgid ":ref:`llvm.get.rounding<int_get_rounding>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1188
msgid ""
"AMDGPU supports two separately controllable rounding modes depending on the "
"floating-point type. One controls float, and the other controls both double "
"and half operations. If both modes are the same, returns one of the standard "
"return values. If the modes are different, returns one of :ref:`12 extended "
"values <amdgpu-rounding-mode-enumeration-values-table>` describing the two "
"modes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1197
msgid ""
"To nearest, ties away from zero is not a supported mode. The raw rounding "
"mode values in the MODE register do not exactly match the FLT_ROUNDS values, "
"so a conversion is performed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1202
msgid ":ref:`llvm.set.rounding<int_set_rounding>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1202
msgid ""
"Input value expected to be one of the valid results from '``llvm.get."
"rounding``'. Rounding mode is undefined if not passed a valid input. This "
"should be a wave uniform value. In case of a divergent input value, the "
"first active lane's value will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:1208
msgid ":ref:`llvm.get.fpenv<int_get_fpenv>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1208
msgid ""
"Returns the current value of the AMDGPU floating point environment. This "
"stores information related to the current rounding mode, denormalization "
"mode, enabled traps, and floating point exceptions. The format is a 64-bit "
"concatenation of the MODE and TRAPSTS registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:1213
msgid ":ref:`llvm.set.fpenv<int_set_fpenv>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1213
msgid "Sets the floating point environment to the specifies state."
msgstr ""

#: ../../../AMDGPUUsage.rst:1215
msgid "llvm.amdgcn.readfirstlane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1215
msgid ""
"Provides direct access to v_readfirstlane_b32. Returns the value in the "
"lowest active lane of the input operand. Currently implemented for i16, i32, "
"float, half, bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, "
"pointers, multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1220
msgid "llvm.amdgcn.readlane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1220
msgid ""
"Provides direct access to v_readlane_b32. Returns the value in the specified "
"lane of the first input operand. The second operand specifies the lane to "
"read from. Currently implemented for i16, i32, float, half, bfloat, <2 x "
"i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, multiples of the 32-"
"bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1226
msgid "llvm.amdgcn.writelane"
msgstr ""

#: ../../../AMDGPUUsage.rst:1226
msgid ""
"Provides direct access to v_writelane_b32. Writes value in the first input "
"operand to the specified lane of divergent output. The second operand "
"specifies the lane to write. Currently implemented for i16, i32, float, "
"half, bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, "
"multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1232
msgid "llvm.amdgcn.wave.reduce.umin"
msgstr ""

#: ../../../AMDGPUUsage.rst:1232
msgid ""
"Performs an arithmetic unsigned min reduction on the unsigned values "
"provided by each lane in the wavefront. Intrinsic takes a hint for reduction "
"strategy using second operand 0: Target default preference, 1: `Iterative "
"strategy`, and 2: `DPP`. If target does not support the DPP operations (e.g. "
"gfx6/7), reduction will be performed using default iterative strategy. "
"Intrinsic is currently only implemented for i32."
msgstr ""

#: ../../../AMDGPUUsage.rst:1242
msgid "llvm.amdgcn.wave.reduce.umax"
msgstr ""

#: ../../../AMDGPUUsage.rst:1242
msgid ""
"Performs an arithmetic unsigned max reduction on the unsigned values "
"provided by each lane in the wavefront. Intrinsic takes a hint for reduction "
"strategy using second operand 0: Target default preference, 1: `Iterative "
"strategy`, and 2: `DPP`. If target does not support the DPP operations (e.g. "
"gfx6/7), reduction will be performed using default iterative strategy. "
"Intrinsic is currently only implemented for i32."
msgstr ""

#: ../../../AMDGPUUsage.rst:1252
msgid "llvm.amdgcn.permlane16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1252
msgid ""
"Provides direct access to v_permlane16_b32. Performs arbitrary gather-style "
"operation within a row (16 contiguous lanes) of the second input operand. "
"The third and fourth inputs must be scalar values. these are combined into a "
"single 64-bit value representing lane selects used to swizzle within each "
"row. Currently implemented for i16, i32, float, half, bfloat, <2 x i16>, <2 "
"x half>, <2 x bfloat>, i64, double, pointers, multiples of the 32-bit "
"vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1259
msgid "llvm.amdgcn.permlanex16"
msgstr ""

#: ../../../AMDGPUUsage.rst:1259
msgid ""
"Provides direct access to v_permlanex16_b32. Performs arbitrary gather-style "
"operation across two rows of the second input operand (each row is 16 "
"contiguous lanes). The third and fourth inputs must be scalar values. these "
"are combined into a single 64-bit value representing lane selects used to "
"swizzle within each row. Currently implemented for i16, i32, float, half, "
"bfloat, <2 x i16>, <2 x half>, <2 x bfloat>, i64, double, pointers, "
"multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1266
msgid "llvm.amdgcn.permlane64"
msgstr ""

#: ../../../AMDGPUUsage.rst:1266
msgid ""
"Provides direct access to v_permlane64_b32. Performs a specific permutation "
"across lanes of the input operand where the high half and low half of a "
"wave64 are swapped. Performs no operation in wave32 mode. Currently "
"implemented for i16, i32, float, half, bfloat, <2 x i16>, <2 x half>, <2 x "
"bfloat>, i64, double, pointers, multiples of the 32-bit vectors."
msgstr ""

#: ../../../AMDGPUUsage.rst:1272
msgid "llvm.amdgcn.udot2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1272
msgid ""
"Provides direct access to v_dot2_u32_u16 across targets which support such "
"instructions. This performs unsigned dot product with two v2i16 operands, "
"summed with the third i32 operand. The i1 fourth operand is used to clamp "
"the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1277
msgid "llvm.amdgcn.udot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1277
msgid ""
"Provides direct access to v_dot4_u32_u8 across targets which support such "
"instructions. This performs unsigned dot product with two i32 operands "
"(holding a vector of 4 8bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1283
msgid "llvm.amdgcn.udot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1283
msgid ""
"Provides direct access to v_dot8_u32_u4 across targets which support such "
"instructions. This performs unsigned dot product with two i32 operands "
"(holding a vector of 8 4bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output."
msgstr ""

#: ../../../AMDGPUUsage.rst:1289
msgid "llvm.amdgcn.sdot2"
msgstr ""

#: ../../../AMDGPUUsage.rst:1289
msgid ""
"Provides direct access to v_dot2_i32_i16 across targets which support such "
"instructions. This performs signed dot product with two v2i16 operands, "
"summed with the third i32 operand. The i1 fourth operand is used to clamp "
"the output. When applicable (e.g. no clamping), this is lowered into "
"v_dot2c_i32_i16 for targets which support it."
msgstr ""

#: ../../../AMDGPUUsage.rst:1296
msgid "llvm.amdgcn.sdot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1296
msgid ""
"Provides direct access to v_dot4_i32_i8 across targets which support such "
"instructions. This performs signed dot product with two i32 operands "
"(holding a vector of 4 8bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output. When applicable (i.e. no "
"clamping / operand modifiers), this is lowered into v_dot4c_i32_i8 for "
"targets which support it. RDNA3 does not offer v_dot4_i32_i8, and rather "
"offers v_dot4_i32_iu8 which has operands to hold the signedness of the "
"vector operands. Thus, this intrinsic lowers to the signed version of this "
"instruction for gfx11 targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1308
msgid "llvm.amdgcn.sdot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1308
msgid ""
"Provides direct access to v_dot8_u32_u4 across targets which support such "
"instructions. This performs signed dot product with two i32 operands "
"(holding a vector of 8 4bit values), summed with the third i32 operand. The "
"i1 fourth operand is used to clamp the output. When applicable (i.e. no "
"clamping / operand modifiers), this is lowered into v_dot8c_i32_i4 for "
"targets which support it. RDNA3 does not offer v_dot8_i32_i4, and rather "
"offers v_dot4_i32_iu4 which has operands to hold the signedness of the "
"vector operands. Thus, this intrinsic lowers to the signed version of this "
"instruction for gfx11 targets."
msgstr ""

#: ../../../AMDGPUUsage.rst:1320
msgid "llvm.amdgcn.sudot4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1320
msgid ""
"Provides direct access to v_dot4_i32_iu8 on gfx11 targets. This performs dot "
"product with two i32 operands (holding a vector of 4 8bit values), summed "
"with the fifth i32 operand. The i1 sixth operand is used to clamp the "
"output. The i1s preceding the vector operands decide the signedness."
msgstr ""

#: ../../../AMDGPUUsage.rst:1325
msgid "llvm.amdgcn.sudot8"
msgstr ""

#: ../../../AMDGPUUsage.rst:1325
msgid ""
"Provides direct access to v_dot8_i32_iu4 on gfx11 targets. This performs dot "
"product with two i32 operands (holding a vector of 8 4bit values), summed "
"with the fifth i32 operand. The i1 sixth operand is used to clamp the "
"output. The i1s preceding the vector operands decide the signedness."
msgstr ""

#: ../../../AMDGPUUsage.rst:1330
msgid "llvm.amdgcn.sched.barrier"
msgstr ""

#: ../../../AMDGPUUsage.rst:1330
msgid ""
"Controls the types of instructions that may be allowed to cross the "
"intrinsic during instruction scheduling. The parameter is a mask for the "
"instruction types that can cross the intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1334
msgid "0x0000: No instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1335
msgid ""
"0x0001: All, non-memory, non-side-effect producing instructions may be "
"scheduled across sched_barrier, *i.e.* allow ALU instructions to pass."
msgstr ""

#: ../../../AMDGPUUsage.rst:1337
msgid "0x0002: VALU instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1338
msgid "0x0004: SALU instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1339
msgid "0x0008: MFMA/WMMA instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1340
msgid "0x0010: All VMEM instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1341
msgid "0x0020: VMEM read instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1342
msgid "0x0040: VMEM write instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1343
msgid "0x0080: All DS instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1344
msgid "0x0100: All DS read instructions may be scheduled accoss sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1345
msgid ""
"0x0200: All DS write instructions may be scheduled across sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1346
msgid ""
"0x0400: All Transcendental (e.g. V_EXP) instructions may be scheduled across "
"sched_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1348
msgid "llvm.amdgcn.sched.group.barrier"
msgstr ""

#: ../../../AMDGPUUsage.rst:1348
msgid ""
"Creates schedule groups with specific properties to create custom scheduling "
"pipelines. The ordering between groups is enforced by the instruction "
"scheduler. The intrinsic applies to the code that preceeds the intrinsic. "
"The intrinsic takes three values that control the behavior of the schedule "
"groups."
msgstr ""

#: ../../../AMDGPUUsage.rst:1353
msgid ""
"Mask : Classify instruction groups using the llvm.amdgcn.sched_barrier mask "
"values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1354
msgid "Size : The number of instructions that are in the group."
msgstr ""

#: ../../../AMDGPUUsage.rst:1355
msgid "SyncID : Order is enforced between groups with matching values."
msgstr ""

#: ../../../AMDGPUUsage.rst:1357
msgid ""
"The mask can include multiple instruction types. It is undefined behavior to "
"set values beyond the range of valid masks."
msgstr ""

#: ../../../AMDGPUUsage.rst:1360
msgid ""
"Combining multiple sched_group_barrier intrinsics enables an ordering of "
"specific instruction types during instruction scheduling. For example, the "
"following enforces a sequence of 1 VMEM read, followed by 1 VALU "
"instruction, followed by 5 MFMA instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 1 VMEM read``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(32, 1, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 1 VALU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(2, 1, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``// 5 MFMA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "``__builtin_amdgcn_sched_group_barrier(8, 5, 0)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1372
msgid "llvm.amdgcn.iglp.opt"
msgstr ""

#: ../../../AMDGPUUsage.rst:1372
msgid ""
"An **experimental** intrinsic for instruction group level parallelism. The "
"intrinsic implements predefined intruction scheduling orderings. The "
"intrinsic applies to the surrounding scheduling region. The intrinsic takes "
"a value that specifies the strategy.  The compiler implements two strategies."
msgstr ""

#: ../../../AMDGPUUsage.rst:1377
msgid "Interleave DS and MFMA instructions for small GEMM kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1378
msgid "Interleave DS and MFMA instructions for single wave small GEMM kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1379
msgid ""
"Interleave TRANS and MFMA instructions, as well as their VALU and DS "
"predecessors, for attention kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1380
msgid ""
"Interleave TRANS and MFMA instructions, with no predecessor interleaving, "
"for attention kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:1382
msgid ""
"Only one iglp_opt intrinsic may be used in a scheduling region. The iglp_opt "
"intrinsic cannot be combined with sched_barrier or sched_group_barrier."
msgstr ""

#: ../../../AMDGPUUsage.rst:1385
msgid "The iglp_opt strategy implementations are subject to change."
msgstr ""

#: ../../../AMDGPUUsage.rst:1387
msgid "llvm.amdgcn.atomic.cond.sub.u32"
msgstr ""

#: ../../../AMDGPUUsage.rst:1387
msgid ""
"Provides direct access to flat_atomic_cond_sub_u32, "
"global_atomic_cond_sub_u32 and ds_cond_sub_u32 based on address space on "
"gfx12 targets. This performs subtraction only if the memory value is greater "
"than or equal to the data value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1392
msgid "llvm.amdgcn.s.getpc"
msgstr ""

#: ../../../AMDGPUUsage.rst:1392
msgid ""
"Provides access to the s_getpc_b64 instruction, but with the return value "
"sign-extended from the width of the underlying PC hardware register even on "
"processors where the s_getpc_b64 instruction returns a zero-extended value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1396
msgid "llvm.amdgcn.ballot"
msgstr ""

#: ../../../AMDGPUUsage.rst:1396
msgid ""
"Returns a bitfield(i32 or i64) containing the result of its i1 argument in "
"all active lanes, and zero in all inactive lanes. Provides a way to convert "
"i1 in LLVM IR to i32 or i64 lane mask - bitfield used by hardware to control "
"active lanes when used in EXEC register. For example, ballot(i1 true) return "
"EXEC mask."
msgstr ""

#: ../../../AMDGPUUsage.rst:1402
msgid "llvm.amdgcn.mfma.scale.f32.16x16x128.f8f6f4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1402
msgid ""
"Emit `v_mfma_scale_f32_16x16x128_f8f6f4` to set the scale factor. The last 4 "
"operands correspond to the scale inputs."
msgstr ""

#: ../../../AMDGPUUsage.rst:1405
msgid "2-bit byte index to use for each lane for matrix A"
msgstr ""

#: ../../../AMDGPUUsage.rst:1406
msgid "Matrix A scale values"
msgstr ""

#: ../../../AMDGPUUsage.rst:1407
msgid "2-bit byte index to use for each lane for matrix B"
msgstr ""

#: ../../../AMDGPUUsage.rst:1408
msgid "Matrix B scale values"
msgstr ""

#: ../../../AMDGPUUsage.rst:1410
msgid "llvm.amdgcn.mfma.scale.f32.32x32x64.f8f6f4"
msgstr ""

#: ../../../AMDGPUUsage.rst:1410
msgid "Emit `v_mfma_scale_f32_32x32x64_f8f6f4`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1412
msgid "llvm.amdgcn.permlane16.swap"
msgstr ""

#: ../../../AMDGPUUsage.rst:1412
msgid ""
"Provide direct access to `v_permlane16_swap_b32` instruction on supported "
"targets. Swaps the values across lanes of first 2 operands. Odd rows of the "
"first operand are swapped with even rows of the second operand (one row is "
"16 lanes). Returns a pair for the swapped registers. The first element of "
"the return corresponds to the swapped element of the first argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:1419
msgid "llvm.amdgcn.permlane32.swap"
msgstr ""

#: ../../../AMDGPUUsage.rst:1419
msgid ""
"Provide direct access to `v_permlane32_swap_b32` instruction on supported "
"targets. Swaps the values across lanes of first 2 operands. Rows 2 and 3 of "
"the first operand are swapped with rows 0 and 1 of the second operand (one "
"row is 16 lanes). Returns a pair for the swapped registers. The first "
"element of the return corresponds to the swapped element of the first "
"argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:1425
msgid "llvm.amdgcn.mov.dpp"
msgstr ""

#: ../../../AMDGPUUsage.rst:1425
msgid ""
"The llvm.amdgcn.mov.dpp.`<type>` intrinsic represents the mov.dpp operation "
"in AMDGPU. This operation is being deprecated and can be replaced with llvm."
"amdgcn.update.dpp."
msgstr ""

#: ../../../AMDGPUUsage.rst:1428
msgid "llvm.amdgcn.update.dpp"
msgstr ""

#: ../../../AMDGPUUsage.rst:1428
msgid ""
"The llvm.amdgcn.update.dpp.`<type>` intrinsic represents the update.dpp "
"operation in AMDGPU. It takes an old value, a source operand, a DPP control "
"operand, a row mask, a bank mask, and a bound control. Various data types "
"are supported, including, bf16, f16, f32, f64, i16, i32, i64, p0, p3, p5, "
"v2f16, v2f32, v2i16, v2i32, v2p0, v3i32, v4i32, v8f16. This operation is "
"equivalent to a sequence of v_mov_b32 operations. It is preferred over llvm."
"amdgcn.mov.dpp.`<type>` for future use. `llvm.amdgcn.update.dpp.<type> <old> "
"<src> <dpp_ctrl> <row_mask> <bank_mask> <bound_ctrl>` Should be equivalent "
"to: - `v_mov_b32 <dest> <old>` - `v_mov_b32 <dest> <src> <dpp_ctrl> "
"<row_mask> <bank_mask> <bound_ctrl>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1442
msgid "List AMDGPU intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1447
msgid "LLVM IR Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1449
msgid ""
"The AMDGPU backend implements the following target custom LLVM IR metadata."
msgstr ""

#: ../../../AMDGPUUsage.rst:1455
msgid "'``amdgpu.last.use``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1457
msgid ""
"Sets TH_LOAD_LU temporal hint on load instructions that support it. Takes "
"priority over nontemporal hint (TH_LOAD_NT). This takes no arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:1466
msgid "'``amdgpu.no.remote.memory``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1468
msgid ""
"Asserts a memory operation does not access bytes in host memory, or remote "
"connected peer device memory (the address must be device local). This is "
"intended for use with :ref:`atomicrmw <i_atomicrmw>` and other atomic "
"instructions. This is required to emit a native hardware instruction for "
"some :ref:`system scope <amdgpu-memory-scopes>` atomic operations on some "
"subtargets. For most integer atomic operations, this is a sufficient "
"restriction to emit a native atomic instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:1477
msgid ""
"An :ref:`atomicrmw <i_atomicrmw>` without metadata will be treated "
"conservatively as required to preserve the operation behavior in all cases. "
"This will typically be used in conjunction with :ref:`\\!amdgpu.no.fine."
"grained.memory<amdgpu_no_fine_grained_memory>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1497
msgid "'``amdgpu.no.fine.grained.memory``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1499
msgid ""
"Asserts a memory access does not access bytes allocated in fine-grained "
"allocated memory. This is intended for use with :ref:`atomicrmw "
"<i_atomicrmw>` and other atomic instructions. This is required to emit a "
"native hardware instruction for some :ref:`system scope <amdgpu-memory-"
"scopes>` atomic operations on some subtargets. An :ref:`atomicrmw "
"<i_atomicrmw>` without metadata will be treated conservatively as required "
"to preserve the operation behavior in all cases. This will typically be used "
"in conjunction with :ref:`\\!amdgpu.no.remote.memory."
"access<amdgpu_no_remote_memory_access>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:1523
msgid "'``amdgpu.ignore.denormal.mode``' Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:1525
msgid ""
"For use with :ref:`atomicrmw <i_atomicrmw>` floating-point operations. "
"Indicates the handling of denormal inputs and results is insignificant and "
"may be inconsistent with the expected floating-point mode. This is necessary "
"to emit a native atomic instruction on some targets for some address spaces "
"where float denormals are unconditionally flushed. This is typically used in "
"conjunction with :ref:`\\!amdgpu.no.remote.memory."
"access<amdgpu_no_remote_memory_access>` and :ref:`\\!amdgpu.no.fine.grained."
"memory<amdgpu_no_fine_grained_memory>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1545
msgid "LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1547
msgid "The AMDGPU backend supports the following LLVM IR attributes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1549
msgid "AMDGPU LLVM IR Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:1553
msgid "LLVM Attribute"
msgstr ""

#: ../../../AMDGPUUsage.rst:1555
msgid "\"amdgpu-flat-work-group-size\"=\"min,max\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1555
msgid ""
"Specify the minimum and maximum flat work group sizes that will be specified "
"when the kernel is dispatched. Generated by the "
"``amdgpu_flat_work_group_size`` CLANG attribute [CLANG-ATTR]_. The IR "
"implied default value is 1,1024. Clang may emit this attribute with more "
"restrictive bounds depending on language defaults. If the actual block or "
"workgroup size exceeds the limit at any point during the execution, the "
"behavior is undefined. For example, even if there is only one active thread "
"but the thread local id exceeds the limit, the behavior is undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:1565
msgid "\"amdgpu-implicitarg-num-bytes\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1565
msgid ""
"Number of kernel argument bytes to add to the kernel argument block size for "
"the implicit arguments. This varies by OS and language (for OpenCL see :ref:"
"`opencl-kernel-implicit-arguments-appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1569
msgid "\"amdgpu-num-sgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1569
msgid ""
"Specifies the number of SGPRs to use. Generated by the ``amdgpu_num_sgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1571
msgid "\"amdgpu-num-vgpr\"=\"n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1571
msgid ""
"Specifies the number of VGPRs to use. Generated by the ``amdgpu_num_vgpr`` "
"CLANG attribute [CLANG-ATTR]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:1573
msgid "\"amdgpu-waves-per-eu\"=\"m,n\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1573
msgid ""
"Specify the minimum and maximum number of waves per execution unit. "
"Generated by the ``amdgpu_waves_per_eu`` CLANG attribute [CLANG-ATTR]_. This "
"is an optimization hint, and the backend may not be able to satisfy the "
"request. If the specified range is incompatible with the function's \"amdgpu-"
"flat-work-group-size\" value, the implied occupancy bounds by the workgroup "
"size takes precedence."
msgstr ""

#: ../../../AMDGPUUsage.rst:1581
msgid "\"amdgpu-ieee\" true/false."
msgstr ""

#: ../../../AMDGPUUsage.rst:1581
msgid ""
"GFX6-GFX11 Only Specify whether the function expects the IEEE field of the "
"mode register to be set on entry. Overrides the default for the calling "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:1585
msgid "\"amdgpu-dx10-clamp\" true/false."
msgstr ""

#: ../../../AMDGPUUsage.rst:1585
msgid ""
"GFX6-GFX11 Only Specify whether the function expects the DX10_CLAMP field of "
"the mode register to be set on entry. Overrides the default for the calling "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:1590
msgid "\"amdgpu-no-workitem-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1590
msgid ""
"Indicates the function does not depend on the value of the llvm.amdgcn."
"workitem.id.x intrinsic. If a function is marked with this attribute, or "
"reached through a call site marked with this attribute, and that intrinsic "
"is called, the behavior of the program is undefined. (Whole-program "
"undefined behavior is used here because, for example, the absence of a "
"required workitem ID in the preloaded register set can mean that all other "
"preloaded registers are earlier than the compilation assumed they would be.) "
"The backend can generally infer this during code generation, so typically "
"there is no benefit to frontends marking functions with this."
msgstr ""

#: ../../../AMDGPUUsage.rst:1600
msgid "\"amdgpu-no-workitem-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1600
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workitem.id."
"y intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1603
msgid "\"amdgpu-no-workitem-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1603
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workitem.id."
"z intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1606
msgid "\"amdgpu-no-workgroup-id-x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1606
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"x intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1609
msgid "\"amdgpu-no-workgroup-id-y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1609
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"y intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1612
msgid "\"amdgpu-no-workgroup-id-z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1612
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.workgroup.id."
"z intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1615
msgid "\"amdgpu-no-dispatch-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1615
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.dispatch.ptr "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1618
msgid "\"amdgpu-no-implicitarg-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1618
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.implicitarg."
"ptr intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1621
msgid "\"amdgpu-no-dispatch-id\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1621
msgid ""
"The same as amdgpu-no-workitem-id-x, except for the llvm.amdgcn.dispatch.id "
"intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1624
msgid "\"amdgpu-no-queue-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1624
msgid ""
"Similar to amdgpu-no-workitem-id-x, except for the llvm.amdgcn.queue.ptr "
"intrinsic. Note that unlike the other ABI hint attributes, the queue pointer "
"may be required in situations where the intrinsic call does not directly "
"appear in the program. Some subtargets require the queue pointer for to "
"handle some addrspacecasts, as well as the llvm.amdgcn.is.shared, llvm."
"amdgcn.is.private, llvm.trap, and llvm.debug intrinsics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1632
msgid "\"amdgpu-no-hostcall-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1632
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the pointer to the hostcall buffer. If this attribute is "
"absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1636
msgid "\"amdgpu-no-heap-ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1636
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the pointer to an initialized memory buffer that "
"conforms to the requirements of the malloc/free device library V1 version "
"implementation. If this attribute is absent, then the amdgpu-no-implicitarg-"
"ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1642
msgid "\"amdgpu-no-multigrid-sync-arg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1642
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the multigrid synchronization pointer. If this attribute "
"is absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1646
msgid "\"amdgpu-no-default-queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1646
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the default queue pointer. If this attribute is absent, "
"then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1650
msgid "\"amdgpu-no-completion-action\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1650
msgid ""
"Similar to amdgpu-no-implicitarg-ptr, except specific to the implicit kernel "
"argument that holds the completion action pointer. If this attribute is "
"absent, then the amdgpu-no-implicitarg-ptr is also removed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1654
msgid "\"amdgpu-lds-size\"=\"min[,max]\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1654
msgid ""
"Min is the minimum number of bytes that will be allocated in the Local Data "
"Store at address zero. Variables are allocated within this frame using "
"absolute symbol metadata, primarily by the AMDGPULowerModuleLDS pass. "
"Optional max is the maximum number of bytes that will be allocated. Note "
"that min==max indicates that no further variables can be added to the frame. "
"This is an internal detail of how LDS variables are lowered, language front "
"ends should not set this attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1662
msgid "\"amdgpu-gds-size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1662
msgid "Bytes expected to be allocated at the start of GDS memory at entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:1664
msgid "\"amdgpu-git-ptr-high\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1664
msgid ""
"The hard-wired high half of the address of the global information table for "
"AMDPAL OS type. 0xffffffff represents no hard-wired high half, since current "
"hardware only allows a 16 bit value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1668
msgid "\"amdgpu-32bit-address-high-bits\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1668
msgid ""
"Assumed high 32-bits for 32-bit address spaces which are really truncated 64-"
"bit addresses (i.e., addrspace(6))"
msgstr ""

#: ../../../AMDGPUUsage.rst:1671
msgid "\"amdgpu-color-export\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1671
msgid ""
"Indicates shader exports color information if set to 1. Defaults to 1 for :"
"ref:`amdgpu_ps <amdgpu-cc>`, and 0 for other calling conventions. Determines "
"the necessity and type of null exports when a shader terminates early by "
"killing lanes."
msgstr ""

#: ../../../AMDGPUUsage.rst:1676
msgid "\"amdgpu-depth-export\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1676
msgid ""
"Indicates shader exports depth information if set to 1. Determines the "
"necessity and type of null exports when a shader terminates early by killing "
"lanes. A depth-only shader will export to depth channel when no null export "
"target is available (GFX11+)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1681
msgid "\"InitialPSInputAddr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1681
msgid ""
"Set the initial value of the `spi_ps_input_addr` register for :ref:"
"`amdgpu_ps <amdgpu-cc>` shaders. Any bits enabled by this value will be "
"enabled in the final register value."
msgstr ""

#: ../../../AMDGPUUsage.rst:1685
msgid "\"amdgpu-wave-priority-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1685
msgid ""
"VALU instruction count threshold for adjusting wave priority. If exceeded, "
"temporarily raise the wave priority at the start of the shader function "
"until its last VMEM instructions to allow younger waves to issue their VMEM "
"instructions as well."
msgstr ""

#: ../../../AMDGPUUsage.rst:1690
msgid "\"amdgpu-memory-bound\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1690 ../../../AMDGPUUsage.rst:1692
msgid "Set internally by backend"
msgstr ""

#: ../../../AMDGPUUsage.rst:1692
msgid "\"amdgpu-wave-limiter\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1694
msgid "\"amdgpu-unroll-threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1694
msgid ""
"Set base cost threshold preference for loop unrolling within this function, "
"default is 300. Actual threshold may be varied by per-loop metadata or "
"reduced by heuristics."
msgstr ""

#: ../../../AMDGPUUsage.rst:1698
msgid "\"amdgpu-max-num-workgroups\"=\"x,y,z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1698
msgid ""
"Specify the maximum number of work groups for the kernel dispatch in the X, "
"Y, and Z dimensions. Each number must be >= 1. Generated by the "
"``amdgpu_max_num_work_groups`` CLANG attribute [CLANG-ATTR]_. Clang only "
"emits this attribute when all the three numbers are >= 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:1703
msgid "\"amdgpu-no-agpr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1703
msgid ""
"Indicates the function will not require allocating AGPRs. This is only "
"relevant on subtargets with AGPRs. The behavior is undefined if a function "
"which requires AGPRs is reached through any function marked with this "
"attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:1708
msgid "\"amdgpu-hidden-argument\""
msgstr ""

#: ../../../AMDGPUUsage.rst:1708
msgid ""
"This attribute is used internally by the backend to mark function arguments "
"as hidden. Hidden arguments are managed by the compiler and are not part of "
"the explicit arguments supplied by the user."
msgstr ""

#: ../../../AMDGPUUsage.rst:1715
msgid "Calling Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:1717
msgid "The AMDGPU backend supports the following calling conventions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1719
msgid "AMDGPU Calling Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:1723
msgid "Calling Convention"
msgstr ""

#: ../../../AMDGPUUsage.rst:1725
msgid "``ccc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1725
msgid ""
"The C calling convention. Used by default. See :ref:`amdgpu-amdhsa-function-"
"call-convention-non-kernel-functions` for more details."
msgstr ""

#: ../../../AMDGPUUsage.rst:1729
msgid "``fastcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1729
msgid "The fast calling convention. Mostly the same as the ``ccc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1731
msgid "``coldcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1731
msgid "The cold calling convention. Mostly the same as the ``ccc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1733
msgid "``amdgpu_cs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1733
msgid "Used for Mesa/AMDPAL compute shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1737
msgid "``amdgpu_cs_chain``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1737
msgid "Similar to ``amdgpu_cs``, with differences described below."
msgstr ""

#: ../../../AMDGPUUsage.rst:1739
msgid ""
"Functions with this calling convention cannot be called directly. They must "
"instead be launched via the ``llvm.amdgcn.cs.chain`` intrinsic."
msgstr ""

#: ../../../AMDGPUUsage.rst:1742
msgid ""
"Arguments are passed in SGPRs, starting at s0, if they have the ``inreg`` "
"attribute, and in VGPRs otherwise, starting at v8. Using more SGPRs or VGPRs "
"than available in the subtarget is not allowed.  On subtargets that use a "
"scratch buffer descriptor (as opposed to ``scratch_{load,store}_*`` "
"instructions), the scratch buffer descriptor is passed in s[48:51]. This "
"limits the SGPR / ``inreg`` arguments to the equivalent of 48 dwords; using "
"more than that is not allowed."
msgstr ""

#: ../../../AMDGPUUsage.rst:1750
msgid ""
"The return type must be void. Varargs, sret, byval, byref, inalloca, "
"preallocated are not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:1753
msgid ""
"Values in scalar registers as well as v0-v7 are not preserved. Values in "
"VGPRs starting at v8 are not preserved for the active lanes, but must be "
"saved by the callee for inactive lanes when using WWM (a notable exception "
"is when the llvm.amdgcn.init.whole.wave intrinsic is used in the function - "
"in this case the backend assumes that there are no inactive lanes upon "
"entry; any inactive lanes that need to be preserved must be explicitly "
"present in the IR)."
msgstr ""

#: ../../../AMDGPUUsage.rst:1760
msgid ""
"Wave scratch is \"empty\" at function boundaries. There is no stack pointer "
"input or output value, but functions are free to use scratch starting from "
"an initial stack pointer. Calls to ``amdgpu_gfx`` functions are allowed and "
"behave like they do in ``amdgpu_cs`` functions."
msgstr ""

#: ../../../AMDGPUUsage.rst:1765
msgid ""
"All counters (``lgkmcnt``, ``vmcnt``, ``storecnt``, etc.) are presumed in an "
"unknown state at function entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:1768
msgid ""
"A function may have multiple exits (e.g. one chain exit and one plain ``ret "
"void`` for when the wave ends), but all ``llvm.amdgcn.cs.chain`` exits must "
"be in uniform control flow."
msgstr ""

#: ../../../AMDGPUUsage.rst:1772
msgid "``amdgpu_cs_chain_preserve``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1772
msgid ""
"Same as ``amdgpu_cs_chain``, but active lanes for VGPRs starting at v8 are "
"preserved. Calls to ``amdgpu_gfx`` functions are not allowed, and any calls "
"to ``llvm.amdgcn.cs.chain`` must not pass more VGPR arguments than the "
"caller's VGPR function parameters."
msgstr ""

#: ../../../AMDGPUUsage.rst:1776
msgid "``amdgpu_es``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1776
msgid ""
"Used for AMDPAL shader stage before geometry shader if geometry is in use. "
"So either the domain (= tessellation evaluation) shader if tessellation is "
"in use, or otherwise the vertex shader. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1782
msgid "``amdgpu_gfx``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1782
msgid ""
"Used for AMD graphics targets. Functions with this calling convention cannot "
"be used as entry points. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1787
msgid "``amdgpu_gs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1787
msgid "Used for Mesa/AMDPAL geometry shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1791
msgid "``amdgpu_hs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1791
msgid ""
"Used for Mesa/AMDPAL hull shaders (= tessellation control shaders). ..TODO:: "
"Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1795
msgid "``amdgpu_kernel``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1795
msgid "See :ref:`amdgpu-amdhsa-function-call-convention-kernel-functions`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1797
msgid "``amdgpu_ls``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1797
msgid ""
"Used for AMDPAL vertex shader if tessellation is in use. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1801
msgid "``amdgpu_ps``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1801
msgid "Used for Mesa/AMDPAL pixel shaders. ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1805
msgid "``amdgpu_vs``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1805
msgid ""
"Used for Mesa/AMDPAL last shader stage before rasterization (vertex shader "
"if tessellation and geometry are not in use, or otherwise copy shader if one "
"is needed). ..TODO:: Describe."
msgstr ""

#: ../../../AMDGPUUsage.rst:1814
msgid "AMDGPU MCExpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:1816
msgid ""
"As part of the AMDGPU MC layer, AMDGPU provides the following target "
"specific ``MCExpr``\\s."
msgstr ""

#: ../../../AMDGPUUsage.rst:1819
msgid "AMDGPU MCExpr types:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1823
msgid "MCExpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:1823 ../../../AMDGPUUsage.rst:17599
msgid "Operands"
msgstr ""

#: ../../../AMDGPUUsage.rst:1823
msgid "Return value"
msgstr ""

#: ../../../AMDGPUUsage.rst:1825
msgid "``max(arg, ...)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1825 ../../../AMDGPUUsage.rst:1828
msgid "1 or more"
msgstr ""

#: ../../../AMDGPUUsage.rst:1825
msgid ""
"Variadic signed operation that returns the maximum value of all its "
"arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:1828
msgid "``or(arg, ...)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1828
msgid ""
"Variadic signed operation that returns the bitwise-or result of all its "
"arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:1834
msgid "Function Resource Usage"
msgstr ""

#: ../../../AMDGPUUsage.rst:1836
msgid ""
"A function's resource usage depends on each of its callees' resource usage. "
"The expressions used to denote resource usage reflect this by propagating "
"each callees' equivalent expressions. Said expressions are emitted as "
"symbols by the compiler when compiling to either assembly or object format "
"and should not be overwritten or redefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:1842
msgid "The following describes all emitted function resource usage symbols:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1844
msgid "Function Resource Usage:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1848
msgid "Symbol"
msgstr ""

#: ../../../AMDGPUUsage.rst:1848 ../../../AMDGPUUsage.rst:2249
#: ../../../AMDGPUUsage.rst:2336 ../../../AMDGPUUsage.rst:2502
#: ../../../AMDGPUUsage.rst:2543 ../../../AMDGPUUsage.rst:17421
msgid "Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:1848
msgid "Example"
msgstr ""

#: ../../../AMDGPUUsage.rst:1850
msgid "<function_name>.num_vgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:1850 ../../../AMDGPUUsage.rst:1853
#: ../../../AMDGPUUsage.rst:1856 ../../../AMDGPUUsage.rst:1860
msgid "Integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:1850
msgid ""
"Number of VGPRs used by <function_name>, worst case of itself and its "
"callees' VGPR use"
msgstr ""

#: ../../../AMDGPUUsage.rst:1850
msgid ".set foo.num_vgpr, max(32, bar.num_vgpr, baz.num_vgpr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1853
msgid "<function_name>.num_agpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:1853
msgid ""
"Number of AGPRs used by <function_name>, worst case of itself and its "
"callees' AGPR use"
msgstr ""

#: ../../../AMDGPUUsage.rst:1853
msgid ".set foo.num_agpr, max(35, bar.num_agpr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1856
msgid "<function_name>.numbered_sgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:1856
msgid ""
"Number of SGPRs used by <function_name>, worst case of itself and its "
"callees' SGPR use (without any of the implicitly used SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1856
msgid ".set foo.num_sgpr, 21"
msgstr ""

#: ../../../AMDGPUUsage.rst:1860
msgid "<function_name>.private_seg_size"
msgstr ""

#: ../../../AMDGPUUsage.rst:1860
msgid ""
"Total stack size required for <function_name>, expression is the locally "
"used stack size + the worst case callee"
msgstr ""

#: ../../../AMDGPUUsage.rst:1860
msgid ""
".set foo.private_seg_size, 16+max(bar.private_seg_size, baz.private_seg_size)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1864
msgid "<function_name>.uses_vcc"
msgstr ""

#: ../../../AMDGPUUsage.rst:1864 ../../../AMDGPUUsage.rst:1866
#: ../../../AMDGPUUsage.rst:1868 ../../../AMDGPUUsage.rst:1870
#: ../../../AMDGPUUsage.rst:1872
msgid "Bool"
msgstr ""

#: ../../../AMDGPUUsage.rst:1864
msgid "Whether <function_name>, or any of its callees, uses vcc"
msgstr ""

#: ../../../AMDGPUUsage.rst:1864
msgid ".set foo.uses_vcc, or(0, bar.uses_vcc)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1866
msgid "<function_name>.uses_flat_scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:1866
msgid ""
"Whether <function_name>, or any of its callees, uses flat scratch or not"
msgstr ""

#: ../../../AMDGPUUsage.rst:1866
msgid ".set foo.uses_flat_scratch, 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:1868
msgid "<function_name>.has_dyn_sized_stack"
msgstr ""

#: ../../../AMDGPUUsage.rst:1868
msgid "Whether <function_name>, or any of its callees, is dynamically sized"
msgstr ""

#: ../../../AMDGPUUsage.rst:1868
msgid ".set foo.has_dyn_sized_stack, 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:1870
msgid "<function_name>.has_recursion"
msgstr ""

#: ../../../AMDGPUUsage.rst:1870
msgid "Whether <function_name>, or any of its callees, contains recursion"
msgstr ""

#: ../../../AMDGPUUsage.rst:1870
msgid ".set foo.has_recursion, 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:1872
msgid "<function_name>.has_indirect_call"
msgstr ""

#: ../../../AMDGPUUsage.rst:1872
msgid ""
"Whether <function_name>, or any of its callees, contains an indirect call"
msgstr ""

#: ../../../AMDGPUUsage.rst:1872
msgid ".set foo.has_indirect_call, max(0, bar.has_indirect_call)"
msgstr ""

#: ../../../AMDGPUUsage.rst:1876
msgid ""
"Futhermore, three symbols are additionally emitted describing the "
"compilation unit's worst case (i.e, maxima) ``num_vgpr``, ``num_agpr``, and "
"``numbered_sgpr`` which may be referenced and used by the aforementioned "
"symbolic expressions. These three symbols are ``amdgcn.max_num_vgpr``, "
"``amdgcn.max_num_agpr``, and ``amdgcn.max_num_sgpr``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1885
msgid "ELF Code Object"
msgstr ""

#: ../../../AMDGPUUsage.rst:1887
msgid ""
"The AMDGPU backend generates a standard ELF [ELF]_ relocatable code object "
"that can be linked by ``lld`` to produce a standard ELF shared code object "
"which can be loaded and executed on an AMDGPU target."
msgstr ""

#: ../../../AMDGPUUsage.rst:1894
msgid "Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:1896
msgid "The AMDGPU backend uses the following ELF header:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1898
msgid "AMDGPU ELF Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:1902 ../../../AMDGPUUsage.rst:2638
#: ../../../AMDGPUUsage.rst:17387 ../../../AMDGPUUsage.rst:17421
msgid "Field"
msgstr ""

#: ../../../AMDGPUUsage.rst:1902 ../../../AMDGPUUsage.rst:1933
#: ../../../AMDGPUUsage.rst:2036 ../../../AMDGPUUsage.rst:2063
#: ../../../AMDGPUUsage.rst:2098 ../../../AMDGPUUsage.rst:2125
#: ../../../AMDGPUUsage.rst:2157 ../../../AMDGPUUsage.rst:2353
#: ../../../AMDGPUUsage.rst:2517 ../../../AMDGPUUsage.rst:2638
#: ../../../AMDGPUUsage.rst:2879 ../../../AMDGPUUsage.rst:2921
#: ../../../AMDGPUUsage.rst:5654 ../../../AMDGPUUsage.rst:5684
#: ../../../AMDGPUUsage.rst:5702 ../../../AMDGPUUsage.rst:17247
#: ../../../AMDGPUUsage.rst:17387
msgid "Value"
msgstr ""

#: ../../../AMDGPUUsage.rst:1904 ../../../AMDGPUUsage.rst:1955
#: ../../../AMDGPUUsage.rst:17389
msgid "``e_ident[EI_CLASS]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1904
msgid "``ELFCLASS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1905 ../../../AMDGPUUsage.rst:1958
#: ../../../AMDGPUUsage.rst:17390
msgid "``e_ident[EI_DATA]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1905
msgid "``ELFDATA2LSB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1906 ../../../AMDGPUUsage.rst:1970
#: ../../../AMDGPUUsage.rst:17391
msgid "``e_ident[EI_OSABI]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1906 ../../../AMDGPUUsage.rst:1936
msgid "``ELFOSABI_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1907 ../../../AMDGPUUsage.rst:1937
msgid "``ELFOSABI_AMDGPU_HSA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1908 ../../../AMDGPUUsage.rst:1938
msgid "``ELFOSABI_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1909 ../../../AMDGPUUsage.rst:1939
msgid "``ELFOSABI_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1910 ../../../AMDGPUUsage.rst:1999
#: ../../../AMDGPUUsage.rst:17393
msgid "``e_ident[EI_ABIVERSION]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1910 ../../../AMDGPUUsage.rst:1940
msgid "``ELFABIVERSION_AMDGPU_HSA_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1911 ../../../AMDGPUUsage.rst:1941
msgid "``ELFABIVERSION_AMDGPU_HSA_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1912 ../../../AMDGPUUsage.rst:1942
msgid "``ELFABIVERSION_AMDGPU_HSA_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1913 ../../../AMDGPUUsage.rst:1943
msgid "``ELFABIVERSION_AMDGPU_HSA_V5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1914 ../../../AMDGPUUsage.rst:1944
msgid "``ELFABIVERSION_AMDGPU_HSA_V6``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1915 ../../../AMDGPUUsage.rst:1945
msgid "``ELFABIVERSION_AMDGPU_PAL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1916 ../../../AMDGPUUsage.rst:1946
msgid "``ELFABIVERSION_AMDGPU_MESA3D``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1917 ../../../AMDGPUUsage.rst:2012
#: ../../../AMDGPUUsage.rst:17392
msgid "``e_type``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1917 ../../../AMDGPUUsage.rst:2007
msgid "``ET_REL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1918 ../../../AMDGPUUsage.rst:2010
msgid "``ET_DYN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1919 ../../../AMDGPUUsage.rst:2023
#: ../../../AMDGPUUsage.rst:17394
msgid "``e_machine``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1919 ../../../AMDGPUUsage.rst:1935
msgid "``EM_AMDGPU``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1920 ../../../AMDGPUUsage.rst:2027
msgid "``e_entry``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1921 ../../../AMDGPUUsage.rst:2238
msgid "``e_flags``"
msgstr ""

#: ../../../AMDGPUUsage.rst:1921
msgid ""
"See :ref:`amdgpu-elf-header-e_flags-v2-table`, :ref:`amdgpu-elf-header-"
"e_flags-table-v3`, :ref:`amdgpu-elf-header-e_flags-table-v4-v5`, and :ref:"
"`amdgpu-elf-header-e_flags-table-v6-onwards`"
msgstr ""

#: ../../../AMDGPUUsage.rst:1929
msgid "AMDGPU ELF Header Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:1935
msgid "224"
msgstr ""

#: ../../../AMDGPUUsage.rst:1938
msgid "65"
msgstr ""

#: ../../../AMDGPUUsage.rst:1939
msgid "66"
msgstr ""

#: ../../../AMDGPUUsage.rst:1950
msgid "The ELF class is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1952
msgid "``ELFCLASS32`` for ``r600`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:1954
msgid ""
"``ELFCLASS64`` for ``amdgcn`` architecture which only supports 64-bit "
"process address space applications."
msgstr ""

#: ../../../AMDGPUUsage.rst:1958
msgid "All AMDGPU targets use ``ELFDATA2LSB`` for little-endian byte ordering."
msgstr ""

#: ../../../AMDGPUUsage.rst:1961
msgid ""
"One of the following AMDGPU target architecture specific OS ABIs (see :ref:"
"`amdgpu-os`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:1964
msgid "``ELFOSABI_NONE`` for *unknown* OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:1966
msgid "``ELFOSABI_AMDGPU_HSA`` for ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:1968
msgid "``ELFOSABI_AMDGPU_PAL`` for ``amdpal`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:1970
msgid "``ELFOSABI_AMDGPU_MESA3D`` for ``mesa3D`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:1973
msgid ""
"The ABI version of the AMDGPU target architecture specific OS ABI to which "
"the code object conforms:"
msgstr ""

#: ../../../AMDGPUUsage.rst:1976
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V2`` is used to specify the version of AMD HSA "
"runtime ABI for code object V2. Can no longer be emitted by this version of "
"LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:1979
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V3`` is used to specify the version of AMD HSA "
"runtime ABI for code object V3. Can no longer be emitted by this version of "
"LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:1982
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V4`` is used to specify the version of AMD HSA "
"runtime ABI for code object V4. Specify using the Clang option ``-mcode-"
"object-version=4``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1986
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V5`` is used to specify the version of AMD HSA "
"runtime ABI for code object V5. Specify using the Clang option ``-mcode-"
"object-version=5``. This is the default code object version if not specified."
msgstr ""

#: ../../../AMDGPUUsage.rst:1991
msgid ""
"``ELFABIVERSION_AMDGPU_HSA_V6`` is used to specify the version of AMD HSA "
"runtime ABI for code object V6. Specify using the Clang option ``-mcode-"
"object-version=6``."
msgstr ""

#: ../../../AMDGPUUsage.rst:1995
msgid ""
"``ELFABIVERSION_AMDGPU_PAL`` is used to specify the version of AMD PAL "
"runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:1998
msgid ""
"``ELFABIVERSION_AMDGPU_MESA3D`` is used to specify the version of AMD MESA "
"3D runtime ABI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2002
msgid "Can be one of the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2006
msgid ""
"The type produced by the AMDGPU backend compiler as it is relocatable code "
"object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2010
msgid "The type produced by the linker as it is a shared code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2012
msgid "The AMD HSA runtime loader requires a ``ET_DYN`` code object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2015
msgid ""
"The value ``EM_AMDGPU`` is used for the machine for all processors supported "
"by the ``r600`` and ``amdgcn`` architectures (see :ref:`amdgpu-processor-"
"table`). The specific processor is specified in the "
"``NT_AMD_HSA_ISA_VERSION`` note record for code object V2 (see :ref:`amdgpu-"
"note-records-v2`) and in the ``EF_AMDGPU_MACH`` bit field of the ``e_flags`` "
"for code object V3 and above (see :ref:`amdgpu-elf-header-e_flags-table-"
"v3`, :ref:`amdgpu-elf-header-e_flags-table-v4-v5` and :ref:`amdgpu-elf-"
"header-e_flags-table-v6-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2026
msgid ""
"The entry point is 0 as the entry points for individual kernels must be "
"selected in order to invoke them through AQL packets."
msgstr ""

#: ../../../AMDGPUUsage.rst:2030
msgid "The AMDGPU backend uses the following ELF header flags:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2032
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V2"
msgstr ""

#: ../../../AMDGPUUsage.rst:2038
msgid "``EF_AMDGPU_FEATURE_XNACK_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2038 ../../../AMDGPUUsage.rst:2929
msgid "0x01"
msgstr ""

#: ../../../AMDGPUUsage.rst:2038 ../../../AMDGPUUsage.rst:2070
msgid ""
"Indicates if the ``xnack`` target feature is enabled for all code contained "
"in the code object. If the processor does not support the ``xnack`` target "
"feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2049
msgid "``EF_AMDGPU_FEATURE_TRAP_HANDLER_V2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2049 ../../../AMDGPUUsage.rst:2930
msgid "0x02"
msgstr ""

#: ../../../AMDGPUUsage.rst:2049
msgid ""
"Indicates if the trap handler is enabled for all code contained in the code "
"object. If the processor does not support a trap handler then must be 0. "
"See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2059
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V3"
msgstr ""

#: ../../../AMDGPUUsage.rst:2065 ../../../AMDGPUUsage.rst:2100
#: ../../../AMDGPUUsage.rst:2127
msgid "``EF_AMDGPU_MACH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2065 ../../../AMDGPUUsage.rst:2100
#: ../../../AMDGPUUsage.rst:2127
msgid "0x0ff"
msgstr ""

#: ../../../AMDGPUUsage.rst:2065 ../../../AMDGPUUsage.rst:2100
#: ../../../AMDGPUUsage.rst:2127
msgid ""
"AMDGPU processor selection mask for ``EF_AMDGPU_MACH_xxx`` values defined "
"in :ref:`amdgpu-ef-amdgpu-mach-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2070
msgid "``EF_AMDGPU_FEATURE_XNACK_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2070 ../../../AMDGPUUsage.rst:2109
#: ../../../AMDGPUUsage.rst:2136
msgid "0x100"
msgstr ""

#: ../../../AMDGPUUsage.rst:2081
msgid "``EF_AMDGPU_FEATURE_SRAMECC_V3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2081 ../../../AMDGPUUsage.rst:2110
#: ../../../AMDGPUUsage.rst:2137
msgid "0x200"
msgstr ""

#: ../../../AMDGPUUsage.rst:2081
msgid ""
"Indicates if the ``sramecc`` target feature is enabled for all code "
"contained in the code object. If the processor does not support the "
"``sramecc`` target feature then must be 0. See :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2094
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V4 and V5"
msgstr ""

#: ../../../AMDGPUUsage.rst:2105 ../../../AMDGPUUsage.rst:2132
msgid "``EF_AMDGPU_FEATURE_XNACK_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2105 ../../../AMDGPUUsage.rst:2111
#: ../../../AMDGPUUsage.rst:2132 ../../../AMDGPUUsage.rst:2138
msgid "0x300"
msgstr ""

#: ../../../AMDGPUUsage.rst:2105 ../../../AMDGPUUsage.rst:2132
msgid "XNACK selection mask for ``EF_AMDGPU_FEATURE_XNACK_*_V4`` values."
msgstr ""

#: ../../../AMDGPUUsage.rst:2108 ../../../AMDGPUUsage.rst:2135
msgid "``EF_AMDGPU_FEATURE_XNACK_UNSUPPORTED_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2108 ../../../AMDGPUUsage.rst:2115
#: ../../../AMDGPUUsage.rst:2135 ../../../AMDGPUUsage.rst:2142
#: ../../../AMDGPUUsage.rst:2160
msgid "0x000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2108 ../../../AMDGPUUsage.rst:2135
msgid "XNACK unsupported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2109 ../../../AMDGPUUsage.rst:2136
msgid "``EF_AMDGPU_FEATURE_XNACK_ANY_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2109 ../../../AMDGPUUsage.rst:2136
msgid "XNACK can have any value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2110 ../../../AMDGPUUsage.rst:2137
msgid "``EF_AMDGPU_FEATURE_XNACK_OFF_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2110 ../../../AMDGPUUsage.rst:2137
msgid "XNACK disabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2111 ../../../AMDGPUUsage.rst:2138
msgid "``EF_AMDGPU_FEATURE_XNACK_ON_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2111 ../../../AMDGPUUsage.rst:2138
msgid "XNACK enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2112 ../../../AMDGPUUsage.rst:2139
msgid "``EF_AMDGPU_FEATURE_SRAMECC_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2112 ../../../AMDGPUUsage.rst:2118
#: ../../../AMDGPUUsage.rst:2139 ../../../AMDGPUUsage.rst:2145
msgid "0xc00"
msgstr ""

#: ../../../AMDGPUUsage.rst:2112 ../../../AMDGPUUsage.rst:2139
msgid "SRAMECC selection mask for ``EF_AMDGPU_FEATURE_SRAMECC_*_V4`` values."
msgstr ""

#: ../../../AMDGPUUsage.rst:2115 ../../../AMDGPUUsage.rst:2142
msgid "``EF_AMDGPU_FEATURE_SRAMECC_UNSUPPORTED_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2115 ../../../AMDGPUUsage.rst:2142
msgid "SRAMECC unsupported."
msgstr ""

#: ../../../AMDGPUUsage.rst:2116 ../../../AMDGPUUsage.rst:2143
msgid "``EF_AMDGPU_FEATURE_SRAMECC_ANY_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2116 ../../../AMDGPUUsage.rst:2143
msgid "0x400"
msgstr ""

#: ../../../AMDGPUUsage.rst:2116 ../../../AMDGPUUsage.rst:2143
msgid "SRAMECC can have any value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2117 ../../../AMDGPUUsage.rst:2144
msgid "``EF_AMDGPU_FEATURE_SRAMECC_OFF_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2117 ../../../AMDGPUUsage.rst:2144
msgid "0x800"
msgstr ""

#: ../../../AMDGPUUsage.rst:2117 ../../../AMDGPUUsage.rst:2144
msgid "SRAMECC disabled,"
msgstr ""

#: ../../../AMDGPUUsage.rst:2118 ../../../AMDGPUUsage.rst:2145
msgid "``EF_AMDGPU_FEATURE_SRAMECC_ON_V4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2118 ../../../AMDGPUUsage.rst:2145
msgid "SRAMECC enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:2121
msgid "AMDGPU ELF Header ``e_flags`` for Code Object V6 and After"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146
msgid "``EF_AMDGPU_GENERIC_VERSION_V``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146
msgid "0xff000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2146
msgid ""
"Generic code object version selection mask. This is a value between 1 and "
"255, stored in the most significant byte of EFLAGS. See :ref:`amdgpu-generic-"
"processor-versioning`"
msgstr ""

#: ../../../AMDGPUUsage.rst:2153
msgid "AMDGPU ``EF_AMDGPU_MACH`` Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2157
msgid "Description (see :ref:`amdgpu-processor-table`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2160
msgid "``EF_AMDGPU_MACH_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2160
msgid "*not specified*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2161
msgid "``EF_AMDGPU_MACH_R600_R600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2161
msgid "0x001"
msgstr ""

#: ../../../AMDGPUUsage.rst:2162
msgid "``EF_AMDGPU_MACH_R600_R630``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2162
msgid "0x002"
msgstr ""

#: ../../../AMDGPUUsage.rst:2163
msgid "``EF_AMDGPU_MACH_R600_RS880``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2163
msgid "0x003"
msgstr ""

#: ../../../AMDGPUUsage.rst:2164
msgid "``EF_AMDGPU_MACH_R600_RV670``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2164
msgid "0x004"
msgstr ""

#: ../../../AMDGPUUsage.rst:2165
msgid "``EF_AMDGPU_MACH_R600_RV710``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2165
msgid "0x005"
msgstr ""

#: ../../../AMDGPUUsage.rst:2166
msgid "``EF_AMDGPU_MACH_R600_RV730``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2166
msgid "0x006"
msgstr ""

#: ../../../AMDGPUUsage.rst:2167
msgid "``EF_AMDGPU_MACH_R600_RV770``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2167
msgid "0x007"
msgstr ""

#: ../../../AMDGPUUsage.rst:2168
msgid "``EF_AMDGPU_MACH_R600_CEDAR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2168
msgid "0x008"
msgstr ""

#: ../../../AMDGPUUsage.rst:2169
msgid "``EF_AMDGPU_MACH_R600_CYPRESS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2169
msgid "0x009"
msgstr ""

#: ../../../AMDGPUUsage.rst:2170
msgid "``EF_AMDGPU_MACH_R600_JUNIPER``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2170
msgid "0x00a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2171
msgid "``EF_AMDGPU_MACH_R600_REDWOOD``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2171
msgid "0x00b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2172
msgid "``EF_AMDGPU_MACH_R600_SUMO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2172
msgid "0x00c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2173
msgid "``EF_AMDGPU_MACH_R600_BARTS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2173
msgid "0x00d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2174
msgid "``EF_AMDGPU_MACH_R600_CAICOS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2174
msgid "0x00e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2175
msgid "``EF_AMDGPU_MACH_R600_CAYMAN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2175
msgid "0x00f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2176
msgid "``EF_AMDGPU_MACH_R600_TURKS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2176
msgid "0x010"
msgstr ""

#: ../../../AMDGPUUsage.rst:2177 ../../../AMDGPUUsage.rst:2186
#: ../../../AMDGPUUsage.rst:2220 ../../../AMDGPUUsage.rst:2224
#: ../../../AMDGPUUsage.rst:2227 ../../../AMDGPUUsage.rst:2233
#: ../../../AMDGPUUsage.rst:2234 ../../../AMDGPUUsage.rst:2358
#: ../../../AMDGPUUsage.rst:2519 ../../../AMDGPUUsage.rst:2656
msgid "*reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2177
msgid "0x011 - 0x01f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2177
msgid "Reserved for ``r600`` architecture processors."
msgstr ""

#: ../../../AMDGPUUsage.rst:2179
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX600``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2179
msgid "0x020"
msgstr ""

#: ../../../AMDGPUUsage.rst:2180
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX601``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2180
msgid "0x021"
msgstr ""

#: ../../../AMDGPUUsage.rst:2181
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX700``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2181
msgid "0x022"
msgstr ""

#: ../../../AMDGPUUsage.rst:2182
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX701``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2182
msgid "0x023"
msgstr ""

#: ../../../AMDGPUUsage.rst:2183
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX702``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2183
msgid "0x024"
msgstr ""

#: ../../../AMDGPUUsage.rst:2184
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX703``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2184
msgid "0x025"
msgstr ""

#: ../../../AMDGPUUsage.rst:2185
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX704``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2185
msgid "0x026"
msgstr ""

#: ../../../AMDGPUUsage.rst:2186
msgid "0x027"
msgstr ""

#: ../../../AMDGPUUsage.rst:2186 ../../../AMDGPUUsage.rst:2220
#: ../../../AMDGPUUsage.rst:2224 ../../../AMDGPUUsage.rst:2227
#: ../../../AMDGPUUsage.rst:2233 ../../../AMDGPUUsage.rst:2234
#: ../../../AMDGPUUsage.rst:16442 ../../../AMDGPUUsage.rst:16443
#: ../../../AMDGPUUsage.rst:16444 ../../../AMDGPUUsage.rst:16445
#: ../../../AMDGPUUsage.rst:16446 ../../../AMDGPUUsage.rst:16447
#: ../../../AMDGPUUsage.rst:16448 ../../../AMDGPUUsage.rst:16484
#: ../../../AMDGPUUsage.rst:16485 ../../../AMDGPUUsage.rst:16486
#: ../../../AMDGPUUsage.rst:16487 ../../../AMDGPUUsage.rst:16488
#: ../../../AMDGPUUsage.rst:16489 ../../../AMDGPUUsage.rst:16490
#: ../../../AMDGPUUsage.rst:16525 ../../../AMDGPUUsage.rst:16526
#: ../../../AMDGPUUsage.rst:16527 ../../../AMDGPUUsage.rst:16528
#: ../../../AMDGPUUsage.rst:16529 ../../../AMDGPUUsage.rst:16530
#: ../../../AMDGPUUsage.rst:16531
msgid "Reserved."
msgstr ""

#: ../../../AMDGPUUsage.rst:2187
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX801``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2187
msgid "0x028"
msgstr ""

#: ../../../AMDGPUUsage.rst:2188
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX802``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2188
msgid "0x029"
msgstr ""

#: ../../../AMDGPUUsage.rst:2189
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX803``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2189
msgid "0x02a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2190
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX810``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2190
msgid "0x02b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2191
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX900``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2191
msgid "0x02c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2192
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX902``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2192
msgid "0x02d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2193
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX904``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2193
msgid "0x02e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2194
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX906``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2194
msgid "0x02f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2195
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX908``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2195
msgid "0x030"
msgstr ""

#: ../../../AMDGPUUsage.rst:2196
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX909``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2196
msgid "0x031"
msgstr ""

#: ../../../AMDGPUUsage.rst:2197
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX90C``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2197
msgid "0x032"
msgstr ""

#: ../../../AMDGPUUsage.rst:2198
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1010``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2198
msgid "0x033"
msgstr ""

#: ../../../AMDGPUUsage.rst:2199
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1011``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2199
msgid "0x034"
msgstr ""

#: ../../../AMDGPUUsage.rst:2200
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1012``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2200
msgid "0x035"
msgstr ""

#: ../../../AMDGPUUsage.rst:2201
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1030``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2201
msgid "0x036"
msgstr ""

#: ../../../AMDGPUUsage.rst:2202
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1031``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2202
msgid "0x037"
msgstr ""

#: ../../../AMDGPUUsage.rst:2203
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1032``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2203
msgid "0x038"
msgstr ""

#: ../../../AMDGPUUsage.rst:2204
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1033``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2204
msgid "0x039"
msgstr ""

#: ../../../AMDGPUUsage.rst:2205
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX602``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2205
msgid "0x03a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2206
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX705``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2206
msgid "0x03b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2207
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX805``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2207
msgid "0x03c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2208
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1035``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2208
msgid "0x03d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2209
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1034``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2209
msgid "0x03e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2210
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX90A``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2210
msgid "0x03f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2211
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX940``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2211
msgid "0x040"
msgstr ""

#: ../../../AMDGPUUsage.rst:2212
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1100``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2212
msgid "0x041"
msgstr ""

#: ../../../AMDGPUUsage.rst:2213
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1013``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2213
msgid "0x042"
msgstr ""

#: ../../../AMDGPUUsage.rst:2214
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1150``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2214
msgid "0x043"
msgstr ""

#: ../../../AMDGPUUsage.rst:2215
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1103``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2215
msgid "0x044"
msgstr ""

#: ../../../AMDGPUUsage.rst:2216
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1036``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2216
msgid "0x045"
msgstr ""

#: ../../../AMDGPUUsage.rst:2217
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1101``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2217
msgid "0x046"
msgstr ""

#: ../../../AMDGPUUsage.rst:2218
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1102``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2218
msgid "0x047"
msgstr ""

#: ../../../AMDGPUUsage.rst:2219
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1200``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2219
msgid "0x048"
msgstr ""

#: ../../../AMDGPUUsage.rst:2220
msgid "0x049"
msgstr ""

#: ../../../AMDGPUUsage.rst:2221
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1151``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2221
msgid "0x04a"
msgstr ""

#: ../../../AMDGPUUsage.rst:2222
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX941``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2222
msgid "0x04b"
msgstr ""

#: ../../../AMDGPUUsage.rst:2223
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX942``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2223
msgid "0x04c"
msgstr ""

#: ../../../AMDGPUUsage.rst:2224
msgid "0x04d"
msgstr ""

#: ../../../AMDGPUUsage.rst:2225
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1201``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2225
msgid "0x04e"
msgstr ""

#: ../../../AMDGPUUsage.rst:2226
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX950``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2226
msgid "0x04f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2227
msgid "0x050"
msgstr ""

#: ../../../AMDGPUUsage.rst:2228
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX9_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2228
msgid "0x051"
msgstr ""

#: ../../../AMDGPUUsage.rst:2229
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX10_1_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2229
msgid "0x052"
msgstr ""

#: ../../../AMDGPUUsage.rst:2230
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX10_3_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2230
msgid "0x053"
msgstr ""

#: ../../../AMDGPUUsage.rst:2231
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX11_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2231
msgid "0x054"
msgstr ""

#: ../../../AMDGPUUsage.rst:2232
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1152``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2232
msgid "0x055"
msgstr ""

#: ../../../AMDGPUUsage.rst:2232
msgid "``gfx1152``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2233
msgid "0x056"
msgstr ""

#: ../../../AMDGPUUsage.rst:2234
msgid "0x057"
msgstr ""

#: ../../../AMDGPUUsage.rst:2235
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX1153``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2235
msgid "0x058"
msgstr ""

#: ../../../AMDGPUUsage.rst:2235
msgid "``gfx1153``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2236
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX12_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2236
msgid "0x059"
msgstr ""

#: ../../../AMDGPUUsage.rst:2237
msgid "``EF_AMDGPU_MACH_AMDGCN_GFX9_4_GENERIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2237
msgid "0x05f"
msgstr ""

#: ../../../AMDGPUUsage.rst:2241
msgid "Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:2243
msgid ""
"An AMDGPU target ELF code object has the standard ELF sections which include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2245
msgid "AMDGPU ELF Sections"
msgstr ""

#: ../../../AMDGPUUsage.rst:2249
msgid "Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:2251 ../../../AMDGPUUsage.rst:2547
msgid "``.bss``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2251
msgid "``SHT_NOBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2251 ../../../AMDGPUUsage.rst:2252
#: ../../../AMDGPUUsage.rst:2257
msgid "``SHF_ALLOC`` + ``SHF_WRITE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2252 ../../../AMDGPUUsage.rst:2545
msgid "``.data``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2252 ../../../AMDGPUUsage.rst:2253
#: ../../../AMDGPUUsage.rst:2255 ../../../AMDGPUUsage.rst:2256
#: ../../../AMDGPUUsage.rst:2257 ../../../AMDGPUUsage.rst:2262
#: ../../../AMDGPUUsage.rst:2266
msgid "``SHT_PROGBITS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2253
msgid "``.debug_``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2254
msgid "``.dynamic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2254
msgid "``SHT_DYNAMIC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2254 ../../../AMDGPUUsage.rst:2255
#: ../../../AMDGPUUsage.rst:2256 ../../../AMDGPUUsage.rst:2258
#: ../../../AMDGPUUsage.rst:2262
msgid "``SHF_ALLOC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2255
msgid "``.dynstr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2256
msgid "``.dynsym``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2257
msgid "``.got``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2258
msgid "``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2258
msgid "``SHT_HASH``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2259 ../../../AMDGPUUsage.rst:2281
msgid "``.note``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2259
msgid "``SHT_NOTE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2260
msgid "``.rela``\\ *name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2260 ../../../AMDGPUUsage.rst:2261
msgid "``SHT_RELA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2261
msgid "``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2262 ../../../AMDGPUUsage.rst:2546
#: ../../../AMDGPUUsage.rst:2548
msgid "``.rodata``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2263
msgid "``.shstrtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2263 ../../../AMDGPUUsage.rst:2264
msgid "``SHT_STRTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2264
msgid "``.strtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2265
msgid "``.symtab``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2265
msgid "``SHT_SYMTAB``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2266 ../../../AMDGPUUsage.rst:2297
#: ../../../AMDGPUUsage.rst:2549
msgid "``.text``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2266
msgid "``SHF_ALLOC`` + ``SHF_EXECINSTR``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2269
msgid ""
"These sections have their standard meanings (see [ELF]_) and are only "
"generated if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:2274
msgid "``.debug``\\ *\\**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2273
msgid ""
"The standard DWARF sections. See :ref:`amdgpu-dwarf-debug-information` for "
"information on the DWARF produced by the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2277
msgid "``.dynamic``, ``.dynstr``, ``.dynsym``, ``.hash``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2277
msgid "The standard sections used by a dynamic loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2280
msgid ""
"See :ref:`amdgpu-note-records` for the note records supported by the AMDGPU "
"backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2292
msgid "``.rela``\\ *name*, ``.rela.dyn``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2284
msgid ""
"For relocatable code objects, *name* is the name of the section that the "
"relocation records apply. For example, ``.rela.text`` is the section name "
"for relocation records associated with the ``.text`` section."
msgstr ""

#: ../../../AMDGPUUsage.rst:2288
msgid ""
"For linked shared code objects, ``.rela.dyn`` contains all the relocation "
"records from each of the relocatable code object's ``.rela``\\ *name* "
"sections."
msgstr ""

#: ../../../AMDGPUUsage.rst:2291
msgid ""
"See :ref:`amdgpu-relocation-records` for the relocation records supported by "
"the AMDGPU backend."
msgstr ""

#: ../../../AMDGPUUsage.rst:2295
msgid ""
"The executable machine code for the kernels and functions they call. "
"Generated as position independent code. See :ref:`amdgpu-code-conventions` "
"for information on conventions used in the isa generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:2302
msgid "Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2304
msgid ""
"The AMDGPU backend code object contains ELF note records in the ``.note`` "
"section. The set of generated notes and their semantics depend on the code "
"object version; see :ref:`amdgpu-note-records-v2` and :ref:`amdgpu-note-"
"records-v3-onwards`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2309
msgid ""
"As required by ``ELFCLASS32`` and ``ELFCLASS64``, minimal zero-byte padding "
"must be generated after the ``name`` field to ensure the ``desc`` field is 4 "
"byte aligned. In addition, minimal zero-byte padding must be generated to "
"ensure the ``desc`` field size is a multiple of 4 bytes. The "
"``sh_addralign`` field of the ``.note`` section must be at least 4 to "
"indicate at least 8 byte alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:2319
msgid "Code Object V2 Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2322 ../../../AMDGPUUsage.rst:3630
#: ../../../AMDGPUUsage.rst:17808 ../../../AMDGPUUsage.rst:17863
#: ../../../AMDGPUUsage.rst:17938
msgid ""
"Code object V2 generation is no longer supported by this version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:2324
msgid ""
"The AMDGPU backend code object uses the following ELF note record in the ``."
"note`` section when compiling for code object V2."
msgstr ""

#: ../../../AMDGPUUsage.rst:2327
msgid "The note record vendor field is \"AMD\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2329 ../../../AMDGPUUsage.rst:2495
msgid ""
"Additional note records may be present, but any which are not documented "
"here are deprecated and should not be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2332
msgid "AMDGPU Code Object V2 ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2338 ../../../AMDGPUUsage.rst:2339
#: ../../../AMDGPUUsage.rst:2341 ../../../AMDGPUUsage.rst:2342
#: ../../../AMDGPUUsage.rst:2344
msgid "\"AMD\""
msgstr ""

#: ../../../AMDGPUUsage.rst:2338 ../../../AMDGPUUsage.rst:2355
#: ../../../AMDGPUUsage.rst:2374
msgid "``NT_AMD_HSA_CODE_OBJECT_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2338
msgid "Code object version."
msgstr ""

#: ../../../AMDGPUUsage.rst:2339 ../../../AMDGPUUsage.rst:2356
#: ../../../AMDGPUUsage.rst:2388
msgid "``NT_AMD_HSA_HSAIL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2339
msgid ""
"HSAIL properties generated by the HSAIL Finalizer and not the LLVM compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:2341 ../../../AMDGPUUsage.rst:2357
#: ../../../AMDGPUUsage.rst:2429
msgid "``NT_AMD_HSA_ISA_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2341
msgid "Target ISA version."
msgstr ""

#: ../../../AMDGPUUsage.rst:2342 ../../../AMDGPUUsage.rst:2359
#: ../../../AMDGPUUsage.rst:2483
msgid "``NT_AMD_HSA_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2342
msgid "Metadata null terminated string in YAML [YAML]_ textual format."
msgstr ""

#: ../../../AMDGPUUsage.rst:2344 ../../../AMDGPUUsage.rst:2360
#: ../../../AMDGPUUsage.rst:2443
msgid "``NT_AMD_HSA_ISA_NAME``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2344
msgid "Target ISA name."
msgstr ""

#: ../../../AMDGPUUsage.rst:2349
msgid "AMDGPU Code Object V2 ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2358
msgid "4-9"
msgstr ""

#: ../../../AMDGPUUsage.rst:2359 ../../../AMDGPUUsage.rst:2654
#: ../../../AMDGPUUsage.rst:5446 ../../../AMDGPUUsage.rst:5588
#: ../../../AMDGPUUsage.rst:5675
msgid "10"
msgstr ""

#: ../../../AMDGPUUsage.rst:2360 ../../../AMDGPUUsage.rst:2655
#: ../../../AMDGPUUsage.rst:5598 ../../../AMDGPUUsage.rst:5669
msgid "11"
msgstr ""

#: ../../../AMDGPUUsage.rst:2364
msgid ""
"Specifies the code object version number. The description field has the "
"following layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2374
msgid "The ``major_version`` has a value less than or equal to 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:2377
msgid ""
"Specifies the HSAIL properties used by the HSAIL Finalizer. The description "
"field has the following layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2391
msgid ""
"Specifies the target ISA version. The description field has the following "
"layout:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2404
msgid ""
"``vendor_name_size`` and ``architecture_name_size`` are the length of the "
"vendor and architecture names respectively, including the NUL character."
msgstr ""

#: ../../../AMDGPUUsage.rst:2407
msgid ""
"``vendor_and_architecture_name`` contains the NUL terminates string for the "
"vendor, immediately followed by the NUL terminated string for the "
"architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2411
msgid "This note record is used by the HSA runtime loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2413
msgid ""
"Code object V2 only supports a limited number of processors and has fixed "
"settings for target features. See :ref:`amdgpu-elf-note-record-"
"supported_processors-v2-table` for a list of processors and the "
"corresponding target ID. In the table the note record ISA name is a "
"concatenation of the vendor name, architecture name, major, minor, and "
"stepping separated by a \":\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2420
msgid ""
"The target ID column shows the processor name and fixed target features used "
"by the LLVM compiler. The LLVM compiler does not generate a "
"``NT_AMD_HSA_HSAIL`` note record."
msgstr ""

#: ../../../AMDGPUUsage.rst:2424
msgid ""
"A code object generated by the Finalizer also uses code object V2 and always "
"generates a ``NT_AMD_HSA_HSAIL`` note record. The processor name and "
"``sramecc`` target feature is as shown in :ref:`amdgpu-elf-note-record-"
"supported_processors-v2-table` but the ``xnack`` target feature is specified "
"by the ``EF_AMDGPU_FEATURE_XNACK_V2`` ``e_flags`` bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2432
msgid "Specifies the target ISA name as a non-NUL terminated string."
msgstr ""

#: ../../../AMDGPUUsage.rst:2434
msgid "This note record is not used by the HSA runtime loader."
msgstr ""

#: ../../../AMDGPUUsage.rst:2436
msgid ""
"See the ``NT_AMD_HSA_ISA_VERSION`` note record description of the code "
"object V2's limited support of processors and fixed settings for target "
"features."
msgstr ""

#: ../../../AMDGPUUsage.rst:2439
msgid ""
"See :ref:`amdgpu-elf-note-record-supported_processors-v2-table` for a "
"mapping from the string to the corresponding target ID. If the ``xnack`` "
"target feature is supported and enabled, the string produced by the LLVM "
"compiler will may have a ``+xnack`` appended. The Finlizer did not do the "
"appending and instead used the ``EF_AMDGPU_FEATURE_XNACK_V2`` ``e_flags`` "
"bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2446
msgid ""
"Specifies extensible metadata associated with the code objects executed on "
"HSA [HSA]_ compatible runtimes (see :ref:`amdgpu-os`). It is required when "
"the target triple OS is ``amdhsa`` (see :ref:`amdgpu-target-triples`). See :"
"ref:`amdgpu-amdhsa-code-object-metadata-v2` for the syntax of the code "
"object metadata string."
msgstr ""

#: ../../../AMDGPUUsage.rst:2452
msgid ""
"AMDGPU Code Object V2 Supported Processors and Fixed Target Feature Settings"
msgstr ""

#: ../../../AMDGPUUsage.rst:2456
msgid "Note Record ISA Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:2458
msgid "``AMD:AMDGPU:6:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2459
msgid "``AMD:AMDGPU:6:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2460
msgid "``AMD:AMDGPU:6:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2461
msgid "``AMD:AMDGPU:7:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2462
msgid "``AMD:AMDGPU:7:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2463
msgid "``AMD:AMDGPU:7:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2464
msgid "``AMD:AMDGPU:7:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2465
msgid "``AMD:AMDGPU:7:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2466
msgid "``AMD:AMDGPU:7:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2467
msgid "``AMD:AMDGPU:8:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid "``AMD:AMDGPU:8:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2468
msgid "``gfx801:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2469
msgid "``AMD:AMDGPU:8:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2470
msgid "``AMD:AMDGPU:8:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2471
msgid "``AMD:AMDGPU:8:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2472
msgid "``AMD:AMDGPU:8:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2473
msgid "``AMD:AMDGPU:8:1:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2473
msgid "``gfx810:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2474
msgid "``AMD:AMDGPU:9:0:0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2474
msgid "``gfx900:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2475
msgid "``AMD:AMDGPU:9:0:1``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2475
msgid "``gfx900:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2476
msgid "``AMD:AMDGPU:9:0:2``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2476
msgid "``gfx902:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2477
msgid "``AMD:AMDGPU:9:0:3``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2477
msgid "``gfx902:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2478
msgid "``AMD:AMDGPU:9:0:4``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2478
msgid "``gfx904:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2479
msgid "``AMD:AMDGPU:9:0:5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2479
msgid "``gfx904:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2480
msgid "``AMD:AMDGPU:9:0:6``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2480
msgid "``gfx906:sramecc-:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2481
msgid "``AMD:AMDGPU:9:0:7``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2481
msgid "``gfx906:sramecc-:xnack+``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2482
msgid "``AMD:AMDGPU:9:0:12``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2482
msgid "``gfx90c:xnack-``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2488
msgid "Code Object V3 and Above Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2490
msgid ""
"The AMDGPU backend code object uses the following ELF note record in the ``."
"note`` section when compiling for code object V3 and above."
msgstr ""

#: ../../../AMDGPUUsage.rst:2493
msgid "The note record vendor field is \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2498
msgid "AMDGPU Code Object V3 and Above ELF Note Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2504 ../../../AMDGPUUsage.rst:2506
msgid "\"AMDGPU\""
msgstr ""

#: ../../../AMDGPUUsage.rst:2504 ../../../AMDGPUUsage.rst:2520
#: ../../../AMDGPUUsage.rst:2530
msgid "``NT_AMDGPU_METADATA``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2504
msgid "Metadata in Message Pack [MsgPack]_ binary format."
msgstr ""

#: ../../../AMDGPUUsage.rst:2506 ../../../AMDGPUUsage.rst:2521
msgid "``NT_AMDGPU_KFD_CORE_STATE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2506
msgid ""
"Snapshot of runtime, agent and queues state for use in core dump.  See :ref:"
"`amdgpu_corefile_note`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2513
msgid "AMDGPU Code Object V3 and Above ELF Note Record Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:2519
msgid "0-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:2521
msgid "33"
msgstr ""

#: ../../../AMDGPUUsage.rst:2525
msgid ""
"Specifies extensible metadata associated with an AMDGPU code object. It is "
"encoded as a map in the Message Pack [MsgPack]_ binary data format. See :ref:"
"`amdgpu-amdhsa-code-object-metadata-v3`, :ref:`amdgpu-amdhsa-code-object-"
"metadata-v4` and :ref:`amdgpu-amdhsa-code-object-metadata-v5` for the map "
"keys defined for the ``amdhsa`` OS."
msgstr ""

#: ../../../AMDGPUUsage.rst:2535
msgid "Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:2537
msgid "Symbols include the following:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2539
msgid "AMDGPU ELF Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:2543
msgid "Section"
msgstr ""

#: ../../../AMDGPUUsage.rst:2545 ../../../AMDGPUUsage.rst:2549
#: ../../../AMDGPUUsage.rst:2550
msgid "*link-name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2545 ../../../AMDGPUUsage.rst:2548
#: ../../../AMDGPUUsage.rst:2550
msgid "``STT_OBJECT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2545 ../../../AMDGPUUsage.rst:2571
msgid "Global variable"
msgstr ""

#: ../../../AMDGPUUsage.rst:2548
msgid "*link-name*\\ ``.kd``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2548 ../../../AMDGPUUsage.rst:2577
msgid "Kernel descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:2549
msgid "``STT_FUNC``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2549 ../../../AMDGPUUsage.rst:2580
msgid "Kernel entry point"
msgstr ""

#: ../../../AMDGPUUsage.rst:2550
msgid "SHN_AMDGPU_LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2550
msgid "Global variable in LDS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2554
msgid "Global variables both used and defined by the compilation unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:2556
msgid ""
"If the symbol is defined in the compilation unit then it is allocated in the "
"appropriate section according to if it has initialized data or is readonly."
msgstr ""

#: ../../../AMDGPUUsage.rst:2559
msgid ""
"If the symbol is external then its section is ``STN_UNDEF`` and the loader "
"will resolve relocations using the definition provided by another code "
"object or explicitly defined by the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:2563
msgid ""
"If the symbol resides in local/group memory (LDS) then its section is the "
"special processor specific section name ``SHN_AMDGPU_LDS``, and the "
"``st_value`` field describes alignment requirements as it does for common "
"symbols."
msgstr ""

#: ../../../AMDGPUUsage.rst:2570
msgid ""
"Add description of linked shared object symbols. Seems undefined symbols are "
"marked as STT_NOTYPE."
msgstr ""

#: ../../../AMDGPUUsage.rst:2574
msgid ""
"Every HSA kernel has an associated kernel descriptor. It is the address of "
"the kernel descriptor that is used in the AQL dispatch packet used to invoke "
"the kernel, not the kernel entry point. The layout of the HSA kernel "
"descriptor is defined in :ref:`amdgpu-amdhsa-kernel-descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2580
msgid "Every HSA kernel also has a symbol for its machine code entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:2585
msgid "Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2587
msgid ""
"The AMDGPU backend generates ``Elf64_Rela`` relocation records for AMDHSA or "
"``Elf64_Rel`` relocation records for Mesa/AMDPAL. Supported relocatable "
"fields are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2594 ../../../AMDGPUUsage.rst:2641
#: ../../../AMDGPUUsage.rst:2643 ../../../AMDGPUUsage.rst:2647
#: ../../../AMDGPUUsage.rst:2649 ../../../AMDGPUUsage.rst:2651
#: ../../../AMDGPUUsage.rst:2652 ../../../AMDGPUUsage.rst:2653
#: ../../../AMDGPUUsage.rst:2654 ../../../AMDGPUUsage.rst:2655
msgid "``word32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2592
msgid ""
"This specifies a 32-bit field occupying 4 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMDGPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2599 ../../../AMDGPUUsage.rst:2645
#: ../../../AMDGPUUsage.rst:2648 ../../../AMDGPUUsage.rst:2657
msgid "``word64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2597
msgid ""
"This specifies a 64-bit field occupying 8 bytes with arbitrary byte "
"alignment. These values use the same byte order as other word values in the "
"AMDGPU architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:2601
msgid "Following notations are used for specifying relocation calculations:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2609
msgid "**A**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2604
msgid ""
"Represents the addend used to compute the value of the relocatable field. If "
"the addend field is smaller than 64 bits then it is zero-extended to 64 bits "
"for use in the calculations below. (In practice this only affects ``_HI`` "
"relocation types on Mesa/AMDPAL, where the addend comes from the 32-bit "
"field but the result of the calculation depends on the high part of the full "
"64-bit address.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2613
msgid "**G**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2612
msgid ""
"Represents the offset into the global offset table at which the relocation "
"entry's symbol will reside during execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:2616
msgid "**GOT**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2616
msgid "Represents the address of the global offset table."
msgstr ""

#: ../../../AMDGPUUsage.rst:2620
msgid "**P**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2619
msgid ""
"Represents the place (section offset for ``et_rel`` or address for "
"``et_dyn``) of the storage unit being relocated (computed using "
"``r_offset``)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2625
msgid "**S**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2623
msgid ""
"Represents the value of the symbol whose index resides in the relocation "
"entry. Relocations not using this must specify a symbol index of "
"``STN_UNDEF``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2630
msgid "**B**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2628
msgid ""
"Represents the base address of a loaded executable or shared object which is "
"the difference between the ELF address and the actual load address. "
"Relocations using this are only valid in executable or shared objects."
msgstr ""

#: ../../../AMDGPUUsage.rst:2632
msgid "The following relocation types are supported:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2634
msgid "AMDGPU ELF Relocation Records"
msgstr ""

#: ../../../AMDGPUUsage.rst:2638
msgid "Relocation Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:2638
msgid "Kind"
msgstr ""

#: ../../../AMDGPUUsage.rst:2638
msgid "Calculation"
msgstr ""

#: ../../../AMDGPUUsage.rst:2640
msgid "``R_AMDGPU_NONE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2641
msgid "``R_AMDGPU_ABS32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2641 ../../../AMDGPUUsage.rst:2643
#: ../../../AMDGPUUsage.rst:2645 ../../../AMDGPUUsage.rst:2649
msgid "Static, Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2641
msgid "(S + A) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2643
msgid "``R_AMDGPU_ABS32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2643
msgid "(S + A) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2645
msgid "``R_AMDGPU_ABS64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2645 ../../../AMDGPUUsage.rst:2649
msgid "S + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:2647
msgid "``R_AMDGPU_REL32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2647 ../../../AMDGPUUsage.rst:2648
#: ../../../AMDGPUUsage.rst:2651 ../../../AMDGPUUsage.rst:2652
#: ../../../AMDGPUUsage.rst:2653 ../../../AMDGPUUsage.rst:2654
#: ../../../AMDGPUUsage.rst:2655 ../../../AMDGPUUsage.rst:2658
msgid "Static"
msgstr ""

#: ../../../AMDGPUUsage.rst:2647 ../../../AMDGPUUsage.rst:2648
msgid "S + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:2648
msgid "``R_AMDGPU_REL64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2649
msgid "``R_AMDGPU_ABS32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2651
msgid "``R_AMDGPU_GOTPCREL``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2651
msgid "G + GOT + A - P"
msgstr ""

#: ../../../AMDGPUUsage.rst:2652
msgid "``R_AMDGPU_GOTPCREL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2652
msgid "(G + GOT + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2653
msgid "``R_AMDGPU_GOTPCREL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2653
msgid "(G + GOT + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2654
msgid "``R_AMDGPU_REL32_LO``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2654
msgid "(S + A - P) & 0xFFFFFFFF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2655
msgid "``R_AMDGPU_REL32_HI``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2655
msgid "(S + A - P) >> 32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2656 ../../../AMDGPUUsage.rst:5634
#: ../../../AMDGPUUsage.rst:5673
msgid "12"
msgstr ""

#: ../../../AMDGPUUsage.rst:2657
msgid "``R_AMDGPU_RELATIVE64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2657
msgid "Dynamic"
msgstr ""

#: ../../../AMDGPUUsage.rst:2657 ../../../AMDGPUUsage.rst:5461
#: ../../../AMDGPUUsage.rst:5635 ../../../AMDGPUUsage.rst:5675
msgid "13"
msgstr ""

#: ../../../AMDGPUUsage.rst:2657
msgid "B + A"
msgstr ""

#: ../../../AMDGPUUsage.rst:2658
msgid "``R_AMDGPU_REL16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2658 ../../../AMDGPUUsage.rst:5477
#: ../../../AMDGPUUsage.rst:5669
msgid "14"
msgstr ""

#: ../../../AMDGPUUsage.rst:2658
msgid "``word16``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2658
msgid "((S + A - P) - 4) / 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:2661
msgid ""
"``R_AMDGPU_ABS32_LO`` and ``R_AMDGPU_ABS32_HI`` are only supported by the "
"``mesa3d`` OS, which does not support ``R_AMDGPU_ABS64``."
msgstr ""

#: ../../../AMDGPUUsage.rst:2664
msgid ""
"There is no current OS loader support for 32-bit programs and so "
"``R_AMDGPU_ABS32`` is not used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2670
msgid "Loaded Code Object Path Uniform Resource Identifier (URI)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2672
msgid ""
"The AMD GPU code object loader represents the path of the ELF shared object "
"from which the code object was loaded as a textual Uniform Resource "
"Identifier (URI). Note that the code object is the in memory loaded "
"relocated form of the ELF shared object.  Multiple code objects may be "
"loaded at different memory addresses in the same process from the same ELF "
"shared object."
msgstr ""

#: ../../../AMDGPUUsage.rst:2678
msgid ""
"The loaded code object path URI syntax is defined by the following BNF "
"syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2692
msgid "**number**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2691
msgid ""
"Is a C integral literal where hexadecimal values are prefixed by \"0x\" or "
"\"0X\", and octal values by \"0\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2698
msgid "**file_path**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2695
msgid ""
"Is the file's path specified as a URI encoded UTF-8 string. In URI encoding, "
"every character that is not in the regular expression ``[a-zA-Z0-9/_.~-]`` "
"is encoded as two uppercase hexadecimal digits proceeded by \"%\".  "
"Directories in the path are separated by \"/\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:2703
msgid "**offset**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2701
msgid ""
"Is a 0-based byte offset to the start of the code object.  For a file URI, "
"it is from the start of the file specified by the ``file_path``, and if "
"omitted defaults to 0. For a memory URI, it is the memory address and is "
"required."
msgstr ""

#: ../../../AMDGPUUsage.rst:2707
msgid "**size**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2706
msgid ""
"Is the number of bytes in the code object.  For a file URI, if omitted it "
"defaults to the size of the file.  It is required for a memory URI."
msgstr ""

#: ../../../AMDGPUUsage.rst:2711
msgid "**process_id**"
msgstr ""

#: ../../../AMDGPUUsage.rst:2710
msgid ""
"Is the identity of the process owning the memory.  For Linux it is the C "
"unsigned integral decimal literal for the process ID (PID)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2724
msgid "DWARF Debug Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:2728
msgid ""
"This section describes **provisional support** for AMDGPU DWARF [DWARF]_ "
"that is not currently fully implemented and is subject to change."
msgstr ""

#: ../../../AMDGPUUsage.rst:2731
msgid ""
"AMDGPU generates DWARF [DWARF]_ debugging information ELF sections (see :ref:"
"`amdgpu-elf-code-object`) which contain information that maps the code "
"object executable code and data to the source language constructs. It can be "
"used by tools such as debuggers and profilers. It uses features defined in :"
"doc:`AMDGPUDwarfExtensionsForHeterogeneousDebugging` that are made available "
"in DWARF Version 4 and DWARF Version 5 as an LLVM vendor extension."
msgstr ""

#: ../../../AMDGPUUsage.rst:2738
msgid ""
"This section defines the AMDGPU target architecture specific DWARF mappings."
msgstr ""

#: ../../../AMDGPUUsage.rst:2743
msgid "Register Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:2745
msgid ""
"This section defines the AMDGPU target architecture register numbers used in "
"DWARF operation expressions (see DWARF Version 5 section 2.5 and :ref:"
"`amdgpu-dwarf-operation-expressions`) and Call Frame Information "
"instructions (see DWARF Version 5 section 6.4 and :ref:`amdgpu-dwarf-call-"
"frame-information`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:2751
msgid ""
"A single code object can contain code for kernels that have different "
"wavefront sizes. The vector registers and some scalar registers are based on "
"the wavefront size. AMDGPU defines distinct DWARF registers for each "
"wavefront size. This simplifies the consumer of the DWARF so that each "
"register has a fixed size, rather than being dynamic according to the "
"wavefront size mode. Similarly, distinct DWARF registers are defined for "
"those registers that vary in size according to the process address size. "
"This allows a consumer to treat a specific AMDGPU processor as a single "
"architecture regardless of how it is configured at run time. The compiler "
"explicitly specifies the DWARF registers that match the mode in which the "
"code it is generating will be executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:2762
msgid ""
"DWARF registers are encoded as numbers, which are mapped to architecture "
"registers. The mapping for AMDGPU is defined in :ref:`amdgpu-dwarf-register-"
"mapping-table`. All AMDGPU targets use the same mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:2767
msgid "AMDGPU DWARF Register Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:2771
msgid "DWARF Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:2771
msgid "AMDGPU Register"
msgstr ""

#: ../../../AMDGPUUsage.rst:2771 ../../../AMDGPUUsage.rst:2921
msgid "Bit Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:2773
msgid "PC_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2773
msgid ""
"Program Counter (PC) when executing in a 32-bit process address space. Used "
"in the CFI to describe the PC of the calling frame."
msgstr ""

#: ../../../AMDGPUUsage.rst:2778
msgid "EXEC_MASK_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2778
msgid "Execution Mask Register when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2780
msgid "2-15"
msgstr ""

#: ../../../AMDGPUUsage.rst:2780 ../../../AMDGPUUsage.rst:2789
#: ../../../AMDGPUUsage.rst:2793 ../../../AMDGPUUsage.rst:2796
#: ../../../AMDGPUUsage.rst:2801 ../../../AMDGPUUsage.rst:2807
#: ../../../AMDGPUUsage.rst:2810 ../../../AMDGPUUsage.rst:2812
#: ../../../AMDGPUUsage.rst:2817 ../../../AMDGPUUsage.rst:2823
#: ../../../AMDGPUUsage.rst:2829 ../../../AMDGPUUsage.rst:2835
#: ../../../AMDGPUUsage.rst:2932
msgid "*Reserved*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2780 ../../../AMDGPUUsage.rst:2789
msgid "*Reserved for highly accessed registers using DWARF shortcut.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2782 ../../../AMDGPUUsage.rst:5560
#: ../../../AMDGPUUsage.rst:5675
msgid "16"
msgstr ""

#: ../../../AMDGPUUsage.rst:2782
msgid "PC_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:2782
msgid ""
"Program Counter (PC) when executing in a 64-bit process address space. Used "
"in the CFI to describe the PC of the calling frame."
msgstr ""

#: ../../../AMDGPUUsage.rst:2787 ../../../AMDGPUUsage.rst:5669
msgid "17"
msgstr ""

#: ../../../AMDGPUUsage.rst:2787
msgid "EXEC_MASK_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:2787
msgid "Execution Mask Register when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2789
msgid "18-31"
msgstr ""

#: ../../../AMDGPUUsage.rst:2791
msgid "32-95"
msgstr ""

#: ../../../AMDGPUUsage.rst:2791
msgid "SGPR0-SGPR63"
msgstr ""

#: ../../../AMDGPUUsage.rst:2791 ../../../AMDGPUUsage.rst:2811
msgid "Scalar General Purpose Registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:2793
msgid "96-127"
msgstr ""

#: ../../../AMDGPUUsage.rst:2793
msgid "*Reserved for frequently accessed registers using DWARF 1-byte ULEB.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2795
msgid "STATUS"
msgstr ""

#: ../../../AMDGPUUsage.rst:2795
msgid "Status Register."
msgstr ""

#: ../../../AMDGPUUsage.rst:2796
msgid "129-511"
msgstr ""

#: ../../../AMDGPUUsage.rst:2796
msgid "*Reserved for future Scalar Architectural Registers.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2798 ../../../AMDGPUUsage.rst:5064
msgid "512"
msgstr ""

#: ../../../AMDGPUUsage.rst:2798
msgid "VCC_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2798
msgid "Vector Condition Code Register when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2801
msgid "513-767"
msgstr ""

#: ../../../AMDGPUUsage.rst:2801
msgid ""
"*Reserved for future Vector Architectural Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2804
msgid "768"
msgstr ""

#: ../../../AMDGPUUsage.rst:2804
msgid "VCC_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:2804
msgid "Vector Condition Code Register when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2807
msgid "769-1023"
msgstr ""

#: ../../../AMDGPUUsage.rst:2807
msgid ""
"*Reserved for future Vector Architectural Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2810
msgid "1024-1087"
msgstr ""

#: ../../../AMDGPUUsage.rst:2810
msgid "*Reserved for padding.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2811
msgid "1088-1129"
msgstr ""

#: ../../../AMDGPUUsage.rst:2811
msgid "SGPR64-SGPR105"
msgstr ""

#: ../../../AMDGPUUsage.rst:2812
msgid "1130-1535"
msgstr ""

#: ../../../AMDGPUUsage.rst:2812
msgid "*Reserved for future Scalar General Purpose Registers.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2814
msgid "1536-1791"
msgstr ""

#: ../../../AMDGPUUsage.rst:2814 ../../../AMDGPUUsage.rst:2826
msgid "VGPR0-VGPR255"
msgstr ""

#: ../../../AMDGPUUsage.rst:2814 ../../../AMDGPUUsage.rst:2820
msgid "32*32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2814
msgid "Vector General Purpose Registers when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2817
msgid "1792-2047"
msgstr ""

#: ../../../AMDGPUUsage.rst:2817
msgid ""
"*Reserved for future Vector General Purpose Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2820
msgid "2048-2303"
msgstr ""

#: ../../../AMDGPUUsage.rst:2820 ../../../AMDGPUUsage.rst:2832
msgid "AGPR0-AGPR255"
msgstr ""

#: ../../../AMDGPUUsage.rst:2820
msgid "Vector Accumulation Registers when executing in wavefront 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2823
msgid "2304-2559"
msgstr ""

#: ../../../AMDGPUUsage.rst:2823
msgid ""
"*Reserved for future Vector Accumulation Registers when executing in "
"wavefront 32 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2826
msgid "2560-2815"
msgstr ""

#: ../../../AMDGPUUsage.rst:2826 ../../../AMDGPUUsage.rst:2832
msgid "64*32"
msgstr ""

#: ../../../AMDGPUUsage.rst:2826
msgid "Vector General Purpose Registers when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2829
msgid "2816-3071"
msgstr ""

#: ../../../AMDGPUUsage.rst:2829
msgid ""
"*Reserved for future Vector General Purpose Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2832
msgid "3072-3327"
msgstr ""

#: ../../../AMDGPUUsage.rst:2832
msgid "Vector Accumulation Registers when executing in wavefront 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:2835
msgid "3328-3583"
msgstr ""

#: ../../../AMDGPUUsage.rst:2835
msgid ""
"*Reserved for future Vector Accumulation Registers when executing in "
"wavefront 64 mode.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2840
msgid ""
"The vector registers are represented as the full size for the wavefront. "
"They are organized as consecutive dwords (32-bits), one per lane, with the "
"dword at the least significant bit position corresponding to lane 0 and so "
"forth. DWARF location expressions involving the ``DW_OP_LLVM_offset`` and "
"``DW_OP_LLVM_push_lane`` operations are used to select the part of the "
"vector register corresponding to the lane that is executing the current "
"thread of execution in languages that are implemented using a SIMD or SIMT "
"execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:2849
msgid ""
"If the wavefront size is 32 lanes then the wavefront 32 mode register "
"definitions are used. If the wavefront size is 64 lanes then the wavefront "
"64 mode register definitions are used. Some AMDGPU targets support executing "
"in both wavefront 32 and wavefront 64 mode. The register definitions "
"corresponding to the wavefront mode of the generated code will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2855
msgid ""
"If code is generated to execute in a 32-bit process address space, then the "
"32-bit process address space register definitions are used. If code is "
"generated to execute in a 64-bit process address space, then the 64-bit "
"process address space register definitions are used. The ``amdgcn`` target "
"only supports the 64-bit process address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:2864
msgid "Memory Space Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:2866
msgid ""
"The DWARF memory space represents the source language memory space. See "
"DWARF Version 5 section 2.12 which is updated by the *DWARF Extensions For "
"Heterogeneous Debugging* section :ref:`amdgpu-dwarf-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2870
msgid ""
"The DWARF memory space mapping used for AMDGPU is defined in :ref:`amdgpu-"
"dwarf-memory-space-mapping-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2873
msgid "AMDGPU DWARF Memory Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:2877 ../../../AMDGPUUsage.rst:2919
msgid "DWARF"
msgstr ""

#: ../../../AMDGPUUsage.rst:2877 ../../../AMDGPUUsage.rst:2919
msgid "AMDGPU"
msgstr ""

#: ../../../AMDGPUUsage.rst:2879 ../../../AMDGPUUsage.rst:4783
msgid "Memory Space Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:2879
msgid "Memory Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2881
msgid "``DW_MSPACE_LLVM_none``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2881
msgid "0x0000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2881 ../../../AMDGPUUsage.rst:2929
msgid "Generic (Flat)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2882
msgid "``DW_MSPACE_LLVM_global``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2882
msgid "0x0001"
msgstr ""

#: ../../../AMDGPUUsage.rst:2883
msgid "``DW_MSPACE_LLVM_constant``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2883
msgid "0x0002"
msgstr ""

#: ../../../AMDGPUUsage.rst:2884
msgid "``DW_MSPACE_LLVM_group``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2884
msgid "0x0003"
msgstr ""

#: ../../../AMDGPUUsage.rst:2884 ../../../AMDGPUUsage.rst:2931
msgid "Local (group/LDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2885
msgid "``DW_MSPACE_LLVM_private``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2885
msgid "0x0004"
msgstr ""

#: ../../../AMDGPUUsage.rst:2885 ../../../AMDGPUUsage.rst:2933
#: ../../../AMDGPUUsage.rst:2934
msgid "Private (Scratch)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2886
msgid "``DW_MSPACE_AMDGPU_region``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2886
msgid "0x8000"
msgstr ""

#: ../../../AMDGPUUsage.rst:2886 ../../../AMDGPUUsage.rst:2930
msgid "Region (GDS)"
msgstr ""

#: ../../../AMDGPUUsage.rst:2889
msgid ""
"The DWARF memory space values defined in the *DWARF Extensions For "
"Heterogeneous Debugging* section :ref:`amdgpu-dwarf-memory-spaces` are used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2892
msgid ""
"In addition, ``DW_ADDR_AMDGPU_region`` is encoded as a vendor extension. "
"This is available for use for the AMD extension for access to the hardware "
"GDS memory which is scratchpad memory allocated per device."
msgstr ""

#: ../../../AMDGPUUsage.rst:2896
msgid ""
"For AMDGPU if no ``DW_AT_LLVM_memory_space`` attribute is present, then the "
"default memory space of ``DW_MSPACE_LLVM_none`` is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:2899
msgid ""
"See :ref:`amdgpu-dwarf-address-space-identifier` for information on the "
"AMDGPU mapping of DWARF memory spaces to DWARF address spaces, including "
"address size and NULL value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2906
msgid "Address Space Identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:2908
msgid ""
"DWARF address spaces correspond to target architecture specific linear "
"addressable memory areas. See DWARF Version 5 section 2.12 and *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`amdgpu-dwarf-address-"
"spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2912
msgid ""
"The DWARF address space mapping used for AMDGPU is defined in :ref:`amdgpu-"
"dwarf-address-space-mapping-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:2915
msgid "AMDGPU DWARF Address Space Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:2919
msgid "Notes"
msgstr ""

#: ../../../AMDGPUUsage.rst:2921
msgid "Address"
msgstr ""

#: ../../../AMDGPUUsage.rst:2921
msgid "LLVM IR Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2923
msgid "64-bit process address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2923
msgid "32-bit process address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:2928
msgid "``DW_ASPACE_LLVM_none``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2928
msgid "0x00"
msgstr ""

#: ../../../AMDGPUUsage.rst:2928
msgid "*default address space*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2929
msgid "``DW_ASPACE_AMDGPU_generic``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2930
msgid "``DW_ASPACE_AMDGPU_region``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2931
msgid "``DW_ASPACE_AMDGPU_local``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2931
msgid "0x03"
msgstr ""

#: ../../../AMDGPUUsage.rst:2932
msgid "0x04"
msgstr ""

#: ../../../AMDGPUUsage.rst:2933
msgid "``DW_ASPACE_AMDGPU_private_lane``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2933
msgid "0x05"
msgstr ""

#: ../../../AMDGPUUsage.rst:2933
msgid "*focused lane*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2934
msgid "``DW_ASPACE_AMDGPU_private_wave``"
msgstr ""

#: ../../../AMDGPUUsage.rst:2934
msgid "0x06"
msgstr ""

#: ../../../AMDGPUUsage.rst:2934
msgid "*unswizzled wavefront*"
msgstr ""

#: ../../../AMDGPUUsage.rst:2937
msgid ""
"See :ref:`amdgpu-address-spaces` for information on the AMDGPU LLVM IR "
"address spaces including address size and NULL value."
msgstr ""

#: ../../../AMDGPUUsage.rst:2940
msgid ""
"The ``DW_ASPACE_LLVM_none`` address space is the default target architecture "
"address space used in DWARF operations that do not specify an address space. "
"It therefore has to map to the global address space so that the "
"``DW_OP_addr*`` and related operations can refer to addresses in the program "
"code."
msgstr ""

#: ../../../AMDGPUUsage.rst:2945
msgid ""
"The ``DW_ASPACE_AMDGPU_generic`` address space allows location expressions "
"to specify the flat address space. If the address corresponds to an address "
"in the local address space, then it corresponds to the wavefront that is "
"executing the focused thread of execution. If the address corresponds to an "
"address in the private address space, then it corresponds to the lane that "
"is executing the focused thread of execution for languages that are "
"implemented using a SIMD or SIMT execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:2955
msgid ""
"CUDA-like languages such as HIP that do not have address spaces in the "
"language type system, but do allow variables to be allocated in different "
"address spaces, need to explicitly specify the ``DW_ASPACE_AMDGPU_generic`` "
"address space in the DWARF expression operations as the default address "
"space is the global address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:2961
msgid ""
"The ``DW_ASPACE_AMDGPU_local`` address space allows location expressions to "
"specify the local address space corresponding to the wavefront that is "
"executing the focused thread of execution."
msgstr ""

#: ../../../AMDGPUUsage.rst:2965
msgid ""
"The ``DW_ASPACE_AMDGPU_private_lane`` address space allows location "
"expressions to specify the private address space corresponding to the lane "
"that is executing the focused thread of execution for languages that are "
"implemented using a SIMD or SIMT execution model."
msgstr ""

#: ../../../AMDGPUUsage.rst:2970
msgid ""
"The ``DW_ASPACE_AMDGPU_private_wave`` address space allows location "
"expressions to specify the unswizzled private address space corresponding to "
"the wavefront that is executing the focused thread of execution. The "
"wavefront view of private memory is the per wavefront unswizzled backing "
"memory layout defined in :ref:`amdgpu-address-spaces`, such that address 0 "
"corresponds to the first location for the backing memory of the wavefront "
"(namely the address is not offset by ``wavefront-scratch-base``). The "
"following formula can be used to convert from a "
"``DW_ASPACE_AMDGPU_private_lane`` address to a "
"``DW_ASPACE_AMDGPU_private_wave`` address:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2986
msgid ""
"If the ``DW_ASPACE_AMDGPU_private_lane`` address is dword aligned, and the "
"start of the dwords for each lane starting with lane 0 is required, then "
"this simplifies to:"
msgstr ""

#: ../../../AMDGPUUsage.rst:2995
msgid ""
"A compiler can use the ``DW_ASPACE_AMDGPU_private_wave`` address space to "
"read a complete spilled vector register back into a complete vector register "
"in the CFI. The frame pointer can be a private lane address which is dword "
"aligned, which can be shifted to multiply by the wavefront size, and then "
"used to form a private wavefront address that gives a location for a "
"contiguous set of dwords, one per lane, where the vector register dwords are "
"spilled. The compiler knows the wavefront size since it generates the code. "
"Note that the type of the address may have to be converted as the size of a "
"``DW_ASPACE_AMDGPU_private_lane`` address may be smaller than the size of a "
"``DW_ASPACE_AMDGPU_private_wave`` address."
msgstr ""

#: ../../../AMDGPUUsage.rst:3009
msgid "Lane identifier"
msgstr ""

#: ../../../AMDGPUUsage.rst:3011
msgid ""
"DWARF lane identifies specify a target architecture lane position for "
"hardware that executes in a SIMD or SIMT manner, and on which a source "
"language maps its threads of execution onto those lanes. The DWARF lane "
"identifier is pushed by the ``DW_OP_LLVM_push_lane`` DWARF expression "
"operation. See DWARF Version 5 section 2.5 which is updated by *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`amdgpu-dwarf-operation-"
"expressions`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3018
msgid ""
"For AMDGPU, the lane identifier corresponds to the hardware lane ID of a "
"wavefront. It is numbered from 0 to the wavefront size minus 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3022
msgid "Operation Expressions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3024
msgid ""
"DWARF expressions are used to compute program values and the locations of "
"program objects. See DWARF Version 5 section 2.5 and :ref:`amdgpu-dwarf-"
"operation-expressions`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3028
msgid ""
"DWARF location descriptions describe how to access storage which includes "
"memory and registers. When accessing storage on AMDGPU, bytes are ordered "
"with least significant bytes first, and bits are ordered within bytes with "
"least significant bits first."
msgstr ""

#: ../../../AMDGPUUsage.rst:3033
msgid ""
"For AMDGPU CFI expressions, ``DW_OP_LLVM_select_bit_piece`` is used to "
"describe unwinding vector registers that are spilled under the execution "
"mask to memory: the zero-single location description is the vector register, "
"and the one-single location description is the spilled memory location "
"description. The ``DW_OP_LLVM_form_aspace_address`` is used to specify the "
"address space of the memory location description."
msgstr ""

#: ../../../AMDGPUUsage.rst:3040
msgid ""
"In AMDGPU expressions, ``DW_OP_LLVM_select_bit_piece`` is used by the "
"``DW_AT_LLVM_lane_pc`` attribute expression where divergent control flow is "
"controlled by the execution mask. An undefined location description together "
"with ``DW_OP_LLVM_extend`` is used to indicate the lane was not active on "
"entry to the subprogram. See :ref:`amdgpu-dwarf-dw-at-llvm-lane-pc` for an "
"example."
msgstr ""

#: ../../../AMDGPUUsage.rst:3049
msgid "Base Type Conversions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3051
msgid ""
"For AMDGPU expressions, ``DW_OP_convert`` may be used to convert between "
"``DW_ATE_address``-encoded base types in different address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:3054
msgid ""
"Conversions are defined as in :ref:`amdgpu-address-spaces` when all relevant "
"conditions described there are met, and otherwise result in an evaluation "
"error."
msgstr ""

#: ../../../AMDGPUUsage.rst:3060
msgid ""
"For a target which does not support a particular address space, converting "
"to or from that address space is always an evaluation error."
msgstr ""

#: ../../../AMDGPUUsage.rst:3063
msgid ""
"For targets which support the generic address space, converting from "
"``DW_ASPACE_AMDGPU_generic`` to ``DW_ASPACE_LLVM_none`` is defined when the "
"generic address is in the global address space. The conversion requires no "
"change to the literal value of the address."
msgstr ""

#: ../../../AMDGPUUsage.rst:3068
msgid ""
"Converting from ``DW_ASPACE_AMDGPU_generic`` to any of "
"``DW_ASPACE_AMDGPU_local``, ``DW_ASPACE_AMDGPU_private_wave`` or "
"``DW_ASPACE_AMDGPU_private_lane`` is defined when the relevant hardware "
"support is present, any required hardware setup has been completed, and the "
"generic address is in the corresponding address space. Conversion to "
"``DW_ASPACE_AMDGPU_private_lane`` additionally requires the context to "
"include the active lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:3077
msgid "Debugger Information Entry Attributes"
msgstr ""

#: ../../../AMDGPUUsage.rst:3079
msgid ""
"This section describes how certain debugger information entry attributes are "
"used by AMDGPU. See the sections in DWARF Version 5 section 3.3.5 and 3.1.1 "
"which are updated by *DWARF Extensions For Heterogeneous Debugging* section :"
"ref:`amdgpu-dwarf-low-level-information` and :ref:`amdgpu-dwarf-full-and-"
"partial-compilation-unit-entries`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3088
msgid "``DW_AT_LLVM_lane_pc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3090
msgid ""
"For AMDGPU, the ``DW_AT_LLVM_lane_pc`` attribute is used to specify the "
"program location of the separate lanes of a SIMT thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:3093
msgid ""
"If the lane is an active lane then this will be the same as the current "
"program location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3096
msgid ""
"If the lane is inactive, but was active on entry to the subprogram, then "
"this is the program location in the subprogram at which execution of the "
"lane is conceptual positioned."
msgstr ""

#: ../../../AMDGPUUsage.rst:3100
msgid ""
"If the lane was not active on entry to the subprogram, then this will be the "
"undefined location. A client debugger can check if the lane is part of a "
"valid work-group by checking that the lane is in the range of the associated "
"work-group within the grid, accounting for partial work-groups. If it is "
"not, then the debugger can omit any information for the lane. Otherwise, the "
"debugger may repeatedly unwind the stack and inspect the "
"``DW_AT_LLVM_lane_pc`` of the calling subprogram until it finds a non-"
"undefined location. Conceptually the lane only has the call frames that it "
"has a non-undefined ``DW_AT_LLVM_lane_pc``."
msgstr ""

#: ../../../AMDGPUUsage.rst:3110
msgid ""
"The following example illustrates how the AMDGPU backend can generate a "
"DWARF location list expression for the nested ``IF/THEN/ELSE`` structures of "
"the following subprogram pseudo code for a target with 64 lanes per "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:3134
msgid ""
"The AMDGPU backend may generate the following pseudo LLVM MIR to manipulate "
"the execution mask (``EXEC``) to linearize the control flow. The condition "
"is evaluated to make a mask of the lanes for which the condition evaluates "
"to true. First the ``THEN`` region is executed by setting the ``EXEC`` mask "
"to the logical ``AND`` of the current ``EXEC`` mask with the condition mask. "
"Then the ``ELSE`` region is executed by negating the ``EXEC`` mask and "
"logical ``AND`` of the saved ``EXEC`` mask at the start of the region. After "
"the ``IF/THEN/ELSE`` region the ``EXEC`` mask is restored to the value it "
"had at the beginning of the region. This is shown below. Other approaches "
"are possible, but the basic concept is the same."
msgstr ""

#: ../../../AMDGPUUsage.rst:3176
msgid ""
"To create the DWARF location list expression that defines the location "
"description of a vector of lane program locations, the LLVM MIR "
"``DBG_VALUE`` pseudo instruction can be used to annotate the linearized "
"control flow. This can be done by defining an artificial variable for the "
"lane PC. The DWARF location list expression created for it is used as the "
"value of the ``DW_AT_LLVM_lane_pc`` attribute on the subprogram's debugger "
"information entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:3183
msgid ""
"A DWARF procedure is defined for each well nested structured control flow "
"region which provides the conceptual lane program location for a lane if it "
"is not active (namely it is divergent). The DWARF operation expression for "
"each region conceptually inherits the value of the immediately enclosing "
"region and modifies it according to the semantics of the region."
msgstr ""

#: ../../../AMDGPUUsage.rst:3189
msgid ""
"For an ``IF/THEN/ELSE`` region the divergent program location is at the "
"start of the region for the ``THEN`` region since it is executed first. For "
"the ``ELSE`` region the divergent program location is at the end of the ``IF/"
"THEN/ELSE`` region since the ``THEN`` region has completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:3194
msgid ""
"The lane PC artificial variable is assigned at each region transition. It "
"uses the immediately enclosing region's DWARF procedure to compute the "
"program location for each lane assuming they are divergent, and then "
"modifies the result by inserting the current program location for each lane "
"that the ``EXEC`` mask indicates is active."
msgstr ""

#: ../../../AMDGPUUsage.rst:3200
msgid ""
"By having separate DWARF procedures for each region, they can be reused to "
"define the value for any nested region. This reduces the total size of the "
"DWARF operation expressions."
msgstr ""

#: ../../../AMDGPUUsage.rst:3204
msgid "The following provides an example using pseudo LLVM MIR."
msgstr ""

#: ../../../AMDGPUUsage.rst:3336
msgid ""
"The DWARF procedure ``%__active_lane_pc`` is used to update the lane pc "
"elements that are active, with the current program location."
msgstr ""

#: ../../../AMDGPUUsage.rst:3339
msgid ""
"Artificial variables %__lex_1_save_exec and %__lex_1_1_save_exec are created "
"for the execution masks saved on entry to a region. Using the ``DBG_VALUE`` "
"pseudo instruction, location list entries will be created that describe "
"where the artificial variables are allocated at any given program location. "
"The compiler may allocate them to registers or spill them to memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:3345
msgid ""
"The DWARF procedures for each region use the values of the saved execution "
"mask artificial variables to only update the lanes that are active on entry "
"to the region. All other lanes retain the value of the enclosing region "
"where they were last active. If they were not active on entry to the "
"subprogram, then will have the undefined location description."
msgstr ""

#: ../../../AMDGPUUsage.rst:3351
msgid ""
"Other structured control flow regions can be handled similarly. For example, "
"loops would set the divergent program location for the region at the end of "
"the loop. Any lanes active will be in the loop, and any lanes not active "
"must have exited the loop."
msgstr ""

#: ../../../AMDGPUUsage.rst:3356
msgid ""
"An ``IF/THEN/ELSEIF/ELSEIF/...`` region can be treated as a nest of ``IF/"
"THEN/ELSE`` regions."
msgstr ""

#: ../../../AMDGPUUsage.rst:3359
msgid ""
"The DWARF procedures can use the active lane artificial variable described "
"in :ref:`amdgpu-dwarf-amdgpu-dw-at-llvm-active-lane` rather than the actual "
"``EXEC`` mask in order to support whole or quad wavefront mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:3366
msgid "``DW_AT_LLVM_active_lane``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3368
msgid ""
"The ``DW_AT_LLVM_active_lane`` attribute on a subprogram debugger "
"information entry is used to specify the lanes that are conceptually active "
"for a SIMT thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:3372
msgid ""
"The execution mask may be modified to implement whole or quad wavefront mode "
"operations. For example, all lanes may need to temporarily be made active to "
"execute a whole wavefront operation. Such regions would save the ``EXEC`` "
"mask, update it to enable the necessary lanes, perform the operations, and "
"then restore the ``EXEC`` mask from the saved value. While executing the "
"whole wavefront region, the conceptual execution mask is the saved value, "
"not the ``EXEC`` value."
msgstr ""

#: ../../../AMDGPUUsage.rst:3380
msgid ""
"This is handled by defining an artificial variable for the active lane mask. "
"The active lane mask artificial variable would be the actual ``EXEC`` mask "
"for normal regions, and the saved execution mask for regions where the mask "
"is temporarily updated. The location list expression created for this "
"artificial variable is used to define the value of the "
"``DW_AT_LLVM_active_lane`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3388
msgid "``DW_AT_LLVM_augmentation``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3390
msgid ""
"For AMDGPU, the ``DW_AT_LLVM_augmentation`` attribute of a compilation unit "
"debugger information entry has the following value for the augmentation "
"string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3397
msgid ""
"The \"vX.Y\" specifies the major X and minor Y version number of the AMDGPU "
"extensions used in the DWARF of the compilation unit. The version number "
"conforms to [SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3402
msgid "Call Frame Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3404
msgid ""
"DWARF Call Frame Information (CFI) describes how a consumer can virtually "
"*unwind* call frames in a running process or core dump. See DWARF Version 5 "
"section 6.4 and :ref:`amdgpu-dwarf-call-frame-information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3408
msgid ""
"For AMDGPU, the Common Information Entry (CIE) fields have the following "
"values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3410
msgid ""
"``augmentation`` string contains the following null-terminated UTF-8 string:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3416
msgid ""
"The ``vX.Y`` specifies the major X and minor Y version number of the AMDGPU "
"extensions used in this CIE or to the FDEs that use it. The version number "
"conforms to [SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3420
msgid ""
"``address_size`` for the ``Global`` address space is defined in :ref:`amdgpu-"
"dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3423
msgid ""
"``segment_selector_size`` is 0 as AMDGPU does not use a segment selector."
msgstr ""

#: ../../../AMDGPUUsage.rst:3425
msgid "``code_alignment_factor`` is 4 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3429 ../../../AMDGPUUsage.rst:3435
msgid "Add to :ref:`amdgpu-processor-table` table."
msgstr ""

#: ../../../AMDGPUUsage.rst:3431
msgid "``data_alignment_factor`` is 4 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3437
msgid ""
"``return_address_register`` is ``PC_32`` for 32-bit processes and ``PC_64`` "
"for 64-bit processes defined in :ref:`amdgpu-dwarf-register-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3440
msgid ""
"``initial_instructions`` Since a subprogram X with fewer registers can be "
"called from subprogram Y that has more allocated, X will not change any of "
"the extra registers as it cannot access them. Therefore, the default rule "
"for all columns is ``same value``."
msgstr ""

#: ../../../AMDGPUUsage.rst:3445
msgid ""
"For AMDGPU the register number follows the numbering defined in :ref:`amdgpu-"
"dwarf-register-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3448
msgid ""
"For AMDGPU the instructions are variable size. A consumer can subtract 1 "
"from the return address to get the address of a byte within the call site "
"instructions. See DWARF Version 5 section 6.4.4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3453
msgid "Accelerated Access"
msgstr ""

#: ../../../AMDGPUUsage.rst:3455
msgid "See DWARF Version 5 section 6.1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3458
msgid "Lookup By Name Section Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:3460
msgid ""
"See DWARF Version 5 section 6.1.1.4.1 and :ref:`amdgpu-dwarf-lookup-by-name`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3462
msgid "For AMDGPU the lookup by name section header table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3464
msgid "``augmentation_string_size`` (uword)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3466
msgid ""
"Set to the length of the ``augmentation_string`` value which is always a "
"multiple of 4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3469
msgid "``augmentation_string`` (sequence of UTF-8 characters)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3471
msgid ""
"Contains the following UTF-8 string null padded to a multiple of 4 bytes:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3477
msgid ""
"The \"vX.Y\" specifies the major X and minor Y version number of the AMDGPU "
"extensions used in the DWARF of this index. The version number conforms to "
"[SEMVER]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:3483
msgid ""
"This is different to the DWARF Version 5 definition that requires the first "
"4 characters to be the vendor ID. But this is consistent with the other "
"augmentation strings and does allow multiple vendor contributions. However, "
"backwards compatibility may be more desirable."
msgstr ""

#: ../../../AMDGPUUsage.rst:3489
msgid "Lookup By Address Section Header"
msgstr ""

#: ../../../AMDGPUUsage.rst:3491
msgid "See DWARF Version 5 section 6.1.2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3493
msgid "For AMDGPU the lookup by address section header table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3495 ../../../AMDGPUUsage.rst:3525
#: ../../../AMDGPUUsage.rst:3587
msgid "``address_size`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3497
msgid ""
"Match the address size for the ``Global`` address space defined in :ref:"
"`amdgpu-dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3500 ../../../AMDGPUUsage.rst:3528
msgid "``segment_selector_size`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3502
msgid ""
"AMDGPU does not use a segment selector so this is 0. The entries in the ``."
"debug_aranges`` do not have a segment selector."
msgstr ""

#: ../../../AMDGPUUsage.rst:3506
msgid "Line Number Information"
msgstr ""

#: ../../../AMDGPUUsage.rst:3508
msgid ""
"See DWARF Version 5 section 6.2 and :ref:`amdgpu-dwarf-line-number-"
"information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3510
msgid ""
"AMDGPU does not use the ``isa`` state machine registers and always sets it "
"to 0. The instruction set must be obtained from the ELF file header "
"``e_flags`` field in the ``EF_AMDGPU_MACH`` bit position (see :ref:`ELF "
"Header <amdgpu-elf-header>`). See DWARF Version 5 section 6.2.2."
msgstr ""

#: ../../../AMDGPUUsage.rst:3517
msgid ""
"Should the ``isa`` state machine register be used to indicate if the code is "
"in wavefront32 or wavefront64 mode? Or used to specify the architecture ISA?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3520
msgid ""
"For AMDGPU the line number program header fields have the following values "
"(see DWARF Version 5 section 6.2.4):"
msgstr ""

#: ../../../AMDGPUUsage.rst:3524 ../../../AMDGPUUsage.rst:3586
msgid ""
"Matches the address size for the ``Global`` address space defined in :ref:"
"`amdgpu-dwarf-address-space-identifier`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3528
msgid "AMDGPU does not use a segment selector so this is 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3531
msgid "``minimum_instruction_length`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3531
msgid "For GFX9-GFX11 this is 4."
msgstr ""

#: ../../../AMDGPUUsage.rst:3534
msgid "``maximum_operations_per_instruction`` (ubyte)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3534
msgid "For GFX9-GFX11 this is 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3536
msgid ""
"Source text for online-compiled programs (for example, those compiled by the "
"OpenCL language runtime) may be embedded into the DWARF Version 5 line "
"table. See DWARF Version 5 section 6.2.4.1 which is updated by *DWARF "
"Extensions For Heterogeneous Debugging* section :ref:`DW_LNCT_LLVM_source "
"<amdgpu-dwarf-line-number-information-dw-lnct-llvm-source>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3542
msgid ""
"The Clang option used to control source embedding in AMDGPU is defined in :"
"ref:`amdgpu-clang-debug-options-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3545
msgid "AMDGPU Clang Debug Options"
msgstr ""

#: ../../../AMDGPUUsage.rst:3549
msgid "Debug Flag"
msgstr ""

#: ../../../AMDGPUUsage.rst:3551
msgid "-g[no-]embed-source"
msgstr ""

#: ../../../AMDGPUUsage.rst:3551
msgid ""
"Enable/disable embedding source text in DWARF debug sections. Useful for "
"environments where source cannot be written to disk, such as when performing "
"online compilation."
msgstr ""

#: ../../../AMDGPUUsage.rst:3560
msgid "``-gembed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3560
msgid "Enable the embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:3563
msgid "``-gno-embed-source``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3563
msgid "Disable the embedded source."
msgstr ""

#: ../../../AMDGPUUsage.rst:3566
msgid "32-Bit and 64-Bit DWARF Formats"
msgstr ""

#: ../../../AMDGPUUsage.rst:3568
msgid ""
"See DWARF Version 5 section 7.4 and :ref:`amdgpu-dwarf-32-bit-and-64-bit-"
"dwarf-formats`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3571
msgid "For AMDGPU:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3573
msgid ""
"For the ``amdgcn`` target architecture only the 64-bit process address space "
"is supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:3576
msgid ""
"The producer can generate either 32-bit or 64-bit DWARF format. LLVM "
"generates the 32-bit DWARF format."
msgstr ""

#: ../../../AMDGPUUsage.rst:3580
msgid "Unit Headers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3582
msgid ""
"For AMDGPU the following values apply for each of the unit headers described "
"in DWARF Version 5 sections 7.5.1.1, 7.5.1.2, and 7.5.1.3:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3592
msgid "Code Conventions"
msgstr ""

#: ../../../AMDGPUUsage.rst:3594
msgid ""
"This section provides code conventions used for each supported target triple "
"OS (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3598
msgid "AMDHSA"
msgstr ""

#: ../../../AMDGPUUsage.rst:3600
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdhsa`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3606 ../../../AMDGPUUsage.rst:16953
msgid "Code Object Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3608
msgid ""
"The code object metadata specifies extensible metadata associated with the "
"code objects executed on HSA [HSA]_ compatible runtimes (see :ref:`amdgpu-"
"os`). The encoding and semantics of this metadata depends on the code object "
"version; see :ref:`amdgpu-amdhsa-code-object-metadata-v2`, :ref:`amdgpu-"
"amdhsa-code-object-metadata-v3`, :ref:`amdgpu-amdhsa-code-object-metadata-"
"v4` and :ref:`amdgpu-amdhsa-code-object-metadata-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:3616
msgid ""
"Code object metadata is specified in a note record (see :ref:`amdgpu-note-"
"records`) and is required when the target triple OS is ``amdhsa`` (see :ref:"
"`amdgpu-target-triples`). It must contain the minimum information necessary "
"to support the HSA compatible runtime kernel queries. For example, the "
"segment sizes needed in a dispatch packet. In addition, a high-level "
"language runtime may require other information to be included. For example, "
"the AMD OpenCL runtime records kernel argument information."
msgstr ""

#: ../../../AMDGPUUsage.rst:3627
msgid "Code Object V2 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:3632
msgid ""
"Code object V2 metadata is specified by the ``NT_AMD_HSA_METADATA`` note "
"record (see :ref:`amdgpu-note-records-v2`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3635
msgid ""
"The metadata is specified as a YAML formatted string (see [YAML]_ and :doc:"
"`YamlIO`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:3640
msgid ""
"Is the string null terminated? It probably should not if YAML allows it to "
"contain null characters, otherwise it should be."
msgstr ""

#: ../../../AMDGPUUsage.rst:3643
msgid ""
"The metadata is represented as a single YAML document comprised of the "
"mapping defined in table :ref:`amdgpu-amdhsa-code-object-metadata-map-v2-"
"table` and referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:3647
msgid ""
"For boolean values, the string values of ``false`` and ``true`` are used for "
"false and true respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:3650
msgid ""
"Additional information can be added to the mappings. To avoid conflicts, any "
"non-AMD key names should be prefixed by \"*vendor-name*.\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3653
msgid "AMDHSA Code Object V2 Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3657 ../../../AMDGPUUsage.rst:3701
#: ../../../AMDGPUUsage.rst:3738 ../../../AMDGPUUsage.rst:3779
#: ../../../AMDGPUUsage.rst:3978 ../../../AMDGPUUsage.rst:4081
#: ../../../AMDGPUUsage.rst:4126 ../../../AMDGPUUsage.rst:4310
#: ../../../AMDGPUUsage.rst:4523 ../../../AMDGPUUsage.rst:4555
#: ../../../AMDGPUUsage.rst:4569 ../../../AMDGPUUsage.rst:4583
#: ../../../AMDGPUUsage.rst:4603 ../../../AMDGPUUsage.rst:16979
#: ../../../AMDGPUUsage.rst:16994 ../../../AMDGPUUsage.rst:17065
#: ../../../AMDGPUUsage.rst:17081 ../../../AMDGPUUsage.rst:17105
#: ../../../AMDGPUUsage.rst:17122 ../../../AMDGPUUsage.rst:17155
#: ../../../AMDGPUUsage.rst:17168
msgid "String Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:3657 ../../../AMDGPUUsage.rst:3701
#: ../../../AMDGPUUsage.rst:3738 ../../../AMDGPUUsage.rst:3779
#: ../../../AMDGPUUsage.rst:3978 ../../../AMDGPUUsage.rst:4081
#: ../../../AMDGPUUsage.rst:4126 ../../../AMDGPUUsage.rst:4310
#: ../../../AMDGPUUsage.rst:4523 ../../../AMDGPUUsage.rst:4555
#: ../../../AMDGPUUsage.rst:4569 ../../../AMDGPUUsage.rst:4583
#: ../../../AMDGPUUsage.rst:4603 ../../../AMDGPUUsage.rst:16979
#: ../../../AMDGPUUsage.rst:16994 ../../../AMDGPUUsage.rst:17065
#: ../../../AMDGPUUsage.rst:17081 ../../../AMDGPUUsage.rst:17105
#: ../../../AMDGPUUsage.rst:17122 ../../../AMDGPUUsage.rst:17155
#: ../../../AMDGPUUsage.rst:17168 ../../../AMDGPUUsage.rst:17190
msgid "Value Type"
msgstr ""

#: ../../../AMDGPUUsage.rst:3657 ../../../AMDGPUUsage.rst:3701
#: ../../../AMDGPUUsage.rst:3738 ../../../AMDGPUUsage.rst:3779
#: ../../../AMDGPUUsage.rst:3978 ../../../AMDGPUUsage.rst:4081
#: ../../../AMDGPUUsage.rst:4126 ../../../AMDGPUUsage.rst:4310
#: ../../../AMDGPUUsage.rst:4523 ../../../AMDGPUUsage.rst:4555
#: ../../../AMDGPUUsage.rst:4569 ../../../AMDGPUUsage.rst:4583
#: ../../../AMDGPUUsage.rst:4603 ../../../AMDGPUUsage.rst:16979
#: ../../../AMDGPUUsage.rst:16994 ../../../AMDGPUUsage.rst:17081
#: ../../../AMDGPUUsage.rst:17122
msgid "Required?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3659
msgid "\"Version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3659 ../../../AMDGPUUsage.rst:3714
#: ../../../AMDGPUUsage.rst:4083 ../../../AMDGPUUsage.rst:4141
#: ../../../AMDGPUUsage.rst:4525 ../../../AMDGPUUsage.rst:4557
#: ../../../AMDGPUUsage.rst:16981 ../../../AMDGPUUsage.rst:17007
#: ../../../AMDGPUUsage.rst:17083 ../../../AMDGPUUsage.rst:17170
msgid "sequence of 2 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3659 ../../../AMDGPUUsage.rst:3689
#: ../../../AMDGPUUsage.rst:3703 ../../../AMDGPUUsage.rst:3704
#: ../../../AMDGPUUsage.rst:3783 ../../../AMDGPUUsage.rst:3784
#: ../../../AMDGPUUsage.rst:3786 ../../../AMDGPUUsage.rst:3980
#: ../../../AMDGPUUsage.rst:3985 ../../../AMDGPUUsage.rst:3996
#: ../../../AMDGPUUsage.rst:4006 ../../../AMDGPUUsage.rst:4011
#: ../../../AMDGPUUsage.rst:4013 ../../../AMDGPUUsage.rst:4029
#: ../../../AMDGPUUsage.rst:4033 ../../../AMDGPUUsage.rst:4083
#: ../../../AMDGPUUsage.rst:4113 ../../../AMDGPUUsage.rst:4128
#: ../../../AMDGPUUsage.rst:4129 ../../../AMDGPUUsage.rst:4181
#: ../../../AMDGPUUsage.rst:4186 ../../../AMDGPUUsage.rst:4197
#: ../../../AMDGPUUsage.rst:4207 ../../../AMDGPUUsage.rst:4212
#: ../../../AMDGPUUsage.rst:4214 ../../../AMDGPUUsage.rst:4235
#: ../../../AMDGPUUsage.rst:4244 ../../../AMDGPUUsage.rst:4248
#: ../../../AMDGPUUsage.rst:4314 ../../../AMDGPUUsage.rst:4315
#: ../../../AMDGPUUsage.rst:4319 ../../../AMDGPUUsage.rst:4525
#: ../../../AMDGPUUsage.rst:4529 ../../../AMDGPUUsage.rst:4557
#: ../../../AMDGPUUsage.rst:4605 ../../../AMDGPUUsage.rst:16981
#: ../../../AMDGPUUsage.rst:16983 ../../../AMDGPUUsage.rst:17007
#: ../../../AMDGPUUsage.rst:17026 ../../../AMDGPUUsage.rst:17083
#: ../../../AMDGPUUsage.rst:17086 ../../../AMDGPUUsage.rst:18145
#: ../../../AMDGPUUsage.rst:18148 ../../../AMDGPUUsage.rst:18151
msgid "Required"
msgstr ""

#: ../../../AMDGPUUsage.rst:3659 ../../../AMDGPUUsage.rst:4083
#: ../../../AMDGPUUsage.rst:4525 ../../../AMDGPUUsage.rst:4557
msgid "The first integer is the major version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:3661 ../../../AMDGPUUsage.rst:4085
msgid "The second integer is the minor version. Currently 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3663
msgid "\"Printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3663 ../../../AMDGPUUsage.rst:4087
msgid "sequence of strings"
msgstr ""

#: ../../../AMDGPUUsage.rst:3663 ../../../AMDGPUUsage.rst:4087
msgid ""
"Each string is encoded information about a printf function call. The encoded "
"information is organized as fields separated by colon (':'):"
msgstr ""

#: ../../../AMDGPUUsage.rst:3668 ../../../AMDGPUUsage.rst:4092
msgid "``ID:N:S[0]:S[1]:...:S[N-1]:FormatString``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3670 ../../../AMDGPUUsage.rst:4094
msgid "where:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3674 ../../../AMDGPUUsage.rst:4098
msgid "``ID``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3673 ../../../AMDGPUUsage.rst:4097
msgid "A 32-bit integer as a unique id for each printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:3679 ../../../AMDGPUUsage.rst:4103
msgid "``N``"
msgstr ""

#: ../../../AMDGPUUsage.rst:3677 ../../../AMDGPUUsage.rst:4101
msgid ""
"A 32-bit integer equal to the number of arguments of printf function call "
"minus 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:3684 ../../../AMDGPUUsage.rst:4108
msgid "``S[i]`` (where i = 0, 1, ... , N-1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:3682 ../../../AMDGPUUsage.rst:4106
msgid ""
"32-bit integers for the size in bytes of the i-th FormatString argument of "
"the printf function call"
msgstr ""

#: ../../../AMDGPUUsage.rst:3687 ../../../AMDGPUUsage.rst:4111
msgid "FormatString"
msgstr ""

#: ../../../AMDGPUUsage.rst:3687 ../../../AMDGPUUsage.rst:4111
msgid "The format string passed to the printf function call."
msgstr ""

#: ../../../AMDGPUUsage.rst:3689
msgid "\"Kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3689 ../../../AMDGPUUsage.rst:3722
msgid "sequence of mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3689
msgid ""
"Sequence of the mappings for each kernel in the code object. See :ref:"
"`amdgpu-amdhsa-code-object-kernel-metadata-map-v2-table` for the definition "
"of the mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3697
msgid "AMDHSA Code Object V2 Kernel Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3703 ../../../AMDGPUUsage.rst:3781
msgid "\"Name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3703 ../../../AMDGPUUsage.rst:3704
#: ../../../AMDGPUUsage.rst:3706 ../../../AMDGPUUsage.rst:3756
#: ../../../AMDGPUUsage.rst:3762 ../../../AMDGPUUsage.rst:3781
#: ../../../AMDGPUUsage.rst:3782 ../../../AMDGPUUsage.rst:3786
#: ../../../AMDGPUUsage.rst:3882 ../../../AMDGPUUsage.rst:3892
#: ../../../AMDGPUUsage.rst:3914 ../../../AMDGPUUsage.rst:3929
#: ../../../AMDGPUUsage.rst:4128 ../../../AMDGPUUsage.rst:4129
#: ../../../AMDGPUUsage.rst:4131 ../../../AMDGPUUsage.rst:4166
#: ../../../AMDGPUUsage.rst:4172 ../../../AMDGPUUsage.rst:4266
#: ../../../AMDGPUUsage.rst:4312 ../../../AMDGPUUsage.rst:4313
#: ../../../AMDGPUUsage.rst:4319 ../../../AMDGPUUsage.rst:4417
#: ../../../AMDGPUUsage.rst:4426 ../../../AMDGPUUsage.rst:4448
#: ../../../AMDGPUUsage.rst:4463 ../../../AMDGPUUsage.rst:4529
#: ../../../AMDGPUUsage.rst:4605 ../../../AMDGPUUsage.rst:16996
#: ../../../AMDGPUUsage.rst:16997 ../../../AMDGPUUsage.rst:17051
#: ../../../AMDGPUUsage.rst:17124 ../../../AMDGPUUsage.rst:17178
msgid "string"
msgstr ""

#: ../../../AMDGPUUsage.rst:3703 ../../../AMDGPUUsage.rst:4128
msgid "Source name of the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:3704
msgid "\"SymbolName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3704 ../../../AMDGPUUsage.rst:4129
msgid "Name of the kernel descriptor ELF symbol."
msgstr ""

#: ../../../AMDGPUUsage.rst:3706
msgid "\"Language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3706 ../../../AMDGPUUsage.rst:4131
msgid "Source language of the kernel. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3709 ../../../AMDGPUUsage.rst:4134
msgid "\"OpenCL C\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3710 ../../../AMDGPUUsage.rst:4135
msgid "\"OpenCL C++\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3711 ../../../AMDGPUUsage.rst:4136
msgid "\"HCC\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3712 ../../../AMDGPUUsage.rst:4138
msgid "\"OpenMP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3714
msgid "\"LanguageVersion\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3714 ../../../AMDGPUUsage.rst:4141
msgid "The first integer is the major version."
msgstr ""

#: ../../../AMDGPUUsage.rst:3716 ../../../AMDGPUUsage.rst:4143
msgid "The second integer is the minor version."
msgstr ""

#: ../../../AMDGPUUsage.rst:3718
msgid "\"Attrs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3718 ../../../AMDGPUUsage.rst:3726
msgid "mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:3718
msgid ""
"Mapping of kernel attributes. See :ref:`amdgpu-amdhsa-code-object-kernel-"
"attribute-metadata-map-v2-table` for the mapping definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:3722
msgid "\"Args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3722
msgid ""
"Sequence of mappings of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-map-v2-table` for the definition of the "
"mapping."
msgstr ""

#: ../../../AMDGPUUsage.rst:3726
msgid "\"CodeProps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3726
msgid ""
"Mapping of properties related to the kernel code. See :ref:`amdgpu-amdhsa-"
"code-object-kernel-code-properties-metadata-map-v2-table` for the mapping "
"definition."
msgstr ""

#: ../../../AMDGPUUsage.rst:3734
msgid "AMDHSA Code Object V2 Kernel Attribute Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3740
msgid "\"ReqdWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3740 ../../../AMDGPUUsage.rst:3749
#: ../../../AMDGPUUsage.rst:4150 ../../../AMDGPUUsage.rst:4159
#: ../../../AMDGPUUsage.rst:17137
msgid "sequence of 3 integers"
msgstr ""

#: ../../../AMDGPUUsage.rst:3740 ../../../AMDGPUUsage.rst:4150
msgid ""
"If not 0, 0, 0 then all values must be >=1 and the dispatch work-group size "
"X, Y, Z must correspond to the specified values. Defaults to 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:3746 ../../../AMDGPUUsage.rst:4156
msgid "Corresponds to the OpenCL ``reqd_work_group_size`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3749
msgid "\"WorkGroupSizeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3749 ../../../AMDGPUUsage.rst:4159
msgid ""
"The dispatch work-group size X, Y, Z is likely to be the specified values."
msgstr ""

#: ../../../AMDGPUUsage.rst:3753 ../../../AMDGPUUsage.rst:4163
msgid "Corresponds to the OpenCL ``work_group_size_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3756
msgid "\"VecTypeHint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3756 ../../../AMDGPUUsage.rst:4166
msgid "The name of a scalar or vector type."
msgstr ""

#: ../../../AMDGPUUsage.rst:3759 ../../../AMDGPUUsage.rst:4169
msgid "Corresponds to the OpenCL ``vec_type_hint`` attribute."
msgstr ""

#: ../../../AMDGPUUsage.rst:3762
msgid "\"RuntimeHandle\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3762 ../../../AMDGPUUsage.rst:4172
msgid ""
"The external symbol name associated with a kernel. OpenCL runtime allocates "
"a global buffer for the symbol and saves the kernel's address to it, which "
"is used for device side enqueueing. Only available for device side enqueued "
"kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:3775
msgid "AMDHSA Code Object V2 Kernel Argument Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3781 ../../../AMDGPUUsage.rst:4312
msgid "Kernel argument name."
msgstr ""

#: ../../../AMDGPUUsage.rst:3782
msgid "\"TypeName\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3782 ../../../AMDGPUUsage.rst:4313
msgid "Kernel argument type name."
msgstr ""

#: ../../../AMDGPUUsage.rst:3783
msgid "\"Size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3783 ../../../AMDGPUUsage.rst:3784
#: ../../../AMDGPUUsage.rst:3886 ../../../AMDGPUUsage.rst:3980
#: ../../../AMDGPUUsage.rst:3985 ../../../AMDGPUUsage.rst:3996
#: ../../../AMDGPUUsage.rst:4006 ../../../AMDGPUUsage.rst:4011
#: ../../../AMDGPUUsage.rst:4013 ../../../AMDGPUUsage.rst:4029
#: ../../../AMDGPUUsage.rst:4033 ../../../AMDGPUUsage.rst:4041
#: ../../../AMDGPUUsage.rst:4046 ../../../AMDGPUUsage.rst:4181
#: ../../../AMDGPUUsage.rst:4186 ../../../AMDGPUUsage.rst:4197
#: ../../../AMDGPUUsage.rst:4207 ../../../AMDGPUUsage.rst:4212
#: ../../../AMDGPUUsage.rst:4214 ../../../AMDGPUUsage.rst:4235
#: ../../../AMDGPUUsage.rst:4244 ../../../AMDGPUUsage.rst:4248
#: ../../../AMDGPUUsage.rst:4256 ../../../AMDGPUUsage.rst:4261
#: ../../../AMDGPUUsage.rst:4297 ../../../AMDGPUUsage.rst:4314
#: ../../../AMDGPUUsage.rst:4315 ../../../AMDGPUUsage.rst:4420
#: ../../../AMDGPUUsage.rst:4585 ../../../AMDGPUUsage.rst:17030
#: ../../../AMDGPUUsage.rst:17032 ../../../AMDGPUUsage.rst:17039
#: ../../../AMDGPUUsage.rst:17047 ../../../AMDGPUUsage.rst:17049
#: ../../../AMDGPUUsage.rst:17050 ../../../AMDGPUUsage.rst:17125
#: ../../../AMDGPUUsage.rst:17126 ../../../AMDGPUUsage.rst:17127
#: ../../../AMDGPUUsage.rst:17128 ../../../AMDGPUUsage.rst:17129
#: ../../../AMDGPUUsage.rst:17130 ../../../AMDGPUUsage.rst:17131
#: ../../../AMDGPUUsage.rst:17135 ../../../AMDGPUUsage.rst:17139
#: ../../../AMDGPUUsage.rst:17173 ../../../AMDGPUUsage.rst:17174
#: ../../../AMDGPUUsage.rst:17175 ../../../AMDGPUUsage.rst:17176
#: ../../../AMDGPUUsage.rst:17177
msgid "integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:3783 ../../../AMDGPUUsage.rst:4314
msgid "Kernel argument size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:3784
msgid "\"Align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3784
msgid "Kernel argument alignment in bytes. Must be a power of two."
msgstr ""

#: ../../../AMDGPUUsage.rst:3786
msgid "\"ValueKind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3786 ../../../AMDGPUUsage.rst:4319
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3793
msgid "\"ByValue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3792 ../../../AMDGPUUsage.rst:4325
msgid "The argument is copied directly into the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3798
msgid "\"GlobalBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3796 ../../../AMDGPUUsage.rst:4329
msgid ""
"A global address space pointer to the buffer data is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3803
msgid "\"DynamicSharedPointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3801 ../../../AMDGPUUsage.rst:4334
msgid ""
"A group address space pointer to dynamically allocated LDS is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3808
msgid "\"Sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3806 ../../../AMDGPUUsage.rst:4339
msgid "A global address space pointer to a S# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3813
msgid "\"Image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3811 ../../../AMDGPUUsage.rst:4344
msgid "A global address space pointer to a T# is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3818
msgid "\"Pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3816 ../../../AMDGPUUsage.rst:4349
msgid ""
"A global address space pointer to an OpenCL pipe is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3824
msgid "\"Queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3821 ../../../AMDGPUUsage.rst:4354
msgid ""
"A global address space pointer to an OpenCL device enqueue queue is passed "
"in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3830
msgid "\"HiddenGlobalOffsetX\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3827 ../../../AMDGPUUsage.rst:4360
msgid ""
"The OpenCL grid dispatch global offset for the X dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3836
msgid "\"HiddenGlobalOffsetY\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3833 ../../../AMDGPUUsage.rst:4366
msgid ""
"The OpenCL grid dispatch global offset for the Y dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3842
msgid "\"HiddenGlobalOffsetZ\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3839 ../../../AMDGPUUsage.rst:4372
msgid ""
"The OpenCL grid dispatch global offset for the Z dimension is passed in the "
"kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3848
msgid "\"HiddenNone\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3845 ../../../AMDGPUUsage.rst:4378
msgid ""
"An argument that is not used by the kernel. Space needs to be left for it, "
"but it does not need to be set up."
msgstr ""

#: ../../../AMDGPUUsage.rst:3855
msgid "\"HiddenPrintfBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3851
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg. Mutually exclusive with \"HiddenHostcallBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3862
msgid "\"HiddenHostcallBuffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3858
msgid ""
"A global address space pointer to the runtime hostcall buffer is passed in "
"kernarg. Mutually exclusive with \"HiddenPrintfBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3869
msgid "\"HiddenDefaultQueue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3865 ../../../AMDGPUUsage.rst:4400
msgid ""
"A global address space pointer to the OpenCL device enqueue queue that "
"should be used by the kernel by default is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3875
msgid "\"HiddenCompletionAction\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3872 ../../../AMDGPUUsage.rst:4407
msgid ""
"A global address space pointer to help link enqueued kernels into the "
"ancestor tree for determining when the parent kernel has finished."
msgstr ""

#: ../../../AMDGPUUsage.rst:3880
msgid "\"HiddenMultiGridSyncArg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3878 ../../../AMDGPUUsage.rst:4413
msgid ""
"A global address space pointer for multi-grid synchronization is passed in "
"the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:3882
msgid "\"ValueType\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3882 ../../../AMDGPUUsage.rst:4417
msgid ""
"Unused and deprecated. This should no longer be emitted, but is accepted for "
"compatibility."
msgstr ""

#: ../../../AMDGPUUsage.rst:3886
msgid "\"PointeeAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3886
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \"ValueKind\" is \"DynamicSharedPointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3892
msgid "\"AddrSpaceQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3892
msgid ""
"Kernel argument address space qualifier. Only present if \"ValueKind\" is "
"\"GlobalBuffer\" or \"DynamicSharedPointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3898
msgid "\"Private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3899
msgid "\"Global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3900
msgid "\"Constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3901
msgid "\"Local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3902
msgid "\"Generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3903
msgid "\"Region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3907
msgid ""
"Is GlobalBuffer only Global or Constant? Is DynamicSharedPointer always "
"Local? Can HCC allow Generic? How can Private or Region ever happen?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3914
msgid "\"AccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3914
msgid ""
"Kernel argument access qualifier. Only present if \"ValueKind\" is \"Image\" "
"or \"Pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3920 ../../../AMDGPUUsage.rst:3942
msgid "\"ReadOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3921 ../../../AMDGPUUsage.rst:3943
msgid "\"WriteOnly\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3922 ../../../AMDGPUUsage.rst:3944
msgid "\"ReadWrite\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3926
msgid "Does this apply to GlobalBuffer?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3929
msgid "\"ActualAccQual\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3929
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \"ValueKind\" is \"GlobalBuffer\", \"Image\", or \"Pipe\". "
"This may be more restrictive than indicated by \"AccQual\" to reflect what "
"the kernel actual does. If not present then the runtime must assume what is "
"implied by \"AccQual\" and \"IsConst\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:3946
msgid "\"IsConst\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3946 ../../../AMDGPUUsage.rst:3951
#: ../../../AMDGPUUsage.rst:3956 ../../../AMDGPUUsage.rst:3961
#: ../../../AMDGPUUsage.rst:4480 ../../../AMDGPUUsage.rst:4485
#: ../../../AMDGPUUsage.rst:4490 ../../../AMDGPUUsage.rst:4495
#: ../../../AMDGPUUsage.rst:4571 ../../../AMDGPUUsage.rst:4573
#: ../../../AMDGPUUsage.rst:17034 ../../../AMDGPUUsage.rst:17140
#: ../../../AMDGPUUsage.rst:17141 ../../../AMDGPUUsage.rst:17142
#: ../../../AMDGPUUsage.rst:17143 ../../../AMDGPUUsage.rst:17144
#: ../../../AMDGPUUsage.rst:17146
msgid "boolean"
msgstr ""

#: ../../../AMDGPUUsage.rst:3946
msgid ""
"Indicates if the kernel argument is const qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3951
msgid "\"IsRestrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3951
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3956
msgid "\"IsVolatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3956
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if "
"\"ValueKind\" is \"GlobalBuffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3961
msgid "\"IsPipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3961
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if "
"\"ValueKind\" is \"Pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:3967
msgid "Can GlobalBuffer be pipe qualified?"
msgstr ""

#: ../../../AMDGPUUsage.rst:3974
msgid "AMDHSA Code Object V2 Kernel Code Properties Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:3980
msgid "\"KernargSegmentSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3980 ../../../AMDGPUUsage.rst:4181
msgid ""
"The size in bytes of the kernarg segment that holds the values of the "
"arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:3985
msgid "\"GroupSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3985 ../../../AMDGPUUsage.rst:4186
msgid ""
"The amount of group segment memory required by a work-group in bytes. This "
"does not include any dynamically allocated group segment memory that may be "
"added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:3996
msgid "\"PrivateSegmentFixedSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:3996 ../../../AMDGPUUsage.rst:4197
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes. If the kernel uses a dynamic call stack then additional space must be "
"added to this value for the call stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:4006
msgid "\"KernargSegmentAlign\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4006 ../../../AMDGPUUsage.rst:4207
msgid ""
"The maximum byte alignment of arguments in the kernarg segment. Must be a "
"power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4011
msgid "\"WavefrontSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4011 ../../../AMDGPUUsage.rst:4212
msgid "Wavefront size. Must be a power of 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4013
msgid "\"NumSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4013
msgid ""
"Number of scalar registers used by a wavefront for GFX6-GFX11. This includes "
"the special SGPRs for VCC, Flat Scratch (GFX7-GFX10) and XNACK (for GFX8-"
"GFX10). It does not include the 16 SGPR added if a trap handler is enabled. "
"It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:4029
msgid "\"NumVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4029
msgid "Number of vector registers used by each work-item for GFX6-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:4033
msgid "\"MaxFlatWorkGroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4033 ../../../AMDGPUUsage.rst:4248
msgid ""
"Maximum flat work-group size supported by the kernel in work-items. Must be "
">=1 and consistent with ReqdWorkGroupSize if not 0, 0, 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:4041
msgid "\"NumSpilledSGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4041 ../../../AMDGPUUsage.rst:4256
msgid ""
"Number of stores from a scalar register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:4046
msgid "\"NumSpilledVGPRs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4046 ../../../AMDGPUUsage.rst:4261
msgid ""
"Number of stores from a vector register to a register allocator created "
"spill location."
msgstr ""

#: ../../../AMDGPUUsage.rst:4056
msgid "Code Object V3 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4059
msgid ""
"Code object V3 generation is no longer supported by this version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:4061
msgid ""
"Code object V3 and above metadata is specified by the ``NT_AMDGPU_METADATA`` "
"note record (see :ref:`amdgpu-note-records-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4064
msgid ""
"The metadata is represented as Message Pack formatted binary data (see "
"[MsgPack]_). The top level is a Message Pack map that includes the keys "
"defined in table :ref:`amdgpu-amdhsa-code-object-metadata-map-table-v3` and "
"referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:4070 ../../../AMDGPUUsage.rst:16969
msgid ""
"Additional information can be added to the maps. To avoid conflicts, any key "
"names should be prefixed by \"*vendor-name*.\" where ``vendor-name`` can be "
"the name of the vendor and specific vendor tool that generates the "
"information. The prefix is abbreviated to simply \".\" when it appears "
"within a map that has been added by the same *vendor-name*."
msgstr ""

#: ../../../AMDGPUUsage.rst:4077
msgid "AMDHSA Code Object V3 Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4083 ../../../AMDGPUUsage.rst:4525
#: ../../../AMDGPUUsage.rst:4557
msgid "\"amdhsa.version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4087
msgid "\"amdhsa.printf\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4113
msgid "\"amdhsa.kernels\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4113 ../../../AMDGPUUsage.rst:4145
#: ../../../AMDGPUUsage.rst:16983
msgid "sequence of map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4113
msgid ""
"Sequence of the maps for each kernel in the code object. See :ref:`amdgpu-"
"amdhsa-code-object-kernel-metadata-map-table-v3` for the definition of the "
"keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:4122
msgid "AMDHSA Code Object V3 Kernel Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4128 ../../../AMDGPUUsage.rst:4312
#: ../../../AMDGPUUsage.rst:16996
msgid "\".name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4129
msgid "\".symbol\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4131
msgid "\".language\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4137
msgid "\"HIP\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4139
msgid "\"Assembler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4141
msgid "\".language_version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4145
msgid "\".args\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4145
msgid ""
"Sequence of maps of the kernel arguments. See :ref:`amdgpu-amdhsa-code-"
"object-kernel-argument-metadata-map-table-v3` for the definition of the keys "
"included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:4150
msgid "\".reqd_workgroup_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4159
msgid "\".workgroup_size_hint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4166
msgid "\".vec_type_hint\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4172
msgid "\".device_enqueue_symbol\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4181
msgid "\".kernarg_segment_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4186
msgid "\".group_segment_fixed_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4197
msgid "\".private_segment_fixed_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4207
msgid "\".kernarg_segment_align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4212 ../../../AMDGPUUsage.rst:17139
msgid "\".wavefront_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4214 ../../../AMDGPUUsage.rst:17130
#: ../../../AMDGPUUsage.rst:17176
msgid "\".sgpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4214
msgid ""
"Number of scalar registers required by a wavefront for GFX6-GFX9. A register "
"is required if it is used explicitly, or if a higher numbered register is "
"used explicitly. This includes the special SGPRs for VCC, Flat Scratch (GFX7-"
"GFX9) and XNACK (for GFX8-GFX9). It does not include the 16 SGPR added if a "
"trap handler is enabled. It is not rounded up to the allocation granularity."
msgstr ""

#: ../../../AMDGPUUsage.rst:4235 ../../../AMDGPUUsage.rst:17128
#: ../../../AMDGPUUsage.rst:17175
msgid "\".vgpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4235
msgid ""
"Number of vector registers required by each work-item for GFX6-GFX9. A "
"register is required if it is used explicitly, or if a higher numbered "
"register is used explicitly."
msgstr ""

#: ../../../AMDGPUUsage.rst:4244 ../../../AMDGPUUsage.rst:17129
msgid "\".agpr_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4244
msgid ""
"Number of accumulator registers required by each work-item for GFX90A, "
"GFX908."
msgstr ""

#: ../../../AMDGPUUsage.rst:4248
msgid "\".max_flat_workgroup_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4256
msgid "\".sgpr_spill_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4261
msgid "\".vgpr_spill_count\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4266
msgid "\".kind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4266
msgid "The kind of the kernel with the following values:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4271
msgid "\"normal\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4271
msgid "Regular kernels."
msgstr ""

#: ../../../AMDGPUUsage.rst:4282
msgid "\"init\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4274
msgid ""
"These kernels must be invoked after loading the containing code object and "
"must complete before any normal and fini kernels in the same code object are "
"invoked."
msgstr ""

#: ../../../AMDGPUUsage.rst:4293
msgid "\"fini\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4285
msgid ""
"These kernels must be invoked before unloading the containing code object "
"and after all init and normal kernels in the same code object have been "
"invoked and completed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4295
msgid "If omitted, \"normal\" is assumed."
msgstr ""

#: ../../../AMDGPUUsage.rst:4297
msgid "\".max_num_work_groups_{x,y,z}\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4297
msgid ""
"The max number of launched work-groups in the X, Y, and Z dimensions. Each "
"number must be >=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4306
msgid "AMDHSA Code Object V3 Kernel Argument Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4313
msgid "\".type_name\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4314
msgid "\".size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4315
msgid "\".offset\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4315
msgid ""
"Kernel argument offset in bytes. The offset must be a multiple of the "
"alignment required by the argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:4319 ../../../AMDGPUUsage.rst:4605
msgid "\".value_kind\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4326
msgid "\"by_value\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4331
msgid "\"global_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4336
msgid "\"dynamic_shared_pointer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4341
msgid "\"sampler\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4346
msgid "\"image\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4351
msgid "\"pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4357
msgid "\"queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4363
msgid "\"hidden_global_offset_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4369
msgid "\"hidden_global_offset_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4375
msgid "\"hidden_global_offset_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4381
msgid "\"hidden_none\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4389
msgid "\"hidden_printf_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4384
msgid ""
"A global address space pointer to the runtime printf buffer is passed in "
"kernarg. Mutually exclusive with \"hidden_hostcall_buffer\" before Code "
"Object V5."
msgstr ""

#: ../../../AMDGPUUsage.rst:4397
msgid "\"hidden_hostcall_buffer\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4392
msgid ""
"A global address space pointer to the runtime hostcall buffer is passed in "
"kernarg. Mutually exclusive with \"hidden_printf_buffer\" before Code Object "
"V5."
msgstr ""

#: ../../../AMDGPUUsage.rst:4404
msgid "\"hidden_default_queue\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4410
msgid "\"hidden_completion_action\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4415
msgid "\"hidden_multigrid_sync_arg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4417
msgid "\".value_type\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4420
msgid "\".pointee_align\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4420
msgid ""
"Alignment in bytes of pointee type for pointer type kernel argument. Must be "
"a power of 2. Only present if \".value_kind\" is \"dynamic_shared_pointer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4426
msgid "\".address_space\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4426
msgid ""
"Kernel argument address space qualifier. Only present if \".value_kind\" is "
"\"global_buffer\" or \"dynamic_shared_pointer\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4432
msgid "\"private\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4433
msgid "\"global\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4434
msgid "\"constant\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4435
msgid "\"local\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4436
msgid "\"generic\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4437
msgid "\"region\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4441
msgid ""
"Is \"global_buffer\" only \"global\" or \"constant\"? Is "
"\"dynamic_shared_pointer\" always \"local\"? Can HCC allow \"generic\"? How "
"can \"private\" or \"region\" ever happen?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4448
msgid "\".access\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4448
msgid ""
"Kernel argument access qualifier. Only present if \".value_kind\" is "
"\"image\" or \"pipe\". Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4454 ../../../AMDGPUUsage.rst:4476
msgid "\"read_only\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4455 ../../../AMDGPUUsage.rst:4477
msgid "\"write_only\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4456 ../../../AMDGPUUsage.rst:4478
msgid "\"read_write\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4460
msgid "Does this apply to \"global_buffer\"?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4463
msgid "\".actual_access\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4463
msgid ""
"The actual memory accesses performed by the kernel on the kernel argument. "
"Only present if \".value_kind\" is \"global_buffer\", \"image\", or "
"\"pipe\". This may be more restrictive than indicated by \".access\" to "
"reflect what the kernel actual does. If not present then the runtime must "
"assume what is implied by \".access\" and \".is_const\"      . Values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4480
msgid "\".is_const\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4480
msgid ""
"Indicates if the kernel argument is const qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4485
msgid "\".is_restrict\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4485
msgid ""
"Indicates if the kernel argument is restrict qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4490
msgid "\".is_volatile\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4490
msgid ""
"Indicates if the kernel argument is volatile qualified. Only present if \"."
"value_kind\" is \"global_buffer\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4495
msgid "\".is_pipe\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4495
msgid ""
"Indicates if the kernel argument is pipe qualified. Only present if \"."
"value_kind\" is \"pipe\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:4501
msgid "Can \"global_buffer\" be pipe qualified?"
msgstr ""

#: ../../../AMDGPUUsage.rst:4509
msgid "Code Object V4 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4513
msgid ". warning::"
msgstr ""

#: ../../../AMDGPUUsage.rst:4512
msgid ""
"Code object V4 is not the default code object version emitted by this "
"version of LLVM."
msgstr ""

#: ../../../AMDGPUUsage.rst:4515
msgid ""
"Code object V4 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v3` with the changes and additions defined in table :ref:`amdgpu-"
"amdhsa-code-object-metadata-map-table-v4`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4519
msgid "AMDHSA Code Object V4 Metadata Map Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4527
msgid "The second integer is the minor version. Currently 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4529
msgid "\"amdhsa.target\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4529
msgid "The target name of the code using the syntax:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4535
msgid ""
"A canonical target ID must be used. See :ref:`amdgpu-target-triples` and :"
"ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4543
msgid "Code Object V5 Metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:4545
msgid ""
"Code object V5 metadata is the same as :ref:`amdgpu-amdhsa-code-object-"
"metadata-v4` with the changes defined in table :ref:`amdgpu-amdhsa-code-"
"object-metadata-map-table-v5`, table :ref:`amdgpu-amdhsa-code-object-kernel-"
"metadata-map-table-v5` and table :ref:`amdgpu-amdhsa-code-object-kernel-"
"argument-metadata-map-table-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4551
msgid "AMDHSA Code Object V5 Metadata Map Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4559
msgid "The second integer is the minor version. Currently 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:4565
msgid "AMDHSA Code Object V5 Kernel Metadata Map Additions"
msgstr ""

#: ../../../AMDGPUUsage.rst:4571
msgid "\".uses_dynamic_stack\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4571
msgid ""
"Indicates if the generated machine code is using a dynamically sized stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:4573
msgid "\".workgroup_processor_mode\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4573
msgid ""
"(GFX10+) Controls ENABLE_WGP_MODE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4579
msgid "AMDHSA Code Object V5 Kernel Attribute Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:4585
msgid "\".uniform_work_group_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4585
msgid ""
"Indicates if the kernel requires that each dimension of global size is a "
"multiple of corresponding dimension of work-group size. Value of 1 implies "
"true and value of 0 implies false. Metadata is only emitted when value is 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4599
msgid ""
"AMDHSA Code Object V5 Kernel Argument Metadata Map Additions and Changes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4605
msgid ""
"Kernel argument kind that specifies how to set up the corresponding "
"argument. Values include: the same as code object V3 metadata (see :ref:"
"`amdgpu-amdhsa-code-object-kernel-argument-metadata-map-table-v3`) with the "
"following additions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4619
msgid "\"hidden_block_count_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4614
msgid ""
"The grid dispatch work-group count for the X dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items."
msgstr ""

#: ../../../AMDGPUUsage.rst:4628
msgid "\"hidden_block_count_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4622
msgid ""
"The grid dispatch work-group count for the Y dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items. If the grid dimensionality is 1, then must "
"be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4637
msgid "\"hidden_block_count_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4631
msgid ""
"The grid dispatch work-group count for the Z dimension is passed in the "
"kernarg. Some languages, such as OpenCL, support a last work-group in each "
"dimension being partial. This count only includes the non-partial work-group "
"count. This is not the same as the value in the AQL dispatch packet, which "
"has the grid size in work-items. If the grid dimensionality is 1 or 2, then "
"must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4643
msgid "\"hidden_group_size_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4640
msgid ""
"The grid dispatch work-group size for the X dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size."
msgstr ""

#: ../../../AMDGPUUsage.rst:4650
msgid "\"hidden_group_size_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4646
msgid ""
"The grid dispatch work-group size for the Y dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size. If the grid "
"dimensionality is 1, then must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4657
msgid "\"hidden_group_size_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4653
msgid ""
"The grid dispatch work-group size for the Z dimension is passed in the "
"kernarg. This size only applies to the non-partial work-groups. This is the "
"same value as the AQL dispatch packet work-group size. If the grid "
"dimensionality is 1 or 2, then must be 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:4662
msgid "\"hidden_remainder_x\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4660
msgid ""
"The grid dispatch work group size of the partial work group of the X "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the X dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4667
msgid "\"hidden_remainder_y\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4665
msgid ""
"The grid dispatch work group size of the partial work group of the Y "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the Y dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4672
msgid "\"hidden_remainder_z\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4670
msgid ""
"The grid dispatch work group size of the partial work group of the Z "
"dimension, if it exists. Must be zero if a partial work group does not exist "
"in the Z dimension."
msgstr ""

#: ../../../AMDGPUUsage.rst:4677
msgid "\"hidden_grid_dims\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4675
msgid ""
"The grid dispatch dimensionality. This is the same value as the AQL dispatch "
"packet dimensionality. Must be a value between 1 and 3."
msgstr ""

#: ../../../AMDGPUUsage.rst:4682
msgid "\"hidden_heap_v1\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4680
msgid ""
"A global address space pointer to an initialized memory buffer that conforms "
"to the requirements of the malloc/free device library V1 version "
"implementation."
msgstr ""

#: ../../../AMDGPUUsage.rst:4685
msgid "\"hidden_dynamic_lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4685
msgid "Size of the dynamically allocated LDS memory is passed in the kernarg."
msgstr ""

#: ../../../AMDGPUUsage.rst:4690
msgid "\"hidden_private_base\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4688
msgid ""
"The high 32 bits of the flat addressing private aperture base. Only used by "
"GFX8 to allow conversion between private segment and flat addresses. See :"
"ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4695
msgid "\"hidden_shared_base\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4693
msgid ""
"The high 32 bits of the flat addressing shared aperture base. Only used by "
"GFX8 to allow conversion between shared segment and flat addresses. See :ref:"
"`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4701
msgid "\"hidden_queue_ptr\""
msgstr ""

#: ../../../AMDGPUUsage.rst:4698
msgid ""
"A global memory address space pointer to the ROCm runtime ``struct "
"amd_queue_t`` structure for the HSA queue of the associated dispatch AQL "
"packet. It is only required for pre-GFX9 devices for the trap handler ABI "
"(see :ref:`amdgpu-amdhsa-trap-handler-abi`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4708
msgid "Kernel Dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:4710
msgid ""
"The HSA architected queuing language (AQL) defines a user space memory "
"interface that can be used to control the dispatch of kernels, in an agent "
"independent way. An agent can have zero or more AQL queues created for it "
"using an HSA compatible runtime (see :ref:`amdgpu-os`), in which AQL packets "
"(all of which are 64 bytes) can be placed. See the *HSA Platform System "
"Architecture Specification* [HSA]_ for the AQL queue mechanics and packet "
"layouts."
msgstr ""

#: ../../../AMDGPUUsage.rst:4717
msgid ""
"The packet processor of a kernel agent is responsible for detecting and "
"dispatching HSA kernels from the AQL queues associated with it. For AMD GPUs "
"the packet processor is implemented by the hardware command processor (CP), "
"asynchronous dispatch controller (ADC) and shader processor input controller "
"(SPI)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4723
msgid ""
"An HSA compatible runtime can be used to allocate an AQL queue object. It "
"uses the kernel mode driver to initialize and register the AQL queue with CP."
msgstr ""

#: ../../../AMDGPUUsage.rst:4726
msgid ""
"To dispatch a kernel the following actions are performed. This can occur in "
"the CPU host program, or from an HSA kernel executing on a GPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:4729
msgid ""
"A pointer to an AQL queue for the kernel agent on which the kernel is to be "
"executed is obtained."
msgstr ""

#: ../../../AMDGPUUsage.rst:4731
msgid ""
"A pointer to the kernel descriptor (see :ref:`amdgpu-amdhsa-kernel-"
"descriptor`) of the kernel to execute is obtained. It must be for a kernel "
"that is contained in a code object that was loaded by an HSA compatible "
"runtime on the kernel agent with which the AQL queue is associated."
msgstr ""

#: ../../../AMDGPUUsage.rst:4736
msgid ""
"Space is allocated for the kernel arguments using the HSA compatible runtime "
"allocator for a memory region with the kernarg property for the kernel agent "
"that will execute the kernel. It must be at least 16-byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:4739
msgid ""
"Kernel argument values are assigned to the kernel argument memory "
"allocation. The layout is defined in the *HSA Programmer's Language "
"Reference* [HSA]_. For AMDGPU the kernel execution directly accesses the "
"kernel argument memory in the same way constant memory is accessed. (Note "
"that the HSA specification allows an implementation to copy the kernel "
"argument contents to another location that is accessed by the kernel.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:4745
msgid ""
"An AQL kernel dispatch packet is created on the AQL queue. The HSA "
"compatible runtime api uses 64-bit atomic operations to reserve space in the "
"AQL queue for the packet. The packet must be set up, and the final write "
"must use an atomic store release to set the packet kind to ensure the packet "
"contents are visible to the kernel agent. AQL defines a doorbell signal "
"mechanism to notify the kernel agent that the AQL queue has been updated. "
"These rules, and the layout of the AQL queue and kernel dispatch packet is "
"defined in the *HSA System Architecture Specification* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:4753
msgid ""
"A kernel dispatch packet includes information about the actual dispatch, "
"such as grid and work-group size, together with information from the code "
"object about the kernel, such as segment sizes. The HSA compatible runtime "
"queries on the kernel symbol can be used to obtain the code object values "
"which are recorded in the :ref:`amdgpu-amdhsa-code-object-metadata`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4758
msgid ""
"CP executes micro-code and is responsible for detecting and setting up the "
"GPU to execute the wavefronts of a kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:4760
msgid ""
"CP ensures that when the a wavefront starts executing the kernel machine "
"code, the scalar general purpose registers (SGPR) and vector general purpose "
"registers (VGPR) are set up as required by the machine code. The required "
"setup is defined in the :ref:`amdgpu-amdhsa-kernel-descriptor`. The initial "
"register state is defined in :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4766
msgid ""
"The prolog of the kernel machine code (see :ref:`amdgpu-amdhsa-kernel-"
"prolog`) sets up the machine state as necessary before continuing executing "
"the machine code that corresponds to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4769
msgid ""
"When the kernel dispatch has completed execution, CP signals the completion "
"signal specified in the kernel dispatch packet if not 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:4775
msgid "Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:4777
msgid "The memory space properties are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4779
msgid "AMDHSA Memory Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:4796
msgid ""
"The global and constant memory spaces both use global virtual addresses, "
"which are the same virtual address space used by the CPU. However, some "
"virtual addresses may only be accessible to the CPU, some only accessible by "
"the GPU, and some by both."
msgstr ""

#: ../../../AMDGPUUsage.rst:4801
msgid ""
"Using the constant memory space indicates that the data will not change "
"during the execution of the kernel. This allows scalar read instructions to "
"be used. The vector and scalar L1 caches are invalidated of volatile data "
"before each kernel dispatch execution to allow constant memory to change "
"values between kernel dispatches."
msgstr ""

#: ../../../AMDGPUUsage.rst:4807
msgid ""
"The local memory space uses the hardware Local Data Store (LDS) which is "
"automatically allocated when the hardware creates work-groups of wavefronts, "
"and freed when all the wavefronts of a work-group have terminated. The data "
"store (DS) instructions can be used to access it."
msgstr ""

#: ../../../AMDGPUUsage.rst:4812
msgid ""
"The private memory space uses the hardware scratch memory support. If the "
"kernel uses scratch, then the hardware allocates memory that is accessed "
"using wavefront lane dword (4 byte) interleaving. The mapping used from "
"private address to physical address is:"
msgstr ""

#: ../../../AMDGPUUsage.rst:4817
msgid ""
"``wavefront-scratch-base + (private-address * wavefront-size * 4) + "
"(wavefront-lane-id * 4)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:4821
msgid ""
"There are different ways that the wavefront scratch base address is "
"determined by a wavefront (see :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`). This memory can be accessed in an interleaved manner using buffer "
"instruction with the scratch buffer descriptor and per wavefront scratch "
"offset, by the scratch instructions, or by flat instructions. If each lane "
"of a wavefront accesses the same private address, the interleaving results "
"in adjacent dwords being accessed and hence requires fewer cache lines to be "
"fetched. Multi-dword access is not supported except by flat and scratch "
"instructions in GFX9-GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:4830
msgid ""
"The generic address space uses the hardware flat address support available "
"in GFX7-GFX11. This uses two fixed ranges of virtual addresses (the private "
"and local apertures), that are outside the range of addressible global "
"memory, to map from a flat address to a private or local address."
msgstr ""

#: ../../../AMDGPUUsage.rst:4835
msgid ""
"FLAT instructions can take a flat address and access global, private "
"(scratch) and group (LDS) memory depending on if the address is within one "
"of the aperture ranges. Flat access to scratch requires hardware aperture "
"setup and setup in the kernel prologue (see :ref:`amdgpu-amdhsa-kernel-"
"prolog-flat-scratch`). Flat access to LDS requires hardware aperture setup "
"and M0 (GFX7-GFX8) register setup (see :ref:`amdgpu-amdhsa-kernel-prolog-"
"m0`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:4843
msgid ""
"To convert between a segment address and a flat address the base address of "
"the apertures address can be used. For GFX7-GFX8 these are available in the :"
"ref:`amdgpu-amdhsa-hsa-aql-queue` the address of which can be obtained with "
"Queue Ptr SGPR (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`). "
"For GFX9-GFX11 the aperture base addresses are directly available as inline "
"constant registers ``SRC_SHARED_BASE/LIMIT`` and ``SRC_PRIVATE_BASE/LIMIT``. "
"In 64 bit address mode the aperture sizes are 2^32 bytes and the base is "
"aligned to 2^32 which makes it easier to convert from flat to segment or "
"segment to flat."
msgstr ""

#: ../../../AMDGPUUsage.rst:4853
msgid "Image and Samplers"
msgstr ""

#: ../../../AMDGPUUsage.rst:4855
msgid ""
"Image and sample handles created by an HSA compatible runtime (see :ref:"
"`amdgpu-os`) are 64-bit addresses of a hardware 32-byte V# and 48 byte S# "
"object respectively. In order to support the HSA ``query_sampler`` "
"operations two extra dwords are used to store the HSA BRIG enumeration "
"values for the queries that are not trivially deducible from the S# "
"representation."
msgstr ""

#: ../../../AMDGPUUsage.rst:4862
msgid "HSA Signals"
msgstr ""

#: ../../../AMDGPUUsage.rst:4864
msgid ""
"HSA signal handles created by an HSA compatible runtime (see :ref:`amdgpu-"
"os`) are 64-bit addresses of a structure allocated in memory accessible from "
"both the CPU and GPU. The structure is defined by the runtime and subject to "
"change between releases. For example, see [AMD-ROCm-github]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:4872
msgid "HSA AQL Queue"
msgstr ""

#: ../../../AMDGPUUsage.rst:4874
msgid ""
"The HSA AQL queue structure is defined by an HSA compatible runtime (see :"
"ref:`amdgpu-os`) and subject to change between releases. For example, see "
"[AMD-ROCm-github]_. For some processors it contains fields needed to "
"implement certain language features such as the flat address aperture bases. "
"It also contains fields used by CP such as managing the allocation of "
"scratch memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:4883
msgid "Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:4885
msgid ""
"A kernel descriptor consists of the information needed by CP to initiate the "
"execution of a kernel, including the entry point address of the machine code "
"that implements the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4890 ../../../AMDGPUUsage.rst:4898
msgid "Code Object V3 Kernel Descriptor"
msgstr ""

#: ../../../AMDGPUUsage.rst:4892
msgid ""
"CP microcode requires the Kernel descriptor to be allocated on 64-byte "
"alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:4895
msgid ""
"The fields used by CP for code objects before V3 also match those specified "
"in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4902 ../../../AMDGPUUsage.rst:5073
#: ../../../AMDGPUUsage.rst:5377 ../../../AMDGPUUsage.rst:5553
#: ../../../AMDGPUUsage.rst:5576 ../../../AMDGPUUsage.rst:5628
#: ../../../AMDGPUUsage.rst:5856 ../../../AMDGPUUsage.rst:16781
msgid "Bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:4902 ../../../AMDGPUUsage.rst:5073
#: ../../../AMDGPUUsage.rst:5377 ../../../AMDGPUUsage.rst:5553
#: ../../../AMDGPUUsage.rst:5576 ../../../AMDGPUUsage.rst:5628
#: ../../../AMDGPUUsage.rst:5856 ../../../AMDGPUUsage.rst:16781
msgid "Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:4902 ../../../AMDGPUUsage.rst:5073
#: ../../../AMDGPUUsage.rst:5377 ../../../AMDGPUUsage.rst:5553
#: ../../../AMDGPUUsage.rst:5576 ../../../AMDGPUUsage.rst:5628
#: ../../../AMDGPUUsage.rst:5856 ../../../AMDGPUUsage.rst:16781
msgid "Field Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:4904
msgid "31:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:4904 ../../../AMDGPUUsage.rst:4913
#: ../../../AMDGPUUsage.rst:4922 ../../../AMDGPUUsage.rst:4952
#: ../../../AMDGPUUsage.rst:4962 ../../../AMDGPUUsage.rst:4988
#: ../../../AMDGPUUsage.rst:4995 ../../../AMDGPUUsage.rst:5063
msgid "4 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4904
msgid "GROUP_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:4904
msgid ""
"The amount of fixed local address space memory required for a work-group in "
"bytes. This does not include any dynamically allocated local address space "
"memory that may be added when the kernel is dispatched."
msgstr ""

#: ../../../AMDGPUUsage.rst:4913
msgid "63:32"
msgstr ""

#: ../../../AMDGPUUsage.rst:4913
msgid "PRIVATE_SEGMENT_FIXED_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:4913
msgid ""
"The amount of fixed private address space memory required for a work-item in "
"bytes.  When this cannot be predicted, code object v4 and older sets this "
"value to be higher than the minimum requirement."
msgstr ""

#: ../../../AMDGPUUsage.rst:4922
msgid "95:64"
msgstr ""

#: ../../../AMDGPUUsage.rst:4922
msgid "KERNARG_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:4922
msgid ""
"The size of the kernarg memory pointed to by the AQL dispatch packet. The "
"kernarg memory is used to pass arguments to the kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:4929
msgid ""
"If the kernarg pointer in the dispatch packet is NULL then there are no "
"kernel arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:4933
msgid ""
"If the kernarg pointer in the dispatch packet is not NULL and this value is "
"0 then the kernarg memory size is unspecified."
msgstr ""

#: ../../../AMDGPUUsage.rst:4939
msgid ""
"If the kernarg pointer in the dispatch packet is not NULL and this value is "
"not 0 then the value specifies the kernarg memory size in bytes. It is "
"recommended to provide a value as it may be used by CP to optimize making "
"the kernarg memory visible to the kernel code."
msgstr ""

#: ../../../AMDGPUUsage.rst:4952
msgid "127:96"
msgstr ""

#: ../../../AMDGPUUsage.rst:4952 ../../../AMDGPUUsage.rst:4960
#: ../../../AMDGPUUsage.rst:4963 ../../../AMDGPUUsage.rst:5032
#: ../../../AMDGPUUsage.rst:5034 ../../../AMDGPUUsage.rst:5046
#: ../../../AMDGPUUsage.rst:5048 ../../../AMDGPUUsage.rst:5056
#: ../../../AMDGPUUsage.rst:5063 ../../../AMDGPUUsage.rst:5304
#: ../../../AMDGPUUsage.rst:5321 ../../../AMDGPUUsage.rst:5323
#: ../../../AMDGPUUsage.rst:5335 ../../../AMDGPUUsage.rst:5358
#: ../../../AMDGPUUsage.rst:5421 ../../../AMDGPUUsage.rst:5543
#: ../../../AMDGPUUsage.rst:5558 ../../../AMDGPUUsage.rst:5565
#: ../../../AMDGPUUsage.rst:5583 ../../../AMDGPUUsage.rst:5589
#: ../../../AMDGPUUsage.rst:5599 ../../../AMDGPUUsage.rst:5607
#: ../../../AMDGPUUsage.rst:5609 ../../../AMDGPUUsage.rst:5630
#: ../../../AMDGPUUsage.rst:5634 ../../../AMDGPUUsage.rst:5636
msgid "Reserved, must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:4953
msgid "191:128"
msgstr ""

#: ../../../AMDGPUUsage.rst:4953
msgid "8 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4953
msgid "KERNEL_CODE_ENTRY_BYTE_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:4953
msgid ""
"Byte offset (possibly negative) from base address of kernel descriptor to "
"kernel's entry point instruction which must be 256 byte aligned."
msgstr ""

#: ../../../AMDGPUUsage.rst:4960
msgid "351:192"
msgstr ""

#: ../../../AMDGPUUsage.rst:4960
msgid "20 bytes"
msgstr ""

#: ../../../AMDGPUUsage.rst:4962
msgid "383:352"
msgstr ""

#: ../../../AMDGPUUsage.rst:4962
msgid "COMPUTE_PGM_RSRC3"
msgstr ""

#: ../../../AMDGPUUsage.rst:4962 ../../../AMDGPUUsage.rst:5033
#: ../../../AMDGPUUsage.rst:5047 ../../../AMDGPUUsage.rst:5055
#: ../../../AMDGPUUsage.rst:5081 ../../../AMDGPUUsage.rst:5322
#: ../../../AMDGPUUsage.rst:5334 ../../../AMDGPUUsage.rst:5357
msgid "GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:4970 ../../../AMDGPUUsage.rst:5053
#: ../../../AMDGPUUsage.rst:5061 ../../../AMDGPUUsage.rst:5086
#: ../../../AMDGPUUsage.rst:18151 ../../../AMDGPUUsage.rst:18217
#: ../../../AMDGPUUsage.rst:18219
msgid "GFX90A, GFX940"
msgstr ""

#: ../../../AMDGPUUsage.rst:4965
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4978 ../../../AMDGPUUsage.rst:5039
#: ../../../AMDGPUUsage.rst:18201
msgid "GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:4973
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx10-gfx11-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4986 ../../../AMDGPUUsage.rst:5258
#: ../../../AMDGPUUsage.rst:5284 ../../../AMDGPUUsage.rst:5420
#: ../../../AMDGPUUsage.rst:18185
msgid "GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:4981
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC3`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc3-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4988
msgid "415:384"
msgstr ""

#: ../../../AMDGPUUsage.rst:4988
msgid "COMPUTE_PGM_RSRC1"
msgstr ""

#: ../../../AMDGPUUsage.rst:4988
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC1`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:4995
msgid "447:416"
msgstr ""

#: ../../../AMDGPUUsage.rst:4995
msgid "COMPUTE_PGM_RSRC2"
msgstr ""

#: ../../../AMDGPUUsage.rst:4995
msgid ""
"Compute Shader (CS) program settings used by CP to set up "
"``COMPUTE_PGM_RSRC2`` configuration register. See :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5002
msgid "458:448"
msgstr ""

#: ../../../AMDGPUUsage.rst:5002 ../../../AMDGPUUsage.rst:5047
msgid "7 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5002
msgid "*See separate bits below.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:5002
msgid ""
"Enable the setup of the SGPR user data registers (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5007
msgid ""
"The total number of SGPR user data registers requested must not exceed 16 "
"and match value in ``compute_pgm_rsrc2.user_sgpr.user_sgpr_count``. Any "
"requests beyond 16 will be ignored."
msgstr ""

#: ../../../AMDGPUUsage.rst:5014
msgid ">448"
msgstr ""

#: ../../../AMDGPUUsage.rst:5014 ../../../AMDGPUUsage.rst:5020
#: ../../../AMDGPUUsage.rst:5021 ../../../AMDGPUUsage.rst:5022
#: ../../../AMDGPUUsage.rst:5023 ../../../AMDGPUUsage.rst:5024
#: ../../../AMDGPUUsage.rst:5030 ../../../AMDGPUUsage.rst:5033
#: ../../../AMDGPUUsage.rst:5041 ../../../AMDGPUUsage.rst:5230
#: ../../../AMDGPUUsage.rst:5239 ../../../AMDGPUUsage.rst:5260
#: ../../../AMDGPUUsage.rst:5268 ../../../AMDGPUUsage.rst:5286
#: ../../../AMDGPUUsage.rst:5295 ../../../AMDGPUUsage.rst:5303
#: ../../../AMDGPUUsage.rst:5322 ../../../AMDGPUUsage.rst:5334
#: ../../../AMDGPUUsage.rst:5357 ../../../AMDGPUUsage.rst:5379
#: ../../../AMDGPUUsage.rst:5412 ../../../AMDGPUUsage.rst:5422
#: ../../../AMDGPUUsage.rst:5430 ../../../AMDGPUUsage.rst:5438
#: ../../../AMDGPUUsage.rst:5446 ../../../AMDGPUUsage.rst:5461
#: ../../../AMDGPUUsage.rst:5477 ../../../AMDGPUUsage.rst:5519
#: ../../../AMDGPUUsage.rst:5529 ../../../AMDGPUUsage.rst:5532
#: ../../../AMDGPUUsage.rst:5534 ../../../AMDGPUUsage.rst:5536
#: ../../../AMDGPUUsage.rst:5538 ../../../AMDGPUUsage.rst:5540
#: ../../../AMDGPUUsage.rst:5543 ../../../AMDGPUUsage.rst:5560
#: ../../../AMDGPUUsage.rst:5588 ../../../AMDGPUUsage.rst:5598
#: ../../../AMDGPUUsage.rst:5608 ../../../AMDGPUUsage.rst:5634
#: ../../../AMDGPUUsage.rst:5635 ../../../AMDGPUUsage.rst:5637
msgid "1 bit"
msgstr ""

#: ../../../AMDGPUUsage.rst:5014
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _BUFFER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5014 ../../../AMDGPUUsage.rst:5024
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then not supported and must be 0,"
msgstr ""

#: ../../../AMDGPUUsage.rst:5020
msgid ">449"
msgstr ""

#: ../../../AMDGPUUsage.rst:5020
msgid "ENABLE_SGPR_DISPATCH_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5021
msgid ">450"
msgstr ""

#: ../../../AMDGPUUsage.rst:5021
msgid "ENABLE_SGPR_QUEUE_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5022
msgid ">451"
msgstr ""

#: ../../../AMDGPUUsage.rst:5022
msgid "ENABLE_SGPR_KERNARG_SEGMENT_PTR"
msgstr ""

#: ../../../AMDGPUUsage.rst:5023
msgid ">452"
msgstr ""

#: ../../../AMDGPUUsage.rst:5023
msgid "ENABLE_SGPR_DISPATCH_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:5024
msgid ">453"
msgstr ""

#: ../../../AMDGPUUsage.rst:5024
msgid "ENABLE_SGPR_FLAT_SCRATCH_INIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5030
msgid ">454"
msgstr ""

#: ../../../AMDGPUUsage.rst:5030
msgid "ENABLE_SGPR_PRIVATE_SEGMENT _SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5032
msgid "457:455"
msgstr ""

#: ../../../AMDGPUUsage.rst:5032
msgid "3 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5033
msgid "458"
msgstr ""

#: ../../../AMDGPUUsage.rst:5033
msgid "ENABLE_WAVEFRONT_SIZE32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5036
msgid "If 0 execute in wavefront size 64 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5038
msgid "If 1 execute in native wavefront size 32 mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5041
msgid "459"
msgstr ""

#: ../../../AMDGPUUsage.rst:5041
msgid "USES_DYNAMIC_STACK"
msgstr ""

#: ../../../AMDGPUUsage.rst:5041
msgid ""
"Indicates if the generated machine code is using a dynamically sized stack. "
"This is only set in code object v5 and later."
msgstr ""

#: ../../../AMDGPUUsage.rst:5046
msgid "463:460"
msgstr ""

#: ../../../AMDGPUUsage.rst:5046 ../../../AMDGPUUsage.rst:5114
#: ../../../AMDGPUUsage.rst:5578 ../../../AMDGPUUsage.rst:5630
msgid "4 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5047
msgid "470:464"
msgstr ""

#: ../../../AMDGPUUsage.rst:5047
msgid "KERNARG_PRELOAD_SPEC_LENGTH"
msgstr ""

#: ../../../AMDGPUUsage.rst:5050
msgid ""
"The number of dwords from the kernarg segment to preload into User SGPRs "
"before kernel execution. (see :ref:`amdgpu-amdhsa-kernarg-preload`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5055
msgid "479:471"
msgstr ""

#: ../../../AMDGPUUsage.rst:5055 ../../../AMDGPUUsage.rst:5496
msgid "9 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5055
msgid "KERNARG_PRELOAD_SPEC_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5058
msgid ""
"An offset in dwords into the kernarg segment to begin preloading data into "
"User SGPRs. (see :ref:`amdgpu-amdhsa-kernarg-preload`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5063
msgid "511:480"
msgstr ""

#: ../../../AMDGPUUsage.rst:5064
msgid "**Total size 64 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5069
msgid "compute_pgm_rsrc1 for GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5075 ../../../AMDGPUUsage.rst:5555
msgid "5:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5075 ../../../AMDGPUUsage.rst:5555
#: ../../../AMDGPUUsage.rst:5582
msgid "6 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5075
msgid "GRANULATED_WORKITEM_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5075
msgid ""
"Number of vector register blocks used by each work-item; granularity is "
"device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5081
msgid "vgprs_used 0..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:5082 ../../../AMDGPUUsage.rst:5090
msgid "max(0, ceil(vgprs_used / 4) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5084
msgid "vgprs_used 0..512"
msgstr ""

#: ../../../AMDGPUUsage.rst:5085
msgid "vgprs_used = align(arch_vgprs, 4)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5086
msgid "acc_vgprs"
msgstr ""

#: ../../../AMDGPUUsage.rst:5087 ../../../AMDGPUUsage.rst:5093
msgid "max(0, ceil(vgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5089
msgid "GFX10-GFX12 (wavefront size 64)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5089 ../../../AMDGPUUsage.rst:5092
msgid "max_vgpr 1..256"
msgstr ""

#: ../../../AMDGPUUsage.rst:5093
msgid "GFX10-GFX12 (wavefront size 32)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5095
msgid ""
"Where vgprs_used is defined as the highest VGPR number explicitly referenced "
"plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:5100
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.VGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5103
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_vgpr` nested directive (see :ref:`amdhsa-kernel-directives-"
"table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5114
msgid "9:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5114
msgid "GRANULATED_WAVEFRONT_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5114
msgid ""
"Number of scalar register blocks used by a wavefront; granularity is device "
"specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5120 ../../../AMDGPUUsage.rst:5303
#: ../../../AMDGPUUsage.rst:5970
msgid "GFX6-GFX8"
msgstr ""

#: ../../../AMDGPUUsage.rst:5120 ../../../AMDGPUUsage.rst:5123
msgid "sgprs_used 0..112"
msgstr ""

#: ../../../AMDGPUUsage.rst:5121
msgid "max(0, ceil(sgprs_used / 8) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5123
msgid "GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:5124
msgid "2 * max(0, ceil(sgprs_used / 16) - 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5128 ../../../AMDGPUUsage.rst:5332
#: ../../../AMDGPUUsage.rst:5355 ../../../AMDGPUUsage.rst:5366
#: ../../../AMDGPUUsage.rst:18122 ../../../AMDGPUUsage.rst:18193
#: ../../../AMDGPUUsage.rst:18197 ../../../AMDGPUUsage.rst:18199
msgid "GFX10-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5126
msgid "Reserved, must be 0. (128 SGPRs always allocated.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5130
msgid ""
"Where sgprs_used is defined as the highest SGPR number explicitly referenced "
"plus one, plus a target specific number of additional special SGPRs for VCC, "
"FLAT_SCRATCH (GFX7+) and XNACK_MASK (GFX8+), and any additional target "
"specific limitations. It does not include the 16 SGPRs added if a trap "
"handler is enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5146
msgid ""
"The target specific limitations and special SGPR layout are defined in the "
"hardware documentation, which can be found in the :ref:`amdgpu-processors` "
"table."
msgstr ""

#: ../../../AMDGPUUsage.rst:5155
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.SGPRS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5158
msgid ""
"The :ref:`amdgpu-assembler` calculates this automatically for the selected "
"processor from values provided to the `.amdhsa_kernel` directive by the `."
"amdhsa_next_free_sgpr` and `.amdhsa_reserve_*` nested directives (see :ref:"
"`amdhsa-kernel-directives-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5170
msgid "11:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:5170 ../../../AMDGPUUsage.rst:5178
#: ../../../AMDGPUUsage.rst:5191 ../../../AMDGPUUsage.rst:5204
#: ../../../AMDGPUUsage.rst:5217 ../../../AMDGPUUsage.rst:5321
#: ../../../AMDGPUUsage.rst:5453 ../../../AMDGPUUsage.rst:5876
#: ../../../AMDGPUUsage.rst:16786
msgid "2 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5170
msgid "PRIORITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5170 ../../../AMDGPUUsage.rst:5230
#: ../../../AMDGPUUsage.rst:5260 ../../../AMDGPUUsage.rst:5286
#: ../../../AMDGPUUsage.rst:5295 ../../../AMDGPUUsage.rst:5413
#: ../../../AMDGPUUsage.rst:5461 ../../../AMDGPUUsage.rst:5477
#: ../../../AMDGPUUsage.rst:5496 ../../../AMDGPUUsage.rst:5591
#: ../../../AMDGPUUsage.rst:5601
msgid "Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5172
msgid "Start executing wavefront at the specified priority."
msgstr ""

#: ../../../AMDGPUUsage.rst:5175
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIORITY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5178
msgid "13:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5178
msgid "FLOAT_ROUND_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5178
msgid ""
"Wavefront starts execution with specified rounding mode for single (32 bit) "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5185 ../../../AMDGPUUsage.rst:5198
msgid ""
"Floating point rounding mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5189 ../../../AMDGPUUsage.rst:5202
#: ../../../AMDGPUUsage.rst:5215 ../../../AMDGPUUsage.rst:5228
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FLOAT_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5191
msgid "15:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:5191
msgid "FLOAT_ROUND_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5191
msgid ""
"Wavefront starts execution with specified rounding denorm mode for half/"
"double (16 and 64-bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5204
msgid "17:16"
msgstr ""

#: ../../../AMDGPUUsage.rst:5204
msgid "FLOAT_DENORM_MODE_32"
msgstr ""

#: ../../../AMDGPUUsage.rst:5204
msgid ""
"Wavefront starts execution with specified denorm mode for single (32 bit)  "
"floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5211 ../../../AMDGPUUsage.rst:5224
msgid ""
"Floating point denorm mode values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5217
msgid "19:18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5217
msgid "FLOAT_DENORM_MODE_16_64"
msgstr ""

#: ../../../AMDGPUUsage.rst:5217
msgid ""
"Wavefront starts execution with specified denorm mode for half/double (16 "
"and 64-bit) floating point precision floating point operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:5230
msgid "20"
msgstr ""

#: ../../../AMDGPUUsage.rst:5230
msgid "PRIV"
msgstr ""

#: ../../../AMDGPUUsage.rst:5232
msgid "Start executing wavefront in privilege trap handler mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5236
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.PRIV``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5239
msgid "21"
msgstr ""

#: ../../../AMDGPUUsage.rst:5239
msgid "ENABLE_DX10_CLAMP"
msgstr ""

#: ../../../AMDGPUUsage.rst:5251
msgid "WG_RR_EN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5249 ../../../AMDGPUUsage.rst:5282
#: ../../../AMDGPUUsage.rst:5974
msgid "GFX9-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5240
msgid ""
"Wavefront starts execution with DX10 clamp mode enabled. Used by the vector "
"ALU to force DX10 style treatment of NaN's (when set, clamp NaN to zero, "
"otherwise pass NaN through)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5249
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.DX10_CLAMP``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5252
msgid ""
"If 1, wavefronts are scheduled in a round-robin fashion with respect to the "
"other wavefronts of the SIMD. Otherwise, wavefronts are scheduled in oldest "
"age order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5258
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.WG_RR_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5260
msgid "22"
msgstr ""

#: ../../../AMDGPUUsage.rst:5260
msgid "DEBUG_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5262
msgid "Start executing wavefront in single step mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5265
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.DEBUG_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5268
msgid "23"
msgstr ""

#: ../../../AMDGPUUsage.rst:5268
msgid "ENABLE_IEEE_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5284
msgid "DISABLE_PERF"
msgstr ""

#: ../../../AMDGPUUsage.rst:5269
msgid ""
"Wavefront starts execution with IEEE mode enabled. Floating point opcodes "
"that support exception flag gathering will quiet and propagate signaling-NaN "
"inputs per IEEE 754-2008. Min_dx10 and max_dx10 become IEEE 754-2008 "
"compliant due to signaling-NaN propagation and quieting."
msgstr ""

#: ../../../AMDGPUUsage.rst:5282
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.IEEE_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5285
msgid "Reserved. Must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5286 ../../../AMDGPUUsage.rst:5519
msgid "24"
msgstr ""

#: ../../../AMDGPUUsage.rst:5286
msgid "BULKY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5288
msgid "Only one work-group allowed to execute on a compute unit."
msgstr ""

#: ../../../AMDGPUUsage.rst:5292
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.BULKY``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5295 ../../../AMDGPUUsage.rst:5529
msgid "25"
msgstr ""

#: ../../../AMDGPUUsage.rst:5295
msgid "CDBG_USER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5297
msgid "Flag that can be used to control debugging code."
msgstr ""

#: ../../../AMDGPUUsage.rst:5300
msgid "CP is responsible for filling in ``COMPUTE_PGM_RSRC1.CDBG_USER``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5303 ../../../AMDGPUUsage.rst:5532
msgid "26"
msgstr ""

#: ../../../AMDGPUUsage.rst:5303
msgid "FP16_OVFL"
msgstr ""

#: ../../../AMDGPUUsage.rst:5319 ../../../AMDGPUUsage.rst:18187
msgid "GFX9-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5306
msgid "Wavefront starts execution with specified fp16 overflow mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5310
msgid "If 0, fp16 overflow generates +/-INF values."
msgstr ""

#: ../../../AMDGPUUsage.rst:5312
msgid ""
"If 1, fp16 overflow that is the result of an +/-INF input value or divide by "
"0 produces a +/-INF, otherwise clamps computed overflow to +/-MAX_FP16 as "
"appropriate."
msgstr ""

#: ../../../AMDGPUUsage.rst:5319
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FP16_OVFL``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5321
msgid "28:27"
msgstr ""

#: ../../../AMDGPUUsage.rst:5322 ../../../AMDGPUUsage.rst:5538
msgid "29"
msgstr ""

#: ../../../AMDGPUUsage.rst:5322
msgid "WGP_MODE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5325
msgid "If 0 execute work-groups in CU wavefront execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5327
msgid "If 1 execute work-groups on in WGP wavefront execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:5330
msgid "See :ref:`amdgpu-amdhsa-memory-model`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5332
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.WGP_MODE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5334 ../../../AMDGPUUsage.rst:5540
msgid "30"
msgstr ""

#: ../../../AMDGPUUsage.rst:5334
msgid "MEM_ORDERED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5337
msgid "Controls the behavior of the s_waitcnt's vmcnt and vscnt counters."
msgstr ""

#: ../../../AMDGPUUsage.rst:5341
msgid ""
"If 0 vmcnt reports completion of load and atomic with return out of order "
"with sample instructions, and the vscnt reports the completion of store and "
"atomic without return in order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5348
msgid ""
"If 1 vmcnt reports completion of load, atomic with return and sample "
"instructions in order, and the vscnt reports the completion of store and "
"atomic without return in order."
msgstr ""

#: ../../../AMDGPUUsage.rst:5355
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.MEM_ORDERED``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5357 ../../../AMDGPUUsage.rst:5543
#: ../../../AMDGPUUsage.rst:5608 ../../../AMDGPUUsage.rst:5637
msgid "31"
msgstr ""

#: ../../../AMDGPUUsage.rst:5357
msgid "FWD_PROGRESS"
msgstr ""

#: ../../../AMDGPUUsage.rst:5360
msgid "If 0 execute SIMD wavefronts using oldest first policy."
msgstr ""

#: ../../../AMDGPUUsage.rst:5362
msgid ""
"If 1 execute SIMD wavefronts to ensure wavefronts will make some forward "
"progress."
msgstr ""

#: ../../../AMDGPUUsage.rst:5366
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC1.FWD_PROGRESS``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5368
msgid "**Total size 4 bytes**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5373
msgid "compute_pgm_rsrc2 for GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5379
msgid "ENABLE_PRIVATE_SEGMENT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5379
msgid "Enable the setup of the private segment."
msgstr ""

#: ../../../AMDGPUUsage.rst:5381
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` does not "
"specify *Architected flat scratch* then enable the setup of the SGPR "
"wavefront scratch offset system register (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5391
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then enable the setup of the FLAT_SCRATCH "
"register pair (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5401
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.SCRATCH_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5403
msgid "5:1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5403
msgid "5 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5403
msgid "USER_SGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5403
msgid ""
"The total number of SGPR user data registers requested. This number must be "
"greater than or equal to the number of user data registers enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5410
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.USER_SGPR``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5412
msgid "ENABLE_TRAP_HANDLER"
msgstr ""

#: ../../../AMDGPUUsage.rst:5418 ../../../AMDGPUUsage.rst:18181
#: ../../../AMDGPUUsage.rst:18183
msgid "GFX6-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5415
msgid ""
"This bit represents ``COMPUTE_PGM_RSRC2.TRAP_PRESENT``, which is set by the "
"CP if the runtime has installed a trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5422
msgid "ENABLE_SGPR_WORKGROUP_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:5422
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the X "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5428
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_X_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5430
msgid "ENABLE_SGPR_WORKGROUP_ID_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:5430
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Y "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5436
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Y_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5438
msgid "ENABLE_SGPR_WORKGROUP_ID_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:5438
msgid ""
"Enable the setup of the system SGPR register for the work-group id in the Z "
"dimension (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5444
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_Z_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5446
msgid "ENABLE_SGPR_WORKGROUP_INFO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5446
msgid ""
"Enable the setup of the system SGPR register for work-group information "
"(see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5451
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TGID_SIZE_EN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5453
msgid "12:11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5453
msgid "ENABLE_VGPR_WORKITEM_ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:5453
msgid ""
"Enable the setup of the VGPR system registers used for the work-item ID. :"
"ref:`amdgpu-amdhsa-system-vgpr-work-item-id-enumeration-values-table` "
"defines the values."
msgstr ""

#: ../../../AMDGPUUsage.rst:5459
msgid "Used by CP to set up ``COMPUTE_PGM_RSRC2.TIDIG_CMP_CNT``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5461
msgid "ENABLE_EXCEPTION_ADDRESS_WATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:5463
msgid ""
"Wavefront starts execution with address watch exceptions enabled which are "
"generated when L1 has witnessed a thread access an *address of interest*."
msgstr ""

#: ../../../AMDGPUUsage.rst:5471
msgid ""
"CP is responsible for filling in the address watch bit in "
"``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5477
msgid "ENABLE_EXCEPTION_MEMORY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5479
msgid ""
"Wavefront starts execution with memory violation exceptions exceptions "
"enabled which are generated when a memory violation has occurred for this "
"wavefront from L1 or LDS (write-to-read-only-memory, mis-aligned atomic, LDS "
"address out of range, illegal address, etc.)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5491
msgid ""
"CP sets the memory violation bit in ``COMPUTE_PGM_RSRC2.EXCP_EN_MSB`` "
"according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5496
msgid "23:15"
msgstr ""

#: ../../../AMDGPUUsage.rst:5496
msgid "GRANULATED_LDS_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5498
msgid ""
"CP uses the rounded value from the dispatch packet, not this value, as the "
"dispatch may contain dynamically allocated group segment memory. CP writes "
"directly to ``COMPUTE_PGM_RSRC2.LDS_SIZE``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5507
msgid ""
"Amount of group segment (LDS) to allocate for each work-group. Granularity "
"is device specific:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5512
msgid "GFX6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5513
msgid "roundup(lds-size / (64 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5514
msgid "GFX7-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5515
msgid "roundup(lds-size / (128 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5517
msgid "GFX950"
msgstr ""

#: ../../../AMDGPUUsage.rst:5517
msgid "roundup(lds-size / (320 * 4))"
msgstr ""

#: ../../../AMDGPUUsage.rst:5519
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INVALID_OPERATION"
msgstr ""

#: ../../../AMDGPUUsage.rst:5519
msgid "Wavefront starts execution with specified exceptions enabled."
msgstr ""

#: ../../../AMDGPUUsage.rst:5523
msgid ""
"Used by CP to set up ``COMPUTE_PGM_RSRC2.EXCP_EN`` (set from bits 0..6)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5527
msgid "IEEE 754 FP Invalid Operation"
msgstr ""

#: ../../../AMDGPUUsage.rst:5529
msgid "ENABLE_EXCEPTION_FP_DENORMAL _SOURCE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5529
msgid "FP Denormal one or more input operands is a denormal number"
msgstr ""

#: ../../../AMDGPUUsage.rst:5532
msgid "ENABLE_EXCEPTION_IEEE_754_FP _DIVISION_BY_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5532
msgid "IEEE 754 FP Division by Zero"
msgstr ""

#: ../../../AMDGPUUsage.rst:5534
msgid "27"
msgstr ""

#: ../../../AMDGPUUsage.rst:5534
msgid "ENABLE_EXCEPTION_IEEE_754_FP _OVERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:5534
msgid "IEEE 754 FP FP Overflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:5536
msgid "28"
msgstr ""

#: ../../../AMDGPUUsage.rst:5536
msgid "ENABLE_EXCEPTION_IEEE_754_FP _UNDERFLOW"
msgstr ""

#: ../../../AMDGPUUsage.rst:5536
msgid "IEEE 754 FP Underflow"
msgstr ""

#: ../../../AMDGPUUsage.rst:5538
msgid "ENABLE_EXCEPTION_IEEE_754_FP _INEXACT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5538
msgid "IEEE 754 FP Inexact"
msgstr ""

#: ../../../AMDGPUUsage.rst:5540
msgid "ENABLE_EXCEPTION_INT_DIVIDE_BY _ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5540
msgid "Integer Division by Zero (rcp_iflag_f32 instruction only)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5543 ../../../AMDGPUUsage.rst:5630
#: ../../../AMDGPUUsage.rst:5634 ../../../AMDGPUUsage.rst:5636
msgid "RESERVED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5544 ../../../AMDGPUUsage.rst:5567
#: ../../../AMDGPUUsage.rst:5619 ../../../AMDGPUUsage.rst:5645
msgid "**Total size 4 bytes.**"
msgstr ""

#: ../../../AMDGPUUsage.rst:5549
msgid "compute_pgm_rsrc3 for GFX90A, GFX940"
msgstr ""

#: ../../../AMDGPUUsage.rst:5555
msgid "ACCUM_OFFSET"
msgstr ""

#: ../../../AMDGPUUsage.rst:5555
msgid ""
"Offset of a first AccVGPR in the unified register file. Granularity 4. Value "
"0-63. 0 - accum-offset = 4, 1 - accum-offset = 8, ..., 63 - accum-offset = "
"256."
msgstr ""

#: ../../../AMDGPUUsage.rst:5558
msgid "15:6"
msgstr ""

#: ../../../AMDGPUUsage.rst:5558 ../../../AMDGPUUsage.rst:5858
#: ../../../AMDGPUUsage.rst:5864 ../../../AMDGPUUsage.rst:5870
#: ../../../AMDGPUUsage.rst:16783 ../../../AMDGPUUsage.rst:16784
#: ../../../AMDGPUUsage.rst:16785
msgid "10 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5560
msgid "TG_SPLIT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5560
msgid "If 0 the waves of a work-group are launched in the same CU."
msgstr ""

#: ../../../AMDGPUUsage.rst:5562
msgid ""
"If 1 the waves of a work-group can be launched in different CUs. The waves "
"cannot use S_BARRIER or LDS."
msgstr ""

#: ../../../AMDGPUUsage.rst:5565
msgid "31:17"
msgstr ""

#: ../../../AMDGPUUsage.rst:5565
msgid "15 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5572
msgid "compute_pgm_rsrc3 for GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5578 ../../../AMDGPUUsage.rst:5630
msgid "3:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5578
msgid "SHARED_VGPR_COUNT"
msgstr ""

#: ../../../AMDGPUUsage.rst:5578
msgid ""
"Number of shared VGPR blocks when executing in subvector mode. For wavefront "
"size 64 the value is 0-15, representing 0-120 VGPRs (granularity of 8), such "
"that (compute_pgm_rsrc1.vgprs +1)*4 + shared_vgpr_count*8 does not exceed "
"256. For wavefront size 32 shared_vgpr_count must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5582
msgid "9:4"
msgstr ""

#: ../../../AMDGPUUsage.rst:5582 ../../../AMDGPUUsage.rst:5631
msgid "INST_PREF_SIZE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5582 ../../../AMDGPUUsage.rst:5588
#: ../../../AMDGPUUsage.rst:5598 ../../../AMDGPUUsage.rst:5608
msgid "GFX10"
msgstr ""

#: ../../../AMDGPUUsage.rst:5586 ../../../AMDGPUUsage.rst:5596
#: ../../../AMDGPUUsage.rst:5605 ../../../AMDGPUUsage.rst:5617
msgid "GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:5585
msgid ""
"Number of instruction bytes to prefetch, starting at the kernel's entry "
"point instruction, before wavefront starts execution. The value is 0..63 "
"with a granularity of 128 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:5588
msgid "TRAP_ON_START"
msgstr ""

#: ../../../AMDGPUUsage.rst:5593
msgid "If 1, wavefront starts execution by trapping into the trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5595
msgid ""
"CP is responsible for filling in the trap on start bit in "
"``COMPUTE_PGM_RSRC3.TRAP_ON_START`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5598
msgid "TRAP_ON_END"
msgstr ""

#: ../../../AMDGPUUsage.rst:5603
msgid "If 1, wavefront execution terminates by trapping into the trap handler."
msgstr ""

#: ../../../AMDGPUUsage.rst:5605
msgid ""
"CP is responsible for filling in the trap on end bit in ``COMPUTE_PGM_RSRC3."
"TRAP_ON_END`` according to what the runtime requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:5607
msgid "30:12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5607
msgid "19 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5608 ../../../AMDGPUUsage.rst:5637
msgid "IMAGE_OP"
msgstr ""

#: ../../../AMDGPUUsage.rst:5611 ../../../AMDGPUUsage.rst:5637
msgid ""
"If 1, the kernel execution contains image instructions. If executed as part "
"of a graphics pipeline, image read instructions will stall waiting for any "
"necessary ``WAIT_SYNC`` fence to be performed in order to indicate that "
"earlier pipeline stages have completed writing to the image."
msgstr ""

#: ../../../AMDGPUUsage.rst:5617 ../../../AMDGPUUsage.rst:5643
msgid ""
"Not used for compute kernels that are not part of a graphics pipeline and "
"must be 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5624
msgid "compute_pgm_rsrc3 for GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:5631
msgid "11:4"
msgstr ""

#: ../../../AMDGPUUsage.rst:5631
msgid "8 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5631
msgid ""
"Number of instruction bytes to prefetch, starting at the kernel's entry "
"point instruction, before wavefront starts execution. The value is 0..255 "
"with a granularity of 128 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:5635
msgid "GLG_EN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5635
msgid "If 1, group launch guarantee will be enabled for this dispatch"
msgstr ""

#: ../../../AMDGPUUsage.rst:5636
msgid "30:14"
msgstr ""

#: ../../../AMDGPUUsage.rst:5636
msgid "17 bits"
msgstr ""

#: ../../../AMDGPUUsage.rst:5650
msgid "Floating Point Rounding Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5654 ../../../AMDGPUUsage.rst:5684
#: ../../../AMDGPUUsage.rst:5702
msgid "Enumeration Name"
msgstr ""

#: ../../../AMDGPUUsage.rst:5656
msgid "FLOAT_ROUND_MODE_NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5656
msgid "Round Ties To Even"
msgstr ""

#: ../../../AMDGPUUsage.rst:5657
msgid "FLOAT_ROUND_MODE_PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5657
msgid "Round Toward +infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:5658
msgid "FLOAT_ROUND_MODE_MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5658
msgid "Round Toward -infinity"
msgstr ""

#: ../../../AMDGPUUsage.rst:5659
msgid "FLOAT_ROUND_MODE_ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5659
msgid "Round Toward 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5663
msgid "Extended FLT_ROUNDS Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5667
msgid "F32 NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5667
msgid "F32 PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5667
msgid "F32 MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5667
msgid "F32 ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5669
msgid "F64/F16 NEAR_EVEN"
msgstr ""

#: ../../../AMDGPUUsage.rst:5671
msgid "F64/F16 PLUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5671
msgid "15"
msgstr ""

#: ../../../AMDGPUUsage.rst:5671
msgid "18"
msgstr ""

#: ../../../AMDGPUUsage.rst:5673
msgid "F64/F16 MINUS_INFINITY"
msgstr ""

#: ../../../AMDGPUUsage.rst:5673
msgid "19"
msgstr ""

#: ../../../AMDGPUUsage.rst:5675
msgid "F64/F16 ZERO"
msgstr ""

#: ../../../AMDGPUUsage.rst:5680
msgid "Floating Point Denorm Mode Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5686
msgid "FLOAT_DENORM_MODE_FLUSH_SRC_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:5686
msgid "Flush Source and Destination Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:5687
msgid "FLOAT_DENORM_MODE_FLUSH_DST"
msgstr ""

#: ../../../AMDGPUUsage.rst:5687
msgid "Flush Output Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:5688
msgid "FLOAT_DENORM_MODE_FLUSH_SRC"
msgstr ""

#: ../../../AMDGPUUsage.rst:5688
msgid "Flush Source Denorms"
msgstr ""

#: ../../../AMDGPUUsage.rst:5689
msgid "FLOAT_DENORM_MODE_FLUSH_NONE"
msgstr ""

#: ../../../AMDGPUUsage.rst:5689
msgid "No Flush"
msgstr ""

#: ../../../AMDGPUUsage.rst:5692
msgid ""
"Denormal flushing is sign respecting. i.e. the behavior expected by "
"``\"denormal-fp-math\"=\"preserve-sign\"``. The behavior is undefined with "
"``\"denormal-fp-math\"=\"positive-zero\"``"
msgstr ""

#: ../../../AMDGPUUsage.rst:5698
msgid "System VGPR Work-Item ID Enumeration Values"
msgstr ""

#: ../../../AMDGPUUsage.rst:5704
msgid "SYSTEM_VGPR_WORKITEM_ID_X"
msgstr ""

#: ../../../AMDGPUUsage.rst:5704
msgid "Set work-item X dimension ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:5706
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:5706
msgid "Set work-item X and Y dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:5708
msgid "SYSTEM_VGPR_WORKITEM_ID_X_Y_Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:5708
msgid "Set work-item X, Y and Z dimensions ID."
msgstr ""

#: ../../../AMDGPUUsage.rst:5710
msgid "SYSTEM_VGPR_WORKITEM_ID_UNDEFINED"
msgstr ""

#: ../../../AMDGPUUsage.rst:5710
msgid "Undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:5716
msgid "Initial Kernel Execution State"
msgstr ""

#: ../../../AMDGPUUsage.rst:5718
msgid ""
"This section defines the register state that will be set up by the packet "
"processor prior to the start of execution of every wavefront. This is "
"limited by the constraints of the hardware controllers of CP/ADC/SPI."
msgstr ""

#: ../../../AMDGPUUsage.rst:5722
msgid ""
"The order of the SGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_sgpr_*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at SGPR0: "
"the first enabled register is SGPR0, the next enabled register is SGPR1 "
"etc.; disabled registers do not have an SGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:5729
msgid ""
"The initial SGPRs comprise up to 16 User SGPRs that are set by CP and apply "
"to all wavefronts of the grid. It is possible to specify more than 16 User "
"SGPRs using the ``enable_sgpr_*`` bit fields, in which case only the first "
"16 are actually initialized. These are then immediately followed by the "
"System SGPRs that are set up by ADC/SPI and can have different values for "
"each wavefront of the grid dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:5736
msgid ""
"SGPR register initial state is defined in :ref:`amdgpu-amdhsa-sgpr-register-"
"set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5739
msgid "SGPR Register Set Up Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:5743
msgid "SGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:5743 ../../../AMDGPUUsage.rst:5835
msgid "Name (kernel descriptor enable field)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5743
msgid "Number of SGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:5747 ../../../AMDGPUUsage.rst:5839
msgid "First"
msgstr ""

#: ../../../AMDGPUUsage.rst:5747
msgid "Private Segment Buffer (enable_sgpr_private _segment_buffer)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5747
msgid "See :ref:`amdgpu-amdhsa-kernel-prolog-private-segment-buffer`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5750 ../../../AMDGPUUsage.rst:5753
#: ../../../AMDGPUUsage.rst:5757 ../../../AMDGPUUsage.rst:5766
#: ../../../AMDGPUUsage.rst:5769 ../../../AMDGPUUsage.rst:5772
#: ../../../AMDGPUUsage.rst:5792 ../../../AMDGPUUsage.rst:5795
#: ../../../AMDGPUUsage.rst:5798 ../../../AMDGPUUsage.rst:5801
#: ../../../AMDGPUUsage.rst:5804 ../../../AMDGPUUsage.rst:5807
#: ../../../AMDGPUUsage.rst:5842 ../../../AMDGPUUsage.rst:5845
msgid "then"
msgstr ""

#: ../../../AMDGPUUsage.rst:5750
msgid "Dispatch Ptr (enable_sgpr_dispatch_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5750
msgid ""
"64-bit address of AQL dispatch packet for kernel dispatch actually executing."
msgstr ""

#: ../../../AMDGPUUsage.rst:5753
msgid "Queue Ptr (enable_sgpr_queue_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5753
msgid ""
"64-bit address of amd_queue_t object for AQL queue on which the dispatch "
"packet was queued."
msgstr ""

#: ../../../AMDGPUUsage.rst:5757
msgid "Kernarg Segment Ptr (enable_sgpr_kernarg _segment_ptr)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5757
msgid ""
"64-bit address of Kernarg segment. This is directly copied from the "
"kernarg_address in the kernel dispatch packet."
msgstr ""

#: ../../../AMDGPUUsage.rst:5763 ../../../AMDGPUUsage.rst:5781
msgid ""
"Having CP load it once avoids loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5766
msgid "Dispatch Id (enable_sgpr_dispatch_id)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5766
msgid "64-bit Dispatch ID of the dispatch packet being executed."
msgstr ""

#: ../../../AMDGPUUsage.rst:5769
msgid "Flat Scratch Init (enable_sgpr_flat_scratch _init)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5769
msgid "See :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5772
msgid "Private Segment Size (enable_sgpr_private _segment_size)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5772
msgid ""
"The 32-bit byte size of a single work-item's memory allocation. This is the "
"value from the kernel dispatch packet Private Segment Byte Size rounded up "
"by CP to a multiple of DWORD."
msgstr ""

#: ../../../AMDGPUUsage.rst:5785
msgid ""
"This is not used for GFX7-GFX8 since it is the same value as the second SGPR "
"of Flat Scratch Init. However, it may be needed for GFX9-GFX11 which changes "
"the meaning of the Flat Scratch Init value."
msgstr ""

#: ../../../AMDGPUUsage.rst:5792
msgid "Preloaded Kernargs (kernarg_preload_spec _length)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5792
msgid "See :ref:`amdgpu-amdhsa-kernarg-preload`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5795
msgid "Work-Group Id X (enable_sgpr_workgroup_id _X)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5795
msgid "32-bit work-group id in X dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5798
msgid "Work-Group Id Y (enable_sgpr_workgroup_id _Y)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5798
msgid "32-bit work-group id in Y dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5801
msgid "Work-Group Id Z (enable_sgpr_workgroup_id _Z)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5801
msgid "32-bit work-group id in Z dimension of grid for wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:5804
msgid "Work-Group Info (enable_sgpr_workgroup _info)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5804
msgid ""
"{first_wavefront, 14'b0000, ordered_append_term[10:0], "
"threadgroup_size_in_wavefronts[5:0]}"
msgstr ""

#: ../../../AMDGPUUsage.rst:5807
msgid ""
"Scratch Wavefront Offset (enable_sgpr_private _segment_wavefront_offset)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5807
msgid ""
"See :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`. and :ref:`amdgpu-amdhsa-"
"kernel-prolog-private-segment-buffer`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5813
msgid ""
"The order of the VGPR registers is defined, but the compiler can specify "
"which ones are actually setup in the kernel descriptor using the "
"``enable_vgpr*`` bit fields (see :ref:`amdgpu-amdhsa-kernel-descriptor`). "
"The register numbers used for enabled registers are dense starting at VGPR0: "
"the first enabled register is VGPR0, the next enabled register is VGPR1 "
"etc.; disabled registers do not have a VGPR number."
msgstr ""

#: ../../../AMDGPUUsage.rst:5820
msgid "There are different methods used for the VGPR initial state:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5822
msgid ""
"Unless the *Target Properties* column of :ref:`amdgpu-processor-table` "
"specifies otherwise, a separate VGPR register is used per work-item ID. The "
"VGPR register initial state for this method is defined in :ref:`amdgpu-"
"amdhsa-vgpr-register-set-up-order-for-unpacked-work-item-id-method-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5826
msgid ""
"If *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Packed work-item IDs*, the initial value of VGPR0 register is used for all "
"work-item IDs. The register layout for this method is defined in :ref:"
"`amdgpu-amdhsa-register-layout-for-packed-work-item-id-method-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5831
msgid "VGPR Register Set Up Order for Unpacked Work-Item ID Method"
msgstr ""

#: ../../../AMDGPUUsage.rst:5835
msgid "VGPR Order"
msgstr ""

#: ../../../AMDGPUUsage.rst:5835
msgid "Number of VGPRs"
msgstr ""

#: ../../../AMDGPUUsage.rst:5839
msgid "Work-Item Id X (Always initialized)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5839
msgid "32-bit work-item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5842
msgid "Work-Item Id Y (enable_vgpr_workitem_id > 0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5842
msgid "32-bit work-item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5845
msgid "Work-Item Id Z (enable_vgpr_workitem_id > 1)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5845
msgid "32-bit work-item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5852
msgid "Register Layout for Packed Work-Item ID Method"
msgstr ""

#: ../../../AMDGPUUsage.rst:5858
msgid "0:9"
msgstr ""

#: ../../../AMDGPUUsage.rst:5858
msgid "Work-Item Id X"
msgstr ""

#: ../../../AMDGPUUsage.rst:5858
msgid "Work-item id in X dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5862
msgid "Always initialized."
msgstr ""

#: ../../../AMDGPUUsage.rst:5864
msgid "10:19"
msgstr ""

#: ../../../AMDGPUUsage.rst:5864
msgid "Work-Item Id Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:5864
msgid "Work-item id in Y dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5868
msgid "Initialized if enable_vgpr_workitem_id > 0, otherwise set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5870
msgid "20:29"
msgstr ""

#: ../../../AMDGPUUsage.rst:5870
msgid "Work-Item Id Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:5870
msgid "Work-item id in Z dimension of work-group for wavefront lane."
msgstr ""

#: ../../../AMDGPUUsage.rst:5874
msgid "Initialized if enable_vgpr_workitem_id > 1, otherwise set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5876
msgid "30:31"
msgstr ""

#: ../../../AMDGPUUsage.rst:5876
msgid "Reserved, set to 0."
msgstr ""

#: ../../../AMDGPUUsage.rst:5879
msgid "The setting of registers is done by GPU CP/ADC/SPI hardware as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5881
msgid ""
"SGPRs before the Work-Group Ids are set by CP using the 16 User Data "
"registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:5883
msgid ""
"Work-group Id registers X, Y, Z are set by ADC which supports any "
"combination including none."
msgstr ""

#: ../../../AMDGPUUsage.rst:5885
msgid ""
"Scratch Wavefront Offset is set by SPI in a per wavefront basis which is why "
"its value cannot be included with the flat scratch init value which is per "
"queue (see :ref:`amdgpu-amdhsa-kernel-prolog-flat-scratch`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5888
msgid ""
"The VGPRs are set by SPI which only supports specifying either (X), (X, Y) "
"or (X, Y, Z)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5890
msgid ""
"Flat Scratch register pair initialization is described in :ref:`amdgpu-"
"amdhsa-kernel-prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5893
msgid ""
"The global segment can be accessed either using buffer instructions (GFX6 "
"which has V# 64-bit address support), flat instructions (GFX7-GFX11), or "
"global instructions (GFX9-GFX11)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5897
msgid ""
"If buffer operations are used, then the compiler can generate a V# with the "
"following properties:"
msgstr ""

#: ../../../AMDGPUUsage.rst:5900
msgid "base address of 0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5901
msgid "no swizzle"
msgstr ""

#: ../../../AMDGPUUsage.rst:5902
msgid "ATC: 1 if IOMMU present (such as APU)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5903
msgid "ptr64: 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:5904
msgid ""
"MTYPE set to support memory coherence that matches the runtime (such as CC "
"for APU and NC for dGPU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5910
msgid "Preloaded Kernel Arguments"
msgstr ""

#: ../../../AMDGPUUsage.rst:5912
msgid ""
"On hardware that supports this feature, kernel arguments can be preloaded "
"into User SGPRs, up to the maximum number of User SGPRs available. The "
"allocation of Preload SGPRs occurs directly after the last enabled non-"
"kernarg preload User SGPR. (See :ref:`amdgpu-amdhsa-initial-kernel-execution-"
"state`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:5917
msgid ""
"The data preloaded is copied from the kernarg segment, the amount of data is "
"determined by the value specified in the kernarg_preload_spec_length field "
"of the kernel descriptor. This data is then loaded into consecutive User "
"SGPRs. The number of SGPRs receiving preloaded kernarg data corresponds with "
"the value given by kernarg_preload_spec_length. The preloading starts at the "
"dword offset within the kernarg segment, which is specified by the "
"kernarg_preload_spec_offset field."
msgstr ""

#: ../../../AMDGPUUsage.rst:5925
msgid ""
"If the kernarg_preload_spec_length is non-zero, the CP firmware will append "
"an additional 256 bytes to the kernel_code_entry_byte_offset. This addition "
"facilitates the incorporation of a prologue to the kernel entry to handle "
"cases where code designed for kernarg preloading is executed on hardware "
"equipped with incompatible firmware. If hardware has compatible firmware the "
"256 bytes at the start of the kernel entry will be skipped."
msgstr ""

#: ../../../AMDGPUUsage.rst:5932
msgid ""
"With code object V5 and later, hidden kernel arguments that are normally "
"accessed through the Implicit Argument Ptr, may be preloaded into User "
"SGPRs. These arguments are added to the kernel function signature and are "
"marked with the attributes \"inreg\" and \"amdgpu-hidden-argument\". (See :"
"ref:`amdgpu-llvm-ir-attributes-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5941
msgid "Kernel Prolog"
msgstr ""

#: ../../../AMDGPUUsage.rst:5943
msgid ""
"The compiler performs initialization in the kernel prologue depending on the "
"target and information about things like stack usage in the kernel and "
"called functions. Some of this initialization requires the compiler to "
"request certain User and System SGPRs be present in the :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state` via the :ref:`amdgpu-amdhsa-kernel-"
"descriptor`."
msgstr ""

#: ../../../AMDGPUUsage.rst:5953
msgid "CFI"
msgstr ""

#: ../../../AMDGPUUsage.rst:5955
msgid "The CFI return address is undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:5957
msgid ""
"The CFI CFA is defined using an expression which evaluates to a location "
"description that comprises one memory location description for the "
"``DW_ASPACE_AMDGPU_private_lane`` address space address ``0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:5964
msgid "M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:5967
msgid ""
"The M0 register must be initialized with a value at least the total LDS size "
"if the kernel may access LDS via DS or flat operations. Total LDS size is "
"available in dispatch packet. For M0, it is also possible to use maximum "
"possible value of LDS for given target (0x7FFF for GFX6 and 0xFFFF for GFX7-"
"GFX8)."
msgstr ""

#: ../../../AMDGPUUsage.rst:5973
msgid ""
"The M0 register is not used for range checking LDS accesses and so does not "
"need to be initialized in the prolog."
msgstr ""

#: ../../../AMDGPUUsage.rst:5979
msgid "Stack Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:5981
msgid ""
"If the kernel has function calls it must set up the ABI stack pointer "
"described in :ref:`amdgpu-amdhsa-function-call-convention-non-kernel-"
"functions` by setting SGPR32 to the unswizzled scratch offset of the address "
"past the last local allocation."
msgstr ""

#: ../../../AMDGPUUsage.rst:5989
msgid "Frame Pointer"
msgstr ""

#: ../../../AMDGPUUsage.rst:5991
msgid ""
"If the kernel needs a frame pointer for the reasons defined in "
"``SIFrameLowering`` then SGPR33 is used and is always set to ``0`` in the "
"kernel prolog. If a frame pointer is not required then all uses of the frame "
"pointer are replaced with immediate ``0`` offsets."
msgstr ""

#: ../../../AMDGPUUsage.rst:5999
msgid "Flat Scratch"
msgstr ""

#: ../../../AMDGPUUsage.rst:6001
msgid "There are different methods used for initializing flat scratch:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6003
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Does not support generic address space*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6006
msgid ""
"Flat scratch is not supported and there is no flat scratch register pair."
msgstr ""

#: ../../../AMDGPUUsage.rst:6008
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Offset flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6011
msgid ""
"If the kernel or any function it calls may use flat operations to access "
"scratch memory, the prolog code must set up the FLAT_SCRATCH register pair "
"(FLAT_SCRATCH_LO/FLAT_SCRATCH_HI). Initialization uses Flat Scratch Init and "
"Scratch Wavefront Offset SGPR registers (see :ref:`amdgpu-amdhsa-initial-"
"kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:6017
msgid ""
"The low word of Flat Scratch Init is the 32-bit byte offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID`` to the base of scratch backing memory being "
"managed by SPI for the queue executing the kernel dispatch. This is the same "
"value used in the Scratch Segment Buffer V# base address."
msgstr ""

#: ../../../AMDGPUUsage.rst:6022
msgid ""
"CP obtains this from the runtime. (The Scratch Segment Buffer base address "
"is ``SH_HIDDEN_PRIVATE_BASE_VIMID`` plus this offset.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6025
msgid ""
"The prolog must add the value of Scratch Wavefront Offset to get the "
"wavefront's byte scratch backing memory offset from "
"``SH_HIDDEN_PRIVATE_BASE_VIMID``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6029
msgid ""
"The Scratch Wavefront Offset must also be used as an offset with Private "
"segment address when using the Scratch Segment Buffer."
msgstr ""

#: ../../../AMDGPUUsage.rst:6032
msgid ""
"Since FLAT_SCRATCH_LO is in units of 256 bytes, the offset must be right "
"shifted by 8 before moving into FLAT_SCRATCH_HI."
msgstr ""

#: ../../../AMDGPUUsage.rst:6035
msgid ""
"FLAT_SCRATCH_HI corresponds to SGPRn-4 on GFX7, and SGPRn-6 on GFX8 (where "
"SGPRn is the highest numbered SGPR allocated to the wavefront). "
"FLAT_SCRATCH_HI is multiplied by 256 (as it is in units of 256 bytes) and "
"added to ``SH_HIDDEN_PRIVATE_BASE_VIMID`` to calculate the per wavefront "
"FLAT SCRATCH BASE in flat memory instructions that access the scratch "
"aperture."
msgstr ""

#: ../../../AMDGPUUsage.rst:6041
msgid ""
"The second word of Flat Scratch Init is 32-bit byte size of a single work-"
"items scratch memory usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:6044
msgid ""
"CP obtains this from the runtime, and it is always a multiple of DWORD. CP "
"checks that the value in the kernel dispatch packet Private Segment Byte "
"Size is not larger and requests the runtime to increase the queue's scratch "
"size if necessary."
msgstr ""

#: ../../../AMDGPUUsage.rst:6049
msgid ""
"CP directly loads from the kernel dispatch packet Private Segment Byte Size "
"field and rounds up to a multiple of DWORD. Having CP load it once avoids "
"loading it at the beginning of every wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6053
msgid ""
"The kernel prolog code must move it to FLAT_SCRATCH_LO which is SGPRn-3 on "
"GFX7 and SGPRn-5 on GFX8. FLAT_SCRATCH_LO is used as the FLAT SCRATCH SIZE "
"in flat memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6057
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Absolute flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6060
msgid ""
"If the kernel or any function it calls may use flat operations to access "
"scratch memory, the prolog code must set up the FLAT_SCRATCH register pair "
"(FLAT_SCRATCH_LO/FLAT_SCRATCH_HI which are in SGPRn-4/SGPRn-3). "
"Initialization uses Flat Scratch Init and Scratch Wavefront Offset SGPR "
"registers (see :ref:`amdgpu-amdhsa-initial-kernel-execution-state`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:6066
msgid ""
"The Flat Scratch Init is the 64-bit address of the base of scratch backing "
"memory being managed by SPI for the queue executing the kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6069
msgid "CP obtains this from the runtime."
msgstr ""

#: ../../../AMDGPUUsage.rst:6071
msgid ""
"The kernel prolog must add the value of the wave's Scratch Wavefront Offset "
"and move the result as a 64-bit value to the FLAT_SCRATCH SGPR register pair "
"which is SGPRn-6 and SGPRn-5. It is used as the FLAT SCRATCH BASE in flat "
"memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6076
msgid ""
"The Scratch Wavefront Offset must also be used as an offset with Private "
"segment address when using the Scratch Segment Buffer (see :ref:`amdgpu-"
"amdhsa-kernel-prolog-private-segment-buffer`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6080
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch*:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6083
msgid ""
"If ENABLE_PRIVATE_SEGMENT is enabled in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table` then the FLAT_SCRATCH register pair will "
"be initialized to the 64-bit address of the base of scratch backing memory "
"being managed by SPI for the queue executing the kernel dispatch plus the "
"value of the wave's Scratch Wavefront Offset for use as the flat scratch "
"base in flat memory instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:6093
msgid "Private Segment Buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:6095
msgid ""
"If the *Target Properties* column of :ref:`amdgpu-processor-table` specifies "
"*Architected flat scratch* then a Private Segment Buffer is not supported. "
"Instead the flat SCRATCH instructions are used."
msgstr ""

#: ../../../AMDGPUUsage.rst:6099
msgid ""
"Otherwise, Private Segment Buffer SGPR register is used to initialize 4 "
"SGPRs that are used as a V# to access scratch. CP uses the value provided by "
"the runtime. It is used, together with Scratch Wavefront Offset as an "
"offset, to access the private memory space using a segment address. See :ref:"
"`amdgpu-amdhsa-initial-kernel-execution-state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6105
msgid ""
"The scratch V# is a four-aligned SGPR and always selected for the kernel as "
"follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6108
msgid ""
"If it is known during instruction selection that there is stack usage, "
"SGPR0-3 is reserved for use as the scratch V#.  Stack usage is assumed if "
"optimizations are disabled (``-O0``), if stack objects already exist (for "
"locals, etc.), or if there are any function calls."
msgstr ""

#: ../../../AMDGPUUsage.rst:6113
msgid ""
"Otherwise, four high numbered SGPRs beginning at a four-aligned SGPR index "
"are reserved for the tentative scratch V#. These will be used if it is "
"determined that spilling is needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:6117
msgid ""
"If no use is made of the tentative scratch V#, then it is unreserved, and "
"the register count is determined ignoring it."
msgstr ""

#: ../../../AMDGPUUsage.rst:6119
msgid ""
"If use is made of the tentative scratch V#, then its register numbers are "
"shifted to the first four-aligned SGPR index after the highest one allocated "
"by the register allocator, and all uses are updated. The register count "
"includes them in the shifted location."
msgstr ""

#: ../../../AMDGPUUsage.rst:6123
msgid ""
"In either case, if the processor has the SGPR allocation bug, the tentative "
"allocation is not shifted or unreserved in order to ensure the register "
"count is higher to workaround the bug."
msgstr ""

#: ../../../AMDGPUUsage.rst:6129
msgid ""
"This approach of using a tentative scratch V# and shifting the register "
"numbers if used avoids having to perform register allocation a second time "
"if the tentative V# is eliminated. This is more efficient and avoids the "
"problem that the second register allocation may perform spilling which will "
"fail as there is no longer a scratch V#."
msgstr ""

#: ../../../AMDGPUUsage.rst:6135
msgid ""
"When the kernel prolog code is being emitted it is known whether the scratch "
"V# described above is actually used. If it is, the prolog code must set it "
"up by copying the Private Segment Buffer to the scratch V# registers and "
"then adding the Private Segment Wavefront Offset to the queue base address "
"in the V#. The result is a V# with a base address pointing to the beginning "
"of the wavefront scratch backing memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:6142
msgid ""
"The Private Segment Buffer is always requested, but the Private Segment "
"Wavefront Offset is only requested if it is used (see :ref:`amdgpu-amdhsa-"
"initial-kernel-execution-state`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6149
msgid "Memory Model"
msgstr ""

#: ../../../AMDGPUUsage.rst:6151
msgid ""
"This section describes the mapping of the LLVM memory model onto AMDGPU "
"machine code (see :ref:`memmodel`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6154
msgid ""
"The AMDGPU backend supports the memory synchronization scopes specified in :"
"ref:`amdgpu-memory-scopes`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6157
msgid ""
"The code sequences used to implement the memory model specify the order of "
"instructions that a single thread must execute. The ``s_waitcnt`` and cache "
"management instructions such as ``buffer_wbinvl1_vol`` are defined with "
"respect to other memory instructions executed by the same thread. This "
"allows them to be moved earlier or later which can allow them to be combined "
"with other instances of the same instruction, or hoisted/sunk out of loops "
"to improve performance. Only the instructions related to the memory model "
"are given; additional ``s_waitcnt`` instructions are required to ensure "
"registers are defined before being used. These may be able to be combined "
"with the memory model ``s_waitcnt`` instructions as described above."
msgstr ""

#: ../../../AMDGPUUsage.rst:6168
msgid "The AMDGPU backend supports the following memory models:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6171
msgid "HSA Memory Model [HSA]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:6171
msgid ""
"The HSA memory model uses a single happens-before relation for all address "
"spaces (see :ref:`amdgpu-address-spaces`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6184
msgid "OpenCL Memory Model [OpenCL]_"
msgstr ""

#: ../../../AMDGPUUsage.rst:6174
msgid ""
"The OpenCL memory model which has separate happens-before relations for the "
"global and local address spaces. Only a fence specifying both global and "
"local address space, and seq_cst instructions join the relationships. Since "
"the LLVM ``memfence`` instruction does not allow an address space to be "
"specified the OpenCL fence has to conservatively assume both local and "
"global address space was specified. However, optimizations can often be done "
"to eliminate the additional ``s_waitcnt`` instructions when there are no "
"intervening memory instructions which access the corresponding address "
"space. The code sequences in the table indicate what can be omitted for the "
"OpenCL memory. The target triple environment is used to determine if the "
"source language is OpenCL (see :ref:`amdgpu-opencl`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6186
msgid ""
"``ds/flat_load/store/atomic`` instructions to local memory are termed LDS "
"operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:6189
msgid ""
"``buffer/global/flat_load/store/atomic`` instructions to global memory are "
"termed vector memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:6192
msgid ""
"Private address space uses ``buffer_load/store`` using the scratch V# (GFX6-"
"GFX8), or ``scratch_load/store`` (GFX9-GFX11). Since only a single thread is "
"accessing the memory, atomic memory orderings are not meaningful, and all "
"accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6197
msgid ""
"Constant address space uses ``buffer/global_load`` instructions (or "
"equivalent scalar memory instructions). Since the constant address space "
"contents do not change during the execution of a kernel dispatch it is not "
"legal to perform stores, and atomic memory orderings are not meaningful, and "
"all accesses are treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6203
msgid ""
"A memory synchronization scope wider than work-group is not meaningful for "
"the group (LDS) address space and is treated as work-group."
msgstr ""

#: ../../../AMDGPUUsage.rst:6206
msgid ""
"The memory model does not support the region address space which is treated "
"as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6209
msgid ""
"Acquire memory ordering is not meaningful on store atomic instructions and "
"is treated as non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6212
msgid ""
"Release memory ordering is not meaningful on load atomic instructions and is "
"treated a non-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6215
msgid ""
"Acquire-release memory ordering is not meaningful on load or store atomic "
"instructions and is treated as acquire and release respectively."
msgstr ""

#: ../../../AMDGPUUsage.rst:6218
msgid ""
"The memory order also adds the single thread optimization constraints "
"defined in table :ref:`amdgpu-amdhsa-memory-model-single-thread-optimization-"
"constraints-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6222
msgid "AMDHSA Memory Model Single Thread Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:6226
msgid "LLVM Memory"
msgstr ""

#: ../../../AMDGPUUsage.rst:6226
msgid "Optimization Constraints"
msgstr ""

#: ../../../AMDGPUUsage.rst:6227
msgid "Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:6229 ../../../AMDGPUUsage.rst:6449
#: ../../../AMDGPUUsage.rst:6450 ../../../AMDGPUUsage.rst:6451
#: ../../../AMDGPUUsage.rst:7709 ../../../AMDGPUUsage.rst:7710
#: ../../../AMDGPUUsage.rst:7711 ../../../AMDGPUUsage.rst:10039
#: ../../../AMDGPUUsage.rst:10040 ../../../AMDGPUUsage.rst:10041
#: ../../../AMDGPUUsage.rst:12410 ../../../AMDGPUUsage.rst:12411
#: ../../../AMDGPUUsage.rst:12412 ../../../AMDGPUUsage.rst:14518
#: ../../../AMDGPUUsage.rst:14519 ../../../AMDGPUUsage.rst:14520
msgid "unordered"
msgstr ""

#: ../../../AMDGPUUsage.rst:6230 ../../../AMDGPUUsage.rst:6454
#: ../../../AMDGPUUsage.rst:6457 ../../../AMDGPUUsage.rst:6459
#: ../../../AMDGPUUsage.rst:6464 ../../../AMDGPUUsage.rst:6467
#: ../../../AMDGPUUsage.rst:6472 ../../../AMDGPUUsage.rst:7714
#: ../../../AMDGPUUsage.rst:7716 ../../../AMDGPUUsage.rst:7722
#: ../../../AMDGPUUsage.rst:7727 ../../../AMDGPUUsage.rst:7729
#: ../../../AMDGPUUsage.rst:7731 ../../../AMDGPUUsage.rst:7735
#: ../../../AMDGPUUsage.rst:7737 ../../../AMDGPUUsage.rst:7742
#: ../../../AMDGPUUsage.rst:7746 ../../../AMDGPUUsage.rst:7748
#: ../../../AMDGPUUsage.rst:10044 ../../../AMDGPUUsage.rst:10046
#: ../../../AMDGPUUsage.rst:10048 ../../../AMDGPUUsage.rst:10053
#: ../../../AMDGPUUsage.rst:10055 ../../../AMDGPUUsage.rst:10057
#: ../../../AMDGPUUsage.rst:10059 ../../../AMDGPUUsage.rst:10061
#: ../../../AMDGPUUsage.rst:10063 ../../../AMDGPUUsage.rst:10065
#: ../../../AMDGPUUsage.rst:10070 ../../../AMDGPUUsage.rst:10074
#: ../../../AMDGPUUsage.rst:10076 ../../../AMDGPUUsage.rst:12415
#: ../../../AMDGPUUsage.rst:12417 ../../../AMDGPUUsage.rst:12423
#: ../../../AMDGPUUsage.rst:12426 ../../../AMDGPUUsage.rst:12431
#: ../../../AMDGPUUsage.rst:12436 ../../../AMDGPUUsage.rst:12439
#: ../../../AMDGPUUsage.rst:12444 ../../../AMDGPUUsage.rst:14523
#: ../../../AMDGPUUsage.rst:14528 ../../../AMDGPUUsage.rst:14531
#: ../../../AMDGPUUsage.rst:14536 ../../../AMDGPUUsage.rst:14539
#: ../../../AMDGPUUsage.rst:14544
msgid "monotonic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6231 ../../../AMDGPUUsage.rst:6477
#: ../../../AMDGPUUsage.rst:6480 ../../../AMDGPUUsage.rst:6481
#: ../../../AMDGPUUsage.rst:6498 ../../../AMDGPUUsage.rst:6522
#: ../../../AMDGPUUsage.rst:6548 ../../../AMDGPUUsage.rst:6551
#: ../../../AMDGPUUsage.rst:6552 ../../../AMDGPUUsage.rst:6569
#: ../../../AMDGPUUsage.rst:6593 ../../../AMDGPUUsage.rst:6620
#: ../../../AMDGPUUsage.rst:6622 ../../../AMDGPUUsage.rst:6654
#: ../../../AMDGPUUsage.rst:7755 ../../../AMDGPUUsage.rst:7758
#: ../../../AMDGPUUsage.rst:7785 ../../../AMDGPUUsage.rst:7806
#: ../../../AMDGPUUsage.rst:7841 ../../../AMDGPUUsage.rst:7865
#: ../../../AMDGPUUsage.rst:7895 ../../../AMDGPUUsage.rst:7923
#: ../../../AMDGPUUsage.rst:7958 ../../../AMDGPUUsage.rst:7960
#: ../../../AMDGPUUsage.rst:7965 ../../../AMDGPUUsage.rst:7991
#: ../../../AMDGPUUsage.rst:8012 ../../../AMDGPUUsage.rst:8044
#: ../../../AMDGPUUsage.rst:8068 ../../../AMDGPUUsage.rst:8098
#: ../../../AMDGPUUsage.rst:8127 ../../../AMDGPUUsage.rst:8163
#: ../../../AMDGPUUsage.rst:8165 ../../../AMDGPUUsage.rst:8231
#: ../../../AMDGPUUsage.rst:8304 ../../../AMDGPUUsage.rst:10083
#: ../../../AMDGPUUsage.rst:10086 ../../../AMDGPUUsage.rst:10109
#: ../../../AMDGPUUsage.rst:10130 ../../../AMDGPUUsage.rst:10161
#: ../../../AMDGPUUsage.rst:10185 ../../../AMDGPUUsage.rst:10212
#: ../../../AMDGPUUsage.rst:10240 ../../../AMDGPUUsage.rst:10271
#: ../../../AMDGPUUsage.rst:10273 ../../../AMDGPUUsage.rst:10278
#: ../../../AMDGPUUsage.rst:10304 ../../../AMDGPUUsage.rst:10325
#: ../../../AMDGPUUsage.rst:10357 ../../../AMDGPUUsage.rst:10381
#: ../../../AMDGPUUsage.rst:10409 ../../../AMDGPUUsage.rst:10438
#: ../../../AMDGPUUsage.rst:10470 ../../../AMDGPUUsage.rst:10472
#: ../../../AMDGPUUsage.rst:10538 ../../../AMDGPUUsage.rst:10611
#: ../../../AMDGPUUsage.rst:12449 ../../../AMDGPUUsage.rst:12452
#: ../../../AMDGPUUsage.rst:12478 ../../../AMDGPUUsage.rst:12505
#: ../../../AMDGPUUsage.rst:12540 ../../../AMDGPUUsage.rst:12568
#: ../../../AMDGPUUsage.rst:12598 ../../../AMDGPUUsage.rst:12601
#: ../../../AMDGPUUsage.rst:12626 ../../../AMDGPUUsage.rst:12648
#: ../../../AMDGPUUsage.rst:12677 ../../../AMDGPUUsage.rst:12705
#: ../../../AMDGPUUsage.rst:12736 ../../../AMDGPUUsage.rst:12738
#: ../../../AMDGPUUsage.rst:12826 ../../../AMDGPUUsage.rst:14549
#: ../../../AMDGPUUsage.rst:14552 ../../../AMDGPUUsage.rst:14577
#: ../../../AMDGPUUsage.rst:14603 ../../../AMDGPUUsage.rst:14636
#: ../../../AMDGPUUsage.rst:14663 ../../../AMDGPUUsage.rst:14692
#: ../../../AMDGPUUsage.rst:14695 ../../../AMDGPUUsage.rst:14725
#: ../../../AMDGPUUsage.rst:14749 ../../../AMDGPUUsage.rst:14787
#: ../../../AMDGPUUsage.rst:14819 ../../../AMDGPUUsage.rst:14855
#: ../../../AMDGPUUsage.rst:14857 ../../../AMDGPUUsage.rst:14941
msgid "acquire"
msgstr ""

#: ../../../AMDGPUUsage.rst:6231
msgid ""
"If a load atomic/atomicrmw then no following load/load atomic/store/store "
"atomic/atomicrmw/fence instruction can be moved before the acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:6234
msgid ""
"If a fence then same as load atomic, plus no preceding associated fence-"
"paired-atomic can be moved after the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6236 ../../../AMDGPUUsage.rst:6727
#: ../../../AMDGPUUsage.rst:6730 ../../../AMDGPUUsage.rst:6751
#: ../../../AMDGPUUsage.rst:6752 ../../../AMDGPUUsage.rst:6794
#: ../../../AMDGPUUsage.rst:6797 ../../../AMDGPUUsage.rst:6818
#: ../../../AMDGPUUsage.rst:6819 ../../../AMDGPUUsage.rst:6859
#: ../../../AMDGPUUsage.rst:6861 ../../../AMDGPUUsage.rst:6893
#: ../../../AMDGPUUsage.rst:8384 ../../../AMDGPUUsage.rst:8386
#: ../../../AMDGPUUsage.rst:8391 ../../../AMDGPUUsage.rst:8423
#: ../../../AMDGPUUsage.rst:8428 ../../../AMDGPUUsage.rst:8472
#: ../../../AMDGPUUsage.rst:8527 ../../../AMDGPUUsage.rst:8529
#: ../../../AMDGPUUsage.rst:8534 ../../../AMDGPUUsage.rst:8567
#: ../../../AMDGPUUsage.rst:8572 ../../../AMDGPUUsage.rst:8614
#: ../../../AMDGPUUsage.rst:8667 ../../../AMDGPUUsage.rst:8669
#: ../../../AMDGPUUsage.rst:8718 ../../../AMDGPUUsage.rst:8775
#: ../../../AMDGPUUsage.rst:10686 ../../../AMDGPUUsage.rst:10692
#: ../../../AMDGPUUsage.rst:10697 ../../../AMDGPUUsage.rst:10734
#: ../../../AMDGPUUsage.rst:10739 ../../../AMDGPUUsage.rst:10798
#: ../../../AMDGPUUsage.rst:10854 ../../../AMDGPUUsage.rst:10856
#: ../../../AMDGPUUsage.rst:10861 ../../../AMDGPUUsage.rst:10894
#: ../../../AMDGPUUsage.rst:10899 ../../../AMDGPUUsage.rst:10951
#: ../../../AMDGPUUsage.rst:11005 ../../../AMDGPUUsage.rst:11007
#: ../../../AMDGPUUsage.rst:11056 ../../../AMDGPUUsage.rst:11126
#: ../../../AMDGPUUsage.rst:12917 ../../../AMDGPUUsage.rst:12920
#: ../../../AMDGPUUsage.rst:12969 ../../../AMDGPUUsage.rst:13006
#: ../../../AMDGPUUsage.rst:13054 ../../../AMDGPUUsage.rst:13057
#: ../../../AMDGPUUsage.rst:13105 ../../../AMDGPUUsage.rst:13142
#: ../../../AMDGPUUsage.rst:13187 ../../../AMDGPUUsage.rst:13189
#: ../../../AMDGPUUsage.rst:13253 ../../../AMDGPUUsage.rst:15023
#: ../../../AMDGPUUsage.rst:15026 ../../../AMDGPUUsage.rst:15073
#: ../../../AMDGPUUsage.rst:15112 ../../../AMDGPUUsage.rst:15165
#: ../../../AMDGPUUsage.rst:15168 ../../../AMDGPUUsage.rst:15219
#: ../../../AMDGPUUsage.rst:15258 ../../../AMDGPUUsage.rst:15310
#: ../../../AMDGPUUsage.rst:15312 ../../../AMDGPUUsage.rst:15372
msgid "release"
msgstr ""

#: ../../../AMDGPUUsage.rst:6236
msgid ""
"If a store atomic/atomicrmw then no preceding load/load atomic/store/store "
"atomic/atomicrmw/fence instruction can be moved after the release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6239
msgid ""
"If a fence then same as store atomic, plus no following associated fence-"
"paired-atomic can be moved before the fence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6242 ../../../AMDGPUUsage.rst:6950
#: ../../../AMDGPUUsage.rst:6953 ../../../AMDGPUUsage.rst:6975
#: ../../../AMDGPUUsage.rst:6992 ../../../AMDGPUUsage.rst:7029
#: ../../../AMDGPUUsage.rst:7092 ../../../AMDGPUUsage.rst:7158
#: ../../../AMDGPUUsage.rst:7160 ../../../AMDGPUUsage.rst:7229
#: ../../../AMDGPUUsage.rst:8847 ../../../AMDGPUUsage.rst:8849
#: ../../../AMDGPUUsage.rst:8854 ../../../AMDGPUUsage.rst:8916
#: ../../../AMDGPUUsage.rst:8937 ../../../AMDGPUUsage.rst:9001
#: ../../../AMDGPUUsage.rst:9066 ../../../AMDGPUUsage.rst:9147
#: ../../../AMDGPUUsage.rst:9217 ../../../AMDGPUUsage.rst:9303
#: ../../../AMDGPUUsage.rst:9305 ../../../AMDGPUUsage.rst:9415
#: ../../../AMDGPUUsage.rst:9506 ../../../AMDGPUUsage.rst:11195
#: ../../../AMDGPUUsage.rst:11197 ../../../AMDGPUUsage.rst:11202
#: ../../../AMDGPUUsage.rst:11264 ../../../AMDGPUUsage.rst:11285
#: ../../../AMDGPUUsage.rst:11349 ../../../AMDGPUUsage.rst:11424
#: ../../../AMDGPUUsage.rst:11503 ../../../AMDGPUUsage.rst:11583
#: ../../../AMDGPUUsage.rst:11666 ../../../AMDGPUUsage.rst:11668
#: ../../../AMDGPUUsage.rst:11778 ../../../AMDGPUUsage.rst:11882
#: ../../../AMDGPUUsage.rst:13315 ../../../AMDGPUUsage.rst:13318
#: ../../../AMDGPUUsage.rst:13399 ../../../AMDGPUUsage.rst:13459
#: ../../../AMDGPUUsage.rst:13533 ../../../AMDGPUUsage.rst:13605
#: ../../../AMDGPUUsage.rst:13680 ../../../AMDGPUUsage.rst:13682
#: ../../../AMDGPUUsage.rst:13807 ../../../AMDGPUUsage.rst:15440
#: ../../../AMDGPUUsage.rst:15443 ../../../AMDGPUUsage.rst:15527
#: ../../../AMDGPUUsage.rst:15590 ../../../AMDGPUUsage.rst:15671
#: ../../../AMDGPUUsage.rst:15754 ../../../AMDGPUUsage.rst:15841
#: ../../../AMDGPUUsage.rst:15843 ../../../AMDGPUUsage.rst:15961
msgid "acq_rel"
msgstr ""

#: ../../../AMDGPUUsage.rst:6242
msgid "Same constraints as both acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6243 ../../../AMDGPUUsage.rst:7320
#: ../../../AMDGPUUsage.rst:7325 ../../../AMDGPUUsage.rst:7391
#: ../../../AMDGPUUsage.rst:7397 ../../../AMDGPUUsage.rst:7488
#: ../../../AMDGPUUsage.rst:7493 ../../../AMDGPUUsage.rst:7498
#: ../../../AMDGPUUsage.rst:9615 ../../../AMDGPUUsage.rst:9620
#: ../../../AMDGPUUsage.rst:9705 ../../../AMDGPUUsage.rst:9715
#: ../../../AMDGPUUsage.rst:9808 ../../../AMDGPUUsage.rst:9813
#: ../../../AMDGPUUsage.rst:9818 ../../../AMDGPUUsage.rst:11988
#: ../../../AMDGPUUsage.rst:11993 ../../../AMDGPUUsage.rst:12078
#: ../../../AMDGPUUsage.rst:12088 ../../../AMDGPUUsage.rst:12181
#: ../../../AMDGPUUsage.rst:12186 ../../../AMDGPUUsage.rst:12191
#: ../../../AMDGPUUsage.rst:13909 ../../../AMDGPUUsage.rst:13914
#: ../../../AMDGPUUsage.rst:14024 ../../../AMDGPUUsage.rst:14118
#: ../../../AMDGPUUsage.rst:14225 ../../../AMDGPUUsage.rst:14230
#: ../../../AMDGPUUsage.rst:14235 ../../../AMDGPUUsage.rst:16068
#: ../../../AMDGPUUsage.rst:16073 ../../../AMDGPUUsage.rst:16181
#: ../../../AMDGPUUsage.rst:16275 ../../../AMDGPUUsage.rst:16383
#: ../../../AMDGPUUsage.rst:16388 ../../../AMDGPUUsage.rst:16393
msgid "seq_cst"
msgstr ""

#: ../../../AMDGPUUsage.rst:6243
msgid ""
"If a load atomic then same constraints as acquire, plus no preceding "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved after the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:6247
msgid ""
"If a store atomic then the same constraints as release, plus no following "
"sequentially consistent load atomic/store atomic/atomicrmw/fence instruction "
"can be moved before the seq_cst."
msgstr ""

#: ../../../AMDGPUUsage.rst:6251
msgid "If an atomicrmw/fence then same constraints as acq_rel."
msgstr ""

#: ../../../AMDGPUUsage.rst:6254
msgid ""
"The code sequences used to implement the memory model are defined in the "
"following sections:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6257
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx6-gfx9`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6258
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx90a`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6259
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx942`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6260
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx10-gfx11`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6261
msgid ":ref:`amdgpu-amdhsa-memory-model-gfx12`"
msgstr ""

#: ../../../AMDGPUUsage.rst:6266
msgid "Fence and Address Spaces"
msgstr ""

#: ../../../AMDGPUUsage.rst:6268
msgid ""
"LLVM fences do not have address space information, thus, fence codegen "
"usually needs to conservatively synchronize all address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6271
msgid ""
"In the case of OpenCL, where fences only need to synchronize user-specified "
"address spaces, this can result in extra unnecessary waits. For instance, a "
"fence that is supposed to only synchronize local memory will also have to "
"wait on all global memory operations, which is unnecessary."
msgstr ""

#: ../../../AMDGPUUsage.rst:6276
msgid ""
":doc:`Memory Model Relaxation Annotations "
"<MemoryModelRelaxationAnnotations>` can be used as an optimization hint for "
"fences to solve this problem. The AMDGPU backend recognizes the following "
"tags on fences:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6280
msgid "``amdgpu-as:local`` - fence only the local address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6281
msgid "``amdgpu-as:global``- fence only the global address space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6285
msgid ""
"As an optimization hint, those tags are not guaranteed to survive until code "
"generation. Optimizations are free to drop the tags to allow for better code "
"optimization, at the cost of synchronizing additional address spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6293
msgid "Memory Model GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6295
msgid "For GFX6-GFX9:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6297 ../../../AMDGPUUsage.rst:7512
#: ../../../AMDGPUUsage.rst:9832 ../../../AMDGPUUsage.rst:12205
#: ../../../AMDGPUUsage.rst:14250
msgid "Each agent has multiple shader arrays (SA)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6298 ../../../AMDGPUUsage.rst:7513
#: ../../../AMDGPUUsage.rst:9833
msgid "Each SA has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6299 ../../../AMDGPUUsage.rst:7514
#: ../../../AMDGPUUsage.rst:9834 ../../../AMDGPUUsage.rst:12208
#: ../../../AMDGPUUsage.rst:14253
msgid "Each CU has multiple SIMDs that execute wavefronts."
msgstr ""

#: ../../../AMDGPUUsage.rst:6300
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs."
msgstr ""

#: ../../../AMDGPUUsage.rst:6302
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:6304 ../../../AMDGPUUsage.rst:7521
#: ../../../AMDGPUUsage.rst:9841
msgid ""
"All LDS operations of a CU are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:6307 ../../../AMDGPUUsage.rst:7524
#: ../../../AMDGPUUsage.rst:9844
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a CU. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:6315
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that for GFX7-GFX9 ``flat_load/store/atomic`` instructions can report out of "
"vector memory order if they access LDS memory, and out of LDS operation "
"order if they access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:6320
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore, no special action is required for coherence between "
"the lanes of a single wavefront, or for coherence between wavefronts in the "
"same work-group. A ``buffer_wbinvl1_vol`` is required for coherence between "
"wavefronts executing in different work-groups as they may be executing on "
"different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:6326 ../../../AMDGPUUsage.rst:7553
#: ../../../AMDGPUUsage.rst:9878
msgid ""
"The scalar memory operations access a scalar L1 cache shared by all "
"wavefronts on a group of CUs. The scalar and vector L1 caches are not "
"coherent. However, scalar operations are used in a restricted way so do not "
"impact the memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6330 ../../../AMDGPUUsage.rst:7557
msgid ""
"The vector and scalar memory operations use an L2 cache shared by all CUs on "
"the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:6332 ../../../AMDGPUUsage.rst:7560
#: ../../../AMDGPUUsage.rst:9888 ../../../AMDGPUUsage.rst:12260
#: ../../../AMDGPUUsage.rst:14354
msgid ""
"The L2 cache has independent channels to service disjoint ranges of virtual "
"addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:6334
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0)`` is required to "
"ensure synchronization between vector memory operations of different CUs. It "
"ensures a previous vector memory operation has completed before executing a "
"subsequent vector memory or LDS operation and so can be used to meet the "
"requirements of acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:6342 ../../../AMDGPUUsage.rst:12271
msgid ""
"The L2 cache can be kept coherent with other agents on some targets, or "
"ranges of virtual addresses can be set up to bypass it to ensure system "
"coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:6345 ../../../AMDGPUUsage.rst:7605
#: ../../../AMDGPUUsage.rst:9926 ../../../AMDGPUUsage.rst:12277
#: ../../../AMDGPUUsage.rst:14377
msgid ""
"Scalar memory operations are only used to access memory that is proven to "
"not change during the execution of the kernel dispatch. This includes "
"constant address space and global address space for program scope ``const`` "
"variables. Therefore, the kernel machine code does not have to maintain the "
"scalar cache to ensure it is coherent with the vector caches. The scalar and "
"vector caches are invalidated between kernel dispatches by CP since constant "
"address space data may change between kernel dispatch executions. See :ref:"
"`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6354 ../../../AMDGPUUsage.rst:7614
#: ../../../AMDGPUUsage.rst:9935 ../../../AMDGPUUsage.rst:12286
msgid ""
"The one exception is if scalar writes are used to spill SGPR registers. In "
"this case the AMDGPU backend ensures the memory location used to spill is "
"never accessed by vector memory operations at the same time. If scalar "
"writes are used then a ``s_dcache_wb`` is inserted before the ``s_endpgm`` "
"and before a function return since the locations may be used for vector "
"memory instructions by a future wavefront that uses the same scratch area, "
"or a function call that creates a frame at the same address, respectively. "
"There is no need for a ``s_dcache_inv`` as all scalar writes are write-"
"before-read in the same thread."
msgstr ""

#: ../../../AMDGPUUsage.rst:6363 ../../../AMDGPUUsage.rst:7623
#: ../../../AMDGPUUsage.rst:9944 ../../../AMDGPUUsage.rst:12295
#: ../../../AMDGPUUsage.rst:14386
msgid "For kernarg backing memory:"
msgstr ""

#: ../../../AMDGPUUsage.rst:6365 ../../../AMDGPUUsage.rst:7625
#: ../../../AMDGPUUsage.rst:9946
msgid "CP invalidates the L1 cache at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:6366
msgid ""
"On dGPU the kernarg backing memory is allocated in host memory accessed as "
"MTYPE UC (uncached) to avoid needing to invalidate the L2 cache. This also "
"causes it to be treated as non-volatile and so is not invalidated by "
"``*_vol``."
msgstr ""

#: ../../../AMDGPUUsage.rst:6370
msgid ""
"On APU the kernarg backing memory it is accessed as MTYPE CC (cache "
"coherent) and so the L2 cache will be coherent with the CPU and other agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:6373 ../../../AMDGPUUsage.rst:7633
#: ../../../AMDGPUUsage.rst:9954
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC_NV (non-coherent non-volatile). Since the private "
"address space is only accessed by a single thread, and is always write-"
"before-read, there is never a need to invalidate these entries from the L1 "
"cache. Hence all cache invalidates are done as ``*_vol`` to only invalidate "
"the volatile cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:6379
msgid ""
"The code sequences used to implement the memory model for GFX6-GFX9 are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx6-gfx9-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:6382
msgid "AMDHSA Memory Model Code Sequences GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6386 ../../../AMDGPUUsage.rst:7646
#: ../../../AMDGPUUsage.rst:9967 ../../../AMDGPUUsage.rst:12338
#: ../../../AMDGPUUsage.rst:14452
msgid "LLVM Instr"
msgstr ""

#: ../../../AMDGPUUsage.rst:6386 ../../../AMDGPUUsage.rst:7646
#: ../../../AMDGPUUsage.rst:9967 ../../../AMDGPUUsage.rst:12338
#: ../../../AMDGPUUsage.rst:14452
msgid "LLVM Memory Ordering"
msgstr ""

#: ../../../AMDGPUUsage.rst:6386 ../../../AMDGPUUsage.rst:7646
#: ../../../AMDGPUUsage.rst:9967 ../../../AMDGPUUsage.rst:12338
#: ../../../AMDGPUUsage.rst:14452
msgid "LLVM Memory Sync Scope"
msgstr ""

#: ../../../AMDGPUUsage.rst:6386 ../../../AMDGPUUsage.rst:7646
#: ../../../AMDGPUUsage.rst:9967 ../../../AMDGPUUsage.rst:12338
#: ../../../AMDGPUUsage.rst:14452
msgid "AMDGPU Address Space"
msgstr ""

#: ../../../AMDGPUUsage.rst:6386
msgid "AMDGPU Machine Code GFX6-GFX9"
msgstr ""

#: ../../../AMDGPUUsage.rst:6390 ../../../AMDGPUUsage.rst:7650
#: ../../../AMDGPUUsage.rst:9971 ../../../AMDGPUUsage.rst:12342
#: ../../../AMDGPUUsage.rst:14456
msgid "**Non-Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6392 ../../../AMDGPUUsage.rst:6419
#: ../../../AMDGPUUsage.rst:7652 ../../../AMDGPUUsage.rst:7679
#: ../../../AMDGPUUsage.rst:9973 ../../../AMDGPUUsage.rst:10000
#: ../../../AMDGPUUsage.rst:12344 ../../../AMDGPUUsage.rst:12374
#: ../../../AMDGPUUsage.rst:14458 ../../../AMDGPUUsage.rst:14486
msgid "load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6393 ../../../AMDGPUUsage.rst:6421
#: ../../../AMDGPUUsage.rst:6456 ../../../AMDGPUUsage.rst:6458
#: ../../../AMDGPUUsage.rst:6460 ../../../AMDGPUUsage.rst:6468
#: ../../../AMDGPUUsage.rst:6479 ../../../AMDGPUUsage.rst:6482
#: ../../../AMDGPUUsage.rst:6522 ../../../AMDGPUUsage.rst:6550
#: ../../../AMDGPUUsage.rst:6553 ../../../AMDGPUUsage.rst:6593
#: ../../../AMDGPUUsage.rst:6729 ../../../AMDGPUUsage.rst:6731
#: ../../../AMDGPUUsage.rst:6753 ../../../AMDGPUUsage.rst:6796
#: ../../../AMDGPUUsage.rst:6798 ../../../AMDGPUUsage.rst:6820
#: ../../../AMDGPUUsage.rst:6952 ../../../AMDGPUUsage.rst:6992
#: ../../../AMDGPUUsage.rst:7092 ../../../AMDGPUUsage.rst:7322
#: ../../../AMDGPUUsage.rst:7326 ../../../AMDGPUUsage.rst:7398
#: ../../../AMDGPUUsage.rst:7490 ../../../AMDGPUUsage.rst:7495
#: ../../../AMDGPUUsage.rst:7653 ../../../AMDGPUUsage.rst:7681
#: ../../../AMDGPUUsage.rst:7715 ../../../AMDGPUUsage.rst:7717
#: ../../../AMDGPUUsage.rst:7728 ../../../AMDGPUUsage.rst:7730
#: ../../../AMDGPUUsage.rst:7732 ../../../AMDGPUUsage.rst:7736
#: ../../../AMDGPUUsage.rst:7743 ../../../AMDGPUUsage.rst:7747
#: ../../../AMDGPUUsage.rst:7757 ../../../AMDGPUUsage.rst:7806
#: ../../../AMDGPUUsage.rst:7895 ../../../AMDGPUUsage.rst:7923
#: ../../../AMDGPUUsage.rst:7959 ../../../AMDGPUUsage.rst:8012
#: ../../../AMDGPUUsage.rst:8098 ../../../AMDGPUUsage.rst:8127
#: ../../../AMDGPUUsage.rst:8385 ../../../AMDGPUUsage.rst:8392
#: ../../../AMDGPUUsage.rst:8429 ../../../AMDGPUUsage.rst:8473
#: ../../../AMDGPUUsage.rst:8528 ../../../AMDGPUUsage.rst:8535
#: ../../../AMDGPUUsage.rst:8573 ../../../AMDGPUUsage.rst:8615
#: ../../../AMDGPUUsage.rst:8848 ../../../AMDGPUUsage.rst:8937
#: ../../../AMDGPUUsage.rst:9147 ../../../AMDGPUUsage.rst:9217
#: ../../../AMDGPUUsage.rst:9617 ../../../AMDGPUUsage.rst:9621
#: ../../../AMDGPUUsage.rst:9716 ../../../AMDGPUUsage.rst:9810
#: ../../../AMDGPUUsage.rst:9815 ../../../AMDGPUUsage.rst:9974
#: ../../../AMDGPUUsage.rst:10002 ../../../AMDGPUUsage.rst:10045
#: ../../../AMDGPUUsage.rst:10047 ../../../AMDGPUUsage.rst:10054
#: ../../../AMDGPUUsage.rst:10056 ../../../AMDGPUUsage.rst:10058
#: ../../../AMDGPUUsage.rst:10060 ../../../AMDGPUUsage.rst:10062
#: ../../../AMDGPUUsage.rst:10064 ../../../AMDGPUUsage.rst:10071
#: ../../../AMDGPUUsage.rst:10075 ../../../AMDGPUUsage.rst:10085
#: ../../../AMDGPUUsage.rst:10130 ../../../AMDGPUUsage.rst:10212
#: ../../../AMDGPUUsage.rst:10240 ../../../AMDGPUUsage.rst:10272
#: ../../../AMDGPUUsage.rst:10325 ../../../AMDGPUUsage.rst:10409
#: ../../../AMDGPUUsage.rst:10438 ../../../AMDGPUUsage.rst:10687
#: ../../../AMDGPUUsage.rst:10698 ../../../AMDGPUUsage.rst:10740
#: ../../../AMDGPUUsage.rst:10799 ../../../AMDGPUUsage.rst:10855
#: ../../../AMDGPUUsage.rst:10862 ../../../AMDGPUUsage.rst:10900
#: ../../../AMDGPUUsage.rst:10952 ../../../AMDGPUUsage.rst:11196
#: ../../../AMDGPUUsage.rst:11285 ../../../AMDGPUUsage.rst:11503
#: ../../../AMDGPUUsage.rst:11583 ../../../AMDGPUUsage.rst:11990
#: ../../../AMDGPUUsage.rst:11994 ../../../AMDGPUUsage.rst:12089
#: ../../../AMDGPUUsage.rst:12183 ../../../AMDGPUUsage.rst:12188
#: ../../../AMDGPUUsage.rst:12345 ../../../AMDGPUUsage.rst:12376
#: ../../../AMDGPUUsage.rst:12416 ../../../AMDGPUUsage.rst:12418
#: ../../../AMDGPUUsage.rst:12427 ../../../AMDGPUUsage.rst:12432
#: ../../../AMDGPUUsage.rst:12440 ../../../AMDGPUUsage.rst:12451
#: ../../../AMDGPUUsage.rst:12505 ../../../AMDGPUUsage.rst:12568
#: ../../../AMDGPUUsage.rst:12600 ../../../AMDGPUUsage.rst:12648
#: ../../../AMDGPUUsage.rst:12705 ../../../AMDGPUUsage.rst:12919
#: ../../../AMDGPUUsage.rst:12921 ../../../AMDGPUUsage.rst:13007
#: ../../../AMDGPUUsage.rst:13056 ../../../AMDGPUUsage.rst:13058
#: ../../../AMDGPUUsage.rst:13143 ../../../AMDGPUUsage.rst:13317
#: ../../../AMDGPUUsage.rst:13459 ../../../AMDGPUUsage.rst:13605
#: ../../../AMDGPUUsage.rst:13911 ../../../AMDGPUUsage.rst:13915
#: ../../../AMDGPUUsage.rst:14119 ../../../AMDGPUUsage.rst:14227
#: ../../../AMDGPUUsage.rst:14232 ../../../AMDGPUUsage.rst:14459
#: ../../../AMDGPUUsage.rst:14488 ../../../AMDGPUUsage.rst:14524
#: ../../../AMDGPUUsage.rst:14532 ../../../AMDGPUUsage.rst:14540
#: ../../../AMDGPUUsage.rst:14551 ../../../AMDGPUUsage.rst:14603
#: ../../../AMDGPUUsage.rst:14663 ../../../AMDGPUUsage.rst:14694
#: ../../../AMDGPUUsage.rst:14749 ../../../AMDGPUUsage.rst:14819
#: ../../../AMDGPUUsage.rst:15025 ../../../AMDGPUUsage.rst:15113
#: ../../../AMDGPUUsage.rst:15167 ../../../AMDGPUUsage.rst:15169
#: ../../../AMDGPUUsage.rst:15259 ../../../AMDGPUUsage.rst:15442
#: ../../../AMDGPUUsage.rst:15590 ../../../AMDGPUUsage.rst:15754
#: ../../../AMDGPUUsage.rst:16070 ../../../AMDGPUUsage.rst:16074
#: ../../../AMDGPUUsage.rst:16276 ../../../AMDGPUUsage.rst:16385
#: ../../../AMDGPUUsage.rst:16390
msgid "generic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6392 ../../../AMDGPUUsage.rst:6420
#: ../../../AMDGPUUsage.rst:7652 ../../../AMDGPUUsage.rst:7680
#: ../../../AMDGPUUsage.rst:9973 ../../../AMDGPUUsage.rst:10001
#: ../../../AMDGPUUsage.rst:12344 ../../../AMDGPUUsage.rst:12375
#: ../../../AMDGPUUsage.rst:14458 ../../../AMDGPUUsage.rst:14487
msgid "!volatile & !nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:6394 ../../../AMDGPUUsage.rst:7654
#: ../../../AMDGPUUsage.rst:7714 ../../../AMDGPUUsage.rst:9975
#: ../../../AMDGPUUsage.rst:10044 ../../../AMDGPUUsage.rst:12346
#: ../../../AMDGPUUsage.rst:12415 ../../../AMDGPUUsage.rst:14460
#: ../../../AMDGPUUsage.rst:14523
msgid "buffer/global/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6396 ../../../AMDGPUUsage.rst:6424
#: ../../../AMDGPUUsage.rst:7656 ../../../AMDGPUUsage.rst:7684
#: ../../../AMDGPUUsage.rst:9977 ../../../AMDGPUUsage.rst:10009
#: ../../../AMDGPUUsage.rst:12348 ../../../AMDGPUUsage.rst:12379
#: ../../../AMDGPUUsage.rst:14462 ../../../AMDGPUUsage.rst:14491
msgid "!volatile & nontemporal"
msgstr ""

#: ../../../AMDGPUUsage.rst:6398 ../../../AMDGPUUsage.rst:7658
msgid "buffer/global/flat_load glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6401 ../../../AMDGPUUsage.rst:6429
#: ../../../AMDGPUUsage.rst:7661 ../../../AMDGPUUsage.rst:7689
#: ../../../AMDGPUUsage.rst:9982 ../../../AMDGPUUsage.rst:10018
#: ../../../AMDGPUUsage.rst:12355 ../../../AMDGPUUsage.rst:12386
#: ../../../AMDGPUUsage.rst:14467 ../../../AMDGPUUsage.rst:14496
msgid "volatile"
msgstr ""

#: ../../../AMDGPUUsage.rst:6403 ../../../AMDGPUUsage.rst:6457
#: ../../../AMDGPUUsage.rst:7663 ../../../AMDGPUUsage.rst:7716
#: ../../../AMDGPUUsage.rst:7727 ../../../AMDGPUUsage.rst:7729
#: ../../../AMDGPUUsage.rst:7865 ../../../AMDGPUUsage.rst:12417
msgid "buffer/global/flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6405 ../../../AMDGPUUsage.rst:6432
#: ../../../AMDGPUUsage.rst:6500 ../../../AMDGPUUsage.rst:6570
#: ../../../AMDGPUUsage.rst:7069 ../../../AMDGPUUsage.rst:7665
#: ../../../AMDGPUUsage.rst:7692 ../../../AMDGPUUsage.rst:7763
#: ../../../AMDGPUUsage.rst:7843 ../../../AMDGPUUsage.rst:7867
#: ../../../AMDGPUUsage.rst:7966 ../../../AMDGPUUsage.rst:8045
#: ../../../AMDGPUUsage.rst:8069 ../../../AMDGPUUsage.rst:8893
#: ../../../AMDGPUUsage.rst:9043 ../../../AMDGPUUsage.rst:9118
#: ../../../AMDGPUUsage.rst:9986 ../../../AMDGPUUsage.rst:10022
#: ../../../AMDGPUUsage.rst:10087 ../../../AMDGPUUsage.rst:10163
#: ../../../AMDGPUUsage.rst:10187 ../../../AMDGPUUsage.rst:10279
#: ../../../AMDGPUUsage.rst:10358 ../../../AMDGPUUsage.rst:10383
#: ../../../AMDGPUUsage.rst:11241 ../../../AMDGPUUsage.rst:11401
#: ../../../AMDGPUUsage.rst:11477 ../../../AMDGPUUsage.rst:12360
#: ../../../AMDGPUUsage.rst:12457 ../../../AMDGPUUsage.rst:12545
msgid "s_waitcnt vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6407 ../../../AMDGPUUsage.rst:6434
#: ../../../AMDGPUUsage.rst:7667 ../../../AMDGPUUsage.rst:7694
#: ../../../AMDGPUUsage.rst:9988 ../../../AMDGPUUsage.rst:10024
#: ../../../AMDGPUUsage.rst:12362 ../../../AMDGPUUsage.rst:12395
#: ../../../AMDGPUUsage.rst:14474 ../../../AMDGPUUsage.rst:14503
msgid "Must happen before any following volatile global/generic load/store."
msgstr ""

#: ../../../AMDGPUUsage.rst:6411 ../../../AMDGPUUsage.rst:6438
#: ../../../AMDGPUUsage.rst:7671 ../../../AMDGPUUsage.rst:7698
#: ../../../AMDGPUUsage.rst:9992 ../../../AMDGPUUsage.rst:10028
#: ../../../AMDGPUUsage.rst:12366 ../../../AMDGPUUsage.rst:12399
#: ../../../AMDGPUUsage.rst:14478 ../../../AMDGPUUsage.rst:14507
msgid ""
"Ensures that volatile operations to different addresses will not be "
"reordered by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:6419 ../../../AMDGPUUsage.rst:6446
#: ../../../AMDGPUUsage.rst:6455 ../../../AMDGPUUsage.rst:6464
#: ../../../AMDGPUUsage.rst:6472 ../../../AMDGPUUsage.rst:6478
#: ../../../AMDGPUUsage.rst:6481 ../../../AMDGPUUsage.rst:6549
#: ../../../AMDGPUUsage.rst:6552 ../../../AMDGPUUsage.rst:6728
#: ../../../AMDGPUUsage.rst:6751 ../../../AMDGPUUsage.rst:6795
#: ../../../AMDGPUUsage.rst:6818 ../../../AMDGPUUsage.rst:6951
#: ../../../AMDGPUUsage.rst:6975 ../../../AMDGPUUsage.rst:7321
#: ../../../AMDGPUUsage.rst:7391 ../../../AMDGPUUsage.rst:7489
#: ../../../AMDGPUUsage.rst:7494 ../../../AMDGPUUsage.rst:7679
#: ../../../AMDGPUUsage.rst:7706 ../../../AMDGPUUsage.rst:7722
#: ../../../AMDGPUUsage.rst:7737 ../../../AMDGPUUsage.rst:7748
#: ../../../AMDGPUUsage.rst:7756 ../../../AMDGPUUsage.rst:7785
#: ../../../AMDGPUUsage.rst:7960 ../../../AMDGPUUsage.rst:7991
#: ../../../AMDGPUUsage.rst:8386 ../../../AMDGPUUsage.rst:8423
#: ../../../AMDGPUUsage.rst:8529 ../../../AMDGPUUsage.rst:8567
#: ../../../AMDGPUUsage.rst:8849 ../../../AMDGPUUsage.rst:8916
#: ../../../AMDGPUUsage.rst:9616 ../../../AMDGPUUsage.rst:9705
#: ../../../AMDGPUUsage.rst:9809 ../../../AMDGPUUsage.rst:9814
#: ../../../AMDGPUUsage.rst:10000 ../../../AMDGPUUsage.rst:10036
#: ../../../AMDGPUUsage.rst:10048 ../../../AMDGPUUsage.rst:10065
#: ../../../AMDGPUUsage.rst:10076 ../../../AMDGPUUsage.rst:10084
#: ../../../AMDGPUUsage.rst:10109 ../../../AMDGPUUsage.rst:10273
#: ../../../AMDGPUUsage.rst:10304 ../../../AMDGPUUsage.rst:10692
#: ../../../AMDGPUUsage.rst:10734 ../../../AMDGPUUsage.rst:10856
#: ../../../AMDGPUUsage.rst:10894 ../../../AMDGPUUsage.rst:11197
#: ../../../AMDGPUUsage.rst:11264 ../../../AMDGPUUsage.rst:11989
#: ../../../AMDGPUUsage.rst:12078 ../../../AMDGPUUsage.rst:12182
#: ../../../AMDGPUUsage.rst:12187 ../../../AMDGPUUsage.rst:12374
#: ../../../AMDGPUUsage.rst:12407 ../../../AMDGPUUsage.rst:12423
#: ../../../AMDGPUUsage.rst:12436 ../../../AMDGPUUsage.rst:12444
#: ../../../AMDGPUUsage.rst:12450 ../../../AMDGPUUsage.rst:12478
#: ../../../AMDGPUUsage.rst:12599 ../../../AMDGPUUsage.rst:12626
#: ../../../AMDGPUUsage.rst:12918 ../../../AMDGPUUsage.rst:12969
#: ../../../AMDGPUUsage.rst:13055 ../../../AMDGPUUsage.rst:13105
#: ../../../AMDGPUUsage.rst:13316 ../../../AMDGPUUsage.rst:13399
#: ../../../AMDGPUUsage.rst:13910 ../../../AMDGPUUsage.rst:14024
#: ../../../AMDGPUUsage.rst:14226 ../../../AMDGPUUsage.rst:14231
#: ../../../AMDGPUUsage.rst:14486 ../../../AMDGPUUsage.rst:14515
#: ../../../AMDGPUUsage.rst:14528 ../../../AMDGPUUsage.rst:14536
#: ../../../AMDGPUUsage.rst:14544 ../../../AMDGPUUsage.rst:14550
#: ../../../AMDGPUUsage.rst:14577 ../../../AMDGPUUsage.rst:14693
#: ../../../AMDGPUUsage.rst:14725 ../../../AMDGPUUsage.rst:15024
#: ../../../AMDGPUUsage.rst:15073 ../../../AMDGPUUsage.rst:15166
#: ../../../AMDGPUUsage.rst:15219 ../../../AMDGPUUsage.rst:15441
#: ../../../AMDGPUUsage.rst:15527 ../../../AMDGPUUsage.rst:16069
#: ../../../AMDGPUUsage.rst:16181 ../../../AMDGPUUsage.rst:16384
#: ../../../AMDGPUUsage.rst:16389
msgid "local"
msgstr ""

#: ../../../AMDGPUUsage.rst:6419 ../../../AMDGPUUsage.rst:7679
#: ../../../AMDGPUUsage.rst:7726 ../../../AMDGPUUsage.rst:7789
#: ../../../AMDGPUUsage.rst:10000 ../../../AMDGPUUsage.rst:10052
#: ../../../AMDGPUUsage.rst:10113 ../../../AMDGPUUsage.rst:12374
#: ../../../AMDGPUUsage.rst:12423 ../../../AMDGPUUsage.rst:12478
#: ../../../AMDGPUUsage.rst:14486 ../../../AMDGPUUsage.rst:14528
#: ../../../AMDGPUUsage.rst:14577
msgid "ds_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6420 ../../../AMDGPUUsage.rst:6446
#: ../../../AMDGPUUsage.rst:7680 ../../../AMDGPUUsage.rst:7706
#: ../../../AMDGPUUsage.rst:10001 ../../../AMDGPUUsage.rst:10036
#: ../../../AMDGPUUsage.rst:12375 ../../../AMDGPUUsage.rst:12407
#: ../../../AMDGPUUsage.rst:14487 ../../../AMDGPUUsage.rst:14515
msgid "store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6422 ../../../AMDGPUUsage.rst:6431
#: ../../../AMDGPUUsage.rst:6459 ../../../AMDGPUUsage.rst:6750
#: ../../../AMDGPUUsage.rst:6793 ../../../AMDGPUUsage.rst:7682
#: ../../../AMDGPUUsage.rst:7691 ../../../AMDGPUUsage.rst:7731
#: ../../../AMDGPUUsage.rst:7735 ../../../AMDGPUUsage.rst:8384
#: ../../../AMDGPUUsage.rst:8422 ../../../AMDGPUUsage.rst:8471
#: ../../../AMDGPUUsage.rst:8526 ../../../AMDGPUUsage.rst:10007
#: ../../../AMDGPUUsage.rst:10057 ../../../AMDGPUUsage.rst:10690
#: ../../../AMDGPUUsage.rst:12377 ../../../AMDGPUUsage.rst:12431
#: ../../../AMDGPUUsage.rst:12968 ../../../AMDGPUUsage.rst:13053
#: ../../../AMDGPUUsage.rst:14489 ../../../AMDGPUUsage.rst:14531
#: ../../../AMDGPUUsage.rst:15069 ../../../AMDGPUUsage.rst:15161
msgid "buffer/global/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6426 ../../../AMDGPUUsage.rst:7686
msgid "buffer/global/flat_store glc=1 slc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6446 ../../../AMDGPUUsage.rst:6464
#: ../../../AMDGPUUsage.rst:6751 ../../../AMDGPUUsage.rst:7706
#: ../../../AMDGPUUsage.rst:7741 ../../../AMDGPUUsage.rst:8390
#: ../../../AMDGPUUsage.rst:8427 ../../../AMDGPUUsage.rst:10036
#: ../../../AMDGPUUsage.rst:10069 ../../../AMDGPUUsage.rst:10696
#: ../../../AMDGPUUsage.rst:10738 ../../../AMDGPUUsage.rst:12407
#: ../../../AMDGPUUsage.rst:12436 ../../../AMDGPUUsage.rst:13005
#: ../../../AMDGPUUsage.rst:14515 ../../../AMDGPUUsage.rst:14536
#: ../../../AMDGPUUsage.rst:15111
msgid "ds_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6447 ../../../AMDGPUUsage.rst:7707
#: ../../../AMDGPUUsage.rst:10037 ../../../AMDGPUUsage.rst:12408
#: ../../../AMDGPUUsage.rst:14516
msgid "**Unordered Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6449 ../../../AMDGPUUsage.rst:6454
#: ../../../AMDGPUUsage.rst:6457 ../../../AMDGPUUsage.rst:6477
#: ../../../AMDGPUUsage.rst:6480 ../../../AMDGPUUsage.rst:6481
#: ../../../AMDGPUUsage.rst:6498 ../../../AMDGPUUsage.rst:6522
#: ../../../AMDGPUUsage.rst:7320 ../../../AMDGPUUsage.rst:7325
#: ../../../AMDGPUUsage.rst:7391 ../../../AMDGPUUsage.rst:7397
#: ../../../AMDGPUUsage.rst:7709 ../../../AMDGPUUsage.rst:7714
#: ../../../AMDGPUUsage.rst:7716 ../../../AMDGPUUsage.rst:7722
#: ../../../AMDGPUUsage.rst:7727 ../../../AMDGPUUsage.rst:7729
#: ../../../AMDGPUUsage.rst:7755 ../../../AMDGPUUsage.rst:7758
#: ../../../AMDGPUUsage.rst:7785 ../../../AMDGPUUsage.rst:7806
#: ../../../AMDGPUUsage.rst:7841 ../../../AMDGPUUsage.rst:7865
#: ../../../AMDGPUUsage.rst:7895 ../../../AMDGPUUsage.rst:7923
#: ../../../AMDGPUUsage.rst:9615 ../../../AMDGPUUsage.rst:9620
#: ../../../AMDGPUUsage.rst:9705 ../../../AMDGPUUsage.rst:9715
#: ../../../AMDGPUUsage.rst:10039 ../../../AMDGPUUsage.rst:10044
#: ../../../AMDGPUUsage.rst:10046 ../../../AMDGPUUsage.rst:10048
#: ../../../AMDGPUUsage.rst:10053 ../../../AMDGPUUsage.rst:10055
#: ../../../AMDGPUUsage.rst:10083 ../../../AMDGPUUsage.rst:10086
#: ../../../AMDGPUUsage.rst:10109 ../../../AMDGPUUsage.rst:10130
#: ../../../AMDGPUUsage.rst:10161 ../../../AMDGPUUsage.rst:10185
#: ../../../AMDGPUUsage.rst:10212 ../../../AMDGPUUsage.rst:10240
#: ../../../AMDGPUUsage.rst:11988 ../../../AMDGPUUsage.rst:11993
#: ../../../AMDGPUUsage.rst:12078 ../../../AMDGPUUsage.rst:12088
#: ../../../AMDGPUUsage.rst:12410 ../../../AMDGPUUsage.rst:12415
#: ../../../AMDGPUUsage.rst:12417 ../../../AMDGPUUsage.rst:12423
#: ../../../AMDGPUUsage.rst:12426 ../../../AMDGPUUsage.rst:12449
#: ../../../AMDGPUUsage.rst:12452 ../../../AMDGPUUsage.rst:12478
#: ../../../AMDGPUUsage.rst:12505 ../../../AMDGPUUsage.rst:12540
#: ../../../AMDGPUUsage.rst:12568 ../../../AMDGPUUsage.rst:13909
#: ../../../AMDGPUUsage.rst:13914 ../../../AMDGPUUsage.rst:14024
#: ../../../AMDGPUUsage.rst:14118 ../../../AMDGPUUsage.rst:14518
#: ../../../AMDGPUUsage.rst:14523 ../../../AMDGPUUsage.rst:14528
#: ../../../AMDGPUUsage.rst:14549 ../../../AMDGPUUsage.rst:14552
#: ../../../AMDGPUUsage.rst:14577 ../../../AMDGPUUsage.rst:14603
#: ../../../AMDGPUUsage.rst:14636 ../../../AMDGPUUsage.rst:14663
#: ../../../AMDGPUUsage.rst:16068 ../../../AMDGPUUsage.rst:16073
#: ../../../AMDGPUUsage.rst:16181 ../../../AMDGPUUsage.rst:16275
msgid "load atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6449 ../../../AMDGPUUsage.rst:6450
#: ../../../AMDGPUUsage.rst:6451 ../../../AMDGPUUsage.rst:7709
#: ../../../AMDGPUUsage.rst:7710 ../../../AMDGPUUsage.rst:7711
#: ../../../AMDGPUUsage.rst:10039 ../../../AMDGPUUsage.rst:10040
#: ../../../AMDGPUUsage.rst:10041 ../../../AMDGPUUsage.rst:12410
#: ../../../AMDGPUUsage.rst:12411 ../../../AMDGPUUsage.rst:12412
#: ../../../AMDGPUUsage.rst:14518 ../../../AMDGPUUsage.rst:14519
#: ../../../AMDGPUUsage.rst:14520
msgid "*any*"
msgstr ""

#: ../../../AMDGPUUsage.rst:6449 ../../../AMDGPUUsage.rst:6450
#: ../../../AMDGPUUsage.rst:7709 ../../../AMDGPUUsage.rst:7710
#: ../../../AMDGPUUsage.rst:10039 ../../../AMDGPUUsage.rst:10040
#: ../../../AMDGPUUsage.rst:12410 ../../../AMDGPUUsage.rst:12411
#: ../../../AMDGPUUsage.rst:14518 ../../../AMDGPUUsage.rst:14519
msgid "*Same as non-atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:6450 ../../../AMDGPUUsage.rst:6459
#: ../../../AMDGPUUsage.rst:6464 ../../../AMDGPUUsage.rst:6727
#: ../../../AMDGPUUsage.rst:6730 ../../../AMDGPUUsage.rst:6751
#: ../../../AMDGPUUsage.rst:6752 ../../../AMDGPUUsage.rst:7488
#: ../../../AMDGPUUsage.rst:7710 ../../../AMDGPUUsage.rst:7731
#: ../../../AMDGPUUsage.rst:7735 ../../../AMDGPUUsage.rst:7737
#: ../../../AMDGPUUsage.rst:8384 ../../../AMDGPUUsage.rst:8386
#: ../../../AMDGPUUsage.rst:8391 ../../../AMDGPUUsage.rst:8423
#: ../../../AMDGPUUsage.rst:8428 ../../../AMDGPUUsage.rst:8472
#: ../../../AMDGPUUsage.rst:9808 ../../../AMDGPUUsage.rst:10040
#: ../../../AMDGPUUsage.rst:10057 ../../../AMDGPUUsage.rst:10059
#: ../../../AMDGPUUsage.rst:10061 ../../../AMDGPUUsage.rst:10063
#: ../../../AMDGPUUsage.rst:10065 ../../../AMDGPUUsage.rst:10686
#: ../../../AMDGPUUsage.rst:10692 ../../../AMDGPUUsage.rst:10697
#: ../../../AMDGPUUsage.rst:10734 ../../../AMDGPUUsage.rst:10739
#: ../../../AMDGPUUsage.rst:10798 ../../../AMDGPUUsage.rst:12181
#: ../../../AMDGPUUsage.rst:12411 ../../../AMDGPUUsage.rst:12431
#: ../../../AMDGPUUsage.rst:12436 ../../../AMDGPUUsage.rst:12917
#: ../../../AMDGPUUsage.rst:12920 ../../../AMDGPUUsage.rst:12969
#: ../../../AMDGPUUsage.rst:13006 ../../../AMDGPUUsage.rst:14225
#: ../../../AMDGPUUsage.rst:14519 ../../../AMDGPUUsage.rst:14531
#: ../../../AMDGPUUsage.rst:14536 ../../../AMDGPUUsage.rst:15023
#: ../../../AMDGPUUsage.rst:15026 ../../../AMDGPUUsage.rst:15073
#: ../../../AMDGPUUsage.rst:15112 ../../../AMDGPUUsage.rst:16383
msgid "store atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6451 ../../../AMDGPUUsage.rst:6467
#: ../../../AMDGPUUsage.rst:6472 ../../../AMDGPUUsage.rst:6548
#: ../../../AMDGPUUsage.rst:6551 ../../../AMDGPUUsage.rst:6552
#: ../../../AMDGPUUsage.rst:6569 ../../../AMDGPUUsage.rst:6593
#: ../../../AMDGPUUsage.rst:6794 ../../../AMDGPUUsage.rst:6797
#: ../../../AMDGPUUsage.rst:6818 ../../../AMDGPUUsage.rst:6819
#: ../../../AMDGPUUsage.rst:6950 ../../../AMDGPUUsage.rst:6953
#: ../../../AMDGPUUsage.rst:6975 ../../../AMDGPUUsage.rst:6992
#: ../../../AMDGPUUsage.rst:7029 ../../../AMDGPUUsage.rst:7092
#: ../../../AMDGPUUsage.rst:7493 ../../../AMDGPUUsage.rst:7711
#: ../../../AMDGPUUsage.rst:7742 ../../../AMDGPUUsage.rst:7746
#: ../../../AMDGPUUsage.rst:7748 ../../../AMDGPUUsage.rst:7958
#: ../../../AMDGPUUsage.rst:7960 ../../../AMDGPUUsage.rst:7965
#: ../../../AMDGPUUsage.rst:7991 ../../../AMDGPUUsage.rst:8012
#: ../../../AMDGPUUsage.rst:8044 ../../../AMDGPUUsage.rst:8068
#: ../../../AMDGPUUsage.rst:8098 ../../../AMDGPUUsage.rst:8127
#: ../../../AMDGPUUsage.rst:8527 ../../../AMDGPUUsage.rst:8529
#: ../../../AMDGPUUsage.rst:8534 ../../../AMDGPUUsage.rst:8567
#: ../../../AMDGPUUsage.rst:8572 ../../../AMDGPUUsage.rst:8614
#: ../../../AMDGPUUsage.rst:8847 ../../../AMDGPUUsage.rst:8849
#: ../../../AMDGPUUsage.rst:8854 ../../../AMDGPUUsage.rst:8916
#: ../../../AMDGPUUsage.rst:8937 ../../../AMDGPUUsage.rst:9001
#: ../../../AMDGPUUsage.rst:9066 ../../../AMDGPUUsage.rst:9147
#: ../../../AMDGPUUsage.rst:9217 ../../../AMDGPUUsage.rst:9813
#: ../../../AMDGPUUsage.rst:10041 ../../../AMDGPUUsage.rst:10070
#: ../../../AMDGPUUsage.rst:10074 ../../../AMDGPUUsage.rst:10076
#: ../../../AMDGPUUsage.rst:10271 ../../../AMDGPUUsage.rst:10273
#: ../../../AMDGPUUsage.rst:10278 ../../../AMDGPUUsage.rst:10304
#: ../../../AMDGPUUsage.rst:10325 ../../../AMDGPUUsage.rst:10357
#: ../../../AMDGPUUsage.rst:10381 ../../../AMDGPUUsage.rst:10409
#: ../../../AMDGPUUsage.rst:10438 ../../../AMDGPUUsage.rst:10854
#: ../../../AMDGPUUsage.rst:10856 ../../../AMDGPUUsage.rst:10861
#: ../../../AMDGPUUsage.rst:10894 ../../../AMDGPUUsage.rst:10899
#: ../../../AMDGPUUsage.rst:10951 ../../../AMDGPUUsage.rst:11195
#: ../../../AMDGPUUsage.rst:11197 ../../../AMDGPUUsage.rst:11202
#: ../../../AMDGPUUsage.rst:11264 ../../../AMDGPUUsage.rst:11285
#: ../../../AMDGPUUsage.rst:11349 ../../../AMDGPUUsage.rst:11424
#: ../../../AMDGPUUsage.rst:11503 ../../../AMDGPUUsage.rst:11583
#: ../../../AMDGPUUsage.rst:12186 ../../../AMDGPUUsage.rst:12412
#: ../../../AMDGPUUsage.rst:12439 ../../../AMDGPUUsage.rst:12444
#: ../../../AMDGPUUsage.rst:12598 ../../../AMDGPUUsage.rst:12601
#: ../../../AMDGPUUsage.rst:12626 ../../../AMDGPUUsage.rst:12648
#: ../../../AMDGPUUsage.rst:12677 ../../../AMDGPUUsage.rst:12705
#: ../../../AMDGPUUsage.rst:13054 ../../../AMDGPUUsage.rst:13057
#: ../../../AMDGPUUsage.rst:13105 ../../../AMDGPUUsage.rst:13142
#: ../../../AMDGPUUsage.rst:13315 ../../../AMDGPUUsage.rst:13318
#: ../../../AMDGPUUsage.rst:13399 ../../../AMDGPUUsage.rst:13459
#: ../../../AMDGPUUsage.rst:13533 ../../../AMDGPUUsage.rst:13605
#: ../../../AMDGPUUsage.rst:14230 ../../../AMDGPUUsage.rst:14520
#: ../../../AMDGPUUsage.rst:14539 ../../../AMDGPUUsage.rst:14544
#: ../../../AMDGPUUsage.rst:14692 ../../../AMDGPUUsage.rst:14695
#: ../../../AMDGPUUsage.rst:14725 ../../../AMDGPUUsage.rst:14749
#: ../../../AMDGPUUsage.rst:14787 ../../../AMDGPUUsage.rst:14819
#: ../../../AMDGPUUsage.rst:15165 ../../../AMDGPUUsage.rst:15168
#: ../../../AMDGPUUsage.rst:15219 ../../../AMDGPUUsage.rst:15258
#: ../../../AMDGPUUsage.rst:15440 ../../../AMDGPUUsage.rst:15443
#: ../../../AMDGPUUsage.rst:15527 ../../../AMDGPUUsage.rst:15590
#: ../../../AMDGPUUsage.rst:15671 ../../../AMDGPUUsage.rst:15754
#: ../../../AMDGPUUsage.rst:16388
msgid "atomicrmw"
msgstr ""

#: ../../../AMDGPUUsage.rst:6451 ../../../AMDGPUUsage.rst:7711
#: ../../../AMDGPUUsage.rst:10041 ../../../AMDGPUUsage.rst:12412
#: ../../../AMDGPUUsage.rst:14520
msgid "*Same as monotonic atomic*."
msgstr ""

#: ../../../AMDGPUUsage.rst:6452 ../../../AMDGPUUsage.rst:7712
#: ../../../AMDGPUUsage.rst:10042 ../../../AMDGPUUsage.rst:12413
#: ../../../AMDGPUUsage.rst:14521
msgid "**Monotonic Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6454 ../../../AMDGPUUsage.rst:6459
#: ../../../AMDGPUUsage.rst:6464 ../../../AMDGPUUsage.rst:6467
#: ../../../AMDGPUUsage.rst:6472 ../../../AMDGPUUsage.rst:6477
#: ../../../AMDGPUUsage.rst:6548 ../../../AMDGPUUsage.rst:6620
#: ../../../AMDGPUUsage.rst:6727 ../../../AMDGPUUsage.rst:6794
#: ../../../AMDGPUUsage.rst:6859 ../../../AMDGPUUsage.rst:6950
#: ../../../AMDGPUUsage.rst:7158 ../../../AMDGPUUsage.rst:7320
#: ../../../AMDGPUUsage.rst:7488 ../../../AMDGPUUsage.rst:7493
#: ../../../AMDGPUUsage.rst:7498 ../../../AMDGPUUsage.rst:7714
#: ../../../AMDGPUUsage.rst:7722 ../../../AMDGPUUsage.rst:7731
#: ../../../AMDGPUUsage.rst:7737 ../../../AMDGPUUsage.rst:7742
#: ../../../AMDGPUUsage.rst:7748 ../../../AMDGPUUsage.rst:7755
#: ../../../AMDGPUUsage.rst:7958 ../../../AMDGPUUsage.rst:7960
#: ../../../AMDGPUUsage.rst:8163 ../../../AMDGPUUsage.rst:8384
#: ../../../AMDGPUUsage.rst:8386 ../../../AMDGPUUsage.rst:8527
#: ../../../AMDGPUUsage.rst:8529 ../../../AMDGPUUsage.rst:8667
#: ../../../AMDGPUUsage.rst:8847 ../../../AMDGPUUsage.rst:8849
#: ../../../AMDGPUUsage.rst:9303 ../../../AMDGPUUsage.rst:9615
#: ../../../AMDGPUUsage.rst:9808 ../../../AMDGPUUsage.rst:9813
#: ../../../AMDGPUUsage.rst:9818 ../../../AMDGPUUsage.rst:10044
#: ../../../AMDGPUUsage.rst:10048 ../../../AMDGPUUsage.rst:10057
#: ../../../AMDGPUUsage.rst:10065 ../../../AMDGPUUsage.rst:10070
#: ../../../AMDGPUUsage.rst:10076 ../../../AMDGPUUsage.rst:10083
#: ../../../AMDGPUUsage.rst:10271 ../../../AMDGPUUsage.rst:10273
#: ../../../AMDGPUUsage.rst:10470 ../../../AMDGPUUsage.rst:10686
#: ../../../AMDGPUUsage.rst:10692 ../../../AMDGPUUsage.rst:10854
#: ../../../AMDGPUUsage.rst:10856 ../../../AMDGPUUsage.rst:11005
#: ../../../AMDGPUUsage.rst:11195 ../../../AMDGPUUsage.rst:11197
#: ../../../AMDGPUUsage.rst:11666 ../../../AMDGPUUsage.rst:11988
#: ../../../AMDGPUUsage.rst:12181 ../../../AMDGPUUsage.rst:12186
#: ../../../AMDGPUUsage.rst:12191 ../../../AMDGPUUsage.rst:12415
#: ../../../AMDGPUUsage.rst:12423 ../../../AMDGPUUsage.rst:12431
#: ../../../AMDGPUUsage.rst:12436 ../../../AMDGPUUsage.rst:12439
#: ../../../AMDGPUUsage.rst:12444 ../../../AMDGPUUsage.rst:12449
#: ../../../AMDGPUUsage.rst:12598 ../../../AMDGPUUsage.rst:12736
#: ../../../AMDGPUUsage.rst:12917 ../../../AMDGPUUsage.rst:13054
#: ../../../AMDGPUUsage.rst:13187 ../../../AMDGPUUsage.rst:13315
#: ../../../AMDGPUUsage.rst:13680 ../../../AMDGPUUsage.rst:13909
#: ../../../AMDGPUUsage.rst:14225 ../../../AMDGPUUsage.rst:14230
#: ../../../AMDGPUUsage.rst:14235 ../../../AMDGPUUsage.rst:14439
#: ../../../AMDGPUUsage.rst:14523 ../../../AMDGPUUsage.rst:14528
#: ../../../AMDGPUUsage.rst:14531 ../../../AMDGPUUsage.rst:14536
#: ../../../AMDGPUUsage.rst:14539 ../../../AMDGPUUsage.rst:14544
#: ../../../AMDGPUUsage.rst:14549 ../../../AMDGPUUsage.rst:14692
#: ../../../AMDGPUUsage.rst:14855 ../../../AMDGPUUsage.rst:15023
#: ../../../AMDGPUUsage.rst:15165 ../../../AMDGPUUsage.rst:15310
#: ../../../AMDGPUUsage.rst:15440 ../../../AMDGPUUsage.rst:15841
#: ../../../AMDGPUUsage.rst:16068 ../../../AMDGPUUsage.rst:16383
#: ../../../AMDGPUUsage.rst:16388 ../../../AMDGPUUsage.rst:16393
msgid "singlethread"
msgstr ""

#: ../../../AMDGPUUsage.rst:6455 ../../../AMDGPUUsage.rst:6460
#: ../../../AMDGPUUsage.rst:6465 ../../../AMDGPUUsage.rst:6468
#: ../../../AMDGPUUsage.rst:6473 ../../../AMDGPUUsage.rst:6478
#: ../../../AMDGPUUsage.rst:6549 ../../../AMDGPUUsage.rst:6621
#: ../../../AMDGPUUsage.rst:6728 ../../../AMDGPUUsage.rst:6795
#: ../../../AMDGPUUsage.rst:6860 ../../../AMDGPUUsage.rst:6951
#: ../../../AMDGPUUsage.rst:7159 ../../../AMDGPUUsage.rst:7321
#: ../../../AMDGPUUsage.rst:7489 ../../../AMDGPUUsage.rst:7494
#: ../../../AMDGPUUsage.rst:7499 ../../../AMDGPUUsage.rst:7715
#: ../../../AMDGPUUsage.rst:7723 ../../../AMDGPUUsage.rst:7732
#: ../../../AMDGPUUsage.rst:7738 ../../../AMDGPUUsage.rst:7743
#: ../../../AMDGPUUsage.rst:7749 ../../../AMDGPUUsage.rst:7756
#: ../../../AMDGPUUsage.rst:7959 ../../../AMDGPUUsage.rst:7961
#: ../../../AMDGPUUsage.rst:8164 ../../../AMDGPUUsage.rst:8385
#: ../../../AMDGPUUsage.rst:8387 ../../../AMDGPUUsage.rst:8528
#: ../../../AMDGPUUsage.rst:8530 ../../../AMDGPUUsage.rst:8668
#: ../../../AMDGPUUsage.rst:8848 ../../../AMDGPUUsage.rst:8850
#: ../../../AMDGPUUsage.rst:9304 ../../../AMDGPUUsage.rst:9616
#: ../../../AMDGPUUsage.rst:9809 ../../../AMDGPUUsage.rst:9814
#: ../../../AMDGPUUsage.rst:9819 ../../../AMDGPUUsage.rst:10045
#: ../../../AMDGPUUsage.rst:10049 ../../../AMDGPUUsage.rst:10058
#: ../../../AMDGPUUsage.rst:10066 ../../../AMDGPUUsage.rst:10071
#: ../../../AMDGPUUsage.rst:10077 ../../../AMDGPUUsage.rst:10084
#: ../../../AMDGPUUsage.rst:10272 ../../../AMDGPUUsage.rst:10274
#: ../../../AMDGPUUsage.rst:10471 ../../../AMDGPUUsage.rst:10687
#: ../../../AMDGPUUsage.rst:10693 ../../../AMDGPUUsage.rst:10855
#: ../../../AMDGPUUsage.rst:10857 ../../../AMDGPUUsage.rst:11006
#: ../../../AMDGPUUsage.rst:11196 ../../../AMDGPUUsage.rst:11198
#: ../../../AMDGPUUsage.rst:11667 ../../../AMDGPUUsage.rst:11989
#: ../../../AMDGPUUsage.rst:12182 ../../../AMDGPUUsage.rst:12187
#: ../../../AMDGPUUsage.rst:12192 ../../../AMDGPUUsage.rst:12416
#: ../../../AMDGPUUsage.rst:12424 ../../../AMDGPUUsage.rst:12432
#: ../../../AMDGPUUsage.rst:12437 ../../../AMDGPUUsage.rst:12440
#: ../../../AMDGPUUsage.rst:12445 ../../../AMDGPUUsage.rst:12450
#: ../../../AMDGPUUsage.rst:12599 ../../../AMDGPUUsage.rst:12737
#: ../../../AMDGPUUsage.rst:12918 ../../../AMDGPUUsage.rst:13055
#: ../../../AMDGPUUsage.rst:13188 ../../../AMDGPUUsage.rst:13316
#: ../../../AMDGPUUsage.rst:13681 ../../../AMDGPUUsage.rst:13910
#: ../../../AMDGPUUsage.rst:14226 ../../../AMDGPUUsage.rst:14231
#: ../../../AMDGPUUsage.rst:14236 ../../../AMDGPUUsage.rst:14438
#: ../../../AMDGPUUsage.rst:14524 ../../../AMDGPUUsage.rst:14529
#: ../../../AMDGPUUsage.rst:14532 ../../../AMDGPUUsage.rst:14537
#: ../../../AMDGPUUsage.rst:14540 ../../../AMDGPUUsage.rst:14545
#: ../../../AMDGPUUsage.rst:14550 ../../../AMDGPUUsage.rst:14693
#: ../../../AMDGPUUsage.rst:14856 ../../../AMDGPUUsage.rst:15024
#: ../../../AMDGPUUsage.rst:15166 ../../../AMDGPUUsage.rst:15311
#: ../../../AMDGPUUsage.rst:15441 ../../../AMDGPUUsage.rst:15842
#: ../../../AMDGPUUsage.rst:16069 ../../../AMDGPUUsage.rst:16384
#: ../../../AMDGPUUsage.rst:16389 ../../../AMDGPUUsage.rst:16394
msgid "wavefront"
msgstr ""

#: ../../../AMDGPUUsage.rst:6456 ../../../AMDGPUUsage.rst:6461
#: ../../../AMDGPUUsage.rst:6466 ../../../AMDGPUUsage.rst:6469
#: ../../../AMDGPUUsage.rst:6474 ../../../AMDGPUUsage.rst:6480
#: ../../../AMDGPUUsage.rst:6481 ../../../AMDGPUUsage.rst:6551
#: ../../../AMDGPUUsage.rst:6552 ../../../AMDGPUUsage.rst:6622
#: ../../../AMDGPUUsage.rst:6730 ../../../AMDGPUUsage.rst:6751
#: ../../../AMDGPUUsage.rst:6797 ../../../AMDGPUUsage.rst:6818
#: ../../../AMDGPUUsage.rst:6861 ../../../AMDGPUUsage.rst:6953
#: ../../../AMDGPUUsage.rst:6975 ../../../AMDGPUUsage.rst:6992
#: ../../../AMDGPUUsage.rst:7160 ../../../AMDGPUUsage.rst:7325
#: ../../../AMDGPUUsage.rst:7391 ../../../AMDGPUUsage.rst:7490
#: ../../../AMDGPUUsage.rst:7495 ../../../AMDGPUUsage.rst:7500
#: ../../../AMDGPUUsage.rst:7716 ../../../AMDGPUUsage.rst:7724
#: ../../../AMDGPUUsage.rst:7733 ../../../AMDGPUUsage.rst:7739
#: ../../../AMDGPUUsage.rst:7744 ../../../AMDGPUUsage.rst:7750
#: ../../../AMDGPUUsage.rst:7758 ../../../AMDGPUUsage.rst:7785
#: ../../../AMDGPUUsage.rst:7806 ../../../AMDGPUUsage.rst:7965
#: ../../../AMDGPUUsage.rst:7991 ../../../AMDGPUUsage.rst:8012
#: ../../../AMDGPUUsage.rst:8165 ../../../AMDGPUUsage.rst:8391
#: ../../../AMDGPUUsage.rst:8423 ../../../AMDGPUUsage.rst:8534
#: ../../../AMDGPUUsage.rst:8567 ../../../AMDGPUUsage.rst:8669
#: ../../../AMDGPUUsage.rst:8854 ../../../AMDGPUUsage.rst:8916
#: ../../../AMDGPUUsage.rst:8937 ../../../AMDGPUUsage.rst:9305
#: ../../../AMDGPUUsage.rst:9620 ../../../AMDGPUUsage.rst:9705
#: ../../../AMDGPUUsage.rst:9810 ../../../AMDGPUUsage.rst:9815
#: ../../../AMDGPUUsage.rst:9820 ../../../AMDGPUUsage.rst:10046
#: ../../../AMDGPUUsage.rst:10050 ../../../AMDGPUUsage.rst:10059
#: ../../../AMDGPUUsage.rst:10067 ../../../AMDGPUUsage.rst:10072
#: ../../../AMDGPUUsage.rst:10078 ../../../AMDGPUUsage.rst:10086
#: ../../../AMDGPUUsage.rst:10109 ../../../AMDGPUUsage.rst:10130
#: ../../../AMDGPUUsage.rst:10278 ../../../AMDGPUUsage.rst:10304
#: ../../../AMDGPUUsage.rst:10325 ../../../AMDGPUUsage.rst:10472
#: ../../../AMDGPUUsage.rst:10697 ../../../AMDGPUUsage.rst:10734
#: ../../../AMDGPUUsage.rst:10861 ../../../AMDGPUUsage.rst:10894
#: ../../../AMDGPUUsage.rst:11007 ../../../AMDGPUUsage.rst:11202
#: ../../../AMDGPUUsage.rst:11264 ../../../AMDGPUUsage.rst:11285
#: ../../../AMDGPUUsage.rst:11668 ../../../AMDGPUUsage.rst:11993
#: ../../../AMDGPUUsage.rst:12078 ../../../AMDGPUUsage.rst:12183
#: ../../../AMDGPUUsage.rst:12188 ../../../AMDGPUUsage.rst:12193
#: ../../../AMDGPUUsage.rst:12417 ../../../AMDGPUUsage.rst:12425
#: ../../../AMDGPUUsage.rst:12433 ../../../AMDGPUUsage.rst:12438
#: ../../../AMDGPUUsage.rst:12441 ../../../AMDGPUUsage.rst:12446
#: ../../../AMDGPUUsage.rst:12452 ../../../AMDGPUUsage.rst:12478
#: ../../../AMDGPUUsage.rst:12505 ../../../AMDGPUUsage.rst:12601
#: ../../../AMDGPUUsage.rst:12626 ../../../AMDGPUUsage.rst:12648
#: ../../../AMDGPUUsage.rst:12738 ../../../AMDGPUUsage.rst:12920
#: ../../../AMDGPUUsage.rst:12969 ../../../AMDGPUUsage.rst:13057
#: ../../../AMDGPUUsage.rst:13105 ../../../AMDGPUUsage.rst:13189
#: ../../../AMDGPUUsage.rst:13318 ../../../AMDGPUUsage.rst:13399
#: ../../../AMDGPUUsage.rst:13459 ../../../AMDGPUUsage.rst:13682
#: ../../../AMDGPUUsage.rst:13914 ../../../AMDGPUUsage.rst:14024
#: ../../../AMDGPUUsage.rst:14227 ../../../AMDGPUUsage.rst:14232
#: ../../../AMDGPUUsage.rst:14237 ../../../AMDGPUUsage.rst:14437
#: ../../../AMDGPUUsage.rst:14525 ../../../AMDGPUUsage.rst:14530
#: ../../../AMDGPUUsage.rst:14533 ../../../AMDGPUUsage.rst:14538
#: ../../../AMDGPUUsage.rst:14541 ../../../AMDGPUUsage.rst:14546
#: ../../../AMDGPUUsage.rst:14552 ../../../AMDGPUUsage.rst:14577
#: ../../../AMDGPUUsage.rst:14603 ../../../AMDGPUUsage.rst:14695
#: ../../../AMDGPUUsage.rst:14725 ../../../AMDGPUUsage.rst:14749
#: ../../../AMDGPUUsage.rst:14857 ../../../AMDGPUUsage.rst:15026
#: ../../../AMDGPUUsage.rst:15073 ../../../AMDGPUUsage.rst:15168
#: ../../../AMDGPUUsage.rst:15219 ../../../AMDGPUUsage.rst:15312
#: ../../../AMDGPUUsage.rst:15443 ../../../AMDGPUUsage.rst:15527
#: ../../../AMDGPUUsage.rst:15590 ../../../AMDGPUUsage.rst:15843
#: ../../../AMDGPUUsage.rst:16073 ../../../AMDGPUUsage.rst:16181
#: ../../../AMDGPUUsage.rst:16385 ../../../AMDGPUUsage.rst:16390
#: ../../../AMDGPUUsage.rst:16395
msgid "workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:6454 ../../../AMDGPUUsage.rst:6477
#: ../../../AMDGPUUsage.rst:7755 ../../../AMDGPUUsage.rst:10083
#: ../../../AMDGPUUsage.rst:12449 ../../../AMDGPUUsage.rst:14549
msgid "buffer/global/ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6457 ../../../AMDGPUUsage.rst:6462
#: ../../../AMDGPUUsage.rst:6470 ../../../AMDGPUUsage.rst:6498
#: ../../../AMDGPUUsage.rst:6522 ../../../AMDGPUUsage.rst:6569
#: ../../../AMDGPUUsage.rst:6593 ../../../AMDGPUUsage.rst:6654
#: ../../../AMDGPUUsage.rst:6752 ../../../AMDGPUUsage.rst:6819
#: ../../../AMDGPUUsage.rst:6893 ../../../AMDGPUUsage.rst:7029
#: ../../../AMDGPUUsage.rst:7092 ../../../AMDGPUUsage.rst:7229
#: ../../../AMDGPUUsage.rst:7397 ../../../AMDGPUUsage.rst:7491
#: ../../../AMDGPUUsage.rst:7496 ../../../AMDGPUUsage.rst:7501
#: ../../../AMDGPUUsage.rst:7727 ../../../AMDGPUUsage.rst:7734
#: ../../../AMDGPUUsage.rst:7745 ../../../AMDGPUUsage.rst:7841
#: ../../../AMDGPUUsage.rst:7895 ../../../AMDGPUUsage.rst:8044
#: ../../../AMDGPUUsage.rst:8098 ../../../AMDGPUUsage.rst:8231
#: ../../../AMDGPUUsage.rst:8428 ../../../AMDGPUUsage.rst:8572
#: ../../../AMDGPUUsage.rst:8718 ../../../AMDGPUUsage.rst:9001
#: ../../../AMDGPUUsage.rst:9147 ../../../AMDGPUUsage.rst:9415
#: ../../../AMDGPUUsage.rst:9715 ../../../AMDGPUUsage.rst:9811
#: ../../../AMDGPUUsage.rst:9816 ../../../AMDGPUUsage.rst:9821
#: ../../../AMDGPUUsage.rst:10053 ../../../AMDGPUUsage.rst:10061
#: ../../../AMDGPUUsage.rst:10073 ../../../AMDGPUUsage.rst:10161
#: ../../../AMDGPUUsage.rst:10212 ../../../AMDGPUUsage.rst:10357
#: ../../../AMDGPUUsage.rst:10409 ../../../AMDGPUUsage.rst:10538
#: ../../../AMDGPUUsage.rst:10739 ../../../AMDGPUUsage.rst:10899
#: ../../../AMDGPUUsage.rst:11056 ../../../AMDGPUUsage.rst:11349
#: ../../../AMDGPUUsage.rst:11503 ../../../AMDGPUUsage.rst:11778
#: ../../../AMDGPUUsage.rst:12088 ../../../AMDGPUUsage.rst:12184
#: ../../../AMDGPUUsage.rst:12189 ../../../AMDGPUUsage.rst:12194
#: ../../../AMDGPUUsage.rst:12426 ../../../AMDGPUUsage.rst:12434
#: ../../../AMDGPUUsage.rst:12442 ../../../AMDGPUUsage.rst:12540
#: ../../../AMDGPUUsage.rst:12568 ../../../AMDGPUUsage.rst:12677
#: ../../../AMDGPUUsage.rst:12705 ../../../AMDGPUUsage.rst:12826
#: ../../../AMDGPUUsage.rst:13006 ../../../AMDGPUUsage.rst:13142
#: ../../../AMDGPUUsage.rst:13253 ../../../AMDGPUUsage.rst:13533
#: ../../../AMDGPUUsage.rst:13605 ../../../AMDGPUUsage.rst:13807
#: ../../../AMDGPUUsage.rst:14118 ../../../AMDGPUUsage.rst:14228
#: ../../../AMDGPUUsage.rst:14233 ../../../AMDGPUUsage.rst:14238
#: ../../../AMDGPUUsage.rst:14436 ../../../AMDGPUUsage.rst:14526
#: ../../../AMDGPUUsage.rst:14534 ../../../AMDGPUUsage.rst:14542
#: ../../../AMDGPUUsage.rst:14636 ../../../AMDGPUUsage.rst:14663
#: ../../../AMDGPUUsage.rst:14787 ../../../AMDGPUUsage.rst:14819
#: ../../../AMDGPUUsage.rst:14941 ../../../AMDGPUUsage.rst:15112
#: ../../../AMDGPUUsage.rst:15258 ../../../AMDGPUUsage.rst:15372
#: ../../../AMDGPUUsage.rst:15671 ../../../AMDGPUUsage.rst:15754
#: ../../../AMDGPUUsage.rst:15961 ../../../AMDGPUUsage.rst:16275
#: ../../../AMDGPUUsage.rst:16386 ../../../AMDGPUUsage.rst:16391
#: ../../../AMDGPUUsage.rst:16396
msgid "agent"
msgstr ""

#: ../../../AMDGPUUsage.rst:6458 ../../../AMDGPUUsage.rst:6463
#: ../../../AMDGPUUsage.rst:6471 ../../../AMDGPUUsage.rst:6499
#: ../../../AMDGPUUsage.rst:6523 ../../../AMDGPUUsage.rst:6570
#: ../../../AMDGPUUsage.rst:6594 ../../../AMDGPUUsage.rst:6655
#: ../../../AMDGPUUsage.rst:6753 ../../../AMDGPUUsage.rst:6820
#: ../../../AMDGPUUsage.rst:6894 ../../../AMDGPUUsage.rst:7030
#: ../../../AMDGPUUsage.rst:7093 ../../../AMDGPUUsage.rst:7230
#: ../../../AMDGPUUsage.rst:7398 ../../../AMDGPUUsage.rst:7492
#: ../../../AMDGPUUsage.rst:7497 ../../../AMDGPUUsage.rst:7502
#: ../../../AMDGPUUsage.rst:7729 ../../../AMDGPUUsage.rst:7735
#: ../../../AMDGPUUsage.rst:7746 ../../../AMDGPUUsage.rst:7865
#: ../../../AMDGPUUsage.rst:7923 ../../../AMDGPUUsage.rst:8068
#: ../../../AMDGPUUsage.rst:8127 ../../../AMDGPUUsage.rst:8304
#: ../../../AMDGPUUsage.rst:8472 ../../../AMDGPUUsage.rst:8614
#: ../../../AMDGPUUsage.rst:8775 ../../../AMDGPUUsage.rst:9066
#: ../../../AMDGPUUsage.rst:9217 ../../../AMDGPUUsage.rst:9506
#: ../../../AMDGPUUsage.rst:9716 ../../../AMDGPUUsage.rst:9812
#: ../../../AMDGPUUsage.rst:9817 ../../../AMDGPUUsage.rst:9822
#: ../../../AMDGPUUsage.rst:10055 ../../../AMDGPUUsage.rst:10063
#: ../../../AMDGPUUsage.rst:10074 ../../../AMDGPUUsage.rst:10185
#: ../../../AMDGPUUsage.rst:10240 ../../../AMDGPUUsage.rst:10381
#: ../../../AMDGPUUsage.rst:10438 ../../../AMDGPUUsage.rst:10611
#: ../../../AMDGPUUsage.rst:10798 ../../../AMDGPUUsage.rst:10951
#: ../../../AMDGPUUsage.rst:11126 ../../../AMDGPUUsage.rst:11424
#: ../../../AMDGPUUsage.rst:11583 ../../../AMDGPUUsage.rst:11882
#: ../../../AMDGPUUsage.rst:12089 ../../../AMDGPUUsage.rst:12185
#: ../../../AMDGPUUsage.rst:12190 ../../../AMDGPUUsage.rst:12195
#: ../../../AMDGPUUsage.rst:12427 ../../../AMDGPUUsage.rst:12435
#: ../../../AMDGPUUsage.rst:12443 ../../../AMDGPUUsage.rst:12541
#: ../../../AMDGPUUsage.rst:12569 ../../../AMDGPUUsage.rst:12678
#: ../../../AMDGPUUsage.rst:12706 ../../../AMDGPUUsage.rst:12827
#: ../../../AMDGPUUsage.rst:13007 ../../../AMDGPUUsage.rst:13143
#: ../../../AMDGPUUsage.rst:13254 ../../../AMDGPUUsage.rst:13534
#: ../../../AMDGPUUsage.rst:13606 ../../../AMDGPUUsage.rst:13808
#: ../../../AMDGPUUsage.rst:14119 ../../../AMDGPUUsage.rst:14229
#: ../../../AMDGPUUsage.rst:14234 ../../../AMDGPUUsage.rst:14239
#: ../../../AMDGPUUsage.rst:14435 ../../../AMDGPUUsage.rst:14527
#: ../../../AMDGPUUsage.rst:14535 ../../../AMDGPUUsage.rst:14543
#: ../../../AMDGPUUsage.rst:14637 ../../../AMDGPUUsage.rst:14664
#: ../../../AMDGPUUsage.rst:14788 ../../../AMDGPUUsage.rst:14820
#: ../../../AMDGPUUsage.rst:15113 ../../../AMDGPUUsage.rst:15259
#: ../../../AMDGPUUsage.rst:15373 ../../../AMDGPUUsage.rst:15672
#: ../../../AMDGPUUsage.rst:15755 ../../../AMDGPUUsage.rst:15962
#: ../../../AMDGPUUsage.rst:16276 ../../../AMDGPUUsage.rst:16387
#: ../../../AMDGPUUsage.rst:16392 ../../../AMDGPUUsage.rst:16397
msgid "system"
msgstr ""

#: ../../../AMDGPUUsage.rst:6467 ../../../AMDGPUUsage.rst:6817
#: ../../../AMDGPUUsage.rst:6858 ../../../AMDGPUUsage.rst:7742
#: ../../../AMDGPUUsage.rst:7746 ../../../AMDGPUUsage.rst:7958
#: ../../../AMDGPUUsage.rst:8527 ../../../AMDGPUUsage.rst:8566
#: ../../../AMDGPUUsage.rst:8613 ../../../AMDGPUUsage.rst:8666
#: ../../../AMDGPUUsage.rst:8847 ../../../AMDGPUUsage.rst:10070
#: ../../../AMDGPUUsage.rst:10271 ../../../AMDGPUUsage.rst:10854
#: ../../../AMDGPUUsage.rst:11195 ../../../AMDGPUUsage.rst:12439
#: ../../../AMDGPUUsage.rst:13104 ../../../AMDGPUUsage.rst:13186
#: ../../../AMDGPUUsage.rst:14539 ../../../AMDGPUUsage.rst:15215
#: ../../../AMDGPUUsage.rst:15306
msgid "buffer/global/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6472 ../../../AMDGPUUsage.rst:6818
#: ../../../AMDGPUUsage.rst:6975 ../../../AMDGPUUsage.rst:7752
#: ../../../AMDGPUUsage.rst:7964 ../../../AMDGPUUsage.rst:7995
#: ../../../AMDGPUUsage.rst:8533 ../../../AMDGPUUsage.rst:8571
#: ../../../AMDGPUUsage.rst:8853 ../../../AMDGPUUsage.rst:8920
#: ../../../AMDGPUUsage.rst:10080 ../../../AMDGPUUsage.rst:10277
#: ../../../AMDGPUUsage.rst:10308 ../../../AMDGPUUsage.rst:10860
#: ../../../AMDGPUUsage.rst:10898 ../../../AMDGPUUsage.rst:11201
#: ../../../AMDGPUUsage.rst:11268 ../../../AMDGPUUsage.rst:12444
#: ../../../AMDGPUUsage.rst:12626 ../../../AMDGPUUsage.rst:13141
#: ../../../AMDGPUUsage.rst:13435 ../../../AMDGPUUsage.rst:14544
#: ../../../AMDGPUUsage.rst:14725 ../../../AMDGPUUsage.rst:15257
#: ../../../AMDGPUUsage.rst:15566
msgid "ds_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6475 ../../../AMDGPUUsage.rst:7753
#: ../../../AMDGPUUsage.rst:10081 ../../../AMDGPUUsage.rst:12447
#: ../../../AMDGPUUsage.rst:14547
msgid "**Acquire Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6480 ../../../AMDGPUUsage.rst:14636
msgid "buffer/global_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6481
msgid "ds/flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:6482 ../../../AMDGPUUsage.rst:6553
#: ../../../AMDGPUUsage.rst:6622 ../../../AMDGPUUsage.rst:6730
#: ../../../AMDGPUUsage.rst:6797 ../../../AMDGPUUsage.rst:6861
#: ../../../AMDGPUUsage.rst:6953 ../../../AMDGPUUsage.rst:6976
#: ../../../AMDGPUUsage.rst:6992 ../../../AMDGPUUsage.rst:7013
#: ../../../AMDGPUUsage.rst:7160 ../../../AMDGPUUsage.rst:7325
#: ../../../AMDGPUUsage.rst:7790 ../../../AMDGPUUsage.rst:7996
#: ../../../AMDGPUUsage.rst:8921 ../../../AMDGPUUsage.rst:10114
#: ../../../AMDGPUUsage.rst:10309 ../../../AMDGPUUsage.rst:11269
#: ../../../AMDGPUUsage.rst:12479 ../../../AMDGPUUsage.rst:12627
#: ../../../AMDGPUUsage.rst:13436
msgid "s_waitcnt lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6484 ../../../AMDGPUUsage.rst:6555
#: ../../../AMDGPUUsage.rst:6732 ../../../AMDGPUUsage.rst:6799
#: ../../../AMDGPUUsage.rst:6955 ../../../AMDGPUUsage.rst:6978
#: ../../../AMDGPUUsage.rst:6994 ../../../AMDGPUUsage.rst:7015
#: ../../../AMDGPUUsage.rst:7792 ../../../AMDGPUUsage.rst:7998
#: ../../../AMDGPUUsage.rst:8923 ../../../AMDGPUUsage.rst:10116
#: ../../../AMDGPUUsage.rst:10311 ../../../AMDGPUUsage.rst:11271
#: ../../../AMDGPUUsage.rst:12481 ../../../AMDGPUUsage.rst:12499
#: ../../../AMDGPUUsage.rst:12629 ../../../AMDGPUUsage.rst:12973
#: ../../../AMDGPUUsage.rst:13109 ../../../AMDGPUUsage.rst:13403
#: ../../../AMDGPUUsage.rst:13438 ../../../AMDGPUUsage.rst:14580
#: ../../../AMDGPUUsage.rst:14728 ../../../AMDGPUUsage.rst:15081
#: ../../../AMDGPUUsage.rst:15535 ../../../AMDGPUUsage.rst:15569
msgid "If OpenCL, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:6485 ../../../AMDGPUUsage.rst:6556
#: ../../../AMDGPUUsage.rst:6641 ../../../AMDGPUUsage.rst:6715
#: ../../../AMDGPUUsage.rst:6979 ../../../AMDGPUUsage.rst:7016
#: ../../../AMDGPUUsage.rst:7180 ../../../AMDGPUUsage.rst:7304
#: ../../../AMDGPUUsage.rst:7774 ../../../AMDGPUUsage.rst:7793
#: ../../../AMDGPUUsage.rst:7999 ../../../AMDGPUUsage.rst:8294
#: ../../../AMDGPUUsage.rst:8368 ../../../AMDGPUUsage.rst:8924
#: ../../../AMDGPUUsage.rst:9342 ../../../AMDGPUUsage.rst:9492
#: ../../../AMDGPUUsage.rst:9597 ../../../AMDGPUUsage.rst:10098
#: ../../../AMDGPUUsage.rst:10117 ../../../AMDGPUUsage.rst:10312
#: ../../../AMDGPUUsage.rst:10601 ../../../AMDGPUUsage.rst:10674
#: ../../../AMDGPUUsage.rst:11272 ../../../AMDGPUUsage.rst:11705
#: ../../../AMDGPUUsage.rst:11868 ../../../AMDGPUUsage.rst:11972
#: ../../../AMDGPUUsage.rst:12905 ../../../AMDGPUUsage.rst:13734
#: ../../../AMDGPUUsage.rst:13893 ../../../AMDGPUUsage.rst:15888
#: ../../../AMDGPUUsage.rst:16052
msgid ""
"Must happen before any following global/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6491 ../../../AMDGPUUsage.rst:7022
#: ../../../AMDGPUUsage.rst:7825 ../../../AMDGPUUsage.rst:8985
#: ../../../AMDGPUUsage.rst:10145 ../../../AMDGPUUsage.rst:11333
#: ../../../AMDGPUUsage.rst:12524 ../../../AMDGPUUsage.rst:14620
msgid ""
"Ensures any following global data read is no older than a local load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6498 ../../../AMDGPUUsage.rst:7758
#: ../../../AMDGPUUsage.rst:7841 ../../../AMDGPUUsage.rst:12452
msgid "buffer/global_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6502 ../../../AMDGPUUsage.rst:6528
#: ../../../AMDGPUUsage.rst:6572 ../../../AMDGPUUsage.rst:6599
#: ../../../AMDGPUUsage.rst:7071 ../../../AMDGPUUsage.rst:7137
#: ../../../AMDGPUUsage.rst:7845 ../../../AMDGPUUsage.rst:7903
#: ../../../AMDGPUUsage.rst:8047 ../../../AMDGPUUsage.rst:8106
#: ../../../AMDGPUUsage.rst:9045 ../../../AMDGPUUsage.rst:9196
msgid "Must happen before following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:6505 ../../../AMDGPUUsage.rst:7848
#: ../../../AMDGPUUsage.rst:7872 ../../../AMDGPUUsage.rst:10168
#: ../../../AMDGPUUsage.rst:10192
msgid "Ensures the load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6510 ../../../AMDGPUUsage.rst:6536
#: ../../../AMDGPUUsage.rst:6581 ../../../AMDGPUUsage.rst:6608
#: ../../../AMDGPUUsage.rst:6713 ../../../AMDGPUUsage.rst:7080
#: ../../../AMDGPUUsage.rst:7146 ../../../AMDGPUUsage.rst:7302
#: ../../../AMDGPUUsage.rst:7770 ../../../AMDGPUUsage.rst:7832
#: ../../../AMDGPUUsage.rst:7853 ../../../AMDGPUUsage.rst:7911
#: ../../../AMDGPUUsage.rst:7977 ../../../AMDGPUUsage.rst:8035
#: ../../../AMDGPUUsage.rst:8056 ../../../AMDGPUUsage.rst:8115
#: ../../../AMDGPUUsage.rst:8222 ../../../AMDGPUUsage.rst:8292
#: ../../../AMDGPUUsage.rst:8907 ../../../AMDGPUUsage.rst:8992
#: ../../../AMDGPUUsage.rst:9054 ../../../AMDGPUUsage.rst:9205
#: ../../../AMDGPUUsage.rst:9406 ../../../AMDGPUUsage.rst:9490
msgid "buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:6512 ../../../AMDGPUUsage.rst:6538
#: ../../../AMDGPUUsage.rst:6583 ../../../AMDGPUUsage.rst:6610
#: ../../../AMDGPUUsage.rst:7082 ../../../AMDGPUUsage.rst:7148
#: ../../../AMDGPUUsage.rst:7855 ../../../AMDGPUUsage.rst:7880
#: ../../../AMDGPUUsage.rst:7913 ../../../AMDGPUUsage.rst:7943
#: ../../../AMDGPUUsage.rst:7981 ../../../AMDGPUUsage.rst:8058
#: ../../../AMDGPUUsage.rst:8083 ../../../AMDGPUUsage.rst:8117
#: ../../../AMDGPUUsage.rst:8148 ../../../AMDGPUUsage.rst:9056
#: ../../../AMDGPUUsage.rst:9132 ../../../AMDGPUUsage.rst:9207
#: ../../../AMDGPUUsage.rst:9288 ../../../AMDGPUUsage.rst:10175
#: ../../../AMDGPUUsage.rst:10199 ../../../AMDGPUUsage.rst:10230
#: ../../../AMDGPUUsage.rst:10258 ../../../AMDGPUUsage.rst:10294
#: ../../../AMDGPUUsage.rst:10371 ../../../AMDGPUUsage.rst:10396
#: ../../../AMDGPUUsage.rst:10428 ../../../AMDGPUUsage.rst:10457
#: ../../../AMDGPUUsage.rst:11414 ../../../AMDGPUUsage.rst:11490
#: ../../../AMDGPUUsage.rst:11573 ../../../AMDGPUUsage.rst:11653
#: ../../../AMDGPUUsage.rst:12558 ../../../AMDGPUUsage.rst:12588
#: ../../../AMDGPUUsage.rst:12695 ../../../AMDGPUUsage.rst:12726
#: ../../../AMDGPUUsage.rst:13595 ../../../AMDGPUUsage.rst:13670
#: ../../../AMDGPUUsage.rst:14653 ../../../AMDGPUUsage.rst:14682
#: ../../../AMDGPUUsage.rst:14809 ../../../AMDGPUUsage.rst:14845
#: ../../../AMDGPUUsage.rst:15744 ../../../AMDGPUUsage.rst:15831
msgid ""
"Must happen before any following global/generic load/load atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6517 ../../../AMDGPUUsage.rst:6543
#: ../../../AMDGPUUsage.rst:6588 ../../../AMDGPUUsage.rst:6615
#: ../../../AMDGPUUsage.rst:6720 ../../../AMDGPUUsage.rst:7087
#: ../../../AMDGPUUsage.rst:7153 ../../../AMDGPUUsage.rst:7860
#: ../../../AMDGPUUsage.rst:7918 ../../../AMDGPUUsage.rst:7986
#: ../../../AMDGPUUsage.rst:8063 ../../../AMDGPUUsage.rst:8122
#: ../../../AMDGPUUsage.rst:8299 ../../../AMDGPUUsage.rst:9061
#: ../../../AMDGPUUsage.rst:9212 ../../../AMDGPUUsage.rst:10180
#: ../../../AMDGPUUsage.rst:10235 ../../../AMDGPUUsage.rst:10299
#: ../../../AMDGPUUsage.rst:10376 ../../../AMDGPUUsage.rst:10433
#: ../../../AMDGPUUsage.rst:10606 ../../../AMDGPUUsage.rst:10679
#: ../../../AMDGPUUsage.rst:11419 ../../../AMDGPUUsage.rst:11578
#: ../../../AMDGPUUsage.rst:12563 ../../../AMDGPUUsage.rst:12593
#: ../../../AMDGPUUsage.rst:12700 ../../../AMDGPUUsage.rst:12731
#: ../../../AMDGPUUsage.rst:12910 ../../../AMDGPUUsage.rst:13600
#: ../../../AMDGPUUsage.rst:13675 ../../../AMDGPUUsage.rst:14658
#: ../../../AMDGPUUsage.rst:14687 ../../../AMDGPUUsage.rst:14814
#: ../../../AMDGPUUsage.rst:14850 ../../../AMDGPUUsage.rst:15749
#: ../../../AMDGPUUsage.rst:15836
msgid "Ensures that following loads will not see stale global data."
msgstr ""

#: ../../../AMDGPUUsage.rst:6522 ../../../AMDGPUUsage.rst:7806
#: ../../../AMDGPUUsage.rst:7895 ../../../AMDGPUUsage.rst:7923
#: ../../../AMDGPUUsage.rst:12505
msgid "flat_load glc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:6523 ../../../AMDGPUUsage.rst:6594
#: ../../../AMDGPUUsage.rst:7132 ../../../AMDGPUUsage.rst:7896
#: ../../../AMDGPUUsage.rst:7924 ../../../AMDGPUUsage.rst:8099
#: ../../../AMDGPUUsage.rst:8128 ../../../AMDGPUUsage.rst:9189
#: ../../../AMDGPUUsage.rst:9269 ../../../AMDGPUUsage.rst:10213
#: ../../../AMDGPUUsage.rst:10241 ../../../AMDGPUUsage.rst:10410
#: ../../../AMDGPUUsage.rst:10439 ../../../AMDGPUUsage.rst:11555
#: ../../../AMDGPUUsage.rst:11635 ../../../AMDGPUUsage.rst:12572
msgid "s_waitcnt vmcnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6526 ../../../AMDGPUUsage.rst:7901
#: ../../../AMDGPUUsage.rst:7929 ../../../AMDGPUUsage.rst:10218
#: ../../../AMDGPUUsage.rst:10246 ../../../AMDGPUUsage.rst:12575
msgid "If OpenCL omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6531 ../../../AMDGPUUsage.rst:7906
#: ../../../AMDGPUUsage.rst:10223
msgid "Ensures the flat_load has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6548 ../../../AMDGPUUsage.rst:6794
#: ../../../AMDGPUUsage.rst:6950 ../../../AMDGPUUsage.rst:12598
#: ../../../AMDGPUUsage.rst:13054 ../../../AMDGPUUsage.rst:13315
#: ../../../AMDGPUUsage.rst:14692 ../../../AMDGPUUsage.rst:15165
#: ../../../AMDGPUUsage.rst:15440
msgid "buffer/global/ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6551 ../../../AMDGPUUsage.rst:6569
#: ../../../AMDGPUUsage.rst:6973 ../../../AMDGPUUsage.rst:7068
#: ../../../AMDGPUUsage.rst:7965 ../../../AMDGPUUsage.rst:8044
#: ../../../AMDGPUUsage.rst:8068 ../../../AMDGPUUsage.rst:8892
#: ../../../AMDGPUUsage.rst:9042 ../../../AMDGPUUsage.rst:9117
#: ../../../AMDGPUUsage.rst:10278 ../../../AMDGPUUsage.rst:10357
#: ../../../AMDGPUUsage.rst:11240 ../../../AMDGPUUsage.rst:11400
#: ../../../AMDGPUUsage.rst:12601 ../../../AMDGPUUsage.rst:12677
#: ../../../AMDGPUUsage.rst:13372 ../../../AMDGPUUsage.rst:13577
#: ../../../AMDGPUUsage.rst:14695 ../../../AMDGPUUsage.rst:14787
#: ../../../AMDGPUUsage.rst:15495 ../../../AMDGPUUsage.rst:15721
msgid "buffer/global_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6552
msgid "ds/flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6562 ../../../AMDGPUUsage.rst:8028
#: ../../../AMDGPUUsage.rst:10341 ../../../AMDGPUUsage.rst:12661
#: ../../../AMDGPUUsage.rst:14771
msgid ""
"Ensures any following global data read is no older than a local atomicrmw "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:6575 ../../../AMDGPUUsage.rst:6602
#: ../../../AMDGPUUsage.rst:7074 ../../../AMDGPUUsage.rst:7140
#: ../../../AMDGPUUsage.rst:7972 ../../../AMDGPUUsage.rst:8050
#: ../../../AMDGPUUsage.rst:8109 ../../../AMDGPUUsage.rst:9048
#: ../../../AMDGPUUsage.rst:9199 ../../../AMDGPUUsage.rst:10285
#: ../../../AMDGPUUsage.rst:10363 ../../../AMDGPUUsage.rst:10420
#: ../../../AMDGPUUsage.rst:11406 ../../../AMDGPUUsage.rst:11565
msgid "Ensures the atomicrmw has completed before invalidating the cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:6593 ../../../AMDGPUUsage.rst:7012
#: ../../../AMDGPUUsage.rst:7131 ../../../AMDGPUUsage.rst:8012
#: ../../../AMDGPUUsage.rst:8098 ../../../AMDGPUUsage.rst:8127
#: ../../../AMDGPUUsage.rst:8969 ../../../AMDGPUUsage.rst:9188
#: ../../../AMDGPUUsage.rst:9268 ../../../AMDGPUUsage.rst:10325
#: ../../../AMDGPUUsage.rst:10409 ../../../AMDGPUUsage.rst:11317
#: ../../../AMDGPUUsage.rst:11554 ../../../AMDGPUUsage.rst:12648
#: ../../../AMDGPUUsage.rst:12705 ../../../AMDGPUUsage.rst:13506
#: ../../../AMDGPUUsage.rst:13649 ../../../AMDGPUUsage.rst:14749
#: ../../../AMDGPUUsage.rst:14819 ../../../AMDGPUUsage.rst:15636
#: ../../../AMDGPUUsage.rst:15803
msgid "flat_atomic"
msgstr ""

#: ../../../AMDGPUUsage.rst:6597 ../../../AMDGPUUsage.rst:6822
#: ../../../AMDGPUUsage.rst:7032 ../../../AMDGPUUsage.rst:7095
#: ../../../AMDGPUUsage.rst:7135 ../../../AMDGPUUsage.rst:7817
#: ../../../AMDGPUUsage.rst:8019 ../../../AMDGPUUsage.rst:8104
#: ../../../AMDGPUUsage.rst:8133 ../../../AMDGPUUsage.rst:8397
#: ../../../AMDGPUUsage.rst:8540 ../../../AMDGPUUsage.rst:8577
#: ../../../AMDGPUUsage.rst:8629 ../../../AMDGPUUsage.rst:8860
#: ../../../AMDGPUUsage.rst:8943 ../../../AMDGPUUsage.rst:8975
#: ../../../AMDGPUUsage.rst:9006 ../../../AMDGPUUsage.rst:9081
#: ../../../AMDGPUUsage.rst:9152 ../../../AMDGPUUsage.rst:9194
#: ../../../AMDGPUUsage.rst:9232 ../../../AMDGPUUsage.rst:9274
#: ../../../AMDGPUUsage.rst:10137 ../../../AMDGPUUsage.rst:10332
#: ../../../AMDGPUUsage.rst:10415 ../../../AMDGPUUsage.rst:10444
#: ../../../AMDGPUUsage.rst:10703 ../../../AMDGPUUsage.rst:10867
#: ../../../AMDGPUUsage.rst:10914 ../../../AMDGPUUsage.rst:10966
#: ../../../AMDGPUUsage.rst:11208 ../../../AMDGPUUsage.rst:11291
#: ../../../AMDGPUUsage.rst:11323 ../../../AMDGPUUsage.rst:11364
#: ../../../AMDGPUUsage.rst:11439 ../../../AMDGPUUsage.rst:11518
#: ../../../AMDGPUUsage.rst:11560 ../../../AMDGPUUsage.rst:11598
#: ../../../AMDGPUUsage.rst:11640 ../../../AMDGPUUsage.rst:12515
#: ../../../AMDGPUUsage.rst:12654 ../../../AMDGPUUsage.rst:12709
#: ../../../AMDGPUUsage.rst:12926 ../../../AMDGPUUsage.rst:13063
#: ../../../AMDGPUUsage.rst:13145 ../../../AMDGPUUsage.rst:13324
#: ../../../AMDGPUUsage.rst:13465 ../../../AMDGPUUsage.rst:13513
#: ../../../AMDGPUUsage.rst:13536 ../../../AMDGPUUsage.rst:13608
#: ../../../AMDGPUUsage.rst:13653
msgid "If OpenCL, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6620 ../../../AMDGPUUsage.rst:6622
#: ../../../AMDGPUUsage.rst:6654 ../../../AMDGPUUsage.rst:6859
#: ../../../AMDGPUUsage.rst:6861 ../../../AMDGPUUsage.rst:6893
#: ../../../AMDGPUUsage.rst:7158 ../../../AMDGPUUsage.rst:7160
#: ../../../AMDGPUUsage.rst:7229 ../../../AMDGPUUsage.rst:7498
#: ../../../AMDGPUUsage.rst:8163 ../../../AMDGPUUsage.rst:8165
#: ../../../AMDGPUUsage.rst:8231 ../../../AMDGPUUsage.rst:8304
#: ../../../AMDGPUUsage.rst:8667 ../../../AMDGPUUsage.rst:8669
#: ../../../AMDGPUUsage.rst:8718 ../../../AMDGPUUsage.rst:8775
#: ../../../AMDGPUUsage.rst:9303 ../../../AMDGPUUsage.rst:9305
#: ../../../AMDGPUUsage.rst:9415 ../../../AMDGPUUsage.rst:9506
#: ../../../AMDGPUUsage.rst:9818 ../../../AMDGPUUsage.rst:10470
#: ../../../AMDGPUUsage.rst:10472 ../../../AMDGPUUsage.rst:10538
#: ../../../AMDGPUUsage.rst:10611 ../../../AMDGPUUsage.rst:11005
#: ../../../AMDGPUUsage.rst:11007 ../../../AMDGPUUsage.rst:11056
#: ../../../AMDGPUUsage.rst:11126 ../../../AMDGPUUsage.rst:11666
#: ../../../AMDGPUUsage.rst:11668 ../../../AMDGPUUsage.rst:11778
#: ../../../AMDGPUUsage.rst:11882 ../../../AMDGPUUsage.rst:12191
#: ../../../AMDGPUUsage.rst:12736 ../../../AMDGPUUsage.rst:12738
#: ../../../AMDGPUUsage.rst:12826 ../../../AMDGPUUsage.rst:13187
#: ../../../AMDGPUUsage.rst:13189 ../../../AMDGPUUsage.rst:13253
#: ../../../AMDGPUUsage.rst:13680 ../../../AMDGPUUsage.rst:13682
#: ../../../AMDGPUUsage.rst:13807 ../../../AMDGPUUsage.rst:14235
#: ../../../AMDGPUUsage.rst:14855 ../../../AMDGPUUsage.rst:14857
#: ../../../AMDGPUUsage.rst:14941 ../../../AMDGPUUsage.rst:15310
#: ../../../AMDGPUUsage.rst:15312 ../../../AMDGPUUsage.rst:15372
#: ../../../AMDGPUUsage.rst:15841 ../../../AMDGPUUsage.rst:15843
#: ../../../AMDGPUUsage.rst:15961 ../../../AMDGPUUsage.rst:16393
msgid "fence"
msgstr ""

#: ../../../AMDGPUUsage.rst:6624 ../../../AMDGPUUsage.rst:6863
#: ../../../AMDGPUUsage.rst:7162
msgid "If OpenCL and address space is not generic, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:6627 ../../../AMDGPUUsage.rst:6661
#: ../../../AMDGPUUsage.rst:6866 ../../../AMDGPUUsage.rst:6904
#: ../../../AMDGPUUsage.rst:7236 ../../../AMDGPUUsage.rst:8179
#: ../../../AMDGPUUsage.rst:8240 ../../../AMDGPUUsage.rst:8313
#: ../../../AMDGPUUsage.rst:8683 ../../../AMDGPUUsage.rst:8731
#: ../../../AMDGPUUsage.rst:8801 ../../../AMDGPUUsage.rst:9424
#: ../../../AMDGPUUsage.rst:9528 ../../../AMDGPUUsage.rst:10486
#: ../../../AMDGPUUsage.rst:10547 ../../../AMDGPUUsage.rst:10620
#: ../../../AMDGPUUsage.rst:11021 ../../../AMDGPUUsage.rst:11082
#: ../../../AMDGPUUsage.rst:11149 ../../../AMDGPUUsage.rst:11800
#: ../../../AMDGPUUsage.rst:11904 ../../../AMDGPUUsage.rst:12752
#: ../../../AMDGPUUsage.rst:12837 ../../../AMDGPUUsage.rst:13203
#: ../../../AMDGPUUsage.rst:13264 ../../../AMDGPUUsage.rst:13818
#: ../../../AMDGPUUsage.rst:14866 ../../../AMDGPUUsage.rst:14948
#: ../../../AMDGPUUsage.rst:15324 ../../../AMDGPUUsage.rst:15390
#: ../../../AMDGPUUsage.rst:15859 ../../../AMDGPUUsage.rst:15979
msgid ""
"See :ref:`amdgpu-fence-as` for more details on fencing specific address "
"spaces."
msgstr ""

#: ../../../AMDGPUUsage.rst:6630
msgid ""
"Must happen after any preceding local/generic load atomic/atomicrmw with an "
"equal or wider sync scope and memory ordering stronger than unordered (this "
"is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6647 ../../../AMDGPUUsage.rst:8215
#: ../../../AMDGPUUsage.rst:10522
msgid ""
"Ensures any following global data read is no older than the value read by "
"the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6654 ../../../AMDGPUUsage.rst:6752
#: ../../../AMDGPUUsage.rst:6819 ../../../AMDGPUUsage.rst:6893
#: ../../../AMDGPUUsage.rst:7029 ../../../AMDGPUUsage.rst:7092
#: ../../../AMDGPUUsage.rst:7229 ../../../AMDGPUUsage.rst:7397
#: ../../../AMDGPUUsage.rst:8231 ../../../AMDGPUUsage.rst:8304
#: ../../../AMDGPUUsage.rst:8428 ../../../AMDGPUUsage.rst:8482
#: ../../../AMDGPUUsage.rst:8572 ../../../AMDGPUUsage.rst:8624
#: ../../../AMDGPUUsage.rst:8718 ../../../AMDGPUUsage.rst:8788
#: ../../../AMDGPUUsage.rst:8970 ../../../AMDGPUUsage.rst:9001
#: ../../../AMDGPUUsage.rst:9076 ../../../AMDGPUUsage.rst:9147
#: ../../../AMDGPUUsage.rst:9227 ../../../AMDGPUUsage.rst:9415
#: ../../../AMDGPUUsage.rst:9519 ../../../AMDGPUUsage.rst:9715
#: ../../../AMDGPUUsage.rst:10538 ../../../AMDGPUUsage.rst:10611
#: ../../../AMDGPUUsage.rst:10749 ../../../AMDGPUUsage.rst:10808
#: ../../../AMDGPUUsage.rst:10909 ../../../AMDGPUUsage.rst:10961
#: ../../../AMDGPUUsage.rst:11069 ../../../AMDGPUUsage.rst:11136
#: ../../../AMDGPUUsage.rst:11318 ../../../AMDGPUUsage.rst:11359
#: ../../../AMDGPUUsage.rst:11434 ../../../AMDGPUUsage.rst:11513
#: ../../../AMDGPUUsage.rst:11593 ../../../AMDGPUUsage.rst:11791
#: ../../../AMDGPUUsage.rst:11895 ../../../AMDGPUUsage.rst:12088
#: ../../../AMDGPUUsage.rst:12510
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:6657 ../../../AMDGPUUsage.rst:6755
#: ../../../AMDGPUUsage.rst:6896 ../../../AMDGPUUsage.rst:7232
#: ../../../AMDGPUUsage.rst:8171 ../../../AMDGPUUsage.rst:8236
#: ../../../AMDGPUUsage.rst:8309 ../../../AMDGPUUsage.rst:8433
#: ../../../AMDGPUUsage.rst:8487 ../../../AMDGPUUsage.rst:8675
#: ../../../AMDGPUUsage.rst:8723 ../../../AMDGPUUsage.rst:8793
#: ../../../AMDGPUUsage.rst:9311 ../../../AMDGPUUsage.rst:9420
#: ../../../AMDGPUUsage.rst:9524 ../../../AMDGPUUsage.rst:10478
#: ../../../AMDGPUUsage.rst:10543 ../../../AMDGPUUsage.rst:10616
#: ../../../AMDGPUUsage.rst:10754 ../../../AMDGPUUsage.rst:10813
#: ../../../AMDGPUUsage.rst:11013 ../../../AMDGPUUsage.rst:11074
#: ../../../AMDGPUUsage.rst:11141 ../../../AMDGPUUsage.rst:11674
#: ../../../AMDGPUUsage.rst:11796 ../../../AMDGPUUsage.rst:11900
#: ../../../AMDGPUUsage.rst:12744 ../../../AMDGPUUsage.rst:12829
#: ../../../AMDGPUUsage.rst:13009 ../../../AMDGPUUsage.rst:13195
#: ../../../AMDGPUUsage.rst:13256 ../../../AMDGPUUsage.rst:13688
#: ../../../AMDGPUUsage.rst:13810
msgid "If OpenCL and address space is not generic, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6664 ../../../AMDGPUUsage.rst:6759
#: ../../../AMDGPUUsage.rst:6824 ../../../AMDGPUUsage.rst:6907
#: ../../../AMDGPUUsage.rst:7034 ../../../AMDGPUUsage.rst:7097
#: ../../../AMDGPUUsage.rst:7239 ../../../AMDGPUUsage.rst:7400
#: ../../../AMDGPUUsage.rst:8243 ../../../AMDGPUUsage.rst:8316
#: ../../../AMDGPUUsage.rst:8437 ../../../AMDGPUUsage.rst:8491
#: ../../../AMDGPUUsage.rst:8579 ../../../AMDGPUUsage.rst:8631
#: ../../../AMDGPUUsage.rst:8734 ../../../AMDGPUUsage.rst:8804
#: ../../../AMDGPUUsage.rst:9008 ../../../AMDGPUUsage.rst:9083
#: ../../../AMDGPUUsage.rst:9154 ../../../AMDGPUUsage.rst:9234
#: ../../../AMDGPUUsage.rst:9427 ../../../AMDGPUUsage.rst:9531
#: ../../../AMDGPUUsage.rst:9720 ../../../AMDGPUUsage.rst:10550
#: ../../../AMDGPUUsage.rst:10623 ../../../AMDGPUUsage.rst:10758
#: ../../../AMDGPUUsage.rst:10817 ../../../AMDGPUUsage.rst:10916
#: ../../../AMDGPUUsage.rst:10968 ../../../AMDGPUUsage.rst:11085
#: ../../../AMDGPUUsage.rst:11152 ../../../AMDGPUUsage.rst:11366
#: ../../../AMDGPUUsage.rst:11441 ../../../AMDGPUUsage.rst:11520
#: ../../../AMDGPUUsage.rst:11600 ../../../AMDGPUUsage.rst:11803
#: ../../../AMDGPUUsage.rst:11907 ../../../AMDGPUUsage.rst:12093
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt lgkmcnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:6673 ../../../AMDGPUUsage.rst:8252
#: ../../../AMDGPUUsage.rst:8325 ../../../AMDGPUUsage.rst:10559
#: ../../../AMDGPUUsage.rst:10632
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6685 ../../../AMDGPUUsage.rst:8195
#: ../../../AMDGPUUsage.rst:8264 ../../../AMDGPUUsage.rst:8337
#: ../../../AMDGPUUsage.rst:10502 ../../../AMDGPUUsage.rst:10571
#: ../../../AMDGPUUsage.rst:10644 ../../../AMDGPUUsage.rst:12789
#: ../../../AMDGPUUsage.rst:12874
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6697 ../../../AMDGPUUsage.rst:7262
#: ../../../AMDGPUUsage.rst:7767 ../../../AMDGPUUsage.rst:7970
#: ../../../AMDGPUUsage.rst:8276 ../../../AMDGPUUsage.rst:8897
#: ../../../AMDGPUUsage.rst:9390 ../../../AMDGPUUsage.rst:9450
msgid "Must happen before the following buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:6700 ../../../AMDGPUUsage.rst:8279
#: ../../../AMDGPUUsage.rst:8352 ../../../AMDGPUUsage.rst:10586
#: ../../../AMDGPUUsage.rst:10659 ../../../AMDGPUUsage.rst:12804
#: ../../../AMDGPUUsage.rst:14919
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"cache. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6725 ../../../AMDGPUUsage.rst:8382
#: ../../../AMDGPUUsage.rst:10684 ../../../AMDGPUUsage.rst:12915
#: ../../../AMDGPUUsage.rst:15021
msgid "**Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6727 ../../../AMDGPUUsage.rst:12917
#: ../../../AMDGPUUsage.rst:15023
msgid "buffer/global/ds/flat_store"
msgstr ""

#: ../../../AMDGPUUsage.rst:6733 ../../../AMDGPUUsage.rst:6800
#: ../../../AMDGPUUsage.rst:6956 ../../../AMDGPUUsage.rst:6995
#: ../../../AMDGPUUsage.rst:8862 ../../../AMDGPUUsage.rst:11210
#: ../../../AMDGPUUsage.rst:13326 ../../../AMDGPUUsage.rst:15452
msgid ""
"Must happen after any preceding local/generic load/store/load atomic/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6739 ../../../AMDGPUUsage.rst:6782
#: ../../../AMDGPUUsage.rst:8411 ../../../AMDGPUUsage.rst:8460
#: ../../../AMDGPUUsage.rst:8514 ../../../AMDGPUUsage.rst:10717
#: ../../../AMDGPUUsage.rst:10781 ../../../AMDGPUUsage.rst:10840
#: ../../../AMDGPUUsage.rst:12957 ../../../AMDGPUUsage.rst:12994
#: ../../../AMDGPUUsage.rst:13042 ../../../AMDGPUUsage.rst:13130
#: ../../../AMDGPUUsage.rst:13424 ../../../AMDGPUUsage.rst:15101
#: ../../../AMDGPUUsage.rst:15151 ../../../AMDGPUUsage.rst:15555
msgid "Must happen before the following store."
msgstr ""

#: ../../../AMDGPUUsage.rst:6742
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:6768 ../../../AMDGPUUsage.rst:6833
#: ../../../AMDGPUUsage.rst:6916 ../../../AMDGPUUsage.rst:7043
#: ../../../AMDGPUUsage.rst:7106 ../../../AMDGPUUsage.rst:7248
#: ../../../AMDGPUUsage.rst:8446 ../../../AMDGPUUsage.rst:8500
#: ../../../AMDGPUUsage.rst:8588 ../../../AMDGPUUsage.rst:8640
#: ../../../AMDGPUUsage.rst:8743 ../../../AMDGPUUsage.rst:8813
#: ../../../AMDGPUUsage.rst:9017 ../../../AMDGPUUsage.rst:9092
#: ../../../AMDGPUUsage.rst:9163 ../../../AMDGPUUsage.rst:9243
#: ../../../AMDGPUUsage.rst:9436 ../../../AMDGPUUsage.rst:9540
#: ../../../AMDGPUUsage.rst:10767 ../../../AMDGPUUsage.rst:10826
#: ../../../AMDGPUUsage.rst:10925 ../../../AMDGPUUsage.rst:10977
#: ../../../AMDGPUUsage.rst:11094 ../../../AMDGPUUsage.rst:11161
#: ../../../AMDGPUUsage.rst:11375 ../../../AMDGPUUsage.rst:11450
#: ../../../AMDGPUUsage.rst:11529 ../../../AMDGPUUsage.rst:11609
#: ../../../AMDGPUUsage.rst:11812 ../../../AMDGPUUsage.rst:11916
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/store/"
"load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6775 ../../../AMDGPUUsage.rst:6840
#: ../../../AMDGPUUsage.rst:6923 ../../../AMDGPUUsage.rst:7050
#: ../../../AMDGPUUsage.rst:7113 ../../../AMDGPUUsage.rst:7255
#: ../../../AMDGPUUsage.rst:8404 ../../../AMDGPUUsage.rst:8453
#: ../../../AMDGPUUsage.rst:8507 ../../../AMDGPUUsage.rst:8548
#: ../../../AMDGPUUsage.rst:8595 ../../../AMDGPUUsage.rst:8647
#: ../../../AMDGPUUsage.rst:8750 ../../../AMDGPUUsage.rst:8820
#: ../../../AMDGPUUsage.rst:8874 ../../../AMDGPUUsage.rst:8951
#: ../../../AMDGPUUsage.rst:9024 ../../../AMDGPUUsage.rst:9099
#: ../../../AMDGPUUsage.rst:9170 ../../../AMDGPUUsage.rst:9250
#: ../../../AMDGPUUsage.rst:9443 ../../../AMDGPUUsage.rst:9547
#: ../../../AMDGPUUsage.rst:10710 ../../../AMDGPUUsage.rst:10774
#: ../../../AMDGPUUsage.rst:10833 ../../../AMDGPUUsage.rst:10875
#: ../../../AMDGPUUsage.rst:10932 ../../../AMDGPUUsage.rst:10984
#: ../../../AMDGPUUsage.rst:11101 ../../../AMDGPUUsage.rst:11168
#: ../../../AMDGPUUsage.rst:11222 ../../../AMDGPUUsage.rst:11299
#: ../../../AMDGPUUsage.rst:11382 ../../../AMDGPUUsage.rst:11457
#: ../../../AMDGPUUsage.rst:11536 ../../../AMDGPUUsage.rst:11616
#: ../../../AMDGPUUsage.rst:11819 ../../../AMDGPUUsage.rst:11923
#: ../../../AMDGPUUsage.rst:12950 ../../../AMDGPUUsage.rst:13035
#: ../../../AMDGPUUsage.rst:13086 ../../../AMDGPUUsage.rst:13168
#: ../../../AMDGPUUsage.rst:13288 ../../../AMDGPUUsage.rst:13354
#: ../../../AMDGPUUsage.rst:13488 ../../../AMDGPUUsage.rst:13559
#: ../../../AMDGPUUsage.rst:13631 ../../../AMDGPUUsage.rst:13843
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6785 ../../../AMDGPUUsage.rst:8463
#: ../../../AMDGPUUsage.rst:10784
msgid ""
"Ensures that all memory operations to memory have completed before "
"performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:6806 ../../../AMDGPUUsage.rst:6847
#: ../../../AMDGPUUsage.rst:6962 ../../../AMDGPUUsage.rst:7001
#: ../../../AMDGPUUsage.rst:7057 ../../../AMDGPUUsage.rst:7120
#: ../../../AMDGPUUsage.rst:8555 ../../../AMDGPUUsage.rst:8602
#: ../../../AMDGPUUsage.rst:8654 ../../../AMDGPUUsage.rst:8881
#: ../../../AMDGPUUsage.rst:8958 ../../../AMDGPUUsage.rst:9031
#: ../../../AMDGPUUsage.rst:9106 ../../../AMDGPUUsage.rst:9177
#: ../../../AMDGPUUsage.rst:9257 ../../../AMDGPUUsage.rst:10882
#: ../../../AMDGPUUsage.rst:10939 ../../../AMDGPUUsage.rst:10991
#: ../../../AMDGPUUsage.rst:11229 ../../../AMDGPUUsage.rst:11306
#: ../../../AMDGPUUsage.rst:11389 ../../../AMDGPUUsage.rst:11464
#: ../../../AMDGPUUsage.rst:11543 ../../../AMDGPUUsage.rst:11623
#: ../../../AMDGPUUsage.rst:13093 ../../../AMDGPUUsage.rst:13175
#: ../../../AMDGPUUsage.rst:13361 ../../../AMDGPUUsage.rst:13495
#: ../../../AMDGPUUsage.rst:13566 ../../../AMDGPUUsage.rst:13638
#: ../../../AMDGPUUsage.rst:15484 ../../../AMDGPUUsage.rst:15625
#: ../../../AMDGPUUsage.rst:15710 ../../../AMDGPUUsage.rst:15792
msgid "Must happen before the following atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6809 ../../../AMDGPUUsage.rst:6965
#: ../../../AMDGPUUsage.rst:7004
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:6850 ../../../AMDGPUUsage.rst:8605
#: ../../../AMDGPUUsage.rst:10942 ../../../AMDGPUUsage.rst:13178
#: ../../../AMDGPUUsage.rst:15298
msgid ""
"Ensures that all memory operations to global and local have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:6869 ../../../AMDGPUUsage.rst:7174
msgid ""
"Must happen after any preceding local/generic load/load atomic/store/store "
"atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:6875 ../../../AMDGPUUsage.rst:6930
#: ../../../AMDGPUUsage.rst:8700 ../../../AMDGPUUsage.rst:8757
#: ../../../AMDGPUUsage.rst:8827 ../../../AMDGPUUsage.rst:11038
#: ../../../AMDGPUUsage.rst:11108 ../../../AMDGPUUsage.rst:11175
#: ../../../AMDGPUUsage.rst:13235 ../../../AMDGPUUsage.rst:13295
#: ../../../AMDGPUUsage.rst:15354 ../../../AMDGPUUsage.rst:15420
msgid ""
"Must happen before any following store atomic/atomicrmw with an equal or "
"wider sync scope and memory ordering stronger than unordered (this is termed "
"the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6885
msgid ""
"Ensures that all memory operations to local have completed before performing "
"the following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6900 ../../../AMDGPUUsage.rst:8175
#: ../../../AMDGPUUsage.rst:8679 ../../../AMDGPUUsage.rst:8727
#: ../../../AMDGPUUsage.rst:8797 ../../../AMDGPUUsage.rst:9315
#: ../../../AMDGPUUsage.rst:10482 ../../../AMDGPUUsage.rst:11017
#: ../../../AMDGPUUsage.rst:11078 ../../../AMDGPUUsage.rst:11145
#: ../../../AMDGPUUsage.rst:11678
msgid "If OpenCL and address space is local, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:6940 ../../../AMDGPUUsage.rst:8710
#: ../../../AMDGPUUsage.rst:8767 ../../../AMDGPUUsage.rst:8837
#: ../../../AMDGPUUsage.rst:11048 ../../../AMDGPUUsage.rst:11118
#: ../../../AMDGPUUsage.rst:11185 ../../../AMDGPUUsage.rst:13245
#: ../../../AMDGPUUsage.rst:13305 ../../../AMDGPUUsage.rst:15364
#: ../../../AMDGPUUsage.rst:15430
msgid ""
"Ensures that all memory operations have completed before performing the "
"following fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:6948 ../../../AMDGPUUsage.rst:8845
#: ../../../AMDGPUUsage.rst:11193 ../../../AMDGPUUsage.rst:13313
#: ../../../AMDGPUUsage.rst:15438
msgid "**Acquire-Release Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:6985 ../../../AMDGPUUsage.rst:7799
#: ../../../AMDGPUUsage.rst:8930 ../../../AMDGPUUsage.rst:10123
#: ../../../AMDGPUUsage.rst:11278 ../../../AMDGPUUsage.rst:12488
#: ../../../AMDGPUUsage.rst:13442 ../../../AMDGPUUsage.rst:14587
#: ../../../AMDGPUUsage.rst:15573
msgid ""
"Ensures any following global data read is no older than the local load "
"atomic value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:7060 ../../../AMDGPUUsage.rst:7123
#: ../../../AMDGPUUsage.rst:9034 ../../../AMDGPUUsage.rst:9180
#: ../../../AMDGPUUsage.rst:11392 ../../../AMDGPUUsage.rst:11546
#: ../../../AMDGPUUsage.rst:13569 ../../../AMDGPUUsage.rst:15713
msgid ""
"Ensures that all memory operations to global have completed before "
"performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:7165 ../../../AMDGPUUsage.rst:9319
#: ../../../AMDGPUUsage.rst:11682 ../../../AMDGPUUsage.rst:13696
msgid ""
"However, since LLVM currently has no address space on the fence need to "
"conservatively always generate (see comment for previous fence)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7186
msgid ""
"Ensures that all memory operations to local have completed before performing "
"any following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:7193 ../../../AMDGPUUsage.rst:9355
#: ../../../AMDGPUUsage.rst:11718 ../../../AMDGPUUsage.rst:13747
#: ../../../AMDGPUUsage.rst:15901
msgid ""
"Ensures that the preceding local/generic load atomic/atomicrmw with an equal "
"or wider sync scope and memory ordering stronger than unordered (this is "
"termed the acquire-fence-paired-atomic) has completed before following "
"global memory operations. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7211 ../../../AMDGPUUsage.rst:9373
#: ../../../AMDGPUUsage.rst:11736 ../../../AMDGPUUsage.rst:13765
#: ../../../AMDGPUUsage.rst:15919
msgid ""
"Ensures that all previous memory operations have completed before a "
"following local/generic store atomic/atomicrmw with an equal or wider sync "
"scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7265 ../../../AMDGPUUsage.rst:9453
#: ../../../AMDGPUUsage.rst:9557 ../../../AMDGPUUsage.rst:11829
#: ../../../AMDGPUUsage.rst:11933
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic) has completed before "
"invalidating the cache. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7283 ../../../AMDGPUUsage.rst:9471
#: ../../../AMDGPUUsage.rst:9575 ../../../AMDGPUUsage.rst:11847
#: ../../../AMDGPUUsage.rst:11951 ../../../AMDGPUUsage.rst:13871
#: ../../../AMDGPUUsage.rst:16030
msgid ""
"Ensures that all previous memory operations have completed before a "
"following global/local/generic store atomic/atomicrmw with an equal or wider "
"sync scope and memory ordering stronger than unordered (this is termed the "
"release-fence-paired-atomic). This satisfies the requirements of release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7310 ../../../AMDGPUUsage.rst:9498
#: ../../../AMDGPUUsage.rst:11874 ../../../AMDGPUUsage.rst:13899
#: ../../../AMDGPUUsage.rst:16058
msgid ""
"Ensures that following loads will not see stale global data. This satisfies "
"the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:7318 ../../../AMDGPUUsage.rst:9613
#: ../../../AMDGPUUsage.rst:11986 ../../../AMDGPUUsage.rst:13907
#: ../../../AMDGPUUsage.rst:16066
msgid "**Sequential Consistent Atomic**"
msgstr ""

#: ../../../AMDGPUUsage.rst:7320 ../../../AMDGPUUsage.rst:7391
#: ../../../AMDGPUUsage.rst:9615 ../../../AMDGPUUsage.rst:9709
#: ../../../AMDGPUUsage.rst:11988 ../../../AMDGPUUsage.rst:12082
#: ../../../AMDGPUUsage.rst:13909 ../../../AMDGPUUsage.rst:16068
msgid ""
"*Same as corresponding load atomic acquire, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7328
msgid ""
"Must happen after preceding local/generic load atomic/store atomic/atomicrmw "
"with memory ordering of seq_cst and with equal or wider sync scope. (Note "
"that seq_cst fences have their own s_waitcnt lgkmcnt(0) and so do not need "
"to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7344
msgid ""
"Ensures any preceding sequential consistent local memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the s_waitcnt of the release, "
"but there is nothing preventing a store release followed by load acquire "
"from completing out of order. The s_waitcnt could be placed after seq_store "
"or before the seq_load. We choose the load to make the s_waitcnt be as late "
"as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7384 ../../../AMDGPUUsage.rst:7481
#: ../../../AMDGPUUsage.rst:9698 ../../../AMDGPUUsage.rst:9801
#: ../../../AMDGPUUsage.rst:12071 ../../../AMDGPUUsage.rst:12174
#: ../../../AMDGPUUsage.rst:14017 ../../../AMDGPUUsage.rst:14110
#: ../../../AMDGPUUsage.rst:14218 ../../../AMDGPUUsage.rst:16174
#: ../../../AMDGPUUsage.rst:16267 ../../../AMDGPUUsage.rst:16376
msgid ""
"*Following instructions same as corresponding load atomic acquire, except "
"must generate all instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7409 ../../../AMDGPUUsage.rst:9729
#: ../../../AMDGPUUsage.rst:12102
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7425 ../../../AMDGPUUsage.rst:9642
#: ../../../AMDGPUUsage.rst:9745 ../../../AMDGPUUsage.rst:12015
#: ../../../AMDGPUUsage.rst:12118
msgid ""
"s_waitcnt vmcnt(0) must happen after preceding global/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7441 ../../../AMDGPUUsage.rst:9761
#: ../../../AMDGPUUsage.rst:12134 ../../../AMDGPUUsage.rst:14070
#: ../../../AMDGPUUsage.rst:14178
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the s_waitcnt of the release, "
"but there is nothing preventing a store release followed by load acquire "
"from completing out of order. The s_waitcnt could be placed after seq_store "
"or before the seq_load. We choose the load to make the s_waitcnt be as late "
"as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7488 ../../../AMDGPUUsage.rst:9808
#: ../../../AMDGPUUsage.rst:12181 ../../../AMDGPUUsage.rst:14225
#: ../../../AMDGPUUsage.rst:16383
msgid ""
"*Same as corresponding store atomic release, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7493 ../../../AMDGPUUsage.rst:9813
#: ../../../AMDGPUUsage.rst:12186 ../../../AMDGPUUsage.rst:14230
#: ../../../AMDGPUUsage.rst:16388
msgid ""
"*Same as corresponding atomicrmw acq_rel, except must generate all "
"instructions even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7498 ../../../AMDGPUUsage.rst:9818
#: ../../../AMDGPUUsage.rst:12191 ../../../AMDGPUUsage.rst:14235
#: ../../../AMDGPUUsage.rst:16393
msgid ""
"*Same as corresponding fence acq_rel, except must generate all instructions "
"even for OpenCL.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7508
msgid "Memory Model GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7510
msgid "For GFX90A:"
msgstr ""

#: ../../../AMDGPUUsage.rst:7515 ../../../AMDGPUUsage.rst:9835
msgid ""
"The wavefronts for a single work-group are executed in the same CU but may "
"be executed by different SIMDs. The exception is when in tgsplit execution "
"mode when the wavefronts may be executed by different SIMDs in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7518 ../../../AMDGPUUsage.rst:9838
msgid ""
"Each CU has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it. The exception is when in tgsplit execution mode when no LDS "
"is allocated as wavefronts of the same work-group can be in different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7532 ../../../AMDGPUUsage.rst:9852
msgid ""
"The vector memory operations are performed as wavefront wide operations and "
"completion is reported to a wavefront in execution order. The exception is "
"that ``flat_load/store/atomic`` instructions can report out of vector memory "
"order if they access LDS memory, and out of LDS operation order if they "
"access global memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:7537 ../../../AMDGPUUsage.rst:9857
msgid ""
"The vector memory operations access a single vector L1 cache shared by all "
"SIMDs a CU. Therefore:"
msgstr ""

#: ../../../AMDGPUUsage.rst:7540 ../../../AMDGPUUsage.rst:9860
msgid ""
"No special action is required for coherence between the lanes of a single "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:7543
msgid ""
"No special action is required for coherence between wavefronts in the same "
"work-group since they execute on the same CU. The exception is when in "
"tgsplit execution mode as wavefronts of the same work-group can be in "
"different CUs and so a ``buffer_wbinvl1_vol`` is required as described in "
"the following item."
msgstr ""

#: ../../../AMDGPUUsage.rst:7549
msgid ""
"A ``buffer_wbinvl1_vol`` is required for coherence between wavefronts "
"executing in different work-groups as they may be executing on different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:7562
msgid ""
"Each CU has a separate request queue per channel. Therefore, the vector and "
"scalar memory operations performed by wavefronts executing in different work-"
"groups (which may be executing on different CUs), or the same work-group if "
"executing in tgsplit mode, of an agent can be reordered relative to each "
"other. A ``s_waitcnt vmcnt(0)`` is required to ensure synchronization "
"between vector memory operations of different CUs. It ensures a previous "
"vector memory operation has completed before executing a subsequent vector "
"memory or LDS operation and so can be used to meet the requirements of "
"acquire and release."
msgstr ""

#: ../../../AMDGPUUsage.rst:7571
msgid ""
"The L2 cache of one agent can be kept coherent with other agents by: using "
"the MTYPE RW (read-write) or MTYPE CC (cache-coherent) with the PTE C-bit "
"for memory local to the L2; and using the MTYPE NC (non-coherent) with the "
"PTE C-bit set or MTYPE UC (uncached) for memory not local to the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:7576
msgid ""
"Any local memory cache lines will be automatically invalidated by writes "
"from CUs associated with other L2 caches, or writes from the CPU, due to the "
"cache probe caused by coherent requests. Coherent requests are caused by GPU "
"accesses to pages with the PTE C-bit set, by CPU accesses over XGMI, and by "
"PCIe requests that are configured to be coherent requests."
msgstr ""

#: ../../../AMDGPUUsage.rst:7581
msgid ""
"XGMI accesses from the CPU to local memory may be cached on the CPU. "
"Subsequent access from the GPU will automatically invalidate or writeback "
"the CPU cache due to the L2 probe filter and and the PTE C-bit being set."
msgstr ""

#: ../../../AMDGPUUsage.rst:7584
msgid ""
"Since all work-groups on the same agent share the same L2, no L2 "
"invalidation or writeback is required for coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:7586
msgid ""
"To ensure coherence of local and remote memory writes of work-groups in "
"different agents a ``buffer_wbl2`` is required. It will writeback dirty L2 "
"cache lines of MTYPE RW (used for local coarse grain memory) and MTYPE NC "
"()used for remote coarse grain memory). Note that MTYPE CC (used for local "
"fine grain memory) causes write through to DRAM, and MTYPE UC (used for "
"remote fine grain memory) bypasses the L2, so both will never result in "
"dirty L2 cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:7593
msgid ""
"To ensure coherence of local and remote memory reads of work-groups in "
"different agents a ``buffer_invl2`` is required. It will invalidate L2 cache "
"lines with MTYPE NC (used for remote coarse grain memory). Note that MTYPE "
"CC (used for local fine grain memory) and MTYPE RW (used for local coarse "
"memory) cause local reads to be invalidated by remote writes with with the "
"PTE C-bit so these cache lines are not invalidated. Note that MTYPE UC (used "
"for remote fine grain memory) bypasses the L2, so will never result in L2 "
"cache lines that need to be invalidated."
msgstr ""

#: ../../../AMDGPUUsage.rst:7602
msgid ""
"PCIe access from the GPU to the CPU memory is kept coherent by using the "
"MTYPE UC (uncached) which bypasses the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:7626 ../../../AMDGPUUsage.rst:9947
msgid ""
"On dGPU over XGMI or PCIe the kernarg backing memory is allocated in host "
"memory accessed as MTYPE UC (uncached) to avoid needing to invalidate the L2 "
"cache. This also causes it to be treated as non-volatile and so is not "
"invalidated by ``*_vol``."
msgstr ""

#: ../../../AMDGPUUsage.rst:7630 ../../../AMDGPUUsage.rst:9951
#: ../../../AMDGPUUsage.rst:12300 ../../../AMDGPUUsage.rst:14391
msgid ""
"On APU the kernarg backing memory is accessed as MTYPE CC (cache coherent) "
"and so the L2 cache will be coherent with the CPU and other agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:7639
msgid ""
"The code sequences used to implement the memory model for GFX90A are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:7642
msgid "AMDHSA Memory Model Code Sequences GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7646
msgid "AMDGPU Machine Code GFX90A"
msgstr ""

#: ../../../AMDGPUUsage.rst:7719 ../../../AMDGPUUsage.rst:7760
#: ../../../AMDGPUUsage.rst:7808
msgid "If not TgSplit execution mode, omit glc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:7722 ../../../AMDGPUUsage.rst:7737
#: ../../../AMDGPUUsage.rst:7748 ../../../AMDGPUUsage.rst:7785
#: ../../../AMDGPUUsage.rst:7960 ../../../AMDGPUUsage.rst:7991
#: ../../../AMDGPUUsage.rst:8386 ../../../AMDGPUUsage.rst:8423
#: ../../../AMDGPUUsage.rst:8529 ../../../AMDGPUUsage.rst:8567
#: ../../../AMDGPUUsage.rst:8849 ../../../AMDGPUUsage.rst:8916
#: ../../../AMDGPUUsage.rst:9705 ../../../AMDGPUUsage.rst:10048
#: ../../../AMDGPUUsage.rst:10065 ../../../AMDGPUUsage.rst:10076
#: ../../../AMDGPUUsage.rst:10109 ../../../AMDGPUUsage.rst:10273
#: ../../../AMDGPUUsage.rst:10304 ../../../AMDGPUUsage.rst:10692
#: ../../../AMDGPUUsage.rst:10734 ../../../AMDGPUUsage.rst:10856
#: ../../../AMDGPUUsage.rst:10894 ../../../AMDGPUUsage.rst:11197
#: ../../../AMDGPUUsage.rst:11264 ../../../AMDGPUUsage.rst:12078
msgid "*If TgSplit execution mode, local address space cannot be used.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:7765 ../../../AMDGPUUsage.rst:7772
#: ../../../AMDGPUUsage.rst:7834 ../../../AMDGPUUsage.rst:7968
#: ../../../AMDGPUUsage.rst:7979 ../../../AMDGPUUsage.rst:8037
#: ../../../AMDGPUUsage.rst:8224 ../../../AMDGPUUsage.rst:8895
#: ../../../AMDGPUUsage.rst:8909 ../../../AMDGPUUsage.rst:8994
#: ../../../AMDGPUUsage.rst:9408 ../../../AMDGPUUsage.rst:10089
#: ../../../AMDGPUUsage.rst:10096 ../../../AMDGPUUsage.rst:10154
#: ../../../AMDGPUUsage.rst:10281 ../../../AMDGPUUsage.rst:10292
#: ../../../AMDGPUUsage.rst:10350 ../../../AMDGPUUsage.rst:10531
#: ../../../AMDGPUUsage.rst:11243 ../../../AMDGPUUsage.rst:11257
#: ../../../AMDGPUUsage.rst:11342 ../../../AMDGPUUsage.rst:11771
msgid "If not TgSplit execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:7780 ../../../AMDGPUUsage.rst:7836
#: ../../../AMDGPUUsage.rst:8039 ../../../AMDGPUUsage.rst:8226
#: ../../../AMDGPUUsage.rst:8911 ../../../AMDGPUUsage.rst:8996
#: ../../../AMDGPUUsage.rst:9410 ../../../AMDGPUUsage.rst:10104
#: ../../../AMDGPUUsage.rst:10156 ../../../AMDGPUUsage.rst:10352
#: ../../../AMDGPUUsage.rst:10533 ../../../AMDGPUUsage.rst:11259
#: ../../../AMDGPUUsage.rst:11344 ../../../AMDGPUUsage.rst:11773
#: ../../../AMDGPUUsage.rst:12473 ../../../AMDGPUUsage.rst:12500
#: ../../../AMDGPUUsage.rst:12535 ../../../AMDGPUUsage.rst:12621
#: ../../../AMDGPUUsage.rst:12643 ../../../AMDGPUUsage.rst:12672
#: ../../../AMDGPUUsage.rst:12821 ../../../AMDGPUUsage.rst:13394
#: ../../../AMDGPUUsage.rst:13454 ../../../AMDGPUUsage.rst:13528
#: ../../../AMDGPUUsage.rst:13802 ../../../AMDGPUUsage.rst:14572
#: ../../../AMDGPUUsage.rst:14598 ../../../AMDGPUUsage.rst:14631
#: ../../../AMDGPUUsage.rst:14720 ../../../AMDGPUUsage.rst:14744
#: ../../../AMDGPUUsage.rst:14782 ../../../AMDGPUUsage.rst:14936
#: ../../../AMDGPUUsage.rst:15016 ../../../AMDGPUUsage.rst:15522
#: ../../../AMDGPUUsage.rst:15585 ../../../AMDGPUUsage.rst:15666
#: ../../../AMDGPUUsage.rst:15956
msgid "Ensures that following loads will not see stale data."
msgstr ""

#: ../../../AMDGPUUsage.rst:7811 ../../../AMDGPUUsage.rst:8013
#: ../../../AMDGPUUsage.rst:8165 ../../../AMDGPUUsage.rst:8391
#: ../../../AMDGPUUsage.rst:8534 ../../../AMDGPUUsage.rst:8669
#: ../../../AMDGPUUsage.rst:8854 ../../../AMDGPUUsage.rst:8937
#: ../../../AMDGPUUsage.rst:9305 ../../../AMDGPUUsage.rst:9620
#: ../../../AMDGPUUsage.rst:10131 ../../../AMDGPUUsage.rst:10326
#: ../../../AMDGPUUsage.rst:10472 ../../../AMDGPUUsage.rst:10697
#: ../../../AMDGPUUsage.rst:10861 ../../../AMDGPUUsage.rst:11007
#: ../../../AMDGPUUsage.rst:11202 ../../../AMDGPUUsage.rst:11285
#: ../../../AMDGPUUsage.rst:11668 ../../../AMDGPUUsage.rst:11993
msgid "s_waitcnt lgkm/vmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:7813 ../../../AMDGPUUsage.rst:8015
#: ../../../AMDGPUUsage.rst:8167 ../../../AMDGPUUsage.rst:8393
#: ../../../AMDGPUUsage.rst:8536 ../../../AMDGPUUsage.rst:8671
#: ../../../AMDGPUUsage.rst:8856 ../../../AMDGPUUsage.rst:8939
#: ../../../AMDGPUUsage.rst:9307 ../../../AMDGPUUsage.rst:9622
#: ../../../AMDGPUUsage.rst:10133 ../../../AMDGPUUsage.rst:10328
#: ../../../AMDGPUUsage.rst:10474 ../../../AMDGPUUsage.rst:10699
#: ../../../AMDGPUUsage.rst:10863 ../../../AMDGPUUsage.rst:11009
#: ../../../AMDGPUUsage.rst:11204 ../../../AMDGPUUsage.rst:11287
#: ../../../AMDGPUUsage.rst:11670 ../../../AMDGPUUsage.rst:11995
msgid ""
"Use lgkmcnt(0) if not TgSplit execution mode and vmcnt(0) if TgSplit "
"execution mode."
msgstr ""

#: ../../../AMDGPUUsage.rst:7818 ../../../AMDGPUUsage.rst:8020
#: ../../../AMDGPUUsage.rst:8207 ../../../AMDGPUUsage.rst:8977
msgid ""
"Must happen before the following buffer_wbinvl1_vol and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:7869 ../../../AMDGPUUsage.rst:7931
#: ../../../AMDGPUUsage.rst:8071 ../../../AMDGPUUsage.rst:8135
#: ../../../AMDGPUUsage.rst:9120 ../../../AMDGPUUsage.rst:9276
msgid "Must happen before following buffer_invl2 and buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:7877 ../../../AMDGPUUsage.rst:7940
#: ../../../AMDGPUUsage.rst:8080 ../../../AMDGPUUsage.rst:8145
#: ../../../AMDGPUUsage.rst:8365 ../../../AMDGPUUsage.rst:9129
#: ../../../AMDGPUUsage.rst:9285 ../../../AMDGPUUsage.rst:9594
msgid "buffer_invl2; buffer_wbinvl1_vol"
msgstr ""

#: ../../../AMDGPUUsage.rst:7885 ../../../AMDGPUUsage.rst:7948
#: ../../../AMDGPUUsage.rst:8088 ../../../AMDGPUUsage.rst:8153
#: ../../../AMDGPUUsage.rst:8373 ../../../AMDGPUUsage.rst:9137
#: ../../../AMDGPUUsage.rst:9293 ../../../AMDGPUUsage.rst:9603
msgid ""
"Ensures that following loads will not see stale L1 global data, nor see "
"stale L2 MTYPE NC global data. MTYPE RW and CC memory will never be stale in "
"L2 due to the memory probes."
msgstr ""

#: ../../../AMDGPUUsage.rst:7899 ../../../AMDGPUUsage.rst:7927
#: ../../../AMDGPUUsage.rst:8102 ../../../AMDGPUUsage.rst:8131
#: ../../../AMDGPUUsage.rst:8234 ../../../AMDGPUUsage.rst:8307
#: ../../../AMDGPUUsage.rst:8431 ../../../AMDGPUUsage.rst:8485
#: ../../../AMDGPUUsage.rst:8575 ../../../AMDGPUUsage.rst:8627
#: ../../../AMDGPUUsage.rst:8721 ../../../AMDGPUUsage.rst:8791
#: ../../../AMDGPUUsage.rst:9004 ../../../AMDGPUUsage.rst:9079
#: ../../../AMDGPUUsage.rst:9150 ../../../AMDGPUUsage.rst:9192
#: ../../../AMDGPUUsage.rst:9230 ../../../AMDGPUUsage.rst:9272
#: ../../../AMDGPUUsage.rst:9418 ../../../AMDGPUUsage.rst:9522
#: ../../../AMDGPUUsage.rst:9718 ../../../AMDGPUUsage.rst:10216
#: ../../../AMDGPUUsage.rst:10244 ../../../AMDGPUUsage.rst:10413
#: ../../../AMDGPUUsage.rst:10442 ../../../AMDGPUUsage.rst:10541
#: ../../../AMDGPUUsage.rst:10614 ../../../AMDGPUUsage.rst:10752
#: ../../../AMDGPUUsage.rst:10811 ../../../AMDGPUUsage.rst:10912
#: ../../../AMDGPUUsage.rst:10964 ../../../AMDGPUUsage.rst:11072
#: ../../../AMDGPUUsage.rst:11139 ../../../AMDGPUUsage.rst:11362
#: ../../../AMDGPUUsage.rst:11437 ../../../AMDGPUUsage.rst:11516
#: ../../../AMDGPUUsage.rst:11558 ../../../AMDGPUUsage.rst:11596
#: ../../../AMDGPUUsage.rst:11638 ../../../AMDGPUUsage.rst:11794
#: ../../../AMDGPUUsage.rst:11898 ../../../AMDGPUUsage.rst:12091
msgid "If TgSplit execution mode, omit lgkmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:7935 ../../../AMDGPUUsage.rst:10251
#: ../../../AMDGPUUsage.rst:12580 ../../../AMDGPUUsage.rst:14674
msgid "Ensures the flat_load has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:8005 ../../../AMDGPUUsage.rst:10318
#: ../../../AMDGPUUsage.rst:12633 ../../../AMDGPUUsage.rst:14732
msgid ""
"Ensures any following global data read is no older than the local atomicrmw "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:8074 ../../../AMDGPUUsage.rst:8139
#: ../../../AMDGPUUsage.rst:9123 ../../../AMDGPUUsage.rst:9279
#: ../../../AMDGPUUsage.rst:10388 ../../../AMDGPUUsage.rst:10449
#: ../../../AMDGPUUsage.rst:11482 ../../../AMDGPUUsage.rst:11645
#: ../../../AMDGPUUsage.rst:12686 ../../../AMDGPUUsage.rst:12717
#: ../../../AMDGPUUsage.rst:13586 ../../../AMDGPUUsage.rst:13661
#: ../../../AMDGPUUsage.rst:14800 ../../../AMDGPUUsage.rst:14836
#: ../../../AMDGPUUsage.rst:15735 ../../../AMDGPUUsage.rst:15822
msgid "Ensures the atomicrmw has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:8182 ../../../AMDGPUUsage.rst:10489
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/ atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:8349 ../../../AMDGPUUsage.rst:9554
msgid "Must happen before the following buffer_invl2 and buffer_wbinvl1_vol."
msgstr ""

#: ../../../AMDGPUUsage.rst:8398 ../../../AMDGPUUsage.rst:8542
#: ../../../AMDGPUUsage.rst:8686 ../../../AMDGPUUsage.rst:8868
#: ../../../AMDGPUUsage.rst:8945 ../../../AMDGPUUsage.rst:9328
#: ../../../AMDGPUUsage.rst:10704 ../../../AMDGPUUsage.rst:10869
#: ../../../AMDGPUUsage.rst:11024 ../../../AMDGPUUsage.rst:11216
#: ../../../AMDGPUUsage.rst:11293 ../../../AMDGPUUsage.rst:11691
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/"
"store/ load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:8414 ../../../AMDGPUUsage.rst:10720
#: ../../../AMDGPUUsage.rst:12960 ../../../AMDGPUUsage.rst:13045
#: ../../../AMDGPUUsage.rst:15061 ../../../AMDGPUUsage.rst:15153
msgid ""
"Ensures that all memory operations have completed before performing the "
"store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8472 ../../../AMDGPUUsage.rst:8614
#: ../../../AMDGPUUsage.rst:8775 ../../../AMDGPUUsage.rst:9066
#: ../../../AMDGPUUsage.rst:9217 ../../../AMDGPUUsage.rst:9506
msgid "buffer_wbl2"
msgstr ""

#: ../../../AMDGPUUsage.rst:8474 ../../../AMDGPUUsage.rst:8616
#: ../../../AMDGPUUsage.rst:8780 ../../../AMDGPUUsage.rst:9068
#: ../../../AMDGPUUsage.rst:9219 ../../../AMDGPUUsage.rst:9511
#: ../../../AMDGPUUsage.rst:10741 ../../../AMDGPUUsage.rst:10800
#: ../../../AMDGPUUsage.rst:10901 ../../../AMDGPUUsage.rst:10953
#: ../../../AMDGPUUsage.rst:11061 ../../../AMDGPUUsage.rst:11128
#: ../../../AMDGPUUsage.rst:11351 ../../../AMDGPUUsage.rst:11426
#: ../../../AMDGPUUsage.rst:11505 ../../../AMDGPUUsage.rst:11585
#: ../../../AMDGPUUsage.rst:11783 ../../../AMDGPUUsage.rst:11887
msgid "Must happen before following s_waitcnt."
msgstr ""

#: ../../../AMDGPUUsage.rst:8476 ../../../AMDGPUUsage.rst:8618
#: ../../../AMDGPUUsage.rst:8782 ../../../AMDGPUUsage.rst:9070
#: ../../../AMDGPUUsage.rst:9221 ../../../AMDGPUUsage.rst:9513
#: ../../../AMDGPUUsage.rst:10802 ../../../AMDGPUUsage.rst:10955
#: ../../../AMDGPUUsage.rst:11130 ../../../AMDGPUUsage.rst:11428
#: ../../../AMDGPUUsage.rst:11587 ../../../AMDGPUUsage.rst:11889
msgid ""
"Performs L2 writeback to ensure previous global/generic store/atomicrmw are "
"visible at system scope."
msgstr ""

#: ../../../AMDGPUUsage.rst:8517 ../../../AMDGPUUsage.rst:8657
#: ../../../AMDGPUUsage.rst:10843 ../../../AMDGPUUsage.rst:10994
msgid ""
"Ensures that all memory operations to memory and the L2 writeback have "
"completed before performing the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8558 ../../../AMDGPUUsage.rst:8884
#: ../../../AMDGPUUsage.rst:8961 ../../../AMDGPUUsage.rst:10885
#: ../../../AMDGPUUsage.rst:11232 ../../../AMDGPUUsage.rst:11309
#: ../../../AMDGPUUsage.rst:13096 ../../../AMDGPUUsage.rst:13364
#: ../../../AMDGPUUsage.rst:13498 ../../../AMDGPUUsage.rst:13641
#: ../../../AMDGPUUsage.rst:15207 ../../../AMDGPUUsage.rst:15487
#: ../../../AMDGPUUsage.rst:15628 ../../../AMDGPUUsage.rst:15795
msgid ""
"Ensures that all memory operations have completed before performing the "
"atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:8693 ../../../AMDGPUUsage.rst:9335
#: ../../../AMDGPUUsage.rst:11031 ../../../AMDGPUUsage.rst:11698
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/load "
"atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:8777 ../../../AMDGPUUsage.rst:9508
#: ../../../AMDGPUUsage.rst:11058 ../../../AMDGPUUsage.rst:11780
#: ../../../AMDGPUUsage.rst:11884
msgid "If OpenCL and address space is local, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:8900 ../../../AMDGPUUsage.rst:11248
#: ../../../AMDGPUUsage.rst:13383 ../../../AMDGPUUsage.rst:15511
msgid ""
"Ensures any following global data read is no older than the atomicrmw value "
"being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:8973 ../../../AMDGPUUsage.rst:11321
msgid "If not TgSplit execution mode, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:9109 ../../../AMDGPUUsage.rst:9260
#: ../../../AMDGPUUsage.rst:11467 ../../../AMDGPUUsage.rst:11626
msgid ""
"Ensures that all memory operations to global and L2 writeback have completed "
"before performing the atomicrmw that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:9348 ../../../AMDGPUUsage.rst:11711
#: ../../../AMDGPUUsage.rst:13740 ../../../AMDGPUUsage.rst:15894
msgid ""
"Ensures that all memory operations have completed before performing any "
"following global memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:9393 ../../../AMDGPUUsage.rst:11756
#: ../../../AMDGPUUsage.rst:13785 ../../../AMDGPUUsage.rst:15939
msgid ""
"Ensures that the acquire-fence-paired atomic has completed before "
"invalidating the cache. Therefore any following locations read must be no "
"older than the value read by the acquire-fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:9626 ../../../AMDGPUUsage.rst:11999
#: ../../../AMDGPUUsage.rst:13929
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding local/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"lgkmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:9658 ../../../AMDGPUUsage.rst:12031
#: ../../../AMDGPUUsage.rst:13977
msgid ""
"Ensures any preceding sequential consistent global/local memory instructions "
"have completed before executing this sequentially consistent instruction. "
"This prevents reordering a seq_cst store followed by a seq_cst load. (Note "
"that seq_cst is stronger than acquire/release as the reordering of load "
"acquire followed by a store release is prevented by the s_waitcnt of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The s_waitcnt could be placed after "
"seq_store or before the seq_load. We choose the load to make the s_waitcnt "
"be as late as possible so that the store may have already completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:9828
msgid "Memory Model GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:9830
msgid "For GFX942:"
msgstr ""

#: ../../../AMDGPUUsage.rst:9863
msgid ""
"No special action is required for coherence between wavefronts in the same "
"work-group since they execute on the same CU. The exception is when in "
"tgsplit execution mode as wavefronts of the same work-group can be in "
"different CUs and so a ``buffer_inv sc0`` is required which will invalidate "
"the L1 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:9869
msgid ""
"A ``buffer_inv sc0`` is required to invalidate the L1 cache for coherence "
"between wavefronts executing in different work-groups as they may be "
"executing on different CUs."
msgstr ""

#: ../../../AMDGPUUsage.rst:9873
msgid ""
"Atomic read-modify-write instructions implicitly bypass the L1 cache. "
"Therefore, they do not use the sc0 bit for coherence and instead use it to "
"indicate if the instruction returns the original value being updated. They "
"do use sc1 to indicate system or agent scope coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:9882
msgid "The vector and scalar memory operations use an L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:9884
msgid ""
"The gfx942 can be configured as a number of smaller agents with each having "
"a single L2 shared by all CUs on the same agent, or as fewer (possibly one) "
"larger agents with groups of CUs on each agent each sharing separate L2 "
"caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:9890
msgid ""
"Each CU has a separate request queue per channel for its associated L2. "
"Therefore, the vector and scalar memory operations performed by wavefronts "
"executing with different L1 caches and the same L2 cache can be reordered "
"relative to each other."
msgstr ""

#: ../../../AMDGPUUsage.rst:9894
msgid ""
"A ``s_waitcnt vmcnt(0)`` is required to ensure synchronization between "
"vector memory operations of different CUs. It ensures a previous vector "
"memory operation has completed before executing a subsequent vector memory "
"or LDS operation and so can be used to meet the requirements of acquire and "
"release."
msgstr ""

#: ../../../AMDGPUUsage.rst:9899
msgid ""
"An L2 cache can be kept coherent with other L2 caches by using the MTYPE RW "
"(read-write) for memory local to the L2, and MTYPE NC (non-coherent) with "
"the PTE C-bit set for memory not local to the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:9903
msgid ""
"Any local memory cache lines will be automatically invalidated by writes "
"from CUs associated with other L2 caches, or writes from the CPU, due to the "
"cache probe caused by the PTE C-bit."
msgstr ""

#: ../../../AMDGPUUsage.rst:9906
msgid ""
"XGMI accesses from the CPU to local memory may be cached on the CPU. "
"Subsequent access from the GPU will automatically invalidate or writeback "
"the CPU cache due to the L2 probe filter."
msgstr ""

#: ../../../AMDGPUUsage.rst:9909
msgid ""
"To ensure coherence of local memory writes of CUs with different L1 caches "
"in the same agent a ``buffer_wbl2`` is required. It does nothing if the "
"agent is configured to have a single L2, or will writeback dirty L2 cache "
"lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:9913
msgid ""
"To ensure coherence of local memory writes of CUs in different agents a "
"``buffer_wbl2 sc1`` is required. It will writeback dirty L2 cache lines."
msgstr ""

#: ../../../AMDGPUUsage.rst:9915
msgid ""
"To ensure coherence of local memory reads of CUs with different L1 caches in "
"the same agent a ``buffer_inv sc1`` is required. It does nothing if the "
"agent is configured to have a single L2, or will invalidate non-local L2 "
"cache lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:9919
msgid ""
"To ensure coherence of local memory reads of CUs in different agents a "
"``buffer_inv sc0 sc1`` is required. It will invalidate non-local L2 cache "
"lines if configured to have multiple L2 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:9923
msgid ""
"PCIe access from the GPU to the CPU can be kept coherent by using the MTYPE "
"UC (uncached) which bypasses the L2."
msgstr ""

#: ../../../AMDGPUUsage.rst:9960
msgid ""
"The code sequences used to implement the memory model for GFX940, GFX941, "
"GFX942 are defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-"
"gfx940-gfx941-gfx942-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:9963
msgid "AMDHSA Memory Model Code Sequences GFX940, GFX941, GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:9967
msgid "AMDGPU Machine Code GFX940, GFX941, GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:9979
msgid "buffer/global/flat_load nt=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:9984 ../../../AMDGPUUsage.rst:10055
#: ../../../AMDGPUUsage.rst:10185
msgid "buffer/global/flat_load sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10004 ../../../AMDGPUUsage.rst:10012
#: ../../../AMDGPUUsage.rst:10687 ../../../AMDGPUUsage.rst:10729
#: ../../../AMDGPUUsage.rst:10793
msgid "GFX940, GFX941"
msgstr ""

#: ../../../AMDGPUUsage.rst:10004 ../../../AMDGPUUsage.rst:10020
#: ../../../AMDGPUUsage.rst:10063 ../../../AMDGPUUsage.rst:10687
#: ../../../AMDGPUUsage.rst:10729 ../../../AMDGPUUsage.rst:10793
#: ../../../AMDGPUUsage.rst:10852
msgid "buffer/global/flat_store sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10007 ../../../AMDGPUUsage.rst:10016
#: ../../../AMDGPUUsage.rst:10690 ../../../AMDGPUUsage.rst:10732
#: ../../../AMDGPUUsage.rst:10796
msgid "GFX942"
msgstr ""

#: ../../../AMDGPUUsage.rst:10012
msgid "buffer/global/flat_store nt=1 sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10015
msgid "buffer/global/flat_store nt=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10046
msgid "buffer/global/flat_load sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10053
msgid "buffer/global/flat_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10059 ../../../AMDGPUUsage.rst:10732
msgid "buffer/global/flat_store sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10061 ../../../AMDGPUUsage.rst:10796
msgid "buffer/global/flat_store sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10074 ../../../AMDGPUUsage.rst:10950
msgid "buffer/global/flat_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10086
msgid "buffer/global_load sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10091 ../../../AMDGPUUsage.rst:10248
#: ../../../AMDGPUUsage.rst:10283 ../../../AMDGPUUsage.rst:10583
#: ../../../AMDGPUUsage.rst:10656 ../../../AMDGPUUsage.rst:11245
#: ../../../AMDGPUUsage.rst:11753 ../../../AMDGPUUsage.rst:11826
#: ../../../AMDGPUUsage.rst:11930
msgid "Must happen before the following buffer_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:10094 ../../../AMDGPUUsage.rst:10152
#: ../../../AMDGPUUsage.rst:10290 ../../../AMDGPUUsage.rst:10348
#: ../../../AMDGPUUsage.rst:10529 ../../../AMDGPUUsage.rst:11255
#: ../../../AMDGPUUsage.rst:11340 ../../../AMDGPUUsage.rst:11769
msgid "buffer_inv sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10130
msgid "flat_load  sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10138 ../../../AMDGPUUsage.rst:10333
#: ../../../AMDGPUUsage.rst:10514 ../../../AMDGPUUsage.rst:11325
msgid ""
"Must happen before the following buffer_inv and any following global/generic "
"load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:10161
msgid "buffer/global_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10165 ../../../AMDGPUUsage.rst:10189
#: ../../../AMDGPUUsage.rst:10220 ../../../AMDGPUUsage.rst:10360
#: ../../../AMDGPUUsage.rst:10385 ../../../AMDGPUUsage.rst:10417
#: ../../../AMDGPUUsage.rst:10446 ../../../AMDGPUUsage.rst:11403
#: ../../../AMDGPUUsage.rst:11479 ../../../AMDGPUUsage.rst:11562
#: ../../../AMDGPUUsage.rst:11642
msgid "Must happen before following buffer_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:10173 ../../../AMDGPUUsage.rst:10228
#: ../../../AMDGPUUsage.rst:10369 ../../../AMDGPUUsage.rst:10426
#: ../../../AMDGPUUsage.rst:10599 ../../../AMDGPUUsage.rst:11412
#: ../../../AMDGPUUsage.rst:11571 ../../../AMDGPUUsage.rst:11866
msgid "buffer_inv sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10197 ../../../AMDGPUUsage.rst:10256
#: ../../../AMDGPUUsage.rst:10394 ../../../AMDGPUUsage.rst:10455
#: ../../../AMDGPUUsage.rst:10672 ../../../AMDGPUUsage.rst:11488
#: ../../../AMDGPUUsage.rst:11651 ../../../AMDGPUUsage.rst:11970
msgid "buffer_inv sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10204 ../../../AMDGPUUsage.rst:10263
#: ../../../AMDGPUUsage.rst:10401 ../../../AMDGPUUsage.rst:10462
#: ../../../AMDGPUUsage.rst:11495 ../../../AMDGPUUsage.rst:11658
#: ../../../AMDGPUUsage.rst:11978
msgid ""
"Ensures that following loads will not see stale MTYPE NC global data. MTYPE "
"RW and CC memory will never be stale due to the memory probes."
msgstr ""

#: ../../../AMDGPUUsage.rst:10212
msgid "flat_load sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10240
msgid "flat_load sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10381 ../../../AMDGPUUsage.rst:11475
msgid "buffer/global_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10438 ../../../AMDGPUUsage.rst:11634
msgid "flat_atomic sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10739 ../../../AMDGPUUsage.rst:10899
#: ../../../AMDGPUUsage.rst:11056 ../../../AMDGPUUsage.rst:11349
#: ../../../AMDGPUUsage.rst:11503 ../../../AMDGPUUsage.rst:11778
msgid "buffer_wbl2 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10743 ../../../AMDGPUUsage.rst:10903
#: ../../../AMDGPUUsage.rst:11063 ../../../AMDGPUUsage.rst:11353
#: ../../../AMDGPUUsage.rst:11507 ../../../AMDGPUUsage.rst:11785
msgid ""
"Performs L2 writeback to ensure previous global/generic store/atomicrmw are "
"visible at agent scope."
msgstr ""

#: ../../../AMDGPUUsage.rst:10798 ../../../AMDGPUUsage.rst:10951
#: ../../../AMDGPUUsage.rst:11126 ../../../AMDGPUUsage.rst:11424
#: ../../../AMDGPUUsage.rst:11583 ../../../AMDGPUUsage.rst:11882
msgid "buffer_wbl2 sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:10893
msgid "buffer/global/flat_atomic sc0=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:11003
msgid "buffer/global/flat_atomic sc0=1 sc1=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12201
msgid "Memory Model GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12203
msgid "For GFX10-GFX11:"
msgstr ""

#: ../../../AMDGPUUsage.rst:12206 ../../../AMDGPUUsage.rst:14251
msgid "Each SA has multiple work-group processors (WGP)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12207 ../../../AMDGPUUsage.rst:14252
msgid "Each WGP has multiple compute units (CU)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12209
msgid ""
"The wavefronts for a single work-group are executed in the same WGP. In CU "
"wavefront execution mode the wavefronts may be executed by different SIMDs "
"in the same CU. In WGP wavefront execution mode the wavefronts may be "
"executed by different SIMDs in different CUs in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:12214 ../../../AMDGPUUsage.rst:14262
msgid ""
"Each WGP has a single LDS memory shared by the wavefronts of the work-groups "
"executing on it."
msgstr ""

#: ../../../AMDGPUUsage.rst:12216 ../../../AMDGPUUsage.rst:14264
msgid ""
"All LDS operations of a WGP are performed as wavefront wide operations in a "
"global order and involve no caching. Completion is reported to a wavefront "
"in execution order."
msgstr ""

#: ../../../AMDGPUUsage.rst:12219
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a WGP. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_waitcnt "
"lgkmcnt(0)`` is required to ensure synchronization between LDS operations "
"and vector memory operations between wavefronts of a work-group, but not "
"between operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:12227
msgid ""
"The vector memory operations are performed as wavefront wide operations. "
"Completion of load/store/sample operations are reported to a wavefront in "
"execution order of other load/store/sample operations performed by that "
"wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:12231
msgid ""
"The vector memory operations access a vector L0 cache. There is a single L0 "
"cache per CU. Each SIMD of a CU accesses the same L0 cache. Therefore, no "
"special action is required for coherence between the lanes of a single "
"wavefront. However, a ``buffer_gl0_inv`` is required for coherence between "
"wavefronts executing in the same work-group as they may be executing on "
"SIMDs of different CUs that access different L0s. A ``buffer_gl0_inv`` is "
"also required for coherence between wavefronts executing in different work-"
"groups as they may be executing on different WGPs."
msgstr ""

#: ../../../AMDGPUUsage.rst:12239 ../../../AMDGPUUsage.rst:14330
msgid ""
"The scalar memory operations access a scalar L0 cache shared by all "
"wavefronts on a WGP. The scalar and vector L0 caches are not coherent. "
"However, scalar operations are used in a restricted way so do not impact the "
"memory model. See :ref:`amdgpu-amdhsa-memory-spaces`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12243
msgid ""
"The vector and scalar memory L0 caches use an L1 cache shared by all WGPs on "
"the same SA. Therefore, no special action is required for coherence between "
"the wavefronts of a single work-group. However, a ``buffer_gl1_inv`` is "
"required for coherence between wavefronts executing in different work-groups "
"as they may be executing on different SAs that access different L1s."
msgstr ""

#: ../../../AMDGPUUsage.rst:12248
msgid ""
"The L1 caches have independent quadrants to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:12250
msgid ""
"Each L0 cache has a separate request queue per L1 quadrant. Therefore, the "
"vector and scalar memory operations performed by different wavefronts, "
"whether executing in the same or different work-groups (which may be "
"executing on different CUs accessing different L0s), can be reordered "
"relative to each other. A ``s_waitcnt vmcnt(0) & vscnt(0)`` is required to "
"ensure synchronization between vector memory operations of different "
"wavefronts. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory or LDS operation and so can be "
"used to meet the requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:12259
msgid "The L1 caches use an L2 cache shared by all SAs on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:12262
msgid ""
"Each L1 quadrant of a single SA accesses a different L2 channel. Each L1 "
"quadrant has a separate request queue per L2 channel. Therefore, the vector "
"and scalar memory operations performed by wavefronts executing in different "
"work-groups (which may be executing on different SAs) of an agent can be "
"reordered relative to each other. A ``s_waitcnt vmcnt(0) & vscnt(0)`` is "
"required to ensure synchronization between vector memory operations of "
"different SAs. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory and so can be used to meet the "
"requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:12273
msgid ""
"On GFX10.3 and GFX11 a memory attached last level (MALL) cache exists for "
"GPU memory. The MALL cache is fully coherent with GPU memory and has no "
"impact on system coherence. All agents (GPU and CPU) access GPU memory "
"through the MALL cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:12297
msgid ""
"CP invalidates the L0 and L1 caches at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:12298 ../../../AMDGPUUsage.rst:14389
msgid ""
"On dGPU the kernarg backing memory is accessed as MTYPE UC (uncached) to "
"avoid needing to invalidate the L2 cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:12303
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC (non-coherent). Since the private address space is "
"only accessed by a single thread, and is always write-before-read, there is "
"never a need to invalidate these entries from the L0 or L1 caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:12308
msgid ""
"Wavefronts are executed in native mode with in-order reporting of loads and "
"sample instructions. In this mode vmcnt reports completion of load, atomic "
"with return and sample instructions in order, and the vscnt reports the "
"completion of store and atomic without return in order. See ``MEM_ORDERED`` "
"field in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12314 ../../../AMDGPUUsage.rst:14399
msgid "Wavefronts can be executed in WGP or CU wavefront execution mode:"
msgstr ""

#: ../../../AMDGPUUsage.rst:12316 ../../../AMDGPUUsage.rst:14401
msgid ""
"In WGP wavefront execution mode the wavefronts of a work-group are executed "
"on the SIMDs of both CUs of the WGP. Therefore, explicit management of the "
"per CU L0 caches is required for work-group synchronization. Also accesses "
"to L1 at work-group scope need to be explicitly ordered as the accesses from "
"different CUs are not ordered."
msgstr ""

#: ../../../AMDGPUUsage.rst:12321 ../../../AMDGPUUsage.rst:14406
msgid ""
"In CU wavefront execution mode the wavefronts of a work-group are executed "
"on the SIMDs of a single CU of the WGP. Therefore, all global memory access "
"by the work-group access the same L0 which in turn ensures L1 accesses are "
"ordered and so do not require explicit management of the caches for work-"
"group synchronization."
msgstr ""

#: ../../../AMDGPUUsage.rst:12327 ../../../AMDGPUUsage.rst:14412
msgid ""
"See ``WGP_MODE`` field in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table` and :ref:`amdgpu-target-features`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12331
msgid ""
"The code sequences used to implement the memory model for GFX10-GFX11 are "
"defined in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx10-gfx11-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:12334
msgid "AMDHSA Memory Model Code Sequences GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12338
msgid "AMDGPU Machine Code GFX10-GFX11"
msgstr ""

#: ../../../AMDGPUUsage.rst:12350
msgid "buffer/global/flat_load slc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12353 ../../../AMDGPUUsage.rst:12384
#: ../../../AMDGPUUsage.rst:12391
msgid "If GFX10, omit dlc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12357 ../../../AMDGPUUsage.rst:12426
msgid "buffer/global/flat_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12381
msgid "buffer/global/flat_store glc=1 slc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12388
msgid "buffer/global/flat_store dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12393
msgid "s_waitcnt vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12420 ../../../AMDGPUUsage.rst:12454
#: ../../../AMDGPUUsage.rst:12507
msgid "If CU wavefront execution mode, omit glc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12429 ../../../AMDGPUUsage.rst:12543
#: ../../../AMDGPUUsage.rst:12570
msgid "If GFX11, omit dlc=1."
msgstr ""

#: ../../../AMDGPUUsage.rst:12459 ../../../AMDGPUUsage.rst:12471
#: ../../../AMDGPUUsage.rst:12497 ../../../AMDGPUUsage.rst:12533
#: ../../../AMDGPUUsage.rst:12604 ../../../AMDGPUUsage.rst:12619
#: ../../../AMDGPUUsage.rst:12670 ../../../AMDGPUUsage.rst:12819
#: ../../../AMDGPUUsage.rst:12971 ../../../AMDGPUUsage.rst:13107
#: ../../../AMDGPUUsage.rst:13375 ../../../AMDGPUUsage.rst:13392
#: ../../../AMDGPUUsage.rst:13401 ../../../AMDGPUUsage.rst:13451
#: ../../../AMDGPUUsage.rst:13526 ../../../AMDGPUUsage.rst:13800
#: ../../../AMDGPUUsage.rst:14028 ../../../AMDGPUUsage.rst:14558
#: ../../../AMDGPUUsage.rst:14570 ../../../AMDGPUUsage.rst:14629
#: ../../../AMDGPUUsage.rst:14706 ../../../AMDGPUUsage.rst:14718
#: ../../../AMDGPUUsage.rst:14742 ../../../AMDGPUUsage.rst:14780
#: ../../../AMDGPUUsage.rst:14934 ../../../AMDGPUUsage.rst:15506
#: ../../../AMDGPUUsage.rst:15520 ../../../AMDGPUUsage.rst:15582
#: ../../../AMDGPUUsage.rst:15664 ../../../AMDGPUUsage.rst:15954
msgid "If CU wavefront execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:12461 ../../../AMDGPUUsage.rst:12482
#: ../../../AMDGPUUsage.rst:12609
msgid ""
"Must happen before the following buffer_gl0_inv and before any following "
"global/generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:12469 ../../../AMDGPUUsage.rst:12495
#: ../../../AMDGPUUsage.rst:12531 ../../../AMDGPUUsage.rst:12617
#: ../../../AMDGPUUsage.rst:12640 ../../../AMDGPUUsage.rst:12668
#: ../../../AMDGPUUsage.rst:12817 ../../../AMDGPUUsage.rst:13390
#: ../../../AMDGPUUsage.rst:13449 ../../../AMDGPUUsage.rst:13524
#: ../../../AMDGPUUsage.rst:13798
msgid "buffer_gl0_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:12513
msgid "If CU wavefront execution mode, omit vmcnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12517
msgid ""
"Must happen before the following buffer_gl0_inv and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:12540
msgid "buffer/global_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12547 ../../../AMDGPUUsage.rst:12683
#: ../../../AMDGPUUsage.rst:12714 ../../../AMDGPUUsage.rst:13583
#: ../../../AMDGPUUsage.rst:13658
msgid "Must happen before following buffer_gl*_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12550 ../../../AMDGPUUsage.rst:14645
msgid "Ensures the load has completed before invalidating the caches."
msgstr ""

#: ../../../AMDGPUUsage.rst:12555 ../../../AMDGPUUsage.rst:12585
#: ../../../AMDGPUUsage.rst:12692 ../../../AMDGPUUsage.rst:12723
#: ../../../AMDGPUUsage.rst:12902 ../../../AMDGPUUsage.rst:13592
#: ../../../AMDGPUUsage.rst:13667 ../../../AMDGPUUsage.rst:13890
msgid "buffer_gl1_inv; buffer_gl0_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:12568
msgid "flat_load glc=1 dlc=1"
msgstr ""

#: ../../../AMDGPUUsage.rst:12577
msgid "Must happen before following buffer_gl*_invl."
msgstr ""

#: ../../../AMDGPUUsage.rst:12602 ../../../AMDGPUUsage.rst:12678
#: ../../../AMDGPUUsage.rst:13373 ../../../AMDGPUUsage.rst:13578
msgid "s_waitcnt vm/vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12606 ../../../AMDGPUUsage.rst:12655
#: ../../../AMDGPUUsage.rst:12680 ../../../AMDGPUUsage.rst:12711
#: ../../../AMDGPUUsage.rst:13377 ../../../AMDGPUUsage.rst:13580
#: ../../../AMDGPUUsage.rst:13655
msgid ""
"Use vmcnt(0) if atomic with return and vscnt(0) if atomic with no-return."
msgstr ""

#: ../../../AMDGPUUsage.rst:12630 ../../../AMDGPUUsage.rst:12658
#: ../../../AMDGPUUsage.rst:12801 ../../../AMDGPUUsage.rst:13380
#: ../../../AMDGPUUsage.rst:13439 ../../../AMDGPUUsage.rst:13514
#: ../../../AMDGPUUsage.rst:13782
msgid "Must happen before the following buffer_gl0_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12642 ../../../AMDGPUUsage.rst:13453
#: ../../../AMDGPUUsage.rst:14741 ../../../AMDGPUUsage.rst:15584
msgid "If OpenCL omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:12649
msgid "s_waitcnt lgkmcnt(0) & vm/vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12652
msgid "If CU wavefront execution mode, omit vm/vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12706 ../../../AMDGPUUsage.rst:13650
msgid "s_waitcnt vm/vscnt(0) & lgkmcnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12738 ../../../AMDGPUUsage.rst:12826
#: ../../../AMDGPUUsage.rst:12920 ../../../AMDGPUUsage.rst:13006
#: ../../../AMDGPUUsage.rst:13057 ../../../AMDGPUUsage.rst:13189
#: ../../../AMDGPUUsage.rst:13253 ../../../AMDGPUUsage.rst:13318
#: ../../../AMDGPUUsage.rst:13459 ../../../AMDGPUUsage.rst:13507
#: ../../../AMDGPUUsage.rst:13533 ../../../AMDGPUUsage.rst:13605
#: ../../../AMDGPUUsage.rst:13682 ../../../AMDGPUUsage.rst:13807
#: ../../../AMDGPUUsage.rst:13914 ../../../AMDGPUUsage.rst:14118
msgid "s_waitcnt lgkmcnt(0) & vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12741 ../../../AMDGPUUsage.rst:12923
#: ../../../AMDGPUUsage.rst:13060 ../../../AMDGPUUsage.rst:13192
#: ../../../AMDGPUUsage.rst:13321 ../../../AMDGPUUsage.rst:13462
#: ../../../AMDGPUUsage.rst:13510 ../../../AMDGPUUsage.rst:13685
#: ../../../AMDGPUUsage.rst:13917
msgid "If CU wavefront execution mode, omit vmcnt(0) and vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12748 ../../../AMDGPUUsage.rst:12833
#: ../../../AMDGPUUsage.rst:13199 ../../../AMDGPUUsage.rst:13260
#: ../../../AMDGPUUsage.rst:13692 ../../../AMDGPUUsage.rst:13814
msgid "If OpenCL and address space is local, omit vmcnt(0) and vscnt(0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12755 ../../../AMDGPUUsage.rst:12840
#: ../../../AMDGPUUsage.rst:12928 ../../../AMDGPUUsage.rst:13013
#: ../../../AMDGPUUsage.rst:13064 ../../../AMDGPUUsage.rst:13147
#: ../../../AMDGPUUsage.rst:13206 ../../../AMDGPUUsage.rst:13267
#: ../../../AMDGPUUsage.rst:13466 ../../../AMDGPUUsage.rst:13538
#: ../../../AMDGPUUsage.rst:13705 ../../../AMDGPUUsage.rst:13821
#: ../../../AMDGPUUsage.rst:14121
msgid ""
"Could be split into separate s_waitcnt vmcnt(0), s_waitcnt vscnt(0) and "
"s_waitcnt lgkmcnt(0) to allow them to be independently moved according to "
"the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:12764 ../../../AMDGPUUsage.rst:12849
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load "
"atomic/ atomicrmw-with-return-value with an equal or wider sync scope and "
"memory ordering stronger than unordered (this is termed the fence-paired-"
"atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12777 ../../../AMDGPUUsage.rst:12862
msgid ""
"s_waitcnt vscnt(0) must happen after any preceding global/generic atomicrmw-"
"no-return-value with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:12886 ../../../AMDGPUUsage.rst:13850
msgid "Must happen before the following buffer_gl*_inv."
msgstr ""

#: ../../../AMDGPUUsage.rst:12889 ../../../AMDGPUUsage.rst:15001
msgid ""
"Ensures that the fence-paired atomic has completed before invalidating the "
"caches. Therefore any following locations read must be no older than the "
"value read by the fence-paired-atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:12937 ../../../AMDGPUUsage.rst:12982
#: ../../../AMDGPUUsage.rst:13022 ../../../AMDGPUUsage.rst:13073
#: ../../../AMDGPUUsage.rst:13118 ../../../AMDGPUUsage.rst:13156
#: ../../../AMDGPUUsage.rst:13215 ../../../AMDGPUUsage.rst:13276
#: ../../../AMDGPUUsage.rst:13341 ../../../AMDGPUUsage.rst:13412
#: ../../../AMDGPUUsage.rst:13475 ../../../AMDGPUUsage.rst:13547
#: ../../../AMDGPUUsage.rst:13714 ../../../AMDGPUUsage.rst:13830
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/load "
"atomic/ atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:12943 ../../../AMDGPUUsage.rst:12988
#: ../../../AMDGPUUsage.rst:13029 ../../../AMDGPUUsage.rst:13079
#: ../../../AMDGPUUsage.rst:13124 ../../../AMDGPUUsage.rst:13162
#: ../../../AMDGPUUsage.rst:13222 ../../../AMDGPUUsage.rst:13282
#: ../../../AMDGPUUsage.rst:13347 ../../../AMDGPUUsage.rst:13418
#: ../../../AMDGPUUsage.rst:13481 ../../../AMDGPUUsage.rst:13553
#: ../../../AMDGPUUsage.rst:13625 ../../../AMDGPUUsage.rst:13721
#: ../../../AMDGPUUsage.rst:13837
msgid ""
"s_waitcnt vscnt(0) must happen after any preceding global/generic store/"
"store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:12969 ../../../AMDGPUUsage.rst:13105
#: ../../../AMDGPUUsage.rst:13399 ../../../AMDGPUUsage.rst:14026
msgid "s_waitcnt vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:12974 ../../../AMDGPUUsage.rst:13110
#: ../../../AMDGPUUsage.rst:13404 ../../../AMDGPUUsage.rst:14030
msgid ""
"Could be split into separate s_waitcnt vmcnt(0) and s_waitcnt vscnt(0) to "
"allow them to be independently moved according to the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:12997 ../../../AMDGPUUsage.rst:13133
#: ../../../AMDGPUUsage.rst:13427 ../../../AMDGPUUsage.rst:15103
#: ../../../AMDGPUUsage.rst:15249 ../../../AMDGPUUsage.rst:15558
msgid ""
"Ensures that all global memory operations have completed before performing "
"the store that is being released."
msgstr ""

#: ../../../AMDGPUUsage.rst:13143
msgid "s_waitcnt lgkmcnt(0) &"
msgstr ""

#: ../../../AMDGPUUsage.rst:13143
msgid "vmcnt(0) & vscnt(0)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13228 ../../../AMDGPUUsage.rst:13727
msgid ""
"s_waitcnt lgkmcnt(0) must happen after any preceding local/generic load/"
"store/load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:13332 ../../../AMDGPUUsage.rst:13610
#: ../../../AMDGPUUsage.rst:13920
msgid ""
"Could be split into separate s_waitcnt vmcnt(0), s_waitcnt vscnt(0), and "
"s_waitcnt lgkmcnt(0) to allow them to be independently moved according to "
"the following rules."
msgstr ""

#: ../../../AMDGPUUsage.rst:13517 ../../../AMDGPUUsage.rst:15655
msgid ""
"Ensures any following global data read is no older than the load atomic "
"value being acquired."
msgstr ""

#: ../../../AMDGPUUsage.rst:13619
msgid ""
"s_waitcnt vmcnt(0) must happen after any preceding global/generic load/load "
"atomic atomicrmw-with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:13853 ../../../AMDGPUUsage.rst:16012
msgid ""
"Ensures that the preceding global/local/generic load atomic/atomicrmw with "
"an equal or wider sync scope and memory ordering stronger than unordered "
"(this is termed the acquire-fence-paired-atomic) has completed before "
"invalidating the caches. This satisfies the requirements of acquire."
msgstr ""

#: ../../../AMDGPUUsage.rst:13945 ../../../AMDGPUUsage.rst:14146
msgid ""
"s_waitcnt vmcnt(0) must happen after preceding global/generic load atomic/ "
"atomicrmw-with-return-value with memory ordering of seq_cst and with equal "
"or wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:13961 ../../../AMDGPUUsage.rst:14054
#: ../../../AMDGPUUsage.rst:14162
msgid ""
"s_waitcnt vscnt(0) Must happen after preceding global/generic store atomic/ "
"atomicrmw-no-return-value with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vscnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14038
msgid ""
"s_waitcnt vmcnt(0) Must happen after preceding global/generic load atomic/ "
"atomicrmw-with-return-value with memory ordering of seq_cst and with equal "
"or wider sync scope. (Note that seq_cst fences have their own s_waitcnt "
"vmcnt(0) and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14130
msgid ""
"s_waitcnt lgkmcnt(0) must happen after preceding local load atomic/store "
"atomic/atomicrmw with memory ordering of seq_cst and with equal or wider "
"sync scope. (Note that seq_cst fences have their own s_waitcnt lgkmcnt(0) "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14246
msgid "Memory Model GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14248
msgid "For GFX12:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14254
msgid "The wavefronts for a single work-group are executed in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:14257
msgid ""
"In CU wavefront execution mode the wavefronts may be executed by different "
"SIMDs in the same CU."
msgstr ""

#: ../../../AMDGPUUsage.rst:14259
msgid ""
"In WGP wavefront execution mode the wavefronts may be executed by different "
"SIMDs in different CUs in the same WGP."
msgstr ""

#: ../../../AMDGPUUsage.rst:14267
msgid ""
"The LDS memory has multiple request queues shared by the SIMDs of a WGP. "
"Therefore, the LDS operations performed by different wavefronts of a work-"
"group can be reordered relative to each other, which can result in "
"reordering the visibility of vector memory operations with respect to LDS "
"operations of other wavefronts in the same work-group. A ``s_wait_dscnt "
"0x0`` is required to ensure synchronization between LDS operations and "
"vector memory operations between wavefronts of a work-group, but not between "
"operations performed by the same wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:14275
msgid ""
"The vector memory operations are performed as wavefront wide operations. "
"Vector memory operations are divided in different types. Completion of a "
"vector memory operation is reported to a wavefront in-order within a type, "
"but may be out of order between types. The types of vector memory operations "
"(and their associated ``s_wait`` instructions) are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14281
msgid "LDS: ``s_wait_dscnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14282
msgid "Load (global, scratch, flat, buffer and image): ``s_wait_loadcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14283
msgid "Store (global, scratch, flat, buffer and image): ``s_wait_storecnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14284
msgid "Sample and Gather4: ``s_wait_samplecnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14285
msgid "BVH: ``s_wait_bvhcnt``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14287
msgid ""
"Vector and scalar memory instructions contain a ``SCOPE`` field with values "
"corresponding to each cache level. The ``SCOPE`` determines whether a cache "
"can complete an operation locally or whether it needs to forward the "
"operation to the next cache level. The ``SCOPE`` values are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14292
msgid "``SCOPE_CU``: Compute Unit (NOTE: not affected by CU/WGP mode)"
msgstr ""

#: ../../../AMDGPUUsage.rst:14293
msgid "``SCOPE_SE``: Shader Engine"
msgstr ""

#: ../../../AMDGPUUsage.rst:14294
msgid "``SCOPE_DEV``: Device/Agent"
msgstr ""

#: ../../../AMDGPUUsage.rst:14295
msgid "``SCOPE_SYS``: System"
msgstr ""

#: ../../../AMDGPUUsage.rst:14297
msgid ""
"When a memory operation with a given ``SCOPE`` reaches a cache with a "
"smaller ``SCOPE`` value, it is forwarded to the next level of cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14299
msgid ""
"When a memory operation with a given ``SCOPE`` reaches a cache with a "
"``SCOPE`` value greater than or equal to its own, the operation can proceed:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14302
msgid "Reads can hit into the cache"
msgstr ""

#: ../../../AMDGPUUsage.rst:14303
msgid ""
"Writes can happen in this cache and the transaction is acknowledged from "
"this level of cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14305
msgid "RMW operations can be done locally."
msgstr ""

#: ../../../AMDGPUUsage.rst:14307
msgid ""
"``global_inv``, ``global_wb`` and ``global_wbinv`` instructions are used to "
"invalidate, write-back and write-back+invalidate caches. The affected "
"cache(s) are controlled by the ``SCOPE:`` of the instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:14310
msgid ""
"``global_inv`` invalidates caches whose scope is strictly smaller than the "
"instruction's. The invalidation requests cannot be reordered with pending or "
"upcoming memory operations."
msgstr ""

#: ../../../AMDGPUUsage.rst:14313
msgid ""
"``global_wb`` is a writeback operation that additionally ensures previous "
"memory operation done at a lower scope level have reached the ``SCOPE:`` of "
"the ``global_wb``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14317
msgid ""
"``global_wb`` can be omitted for scopes other than ``SCOPE_SYS`` in gfx120x."
msgstr ""

#: ../../../AMDGPUUsage.rst:14320
msgid ""
"The vector memory operations access a vector L0 cache. There is a single L0 "
"cache per CU. Each SIMD of a CU accesses the same L0 cache. Therefore, no "
"special action is required for coherence between the lanes of a single "
"wavefront. To achieve coherence between wavefronts executing in the same "
"work-group:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14326
msgid "In CU wavefront execution mode, no special action is required."
msgstr ""

#: ../../../AMDGPUUsage.rst:14327
msgid ""
"In WGP wavefront execution mode, a ``global_inv scope:SCOPE_SE`` is required "
"as wavefronts may be executing on SIMDs of different CUs that access "
"different L0s."
msgstr ""

#: ../../../AMDGPUUsage.rst:14334
msgid ""
"The vector and scalar memory L0 caches use an L1 buffer shared by all WGPs "
"on the same SA. The L1 buffer acts as a bridge to L2 for clients within a SA."
msgstr ""

#: ../../../AMDGPUUsage.rst:14336
msgid ""
"The L1 buffers have independent quadrants to service disjoint ranges of "
"virtual addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:14338
msgid ""
"Each L0 cache has a separate request queue per L1 quadrant. Therefore, the "
"vector and scalar memory operations performed by different wavefronts, "
"whether executing in the same or different work-groups (which may be "
"executing on different CUs accessing different L0s), can be reordered "
"relative to each other. Some or all of the wait instructions below are "
"required to ensure synchronization between vector memory operations of "
"different wavefronts. It ensures a previous vector memory operation has "
"completed before executing a subsequent vector memory or LDS operation and "
"so can be used to meet the requirements of acquire, release and sequential "
"consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14348
#: ../../../AMDGPUUsage.rst:14366 ../../../AMDGPUUsage.rst:14472
#: ../../../AMDGPUUsage.rst:14556 ../../../AMDGPUUsage.rst:14640
msgid "``s_wait_loadcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14349
#: ../../../AMDGPUUsage.rst:14367
msgid "``s_wait_samplecnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14350
#: ../../../AMDGPUUsage.rst:14368
msgid "``s_wait_bvhcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14351
#: ../../../AMDGPUUsage.rst:14369 ../../../AMDGPUUsage.rst:14501
msgid "``s_wait_storecnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14353
msgid "The L1 buffers use an L2 cache shared by all SAs on the same agent."
msgstr ""

#: ../../../AMDGPUUsage.rst:14356
msgid ""
"Each L1 quadrant of a single SA accesses a different L2 channel. Each L1 "
"quadrant has a separate request queue per L2 channel. Therefore, the vector "
"and scalar memory operations performed by wavefronts executing in different "
"work-groups (which may be executing on different SAs) of an agent can be "
"reordered relative to each other. Some or all of the wait instructions below "
"are required to ensure synchronization between vector memory operations of "
"different SAs. It ensures a previous vector memory operation has completed "
"before executing a subsequent vector memory and so can be used to meet the "
"requirements of acquire, release and sequential consistency."
msgstr ""

#: ../../../AMDGPUUsage.rst:14371
msgid ""
"The L2 cache can be kept coherent with other agents, or ranges of virtual "
"addresses can be set up to bypass it to ensure system coherence."
msgstr ""

#: ../../../AMDGPUUsage.rst:14373
msgid ""
"A memory attached last level (MALL) cache exists for GPU memory. The MALL "
"cache is fully coherent with GPU memory and has no impact on system "
"coherence. All agents (GPU and CPU) access GPU memory through the MALL cache."
msgstr ""

#: ../../../AMDGPUUsage.rst:14388
msgid "CP invalidates caches at the start of each kernel dispatch."
msgstr ""

#: ../../../AMDGPUUsage.rst:14394
msgid ""
"Scratch backing memory (which is used for the private address space) is "
"accessed with MTYPE NC (non-coherent). Since the private address space is "
"only accessed by a single thread, and is always write-before-read, there is "
"never a need to invalidate these entries from L0."
msgstr ""

#: ../../../AMDGPUUsage.rst:14416
msgid ""
"The code sequences used to implement the memory model for GFX12 are defined "
"in table :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14419
msgid ""
"The mapping of LLVM IR syncscope to GFX12 instruction ``scope`` operands is "
"defined in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-scopes-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14422
msgid ""
"The table only applies if and only if it is directly referenced by an entry "
"in :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-table`, and it only "
"applies to the instruction in the code sequence that references the table."
msgstr ""

#: ../../../AMDGPUUsage.rst:14426
msgid "AMDHSA Memory Model Code Sequences GFX12 - Instruction Scopes"
msgstr ""

#: ../../../AMDGPUUsage.rst:14430
msgid "LLVM syncscope"
msgstr ""

#: ../../../AMDGPUUsage.rst:14430
msgid "CU wavefront execution mode"
msgstr ""

#: ../../../AMDGPUUsage.rst:14430
msgid "WGP wavefront execution mode"
msgstr ""

#: ../../../AMDGPUUsage.rst:14434 ../../../AMDGPUUsage.rst:14435
#: ../../../AMDGPUUsage.rst:14440 ../../../AMDGPUUsage.rst:14441
msgid "``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14436 ../../../AMDGPUUsage.rst:14442
msgid "``scope:SCOPE_DEV``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14437 ../../../AMDGPUUsage.rst:14443
msgid "``scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14440
msgid "one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14441
msgid "system-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14442
msgid "agent-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14443
msgid "workgroup-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14444
msgid "wavefront-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14445
msgid "singlethread-one-as"
msgstr ""

#: ../../../AMDGPUUsage.rst:14448
msgid "AMDHSA Memory Model Code Sequences GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14452
msgid "AMDGPU Machine Code GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:14464
msgid "buffer/global/flat_load ``th:TH_LOAD_NT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14469
msgid "buffer/global/flat_load ``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14493
msgid "buffer/global/flat_store ``th:TH_STORE_NT``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14498
msgid "buffer/global/flat_store ``scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14525 ../../../AMDGPUUsage.rst:14533
#: ../../../AMDGPUUsage.rst:14541 ../../../AMDGPUUsage.rst:14554
#: ../../../AMDGPUUsage.rst:14605 ../../../AMDGPUUsage.rst:14638
#: ../../../AMDGPUUsage.rst:14652 ../../../AMDGPUUsage.rst:14665
#: ../../../AMDGPUUsage.rst:14681 ../../../AMDGPUUsage.rst:14697
#: ../../../AMDGPUUsage.rst:14751 ../../../AMDGPUUsage.rst:14789
#: ../../../AMDGPUUsage.rst:14808 ../../../AMDGPUUsage.rst:14821
#: ../../../AMDGPUUsage.rst:14844 ../../../AMDGPUUsage.rst:15015
#: ../../../AMDGPUUsage.rst:15071 ../../../AMDGPUUsage.rst:15163
#: ../../../AMDGPUUsage.rst:15217 ../../../AMDGPUUsage.rst:15308
#: ../../../AMDGPUUsage.rst:15497 ../../../AMDGPUUsage.rst:15638
#: ../../../AMDGPUUsage.rst:15723 ../../../AMDGPUUsage.rst:15743
#: ../../../AMDGPUUsage.rst:15805 ../../../AMDGPUUsage.rst:15830
#: ../../../AMDGPUUsage.rst:16051
msgid ""
"Apply :ref:`amdgpu-amdhsa-memory-model-code-sequences-gfx12-scopes-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:14552
msgid "buffer/global_load ``scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14560 ../../../AMDGPUUsage.rst:14581
#: ../../../AMDGPUUsage.rst:14708
msgid ""
"Must happen before the following ``global_inv`` and before any following "
"global/generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:14568 ../../../AMDGPUUsage.rst:14594
#: ../../../AMDGPUUsage.rst:14627 ../../../AMDGPUUsage.rst:14716
#: ../../../AMDGPUUsage.rst:14739 ../../../AMDGPUUsage.rst:14778
#: ../../../AMDGPUUsage.rst:14932 ../../../AMDGPUUsage.rst:15518
#: ../../../AMDGPUUsage.rst:15580 ../../../AMDGPUUsage.rst:15662
#: ../../../AMDGPUUsage.rst:15952
msgid "``global_inv scope:SCOPE_SE``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0 ../../../AMDGPUUsage.rst:14578
#: ../../../AMDGPUUsage.rst:14726 ../../../AMDGPUUsage.rst:15567
msgid "``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14596
msgid "If OpenCL or CU wavefront execution mode, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:14603 ../../../AMDGPUUsage.rst:14663
msgid "flat_load"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**CU wavefront execution mode:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:14612 ../../../AMDGPUUsage.rst:14670
#: ../../../AMDGPUUsage.rst:14767 ../../../AMDGPUUsage.rst:14863
#: ../../../AMDGPUUsage.rst:15651 ../../../AMDGPUUsage.rst:15681
#: ../../../AMDGPUUsage.rst:15764 ../../../AMDGPUUsage.rst:16081
#: ../../../AMDGPUUsage.rst:16281
msgid "If OpenCL, omit ``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14613
msgid ""
"Must happen before the following ``global_inv`` and any following global/"
"generic load/load atomic/store/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:14642 ../../../AMDGPUUsage.rst:14671
#: ../../../AMDGPUUsage.rst:14798 ../../../AMDGPUUsage.rst:15732
#: ../../../AMDGPUUsage.rst:15819
msgid "Must happen before following ``global_inv``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14650 ../../../AMDGPUUsage.rst:14679
#: ../../../AMDGPUUsage.rst:14806 ../../../AMDGPUUsage.rst:14842
#: ../../../AMDGPUUsage.rst:15013 ../../../AMDGPUUsage.rst:15741
#: ../../../AMDGPUUsage.rst:15828
msgid "``global_inv``"
msgstr ""

#: ../../../AMDGPUUsage.rst:14698 ../../../AMDGPUUsage.rst:14752
#: ../../../AMDGPUUsage.rst:14790 ../../../AMDGPUUsage.rst:14822
msgid "If atomic with return, use ``th:TH_ATOMIC_RETURN``"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**Atomic with return:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**Atomic without return:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:14729 ../../../AMDGPUUsage.rst:14768
#: ../../../AMDGPUUsage.rst:14916 ../../../AMDGPUUsage.rst:15508
#: ../../../AMDGPUUsage.rst:15570 ../../../AMDGPUUsage.rst:15652
#: ../../../AMDGPUUsage.rst:15936
msgid "Must happen before the following ``global_inv``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14762
msgid ""
"If CU wavefront execution mode, omit all for atomics without return, and "
"only emit ``s_wait_dscnt 0x0`` for atomics with return."
msgstr ""

#: ../../../AMDGPUUsage.rst:14832
msgid "If OpenCL, omit dscnt"
msgstr ""

#: ../../../AMDGPUUsage.rst:14833
msgid "Must happen before following global_inv"
msgstr ""

#: ../../../AMDGPUUsage.rst:14864 ../../../AMDGPUUsage.rst:14946
#: ../../../AMDGPUUsage.rst:15321 ../../../AMDGPUUsage.rst:15388
msgid "If OpenCL and address space is local, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:14869 ../../../AMDGPUUsage.rst:14951
msgid ""
"Note: we don't have to use ``s_wait_samplecnt 0x0`` or ``s_wait_bvhcnt 0x0`` "
"because there are no atomic sample or BVH instructions that the fence could "
"pair with."
msgstr ""

#: ../../../AMDGPUUsage.rst:14875 ../../../AMDGPUUsage.rst:14957
#: ../../../AMDGPUUsage.rst:15035 ../../../AMDGPUUsage.rst:15082
#: ../../../AMDGPUUsage.rst:15123 ../../../AMDGPUUsage.rst:15179
#: ../../../AMDGPUUsage.rst:15228 ../../../AMDGPUUsage.rst:15269
#: ../../../AMDGPUUsage.rst:15327 ../../../AMDGPUUsage.rst:15393
#: ../../../AMDGPUUsage.rst:15458 ../../../AMDGPUUsage.rst:15536
#: ../../../AMDGPUUsage.rst:15599 ../../../AMDGPUUsage.rst:15683
#: ../../../AMDGPUUsage.rst:15766 ../../../AMDGPUUsage.rst:15862
#: ../../../AMDGPUUsage.rst:15982 ../../../AMDGPUUsage.rst:16083
#: ../../../AMDGPUUsage.rst:16190 ../../../AMDGPUUsage.rst:16283
msgid "The waits can be independently moved according to the following rules:"
msgstr ""

#: ../../../AMDGPUUsage.rst:14879 ../../../AMDGPUUsage.rst:14961
msgid ""
"``s_wait_loadcnt 0x0`` must happen after any preceding global/generic load "
"atomic/ atomicrmw-with-return-value with an equal or wider sync scope and "
"memory ordering stronger than unordered (this is termed the fence-paired-"
"atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14892 ../../../AMDGPUUsage.rst:14974
msgid ""
"``s_wait_storecnt 0x0`` must happen after any preceding global/generic "
"atomicrmw-no-return-value with an equal or wider sync scope and memory "
"ordering stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14904 ../../../AMDGPUUsage.rst:14986
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load "
"atomic/atomicrmw with an equal or wider sync scope and memory ordering "
"stronger than unordered (this is termed the fence-paired-atomic)."
msgstr ""

#: ../../../AMDGPUUsage.rst:14945 ../../../AMDGPUUsage.rst:15034
#: ../../../AMDGPUUsage.rst:15122 ../../../AMDGPUUsage.rst:15176
#: ../../../AMDGPUUsage.rst:15268 ../../../AMDGPUUsage.rst:15320
#: ../../../AMDGPUUsage.rst:15451 ../../../AMDGPUUsage.rst:15817
msgid "If OpenCL, omit ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:14998 ../../../AMDGPUUsage.rst:16009
msgid "Must happen before the following ``global_inv``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15039 ../../../AMDGPUUsage.rst:15086
#: ../../../AMDGPUUsage.rst:15127 ../../../AMDGPUUsage.rst:15183
#: ../../../AMDGPUUsage.rst:15232 ../../../AMDGPUUsage.rst:15273
#: ../../../AMDGPUUsage.rst:15331 ../../../AMDGPUUsage.rst:15397
#: ../../../AMDGPUUsage.rst:15462 ../../../AMDGPUUsage.rst:15540
#: ../../../AMDGPUUsage.rst:15603 ../../../AMDGPUUsage.rst:15687
#: ../../../AMDGPUUsage.rst:15866 ../../../AMDGPUUsage.rst:15986
msgid ""
"``s_wait_loadcnt 0x0``, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after any preceding global/generic load/load atomic/ atomicrmw-"
"with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15047 ../../../AMDGPUUsage.rst:15094
#: ../../../AMDGPUUsage.rst:15191 ../../../AMDGPUUsage.rst:15240
#: ../../../AMDGPUUsage.rst:15340 ../../../AMDGPUUsage.rst:15470
#: ../../../AMDGPUUsage.rst:15548 ../../../AMDGPUUsage.rst:15611
#: ../../../AMDGPUUsage.rst:15875
msgid ""
"``s_wait_storecnt 0x0`` must happen after any preceding global/generic store/"
"store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15054 ../../../AMDGPUUsage.rst:15144
#: ../../../AMDGPUUsage.rst:15198 ../../../AMDGPUUsage.rst:15289
#: ../../../AMDGPUUsage.rst:15413 ../../../AMDGPUUsage.rst:15477
#: ../../../AMDGPUUsage.rst:15618 ../../../AMDGPUUsage.rst:15703
#: ../../../AMDGPUUsage.rst:15785 ../../../AMDGPUUsage.rst:16002
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load/"
"store/load atomic/store atomic/atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:15112 ../../../AMDGPUUsage.rst:15258
#: ../../../AMDGPUUsage.rst:15372 ../../../AMDGPUUsage.rst:15671
#: ../../../AMDGPUUsage.rst:15754 ../../../AMDGPUUsage.rst:15961
msgid "``global_wb scope:SCOPE_SYS``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15114 ../../../AMDGPUUsage.rst:15260
#: ../../../AMDGPUUsage.rst:15374 ../../../AMDGPUUsage.rst:15673
#: ../../../AMDGPUUsage.rst:15756 ../../../AMDGPUUsage.rst:15963
msgid "If agent scope, omit."
msgstr ""

#: ../../../AMDGPUUsage.rst:15136 ../../../AMDGPUUsage.rst:15281
#: ../../../AMDGPUUsage.rst:15405 ../../../AMDGPUUsage.rst:15695
#: ../../../AMDGPUUsage.rst:15778 ../../../AMDGPUUsage.rst:15995
msgid ""
"``s_wait_storecnt 0x0`` must happen after ``global_wb`` if present, or any "
"preceding global/generic store/store atomic/ atomicrmw-no-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15177
msgid "If OpenCL and CU wavefront execution mode, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:15205 ../../../AMDGPUUsage.rst:15247
#: ../../../AMDGPUUsage.rst:15296
msgid "Must happen before the following atomic."
msgstr ""

#: ../../../AMDGPUUsage.rst:15227 ../../../AMDGPUUsage.rst:16189
msgid "If OpenCL, omit all."
msgstr ""

#: ../../../AMDGPUUsage.rst:15347 ../../../AMDGPUUsage.rst:15881
msgid ""
"``s_wait_dscnt 0x0`` must happen after any preceding local/generic load/"
"store/load atomic/store atomic/ atomicrmw."
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "**OpenCL:**"
msgstr ""

#: ../../../AMDGPUUsage.rst:15387
msgid "If OpenCl, omit ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15498 ../../../AMDGPUUsage.rst:15639
#: ../../../AMDGPUUsage.rst:15724 ../../../AMDGPUUsage.rst:15806
msgid "If atomic with return, use ``th:TH_ATOMIC_RETURN``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15564
msgid "1  | ``s_wait_bvhcnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15598
msgid "If OpenCL, omit ``s_wait_loadcnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:15770
msgid ""
"``s_wait_loadcnt 0x0``, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after any preceding global/generic load/load atomic atomicrmw-"
"with-return-value."
msgstr ""

#: ../../../AMDGPUUsage.rst:15851 ../../../AMDGPUUsage.rst:15971
msgid "If OpenCL and address space is not generic, omit ``s_wait_dscnt 0x0``"
msgstr ""

#: ../../../AMDGPUUsage.rst:15855 ../../../AMDGPUUsage.rst:15975
msgid ""
"If OpenCL and address space is local, omit all but ``s_wait_dscnt 0x0``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16049
msgid "``global_inv scope:``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16087
msgid ""
"``s_wait_dscnt 0x0`` must happen after preceding local/generic load atomic/"
"store atomic/atomicrmw with memory ordering of seq_cst and with equal or "
"wider sync scope. (Note that seq_cst fences have their own ``s_wait_dscnt "
"0x0`` and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16102
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own waits and so do not need to "
"be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16119 ../../../AMDGPUUsage.rst:16211
#: ../../../AMDGPUUsage.rst:16320
msgid ""
"``s_wait_storecnt 0x0`` Must happen after preceding global/generic store "
"atomic/ atomicrmw-no-return-value with memory ordering of seq_cst and with "
"equal or wider sync scope. (Note that seq_cst fences have their own "
"``s_wait_storecnt 0x0`` and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16134
msgid ""
"Ensures any preceding sequential consistent global/local memory instructions "
"have completed before executing this sequentially consistent instruction. "
"This prevents reordering a seq_cst store followed by a seq_cst load. (Note "
"that seq_cst is stronger than acquire/release as the reordering of load "
"acquire followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The ``s_wait``\\s could be placed "
"after seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16194
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"Must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own ``s_wait``\\s and so do not "
"need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16227
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The s_waitcnt could be placed after "
"seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16287
msgid ""
"``s_wait_dscnt 0x0`` must happen after preceding local load atomic/store "
"atomic/atomicrmw with memory ordering of seq_cst and with equal or wider "
"sync scope. (Note that seq_cst fences have their own ``s_wait_dscnt 0x0`` "
"and so do not need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16303
msgid ""
"``s_wait_loadcnt 0x0``\\, ``s_wait_samplecnt 0x0`` and ``s_wait_bvhcnt 0x0`` "
"must happen after preceding global/generic load atomic/ atomicrmw-with-"
"return-value with memory ordering of seq_cst and with equal or wider sync "
"scope. (Note that seq_cst fences have their own ``s_wait``\\s and so do not "
"need to be considered.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16336
msgid ""
"Ensures any preceding sequential consistent global memory instructions have "
"completed before executing this sequentially consistent instruction. This "
"prevents reordering a seq_cst store followed by a seq_cst load. (Note that "
"seq_cst is stronger than acquire/release as the reordering of load acquire "
"followed by a store release is prevented by the ``s_wait``\\s of the "
"release, but there is nothing preventing a store release followed by load "
"acquire from completing out of order. The ``s_wait``\\s could be placed "
"after seq_store or before the seq_load. We choose the load to make the "
"``s_wait``\\s be as late as possible so that the store may have already "
"completed.)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16403 ../../../AMDGPUUsage.rst:17333
msgid "Trap Handler ABI"
msgstr ""

#: ../../../AMDGPUUsage.rst:16405
msgid ""
"For code objects generated by the AMDGPU backend for HSA [HSA]_ compatible "
"runtimes (see :ref:`amdgpu-os`), the runtime installs a trap handler that "
"supports the ``s_trap`` instruction. For usage see:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16409
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v2-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:16410
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v3-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:16411
msgid ":ref:`amdgpu-trap-handler-for-amdhsa-os-v4-onwards-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:16413
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V2"
msgstr ""

#: ../../../AMDGPUUsage.rst:16417 ../../../AMDGPUUsage.rst:16457
#: ../../../AMDGPUUsage.rst:16499 ../../../AMDGPUUsage.rst:17343
msgid "Usage"
msgstr ""

#: ../../../AMDGPUUsage.rst:16417 ../../../AMDGPUUsage.rst:16457
#: ../../../AMDGPUUsage.rst:16499 ../../../AMDGPUUsage.rst:17343
msgid "Code Sequence"
msgstr ""

#: ../../../AMDGPUUsage.rst:16417 ../../../AMDGPUUsage.rst:16457
msgid "Trap Handler Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:16420 ../../../AMDGPUUsage.rst:16442
#: ../../../AMDGPUUsage.rst:16443 ../../../AMDGPUUsage.rst:16444
#: ../../../AMDGPUUsage.rst:16445 ../../../AMDGPUUsage.rst:16446
#: ../../../AMDGPUUsage.rst:16447 ../../../AMDGPUUsage.rst:16448
#: ../../../AMDGPUUsage.rst:16460 ../../../AMDGPUUsage.rst:16484
#: ../../../AMDGPUUsage.rst:16485 ../../../AMDGPUUsage.rst:16486
#: ../../../AMDGPUUsage.rst:16487 ../../../AMDGPUUsage.rst:16488
#: ../../../AMDGPUUsage.rst:16489 ../../../AMDGPUUsage.rst:16490
#: ../../../AMDGPUUsage.rst:16501 ../../../AMDGPUUsage.rst:16525
#: ../../../AMDGPUUsage.rst:16526 ../../../AMDGPUUsage.rst:16527
#: ../../../AMDGPUUsage.rst:16528 ../../../AMDGPUUsage.rst:16529
#: ../../../AMDGPUUsage.rst:16530 ../../../AMDGPUUsage.rst:16531
msgid "reserved"
msgstr ""

#: ../../../AMDGPUUsage.rst:16420 ../../../AMDGPUUsage.rst:16460
#: ../../../AMDGPUUsage.rst:16501
msgid "``s_trap 0x00``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16420 ../../../AMDGPUUsage.rst:16460
#: ../../../AMDGPUUsage.rst:16501
msgid "Reserved by hardware."
msgstr ""

#: ../../../AMDGPUUsage.rst:16421
msgid "``debugtrap(arg)``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16421 ../../../AMDGPUUsage.rst:16461
#: ../../../AMDGPUUsage.rst:16502
msgid "``s_trap 0x01``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16421 ../../../AMDGPUUsage.rst:16430
#: ../../../AMDGPUUsage.rst:16472 ../../../AMDGPUUsage.rst:16513
msgid "``SGPR0-1``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16422 ../../../AMDGPUUsage.rst:16426
#: ../../../AMDGPUUsage.rst:16468 ../../../AMDGPUUsage.rst:16509
msgid "``queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16423
msgid "``VGPR0``:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16424
msgid "``arg``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16421
msgid "Reserved for Finalizer HSA ``debugtrap`` intrinsic (not implemented)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16425 ../../../AMDGPUUsage.rst:16467
#: ../../../AMDGPUUsage.rst:16508
msgid "``llvm.trap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16425 ../../../AMDGPUUsage.rst:16467
#: ../../../AMDGPUUsage.rst:16508
msgid "``s_trap 0x02``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16425 ../../../AMDGPUUsage.rst:16467
#: ../../../AMDGPUUsage.rst:16508
msgid ""
"Causes wave to be halted with the PC at the trap instruction. The associated "
"queue is signalled to put it into the error state.  When the queue is put in "
"the error state, the waves executing dispatches on the queue will be "
"terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:16432 ../../../AMDGPUUsage.rst:16474
#: ../../../AMDGPUUsage.rst:16515
msgid "``llvm.debugtrap``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16432 ../../../AMDGPUUsage.rst:16474
#: ../../../AMDGPUUsage.rst:16515
msgid "``s_trap 0x03``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16432 ../../../AMDGPUUsage.rst:16474
#: ../../../AMDGPUUsage.rst:16515
msgid ""
"If debugger not enabled then behaves as a no-operation. The trap handler is "
"entered and immediately returns to continue execution of the wavefront."
msgstr ""

#: ../../../AMDGPUUsage.rst:16436 ../../../AMDGPUUsage.rst:16478
#: ../../../AMDGPUUsage.rst:16519
msgid ""
"If the debugger is enabled, causes the debug trap to be reported by the "
"debugger and the wavefront is put in the halt state with the PC at the "
"instruction.  The debugger must increment the PC and resume the wave."
msgstr ""

#: ../../../AMDGPUUsage.rst:16442 ../../../AMDGPUUsage.rst:16484
#: ../../../AMDGPUUsage.rst:16525
msgid "``s_trap 0x04``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16443 ../../../AMDGPUUsage.rst:16485
#: ../../../AMDGPUUsage.rst:16526
msgid "``s_trap 0x05``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16444 ../../../AMDGPUUsage.rst:16486
#: ../../../AMDGPUUsage.rst:16527
msgid "``s_trap 0x06``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16445 ../../../AMDGPUUsage.rst:16487
#: ../../../AMDGPUUsage.rst:16528
msgid "``s_trap 0x07``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16446 ../../../AMDGPUUsage.rst:16488
#: ../../../AMDGPUUsage.rst:16529
msgid "``s_trap 0x08``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16447 ../../../AMDGPUUsage.rst:16489
#: ../../../AMDGPUUsage.rst:16530
msgid "``s_trap 0xfe``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16448 ../../../AMDGPUUsage.rst:16490
#: ../../../AMDGPUUsage.rst:16531
msgid "``s_trap 0xff``"
msgstr ""

#: ../../../AMDGPUUsage.rst:16453
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V3"
msgstr ""

#: ../../../AMDGPUUsage.rst:16461 ../../../AMDGPUUsage.rst:16502
msgid "debugger breakpoint"
msgstr ""

#: ../../../AMDGPUUsage.rst:16461 ../../../AMDGPUUsage.rst:16502
msgid ""
"Reserved for debugger to use for breakpoints. Causes wave to be halted with "
"the PC at the trap instruction. The debugger is responsible to resume the "
"wave, including the instruction that the breakpoint overwrote."
msgstr ""

#: ../../../AMDGPUUsage.rst:16495
msgid "AMDGPU Trap Handler for AMDHSA OS Code Object V4 and Above"
msgstr ""

#: ../../../AMDGPUUsage.rst:16499
msgid "GFX6-GFX8 Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:16499
msgid "GFX9-GFX11 Inputs"
msgstr ""

#: ../../../AMDGPUUsage.rst:16537
msgid "Call Convention"
msgstr ""

#: ../../../AMDGPUUsage.rst:16541
msgid ""
"This section is currently incomplete and has inaccuracies. It is WIP that "
"will be updated as information is determined."
msgstr ""

#: ../../../AMDGPUUsage.rst:16544
msgid ""
"See :ref:`amdgpu-dwarf-address-space-identifier` for information on swizzled "
"addresses. Unswizzled addresses are normal linear addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:16550
msgid "Kernel Functions"
msgstr ""

#: ../../../AMDGPUUsage.rst:16552
msgid ""
"This section describes the call convention ABI for the outer kernel function."
msgstr ""

#: ../../../AMDGPUUsage.rst:16554
msgid ""
"See :ref:`amdgpu-amdhsa-initial-kernel-execution-state` for the kernel call "
"convention."
msgstr ""

#: ../../../AMDGPUUsage.rst:16557
msgid ""
"The following is not part of the AMDGPU kernel calling convention but "
"describes how the AMDGPU implements function calls:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16560
msgid ""
"Clang decides the kernarg layout to match the *HSA Programmer's Language "
"Reference* [HSA]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:16563
msgid "All structs are passed directly."
msgstr ""

#: ../../../AMDGPUUsage.rst:16564
msgid "Lambda values are passed *TBA*."
msgstr ""

#: ../../../AMDGPUUsage.rst:16568
msgid ""
"Does this really follow HSA rules? Or are structs >16 bytes passed by-value "
"struct?"
msgstr ""

#: ../../../AMDGPUUsage.rst:16570
msgid "What is ABI for lambda values?"
msgstr ""

#: ../../../AMDGPUUsage.rst:16572
msgid ""
"The kernel performs certain setup in its prolog, as described in :ref:"
"`amdgpu-amdhsa-kernel-prolog`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16578
msgid "Non-Kernel Functions"
msgstr ""

#: ../../../AMDGPUUsage.rst:16580
msgid ""
"This section describes the call convention ABI for functions other than the "
"outer kernel function."
msgstr ""

#: ../../../AMDGPUUsage.rst:16583
msgid ""
"If a kernel has function calls then scratch is always allocated and used for "
"the call stack which grows from low address to high address using the "
"swizzled scratch address space."
msgstr ""

#: ../../../AMDGPUUsage.rst:16587
msgid "On entry to a function:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16589
msgid ""
"SGPR0-3 contain a V# with the following properties (see :ref:`amdgpu-amdhsa-"
"kernel-prolog-private-segment-buffer`):"
msgstr ""

#: ../../../AMDGPUUsage.rst:16592
msgid ""
"Base address pointing to the beginning of the wavefront scratch backing "
"memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:16594
msgid "Swizzled with dword element size and stride of wavefront size elements."
msgstr ""

#: ../../../AMDGPUUsage.rst:16596
msgid ""
"The FLAT_SCRATCH register pair is setup. See :ref:`amdgpu-amdhsa-kernel-"
"prolog-flat-scratch`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16598
msgid ""
"GFX6-GFX8: M0 register set to the size of LDS in bytes. See :ref:`amdgpu-"
"amdhsa-kernel-prolog-m0`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16600
msgid "The EXEC register is set to the lanes active on entry to the function."
msgstr ""

#: ../../../AMDGPUUsage.rst:16601
msgid "MODE register: *TBD*"
msgstr ""

#: ../../../AMDGPUUsage.rst:16602
msgid ""
"VGPR0-31 and SGPR4-29 are used to pass function input arguments as described "
"below."
msgstr ""

#: ../../../AMDGPUUsage.rst:16604
msgid ""
"SGPR30-31 return address (RA). The code address that the function must "
"return to when it completes. The value is undefined if the function is *no "
"return*."
msgstr ""

#: ../../../AMDGPUUsage.rst:16607
msgid ""
"SGPR32 is used for the stack pointer (SP). It is an unswizzled scratch "
"offset relative to the beginning of the wavefront scratch backing memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:16610
msgid ""
"The unswizzled SP can be used with buffer instructions as an unswizzled SGPR "
"offset with the scratch V# in SGPR0-3 to access the stack in a swizzled "
"manner."
msgstr ""

#: ../../../AMDGPUUsage.rst:16614
msgid "The unswizzled SP value can be converted into the swizzled SP value by:"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid "swizzled SP = unswizzled SP / wavefront size"
msgstr ""

#: ../../../AMDGPUUsage.rst:16618
msgid ""
"This may be used to obtain the private address space address of stack "
"objects and to convert this address to a flat address by adding the flat "
"scratch aperture base address."
msgstr ""

#: ../../../AMDGPUUsage.rst:16622
msgid ""
"The swizzled SP value is always 4 bytes aligned for the ``r600`` "
"architecture and 16 byte aligned for the ``amdgcn`` architecture."
msgstr ""

#: ../../../AMDGPUUsage.rst:16627
msgid ""
"The ``amdgcn`` value is selected to avoid dynamic stack alignment for the "
"OpenCL language which has the largest base type defined as 16 bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:16630
msgid ""
"On entry, the swizzled SP value is the address of the first function "
"argument passed on the stack. Other stack passed arguments are positive "
"offsets from the entry swizzled SP value."
msgstr ""

#: ../../../AMDGPUUsage.rst:16634
msgid ""
"The function may use positive offsets beyond the last stack passed argument "
"for stack allocated local variables and register spill slots. If necessary, "
"the function may align these to greater alignment than 16 bytes. After these "
"the function may dynamically allocate space for such things as runtime sized "
"``alloca`` local allocations."
msgstr ""

#: ../../../AMDGPUUsage.rst:16640
msgid ""
"If the function calls another function, it will place any stack allocated "
"arguments after the last local allocation and adjust SGPR32 to the address "
"after the last local allocation."
msgstr ""

#: ../../../AMDGPUUsage.rst:16644
msgid "All other registers are unspecified."
msgstr ""

#: ../../../AMDGPUUsage.rst:16645
msgid ""
"Any necessary ``s_waitcnt`` has been performed to ensure memory is available "
"to the function."
msgstr ""

#: ../../../AMDGPUUsage.rst:16647
msgid ""
"Use pass-by-reference (byref) in stead of pass-by-value (byval) for struct "
"arguments in C ABI. Callee is responsible for allocating stack memory and "
"copying the value of the struct if modified. Note that the backend still "
"supports byval for struct arguments."
msgstr ""

#: ../../../AMDGPUUsage.rst:16652
msgid "On exit from a function:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16654
msgid ""
"VGPR0-31 and SGPR4-29 are used to pass function result arguments as "
"described below. Any registers used are considered clobbered registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:16656
msgid ""
"The following registers are preserved and have the same value as on entry:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16658
msgid "FLAT_SCRATCH"
msgstr ""

#: ../../../AMDGPUUsage.rst:16659
msgid "EXEC"
msgstr ""

#: ../../../AMDGPUUsage.rst:16660
msgid "GFX6-GFX8: M0"
msgstr ""

#: ../../../AMDGPUUsage.rst:16661
msgid "All SGPR registers except the clobbered registers of SGPR4-31."
msgstr ""

#: ../../../AMDGPUUsage.rst:16662
msgid "VGPR40-47"
msgstr ""

#: ../../../AMDGPUUsage.rst:16663
msgid "VGPR56-63"
msgstr ""

#: ../../../AMDGPUUsage.rst:16664
msgid "VGPR72-79"
msgstr ""

#: ../../../AMDGPUUsage.rst:16665
msgid "VGPR88-95"
msgstr ""

#: ../../../AMDGPUUsage.rst:16666
msgid "VGPR104-111"
msgstr ""

#: ../../../AMDGPUUsage.rst:16667
msgid "VGPR120-127"
msgstr ""

#: ../../../AMDGPUUsage.rst:16668
msgid "VGPR136-143"
msgstr ""

#: ../../../AMDGPUUsage.rst:16669
msgid "VGPR152-159"
msgstr ""

#: ../../../AMDGPUUsage.rst:16670
msgid "VGPR168-175"
msgstr ""

#: ../../../AMDGPUUsage.rst:16671
msgid "VGPR184-191"
msgstr ""

#: ../../../AMDGPUUsage.rst:16672
msgid "VGPR200-207"
msgstr ""

#: ../../../AMDGPUUsage.rst:16673
msgid "VGPR216-223"
msgstr ""

#: ../../../AMDGPUUsage.rst:16674
msgid "VGPR232-239"
msgstr ""

#: ../../../AMDGPUUsage.rst:16675
msgid "VGPR248-255"
msgstr ""

#: ../../../AMDGPUUsage.rst:16679
msgid ""
"Except the argument registers, the VGPRs clobbered and the preserved "
"registers are intermixed at regular intervals in order to keep a similar "
"ratio independent of the number of allocated VGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:16683
msgid "GFX90A: All AGPR registers except the clobbered registers AGPR0-31."
msgstr ""

#: ../../../AMDGPUUsage.rst:16684
msgid "Lanes of all VGPRs that are inactive at the call site."
msgstr ""

#: ../../../AMDGPUUsage.rst:16686
msgid ""
"For the AMDGPU backend, an inter-procedural register allocation (IPRA) "
"optimization may mark some of clobbered SGPR and VGPR registers as preserved "
"if it can be determined that the called function does not change their value."
msgstr ""

#: ../../../AMDGPUUsage.rst:16691
msgid "The PC is set to the RA provided on entry."
msgstr ""

#: ../../../AMDGPUUsage.rst:16692
msgid "MODE register: *TBD*."
msgstr ""

#: ../../../AMDGPUUsage.rst:16693
msgid "All other registers are clobbered."
msgstr ""

#: ../../../AMDGPUUsage.rst:16694
msgid ""
"Any necessary ``s_waitcnt`` has been performed to ensure memory accessed by "
"function is available to the caller."
msgstr ""

#: ../../../AMDGPUUsage.rst:16699
msgid ""
"How are function results returned? The address of structured types is passed "
"by reference, but what about other types?"
msgstr ""

#: ../../../AMDGPUUsage.rst:16702
msgid ""
"The function input arguments are made up of the formal arguments explicitly "
"declared by the source language function plus the implicit input arguments "
"used by the implementation."
msgstr ""

#: ../../../AMDGPUUsage.rst:16706
msgid "The source language input arguments are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16708
msgid ""
"Any source language implicit ``this`` or ``self`` argument comes first as a "
"pointer type."
msgstr ""

#: ../../../AMDGPUUsage.rst:16710
msgid ""
"Followed by the function formal arguments in left to right source order."
msgstr ""

#: ../../../AMDGPUUsage.rst:16712
msgid "The source language result arguments are:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16714
msgid "The function result argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:16716
msgid ""
"The source language input or result struct type arguments that are less than "
"or equal to 16 bytes, are decomposed recursively into their base type "
"fields, and each field is passed as if a separate argument. For input "
"arguments, if the called function requires the struct to be in memory, for "
"example because its address is taken, then the function body is responsible "
"for allocating a stack location and copying the field arguments into it. "
"Clang terms this *direct struct*."
msgstr ""

#: ../../../AMDGPUUsage.rst:16724
msgid ""
"The source language input struct type arguments that are greater than 16 "
"bytes, are passed by reference. The caller is responsible for allocating a "
"stack location to make a copy of the struct value and pass the address as "
"the input argument. The called function is responsible to perform the "
"dereference when accessing the input argument. Clang terms this *by-value "
"struct*."
msgstr ""

#: ../../../AMDGPUUsage.rst:16730
msgid ""
"A source language result struct type argument that is greater than 16 bytes, "
"is returned by reference. The caller is responsible for allocating a stack "
"location to hold the result value and passes the address as the last input "
"argument (before the implicit input arguments). In this case there are no "
"result arguments. The called function is responsible to perform the "
"dereference when storing the result value. Clang terms this *structured "
"return (sret)*."
msgstr ""

#: ../../../AMDGPUUsage.rst:16737
msgid "*TODO: correct the ``sret`` definition.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:16741
msgid ""
"Is this definition correct? Or is ``sret`` only used if passing in "
"registers, and pass as non-decomposed struct as stack argument? Or something "
"else? Is the memory location in the caller stack frame, or a stack memory "
"argument and so no address is passed as the caller can directly write to the "
"argument stack location? But then the stack location is still live after "
"return. If an argument stack location is it the first stack argument or the "
"last one?"
msgstr ""

#: ../../../AMDGPUUsage.rst:16748
msgid ""
"Lambda argument types are treated as struct types with an implementation "
"defined set of fields."
msgstr ""

#: ../../../AMDGPUUsage.rst:16753
msgid "Need to specify the ABI for lambda types for AMDGPU."
msgstr ""

#: ../../../AMDGPUUsage.rst:16755
msgid ""
"For AMDGPU backend all source language arguments (including the decomposed "
"struct type arguments) are passed in VGPRs unless marked ``inreg`` in which "
"case they are passed in SGPRs."
msgstr ""

#: ../../../AMDGPUUsage.rst:16759
msgid ""
"The AMDGPU backend walks the function call graph from the leaves to "
"determine which implicit input arguments are used, propagating to each "
"caller of the function. The used implicit arguments are appended to the "
"function arguments after the source language arguments in the following "
"order:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16766
msgid "Is recursion or external functions supported?"
msgstr ""

#: ../../../AMDGPUUsage.rst:16768
msgid "Work-Item ID (1 VGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16770
msgid ""
"The X, Y and Z work-item ID are packed into a single VGRP with the following "
"layout. Only fields actually used by the function are set. The other bits "
"are undefined."
msgstr ""

#: ../../../AMDGPUUsage.rst:16774
msgid ""
"The values come from the initial kernel execution state. See :ref:`amdgpu-"
"amdhsa-initial-kernel-execution-state`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16777
msgid "Work-item implicit argument layout"
msgstr ""

#: ../../../AMDGPUUsage.rst:16783
msgid "9:0"
msgstr ""

#: ../../../AMDGPUUsage.rst:16783
msgid "X Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:16784
msgid "19:10"
msgstr ""

#: ../../../AMDGPUUsage.rst:16784
msgid "Y Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:16785
msgid "29:20"
msgstr ""

#: ../../../AMDGPUUsage.rst:16785
msgid "Z Work-Item ID"
msgstr ""

#: ../../../AMDGPUUsage.rst:16786
msgid "31:30"
msgstr ""

#: ../../../AMDGPUUsage.rst:16786
msgid "Unused"
msgstr ""

#: ../../../AMDGPUUsage.rst:16789
msgid "Dispatch Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16791 ../../../AMDGPUUsage.rst:16796
#: ../../../AMDGPUUsage.rst:16801 ../../../AMDGPUUsage.rst:16806
#: ../../../AMDGPUUsage.rst:16811 ../../../AMDGPUUsage.rst:16816
#: ../../../AMDGPUUsage.rst:16821
msgid ""
"The value comes from the initial kernel execution state. See :ref:`amdgpu-"
"amdhsa-sgpr-register-set-up-order-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16794
msgid "Queue Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16799
msgid "Kernarg Segment Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16804
msgid "Dispatch id (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16809
msgid "Work-Group ID X (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16814
msgid "Work-Group ID Y (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16819
msgid "Work-Group ID Z (1 SGPR)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16824
msgid "Implicit Argument Ptr (2 SGPRs)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16826
msgid ""
"The value is computed by adding an offset to Kernarg Segment Ptr to get the "
"global address space pointer to the first kernarg implicit argument."
msgstr ""

#: ../../../AMDGPUUsage.rst:16829
msgid ""
"The input and result arguments are assigned in order in the following manner:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16833
msgid ""
"There are likely some errors and omissions in the following description that "
"need correction."
msgstr ""

#: ../../../AMDGPUUsage.rst:16838
msgid ""
"Check the Clang source code to decipher how function arguments and return "
"results are handled. Also see the AMDGPU specific values used."
msgstr ""

#: ../../../AMDGPUUsage.rst:16841
msgid ""
"VGPR arguments are assigned to consecutive VGPRs starting at VGPR0 up to "
"VGPR31."
msgstr ""

#: ../../../AMDGPUUsage.rst:16844 ../../../AMDGPUUsage.rst:16855
msgid ""
"If there are more arguments than will fit in these registers, the remaining "
"arguments are allocated on the stack in order on naturally aligned addresses."
msgstr ""

#: ../../../AMDGPUUsage.rst:16850
msgid "How are overly aligned structures allocated on the stack?"
msgstr ""

#: ../../../AMDGPUUsage.rst:16852
msgid ""
"SGPR arguments are assigned to consecutive SGPRs starting at SGPR0 up to "
"SGPR29."
msgstr ""

#: ../../../AMDGPUUsage.rst:16859
msgid ""
"Note that decomposed struct type arguments may have some fields passed in "
"registers and some in memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:16864
msgid ""
"So, a struct which can pass some fields as decomposed register arguments, "
"will pass the rest as decomposed stack elements? But an argument that will "
"not start in registers will not be decomposed and will be passed as a non-"
"decomposed stack value?"
msgstr ""

#: ../../../AMDGPUUsage.rst:16869
msgid ""
"The following is not part of the AMDGPU function calling convention but "
"describes how the AMDGPU implements function calls:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16872
msgid ""
"SGPR33 is used as a frame pointer (FP) if necessary. Like the SP it is an "
"unswizzled scratch address. It is only needed if runtime sized ``alloca`` "
"are used, or for the reasons defined in ``SIFrameLowering``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16875
msgid ""
"Runtime stack alignment is supported. SGPR34 is used as a base pointer (BP) "
"to access the incoming stack arguments in the function. The BP is needed "
"only when the function requires the runtime stack alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:16879
msgid "Allocating SGPR arguments on the stack are not supported."
msgstr ""

#: ../../../AMDGPUUsage.rst:16881
msgid ""
"No CFI is currently generated. See :ref:`amdgpu-dwarf-call-frame-"
"information`."
msgstr ""

#: ../../../AMDGPUUsage.rst:16886
msgid ""
"CFI will be generated that defines the CFA as the unswizzled address "
"relative to the wave scratch base in the unswizzled private address space of "
"the lowest address stack allocated local variable."
msgstr ""

#: ../../../AMDGPUUsage.rst:16890
msgid ""
"``DW_AT_frame_base`` will be defined as the swizzled address in the swizzled "
"private address space by dividing the CFA by the wavefront size (since CFA "
"is always at least dword aligned which matches the scratch swizzle element "
"size)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16895
msgid ""
"If no dynamic stack alignment was performed, the stack allocated arguments "
"are accessed as negative offsets relative to ``DW_AT_frame_base``, and the "
"local variables and register spill slots are accessed as positive offsets "
"relative to ``DW_AT_frame_base``."
msgstr ""

#: ../../../AMDGPUUsage.rst:16900
msgid ""
"Function argument passing is implemented by copying the input physical "
"registers to virtual registers on entry. The register allocator can spill if "
"necessary. These are copied back to physical registers at call sites. The "
"net effect is that each function call can have these values in entirely "
"distinct locations. The IPRA can help avoid shuffling argument registers."
msgstr ""

#: ../../../AMDGPUUsage.rst:16905
msgid ""
"Call sites are implemented by setting up the arguments at positive offsets "
"from SP. Then SP is incremented to account for the known frame size before "
"the call and decremented after the call."
msgstr ""

#: ../../../AMDGPUUsage.rst:16911
msgid ""
"The CFI will reflect the changed calculation needed to compute the CFA from "
"SP."
msgstr ""

#: ../../../AMDGPUUsage.rst:16914
msgid ""
"4 byte spill slots are used in the stack frame. One slot is allocated for an "
"emergency spill slot. Buffer instructions are used for stack accesses and "
"not the ``flat_scratch`` instruction."
msgstr ""

#: ../../../AMDGPUUsage.rst:16920
msgid "Explain when the emergency spill slot is used."
msgstr ""

#: ../../../AMDGPUUsage.rst:16924
msgid "Possible broken issues:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16926
msgid "Stack arguments must be aligned to required alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:16927
msgid "Stack is aligned to max(16, max formal argument alignment)"
msgstr ""

#: ../../../AMDGPUUsage.rst:16928
msgid "Direct argument < 64 bits should check register budget."
msgstr ""

#: ../../../AMDGPUUsage.rst:16929
msgid "Register budget calculation should respect ``inreg`` for SGPR."
msgstr ""

#: ../../../AMDGPUUsage.rst:16930
msgid "SGPR overflow is not handled."
msgstr ""

#: ../../../AMDGPUUsage.rst:16931
msgid "struct with 1 member unpeeling is not checking size of member."
msgstr ""

#: ../../../AMDGPUUsage.rst:16932
msgid "``sret`` is after ``this`` pointer."
msgstr ""

#: ../../../AMDGPUUsage.rst:16933
msgid "Caller is not implementing stack realignment: need an extra pointer."
msgstr ""

#: ../../../AMDGPUUsage.rst:16934
msgid "Should say AMDGPU passes FP rather than SP."
msgstr ""

#: ../../../AMDGPUUsage.rst:16935
msgid ""
"Should CFI define CFA as address of locals or arguments. Difference is "
"apparent when have implemented dynamic alignment."
msgstr ""

#: ../../../AMDGPUUsage.rst:16937
msgid ""
"If ``SCRATCH`` instruction could allow negative offsets, then can make FP be "
"highest address of stack frame and use negative offset for locals. Would "
"allow SP to be the same as FP and could support signal-handler-like as now "
"have a real SP for the top of the stack."
msgstr ""

#: ../../../AMDGPUUsage.rst:16941
msgid ""
"How is ``sret`` passed on the stack? In argument stack area? Can it overlay "
"arguments?"
msgstr ""

#: ../../../AMDGPUUsage.rst:16945
msgid "AMDPAL"
msgstr ""

#: ../../../AMDGPUUsage.rst:16947
msgid ""
"This section provides code conventions used when the target triple OS is "
"``amdpal`` (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16957
msgid ""
"The metadata is currently in development and is subject to major changes. "
"Only the current version is supported. *When this document was generated the "
"version was 2.6.*"
msgstr ""

#: ../../../AMDGPUUsage.rst:16961
msgid ""
"Code object metadata is specified by the ``NT_AMDGPU_METADATA`` note record "
"(see :ref:`amdgpu-note-records-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:16964
msgid ""
"The metadata is represented as Message Pack formatted binary data (see "
"[MsgPack]_). The top level is a Message Pack map that includes the keys "
"defined in table :ref:`amdgpu-amdpal-code-object-metadata-map-table` and "
"referenced tables."
msgstr ""

#: ../../../AMDGPUUsage.rst:16975
msgid "AMDPAL Code Object Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:16981
msgid "\"amdpal.version\""
msgstr ""

#: ../../../AMDGPUUsage.rst:16981
msgid ""
"PAL code object metadata (major, minor) version. The current values are "
"defined by *Util::Abi::PipelineMetadata(Major|Minor)Version*."
msgstr ""

#: ../../../AMDGPUUsage.rst:16983
msgid "\"amdpal.pipelines\""
msgstr ""

#: ../../../AMDGPUUsage.rst:16983
msgid ""
"Per-pipeline metadata. See :ref:`amdgpu-amdpal-code-object-pipeline-metadata-"
"map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:16990
msgid "AMDPAL Code Object Pipeline Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:16996
msgid "Source name of the pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:16997
msgid "\".type\""
msgstr ""

#: ../../../AMDGPUUsage.rst:16997
msgid "Pipeline type, e.g. VsPs. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:16999
msgid "\"VsPs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17000
msgid "\"Gs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17001
msgid "\"Cs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17002
msgid "\"Ngg\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17003
msgid "\"Tess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17004
msgid "\"GsTess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17005
msgid "\"NggTess\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17007
msgid "\".internal_pipeline_hash\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17007
msgid ""
"Internal compiler hash for this pipeline. Lower 64 bits is the \"stable\" "
"portion of the hash, used for e.g. shader replacement lookup. Upper 64 bits "
"is the \"unique\" portion of the hash, used for e.g. pipeline cache lookup. "
"The value is implementation defined, and can not be relied on between "
"different builds of the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:17014
msgid "\".shaders\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17014 ../../../AMDGPUUsage.rst:17018
#: ../../../AMDGPUUsage.rst:17022 ../../../AMDGPUUsage.rst:17026
#: ../../../AMDGPUUsage.rst:17067 ../../../AMDGPUUsage.rst:17107
#: ../../../AMDGPUUsage.rst:17157
msgid "map"
msgstr ""

#: ../../../AMDGPUUsage.rst:17014
msgid ""
"Per-API shader metadata. See :ref:`amdgpu-amdpal-code-object-shader-map-"
"table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:17018
msgid "\".hardware_stages\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17018
msgid ""
"Per-hardware stage metadata. See :ref:`amdgpu-amdpal-code-object-hardware-"
"stage-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:17022
msgid "\".shader_functions\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17022
msgid ""
"Per-shader function metadata. See :ref:`amdgpu-amdpal-code-object-shader-"
"function-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:17026
msgid "\".registers\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17026
msgid ""
"Hardware register configuration. See :ref:`amdgpu-amdpal-code-object-"
"register-map-table` for the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:17030
msgid "\".user_data_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17030
msgid "Number of user data entries accessed by this pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:17032
msgid "\".spill_threshold\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17032
msgid "The user data spill threshold.  0xFFFF for NoUserDataSpilling."
msgstr ""

#: ../../../AMDGPUUsage.rst:17034
msgid "\".uses_viewport_array_index\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17034
msgid ""
"Indicates whether or not the pipeline uses the viewport array index feature. "
"Pipelines which use this feature can render into all 16 viewports, whereas "
"pipelines which do not use it are restricted to viewport #0."
msgstr ""

#: ../../../AMDGPUUsage.rst:17039
msgid "\".es_gs_lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17039
msgid ""
"Size in bytes of LDS space used internally for handling data-passing between "
"the ES and GS shader stages. This can be zero if the data is passed using "
"off-chip buffers. This value should be used to program all user-SGPRs which "
"have been marked with \"UserDataMapping::EsGsLdsSize\" (typically only the "
"GS and VS HW stages will ever have a user-SGPR so marked)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17047
msgid "\".nggSubgroupSize\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17047
msgid ""
"Explicit maximum subgroup size for NGG shaders (maximum number of threads in "
"a subgroup)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17049
msgid "\".num_interpolants\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17049
msgid "Graphics only. Number of PS interpolants."
msgstr ""

#: ../../../AMDGPUUsage.rst:17050
msgid "\".mesh_scratch_memory_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17050
msgid "Max mesh shader scratch memory used."
msgstr ""

#: ../../../AMDGPUUsage.rst:17051
msgid "\".api\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17051
msgid "Name of the client graphics API."
msgstr ""

#: ../../../AMDGPUUsage.rst:17052
msgid "\".api_create_info\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17052
msgid "binary"
msgstr ""

#: ../../../AMDGPUUsage.rst:17052
msgid ""
"Graphics API shader create info binary blob. Can be defined by the driver "
"using the compiler if they want to be able to correlate API-specific "
"information used during creation at a later time."
msgstr ""

#: ../../../AMDGPUUsage.rst:17060
msgid "AMDPAL Code Object Shader Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:17067
msgid "\".compute\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17068
msgid "\".vertex\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17069
msgid "\".hull\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17070
msgid "\".domain\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17071
msgid "\".geometry\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17072
msgid "\".pixel\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17067
msgid ""
"See :ref:`amdgpu-amdpal-code-object-api-shader-metadata-map-table` for the "
"definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:17077
msgid "AMDPAL Code Object API Shader Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:17083 ../../../AMDGPUUsage.rst:17170
msgid "\".api_shader_hash\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17083 ../../../AMDGPUUsage.rst:17170
msgid ""
"Input shader hash, typically passed in from the client. The value is "
"implementation defined, and can not be relied on between different builds of "
"the compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:17086
msgid "\".hardware_mapping\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17086
msgid "sequence of string"
msgstr ""

#: ../../../AMDGPUUsage.rst:17086
msgid "Flags indicating the HW stages this API shader maps to. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17089 ../../../AMDGPUUsage.rst:17107
msgid "\".ls\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17090 ../../../AMDGPUUsage.rst:17108
msgid "\".hs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17091 ../../../AMDGPUUsage.rst:17109
msgid "\".es\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17092 ../../../AMDGPUUsage.rst:17110
msgid "\".gs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17093 ../../../AMDGPUUsage.rst:17111
msgid "\".vs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17094 ../../../AMDGPUUsage.rst:17112
msgid "\".ps\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17095 ../../../AMDGPUUsage.rst:17113
msgid "\".cs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17101
msgid "AMDPAL Code Object Hardware Stage Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:17107
msgid ""
"See :ref:`amdgpu-amdpal-code-object-hardware-stage-metadata-map-table` for "
"the definition of the keys included in that map."
msgstr ""

#: ../../../AMDGPUUsage.rst:17118
msgid "AMDPAL Code Object Hardware Stage Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:17124
msgid "\".entry_point\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17124
msgid "The ELF symbol pointing to this pipeline's stage entry point."
msgstr ""

#: ../../../AMDGPUUsage.rst:17125 ../../../AMDGPUUsage.rst:17173
msgid "\".scratch_memory_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17125
msgid "Scratch memory size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:17126 ../../../AMDGPUUsage.rst:17174
msgid "\".lds_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17126
msgid "Local Data Share size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:17127
msgid "\".perf_data_buffer_size\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17127
msgid "Performance data buffer size in bytes."
msgstr ""

#: ../../../AMDGPUUsage.rst:17128
msgid "Number of VGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:17129
msgid "Number of AGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:17130
msgid "Number of SGPRs used."
msgstr ""

#: ../../../AMDGPUUsage.rst:17131
msgid "\".vgpr_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17131
msgid ""
"If non-zero, indicates the shader was compiled with a directive to instruct "
"the compiler to limit the VGPR usage to be less than or equal to the "
"specified value (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17135
msgid "\".sgpr_limit\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17135
msgid "SGPR count upper limit (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17137
msgid "\".threadgroup_dimensions\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17137
msgid "Thread-group X/Y/Z dimensions (Compute only)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17139
msgid "Wavefront size (only set if different from HW default)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17140
msgid "\".uses_uavs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17140
msgid "The shader reads or writes UAVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:17141
msgid "\".uses_rovs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17141
msgid "The shader reads or writes ROVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:17142
msgid "\".writes_uavs\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17142
msgid "The shader writes to one or more UAVs."
msgstr ""

#: ../../../AMDGPUUsage.rst:17143
msgid "\".writes_depth\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17143
msgid "The shader writes out a depth value."
msgstr ""

#: ../../../AMDGPUUsage.rst:17144
msgid "\".uses_append_consume\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17144
msgid "The shader uses append and/or consume operations, either memory or GDS."
msgstr ""

#: ../../../AMDGPUUsage.rst:17146
msgid "\".uses_prim_id\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17146
msgid "The shader uses PrimID."
msgstr ""

#: ../../../AMDGPUUsage.rst:17151
msgid "AMDPAL Code Object Shader Function Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:17157
msgid "*symbol name*"
msgstr ""

#: ../../../AMDGPUUsage.rst:17157
msgid ""
"*symbol name* is the ELF symbol name of the shader function code entry "
"address. The value is the function's metadata. See :ref:`amdgpu-amdpal-code-"
"object-shader-function-metadata-map-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:17164
msgid "AMDPAL Code Object Shader Function Metadata Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:17173
msgid "Size in bytes of scratch memory used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:17174
msgid "Size in bytes of LDS memory."
msgstr ""

#: ../../../AMDGPUUsage.rst:17175
msgid "Number of VGPRs used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:17176
msgid "Number of SGPRs used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:17177
msgid "\".stack_frame_size_in_bytes\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17177
msgid "Amount of stack size used by the shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:17178
msgid "\".shader_subtype\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17178
msgid "Shader subtype/kind. Values include:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17180
msgid "\"Unknown\""
msgstr ""

#: ../../../AMDGPUUsage.rst:17186
msgid "AMDPAL Code Object Register Map"
msgstr ""

#: ../../../AMDGPUUsage.rst:17190
msgid "32-bit Integer Key"
msgstr ""

#: ../../../AMDGPUUsage.rst:17192
msgid "``reg offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17192
msgid "32-bit integer"
msgstr ""

#: ../../../AMDGPUUsage.rst:17192
msgid ""
"``reg offset`` is the dword offset into the GFXIP register space of a GRBM "
"register (i.e., driver accessible GPU register number, not shader GPR "
"register number). The driver is required to program each specified register "
"to the corresponding specified value when executing this pipeline. "
"Typically, the ``reg offsets`` are the ``uint16_t`` offsets to each register "
"as defined by the hardware chip headers. The register is set to the provided "
"value. However, a ``reg offset`` that specifies a user data register (e.g., "
"COMPUTE_USER_DATA_0) needs special treatment. See :ref:`amdgpu-amdpal-code-"
"object-user-data-section` section for more information."
msgstr ""

#: ../../../AMDGPUUsage.rst:17208
msgid "User Data"
msgstr ""

#: ../../../AMDGPUUsage.rst:17210
msgid ""
"Each hardware stage has a set of 32-bit physical SPI *user data registers* "
"(either 16 or 32 based on graphics IP and the stage) which can be written "
"from a command buffer and then loaded into SGPRs when waves are launched via "
"a subsequent dispatch or draw operation. This is the way most arguments are "
"passed from the application/runtime to a hardware shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:17217
msgid ""
"PAL abstracts this functionality by exposing a set of 128 *user data "
"entries* per pipeline a client can use to pass arguments from a command "
"buffer to one or more shaders in that pipeline. The ELF code object must "
"specify a mapping from virtualized *user data entries* to physical *user "
"data registers*, and PAL is responsible for implementing that mapping, "
"including spilling overflow *user data entries* to memory if needed."
msgstr ""

#: ../../../AMDGPUUsage.rst:17224
msgid ""
"Since the *user data registers* are GRBM-accessible SPI registers, this "
"mapping is actually embedded in the ``.registers`` metadata entry. For most "
"registers, the value in that map is a literal 32-bit value that should be "
"written to the register by the driver. However, when the register is a *user "
"data register* (any USER_DATA register e.g., SPI_SHADER_USER_DATA_PS_5), the "
"value is instead an encoding that tells the driver to write either a *user "
"data entry* value or one of several driver-internal values to the register. "
"This encoding is described in the following table:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17236
msgid ""
"Currently, *user data registers* 0 and 1 (e.g., SPI_SHADER_USER_DATA_PS_0, "
"and SPI_SHADER_USER_DATA_PS_1) are reserved. *User data register* 0 must "
"always be programmed to the address of the GlobalTable, and *user data "
"register* 1 must always be programmed to the address of the PerShaderTable."
msgstr ""

#: ../../../AMDGPUUsage.rst:17243
msgid "AMDPAL User Data Mapping"
msgstr ""

#: ../../../AMDGPUUsage.rst:17249
msgid "0..127"
msgstr ""

#: ../../../AMDGPUUsage.rst:17249
msgid "*User Data Entry*"
msgstr ""

#: ../../../AMDGPUUsage.rst:17249
msgid "32-bit value of user_data_entry[N] as specified via *CmdSetUserData()*"
msgstr ""

#: ../../../AMDGPUUsage.rst:17250
msgid "0x10000000"
msgstr ""

#: ../../../AMDGPUUsage.rst:17250
msgid "GlobalTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:17250
msgid ""
"32-bit pointer to GPU memory containing the global internal table (should "
"always point to *user data register* 0)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17252
msgid "0x10000001"
msgstr ""

#: ../../../AMDGPUUsage.rst:17252
msgid "PerShaderTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:17252
msgid ""
"32-bit pointer to GPU memory containing the per-shader internal table. See :"
"ref:`amdgpu-amdpal-code-object-metadata-user-data-per-shader-table-section` "
"for more detail (should always point to *user data register* 1)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17255
msgid "0x10000002"
msgstr ""

#: ../../../AMDGPUUsage.rst:17255
msgid "SpillTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:17255
msgid ""
"32-bit pointer to GPU memory containing the user data spill table. See :ref:"
"`amdgpu-amdpal-code-object-metadata-user-data-spill-table-section` for more "
"detail."
msgstr ""

#: ../../../AMDGPUUsage.rst:17258
msgid "0x10000003"
msgstr ""

#: ../../../AMDGPUUsage.rst:17258
msgid "BaseVertex"
msgstr ""

#: ../../../AMDGPUUsage.rst:17258
msgid ""
"Vertex offset (32-bit unsigned integer). Not needed if the pipeline doesn't "
"reference the draw index in the vertex shader. Only supported by the first "
"stage in a graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:17261
msgid "0x10000004"
msgstr ""

#: ../../../AMDGPUUsage.rst:17261
msgid "BaseInstance"
msgstr ""

#: ../../../AMDGPUUsage.rst:17261
msgid ""
"Instance offset (32-bit unsigned integer). Only supported by the first stage "
"in a graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:17263
msgid "0x10000005"
msgstr ""

#: ../../../AMDGPUUsage.rst:17263
msgid "DrawIndex"
msgstr ""

#: ../../../AMDGPUUsage.rst:17263
msgid ""
"Draw index (32-bit unsigned integer). Only supported by the first stage in a "
"graphics pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:17265
msgid "0x10000006"
msgstr ""

#: ../../../AMDGPUUsage.rst:17265
msgid "Workgroup"
msgstr ""

#: ../../../AMDGPUUsage.rst:17265
msgid ""
"Thread group count (32-bit unsigned integer). Low half of a 64-bit address "
"of a buffer containing the grid dimensions for a Compute dispatch operation. "
"The high half of the address is stored in the next sequential user-SGPR. "
"Only supported by compute pipelines."
msgstr ""

#: ../../../AMDGPUUsage.rst:17269
msgid "0x1000000A"
msgstr ""

#: ../../../AMDGPUUsage.rst:17269
msgid "EsGsLdsSize"
msgstr ""

#: ../../../AMDGPUUsage.rst:17269
msgid ""
"Indicates that PAL will program this user-SGPR to contain the amount of LDS "
"space used for the ES/GS pseudo-ring-buffer for passing data between shader "
"stages."
msgstr ""

#: ../../../AMDGPUUsage.rst:17272
msgid "0x1000000B"
msgstr ""

#: ../../../AMDGPUUsage.rst:17272
msgid "ViewId"
msgstr ""

#: ../../../AMDGPUUsage.rst:17272
msgid ""
"View id (32-bit unsigned integer) identifies a view of graphic pipeline "
"instancing."
msgstr ""

#: ../../../AMDGPUUsage.rst:17274
msgid "0x1000000C"
msgstr ""

#: ../../../AMDGPUUsage.rst:17274
msgid "StreamOutTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:17274
msgid ""
"32-bit pointer to GPU memory containing the stream out target SRD table.  "
"This can only appear for one shader stage per pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:17276
msgid "0x1000000D"
msgstr ""

#: ../../../AMDGPUUsage.rst:17276
msgid "PerShaderPerfData"
msgstr ""

#: ../../../AMDGPUUsage.rst:17276
msgid ""
"32-bit pointer to GPU memory containing the per-shader performance data "
"buffer."
msgstr ""

#: ../../../AMDGPUUsage.rst:17277
msgid "0x1000000F"
msgstr ""

#: ../../../AMDGPUUsage.rst:17277
msgid "VertexBufferTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:17277
msgid ""
"32-bit pointer to GPU memory containing the vertex buffer SRD table.  This "
"can only appear for one shader stage per pipeline."
msgstr ""

#: ../../../AMDGPUUsage.rst:17279
msgid "0x10000010"
msgstr ""

#: ../../../AMDGPUUsage.rst:17279
msgid "UavExportTable"
msgstr ""

#: ../../../AMDGPUUsage.rst:17279
msgid ""
"32-bit pointer to GPU memory containing the UAV export SRD table.  This can "
"only appear for one shader stage per pipeline (PS). These replace color "
"targets and are completely separate from any UAVs used by the shader. This "
"is optional, and only used by the PS when UAV exports are used to replace "
"color-target exports to optimize specific shaders."
msgstr ""

#: ../../../AMDGPUUsage.rst:17284
msgid "0x10000011"
msgstr ""

#: ../../../AMDGPUUsage.rst:17284
msgid "NggCullingData"
msgstr ""

#: ../../../AMDGPUUsage.rst:17284
msgid ""
"64-bit pointer to GPU memory containing the hardware register data needed by "
"some NGG pipelines to perform culling.  This value contains the address of "
"the first of two consecutive registers which provide the full GPU address."
msgstr ""

#: ../../../AMDGPUUsage.rst:17287
msgid "0x10000015"
msgstr ""

#: ../../../AMDGPUUsage.rst:17287
msgid "FetchShaderPtr"
msgstr ""

#: ../../../AMDGPUUsage.rst:17287
msgid "64-bit pointer to GPU memory containing the fetch shader subroutine."
msgstr ""

#: ../../../AMDGPUUsage.rst:17293
msgid "Per-Shader Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:17295
msgid ""
"Low 32 bits of the GPU address for an optional buffer in the ``.data`` "
"section of the ELF. The high 32 bits of the address match the high 32 bits "
"of the shader's program counter."
msgstr ""

#: ../../../AMDGPUUsage.rst:17299
msgid ""
"The buffer can be anything the shader compiler needs it for, and allows each "
"shader to have its own region of the ``.data`` section. Typically, this "
"could be a table of buffer SRD's and the data pointed to by the buffer "
"SRD's, but it could be a flat-address region of memory as well. Its layout "
"and usage are defined by the shader compiler."
msgstr ""

#: ../../../AMDGPUUsage.rst:17305
msgid ""
"Each shader's table in the ``.data`` section is referenced by the symbol "
"``_amdgpu_``\\ *xs*\\ ``_shdr_intrl_data``  where *xs* corresponds with the "
"hardware shader stage the data is for. E.g., ``_amdgpu_cs_shdr_intrl_data`` "
"for the compute shader hardware stage."
msgstr ""

#: ../../../AMDGPUUsage.rst:17313
msgid "Spill Table"
msgstr ""

#: ../../../AMDGPUUsage.rst:17315
msgid ""
"It is possible for a hardware shader to need access to more *user data "
"entries* than there are slots available in user data registers for one or "
"more hardware shader stages. In that case, the PAL runtime expects the "
"necessary *user data entries* to be spilled to GPU memory and use one user "
"data register to point to the spilled user data memory. The value of the "
"*user data entry* must then represent the location where a shader expects to "
"read the low 32-bits of the table's GPU virtual address. The *spill table* "
"itself represents a set of 32-bit values managed by the PAL runtime in GPU-"
"accessible memory that can be made indirectly accessible to a hardware "
"shader."
msgstr ""

#: ../../../AMDGPUUsage.rst:17327
msgid "Unspecified OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:17329
msgid ""
"This section provides code conventions used when the target triple OS is "
"empty (see :ref:`amdgpu-target-triples`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17335
msgid ""
"For code objects generated by AMDGPU backend for non-amdhsa OS, the runtime "
"does not install a trap handler. The ``llvm.trap`` and ``llvm.debugtrap`` "
"instructions are handled as follows:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17339
msgid "AMDGPU Trap Handler for Non-AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:17345
msgid "llvm.trap"
msgstr ""

#: ../../../AMDGPUUsage.rst:17345
msgid "s_endpgm"
msgstr ""

#: ../../../AMDGPUUsage.rst:17345
msgid "Causes wavefront to be terminated."
msgstr ""

#: ../../../AMDGPUUsage.rst:17346
msgid "llvm.debugtrap"
msgstr ""

#: ../../../AMDGPUUsage.rst:17346
msgid "Compiler warning given that there is no trap handler installed."
msgstr ""

#: ../../../AMDGPUUsage.rst:17351
msgid "Core file format"
msgstr ""

#: ../../../AMDGPUUsage.rst:17353
msgid ""
"This section describes the format of core files supporting AMDGPU. Core "
"dumps for an AMDGPU program can come in 2 flavors: split or unified core "
"files."
msgstr ""

#: ../../../AMDGPUUsage.rst:17356
msgid ""
"The split layout consists of one host core file containing the information "
"to rebuild the image of the host process and one AMDGPU core file that "
"contains the information for the AMDGPU agents used in the process.  The "
"AMDGPU core file consists of:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17361
msgid ""
"A note describing the state of the AMDGPU agents, AMDGPU queues, and AMDGPU "
"runtime for the process (see :ref:`amdgpu_corefile_note`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17363
msgid ""
"A list of load segments containing an image of the AMDGPU agents' memory "
"(see :ref:`amdgpu_corefile_memory`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17366
msgid ""
"The unified core file is the union of all the information contained in the "
"two files of the split layout (all notes and load segments).  It contains "
"all the information required to reconstruct the image of the process across "
"all the agents."
msgstr ""

#: ../../../AMDGPUUsage.rst:17372
msgid "Core file header"
msgstr ""

#: ../../../AMDGPUUsage.rst:17374
msgid ""
"An AMDGPU core file is an ``ELF64`` core file.  The content of the header "
"differs in unified core file layout and AMDGPU core file layout."
msgstr ""

#: ../../../AMDGPUUsage.rst:17378
msgid "Split files"
msgstr ""

#: ../../../AMDGPUUsage.rst:17380
msgid ""
"In the split files layout, the AMDGPU core file is an ``ELF64`` file with "
"the header configured as described in :ref:`amdgpu-corefile-headers-table`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17383
msgid "AMDGPU corefile headers"
msgstr ""

#: ../../../AMDGPUUsage.rst:17389
msgid "``ELFCLASS64`` (``0x2``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:17390
msgid "``ELFDATA2LSB`` (``0x1``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:17391
msgid "``ELFOSABI_AMDGPU_HSA`` (``0x40``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:17392
msgid "``ET_CORE``(``0x4``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:17393
msgid "``ELFABIVERSION_AMDGPU_HSA_5``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17394
msgid "``EM_AMDGPU`` (``0xe0``)"
msgstr ""

#: ../../../AMDGPUUsage.rst:17398
msgid "Unified file"
msgstr ""

#: ../../../AMDGPUUsage.rst:17400
msgid ""
"In the unified core file mode, the ``ELF64`` headers are set to describe the "
"host architecture and process."
msgstr ""

#: ../../../AMDGPUUsage.rst:17406
msgid "Core file notes"
msgstr ""

#: ../../../AMDGPUUsage.rst:17408
msgid ""
"An AMDGPU core file must contain one snapshot note in a ``PT_NOTE`` segment. "
"When using a split core file layout, this note is in the AMDGPU file."
msgstr ""

#: ../../../AMDGPUUsage.rst:17411
msgid ""
"The note record vendor field is \"``AMDGPU``\" and the record type is "
"\"``NT_AMDGPU_KFD_CORE_STATE``\" (see :ref:`amdgpu-note-records-v3-onwards`)"
msgstr ""

#: ../../../AMDGPUUsage.rst:17414
msgid ""
"The content of the note is defined in table :ref:`amdgpu-core-snapshot-note-"
"layout-table-v1`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17417
msgid "AMDGPU snapshot note format V1"
msgstr ""

#: ../../../AMDGPUUsage.rst:17421
msgid "Size (bytes)"
msgstr ""

#: ../../../AMDGPUUsage.rst:17421
msgid "Byte alignment"
msgstr ""

#: ../../../AMDGPUUsage.rst:17421
msgid "Comment"
msgstr ""

#: ../../../AMDGPUUsage.rst:17423
msgid "``version_major``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17423 ../../../AMDGPUUsage.rst:17424
#: ../../../AMDGPUUsage.rst:17426 ../../../AMDGPUUsage.rst:17427
#: ../../../AMDGPUUsage.rst:17428 ../../../AMDGPUUsage.rst:17429
msgid "``uint32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17423
msgid "``KFD_IOCTL_MAJOR_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17424
msgid "``version_minor``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17424
msgid "``KFD_IOCTL_MINOR_VERSION``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17425 ../../../AMDGPUUsage.rst:17430
msgid "``runtime_info_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17425
msgid "``uint64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17425 ../../../AMDGPUUsage.rst:17427
#: ../../../AMDGPUUsage.rst:17429
msgid "Must be a multiple of 8"
msgstr ""

#: ../../../AMDGPUUsage.rst:17426
msgid "``n_agents``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17427
msgid "``agent_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17428
msgid "``n_queues``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17429
msgid "``queue_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17430
msgid "``runtime_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17430
msgid "``kfd_runtime_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17431
msgid "``agents_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17431
msgid "``kfd_dbg_device_info_entry[n_agents]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17431
msgid "``n_agents * agent_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17433
msgid "``queues_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17433
msgid "``kfd_queue_snapshot_entry[n_queues]``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17433
msgid "``n_queues * queue_info_entry_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17437
msgid ""
"The definition of all the ``kfd_*`` types comes from the ``include/uapi/"
"linux/kfd_ioctl.h`` header file from the KFD repository. It is usually "
"installed in ``/usr/include/linux/kfd_ioctl.h``. The version of the "
"``kfd_ioctl.h`` file used must define values for ``KFD_IOCTL_MAJOR_VERSION`` "
"and ``KFD_IOCTL_MINOR_VERSION`` matching the values of ``kfd_version_major`` "
"and ``kfd_version_major`` from the note."
msgstr ""

#: ../../../AMDGPUUsage.rst:17448
msgid "Memory segments"
msgstr ""

#: ../../../AMDGPUUsage.rst:17450
msgid ""
"An AMDGPU core file must contain an image of the AMDGPU agents' memory in "
"load segments (of type ``PT_LOAD``).  Those segments must correspond to the "
"memory regions where the content of the agent memory is mapped into the host "
"process by the ROCr runtime (note that those memory mappings are usually not "
"readable by the process itself)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17456
msgid ""
"When using the split core file layout, those segments must be included in "
"the AMDGPU core file."
msgstr ""

#: ../../../AMDGPUUsage.rst:17460
msgid "Source Languages"
msgstr ""

#: ../../../AMDGPUUsage.rst:17465
msgid "OpenCL"
msgstr ""

#: ../../../AMDGPUUsage.rst:17467
msgid "When the language is OpenCL the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17469
msgid ""
"The OpenCL memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17470
msgid ""
"The AMDGPU backend appends additional arguments to the kernel's explicit "
"arguments for the AMDHSA OS (see :ref:`opencl-kernel-implicit-arguments-"
"appended-for-amdhsa-os-table`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17473
msgid ""
"Additional metadata is generated (see :ref:`amdgpu-amdhsa-code-object-"
"metadata`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17476
msgid "OpenCL kernel implicit arguments appended for AMDHSA OS"
msgstr ""

#: ../../../AMDGPUUsage.rst:17480
msgid "Position"
msgstr ""

#: ../../../AMDGPUUsage.rst:17480
msgid "Byte Size"
msgstr ""

#: ../../../AMDGPUUsage.rst:17480
msgid "Byte Alignment"
msgstr ""

#: ../../../AMDGPUUsage.rst:17483
msgid "OpenCL Global Offset X"
msgstr ""

#: ../../../AMDGPUUsage.rst:17484
msgid "OpenCL Global Offset Y"
msgstr ""

#: ../../../AMDGPUUsage.rst:17485
msgid "OpenCL Global Offset Z"
msgstr ""

#: ../../../AMDGPUUsage.rst:17486
msgid "OpenCL address of printf buffer"
msgstr ""

#: ../../../AMDGPUUsage.rst:17487
msgid "OpenCL address of virtual queue used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:17489
msgid "OpenCL address of AqlWrap struct used by enqueue_kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:17491
msgid "Pointer argument used for Multi-gird synchronization."
msgstr ""

#: ../../../AMDGPUUsage.rst:17498
msgid "HCC"
msgstr ""

#: ../../../AMDGPUUsage.rst:17500
msgid "When the language is HCC the following differences occur:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17502
msgid "The HSA memory model is used (see :ref:`amdgpu-amdhsa-memory-model`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:17507
msgid "Assembler"
msgstr ""

#: ../../../AMDGPUUsage.rst:17509
msgid ""
"AMDGPU backend has LLVM-MC based assembler which is currently in "
"development. It supports AMDGCN GFX6-GFX11."
msgstr ""

#: ../../../AMDGPUUsage.rst:17512
msgid "This section describes general syntax for instructions and operands."
msgstr ""

#: ../../../AMDGPUUsage.rst:17515
msgid "Instructions"
msgstr ""

#: ../../../AMDGPUUsage.rst:17517
msgid ""
"An instruction has the following :doc:`syntax<AMDGPUInstructionSyntax>`:"
msgstr ""

#: ../../../AMDGPUUsage.rst:0
msgid ""
"``<``\\ *opcode*\\ ``> <``\\ *operand0*\\ ``>, <``\\ *operand1*\\ ``>,... "
"<``\\ *modifier0*\\ ``> <``\\ *modifier1*\\ ``>...``"
msgstr ""

#: ../../../AMDGPUUsage.rst:17522
msgid ""
":doc:`Operands<AMDGPUOperandSyntax>` are comma-separated while :doc:"
"`modifiers<AMDGPUModifierSyntax>` are space-separated."
msgstr ""

#: ../../../AMDGPUUsage.rst:17525
msgid ""
"The order of operands and modifiers is fixed. Most modifiers are optional "
"and may be omitted."
msgstr ""

#: ../../../AMDGPUUsage.rst:17528
msgid ""
"Links to detailed instruction syntax description may be found in the "
"following table. Note that features under development are not included in "
"this description."
msgstr ""

#: ../../../AMDGPUUsage.rst:17533
msgid "Core ISA"
msgstr ""

#: ../../../AMDGPUUsage.rst:17533
msgid "ISA Variants and Extensions"
msgstr ""

#: ../../../AMDGPUUsage.rst:17535
msgid "GCN 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:17535
msgid ":doc:`GFX7<AMDGPU/AMDGPUAsmGFX7>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17535 ../../../AMDGPUUsage.rst:17536
msgid "\\-"
msgstr ""

#: ../../../AMDGPUUsage.rst:17536
msgid "GCN 3, GCN 4"
msgstr ""

#: ../../../AMDGPUUsage.rst:17536
msgid ":doc:`GFX8<AMDGPU/AMDGPUAsmGFX8>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17537
msgid "GCN 5"
msgstr ""

#: ../../../AMDGPUUsage.rst:17537 ../../../AMDGPUUsage.rst:17549
#: ../../../AMDGPUUsage.rst:17551 ../../../AMDGPUUsage.rst:17553
msgid ":doc:`GFX9<AMDGPU/AMDGPUAsmGFX9>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17537
msgid ":doc:`gfx900<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17539
msgid ":doc:`gfx902<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17541
msgid ":doc:`gfx904<AMDGPU/AMDGPUAsmGFX904>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17543
msgid ":doc:`gfx906<AMDGPU/AMDGPUAsmGFX906>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17545
msgid ":doc:`gfx909<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17547
msgid ":doc:`gfx90c<AMDGPU/AMDGPUAsmGFX900>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17549
msgid "CDNA 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:17549
msgid ":doc:`gfx908<AMDGPU/AMDGPUAsmGFX908>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17551
msgid "CDNA 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:17551
msgid ":doc:`gfx90a<AMDGPU/AMDGPUAsmGFX90a>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17553
msgid "CDNA 3"
msgstr ""

#: ../../../AMDGPUUsage.rst:17553
msgid ":doc:`gfx940<AMDGPU/AMDGPUAsmGFX940>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17555
msgid ":doc:`gfx941<AMDGPU/AMDGPUAsmGFX940>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17557
msgid ":doc:`gfx942<AMDGPU/AMDGPUAsmGFX940>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17559
msgid "RDNA 1"
msgstr ""

#: ../../../AMDGPUUsage.rst:17559
msgid ":doc:`GFX10 RDNA1<AMDGPU/AMDGPUAsmGFX10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17559
msgid ":doc:`gfx1010<AMDGPU/AMDGPUAsmGFX10>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17561
msgid ":doc:`gfx1011<AMDGPU/AMDGPUAsmGFX1011>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17563
msgid ":doc:`gfx1012<AMDGPU/AMDGPUAsmGFX1011>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17565
msgid ":doc:`gfx1013<AMDGPU/AMDGPUAsmGFX1013>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17567
msgid "RDNA 2"
msgstr ""

#: ../../../AMDGPUUsage.rst:17567
msgid ":doc:`GFX10 RDNA2<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17567
msgid ":doc:`gfx1030<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17569
msgid ":doc:`gfx1031<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17571
msgid ":doc:`gfx1032<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17573
msgid ":doc:`gfx1033<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17575
msgid ":doc:`gfx1034<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17577
msgid ":doc:`gfx1035<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17579
msgid ":doc:`gfx1036<AMDGPU/AMDGPUAsmGFX1030>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17581
msgid "RDNA 3"
msgstr ""

#: ../../../AMDGPUUsage.rst:17581
msgid ":doc:`GFX11<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17581
msgid ":doc:`gfx1100<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17583
msgid ":doc:`gfx1101<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17585
msgid ":doc:`gfx1102<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17587
msgid ":doc:`gfx1103<AMDGPU/AMDGPUAsmGFX11>`"
msgstr ""

#: ../../../AMDGPUUsage.rst:17590
msgid ""
"For more information about instructions, their semantics and supported "
"combinations of operands, refer to one of instruction set architecture "
"manuals [AMD-GCN-GFX6]_, [AMD-GCN-GFX7]_, [AMD-GCN-GFX8]_, [AMD-GCN-GFX900-"
"GFX904-VEGA]_, [AMD-GCN-GFX906-VEGA7NM]_, [AMD-GCN-GFX908-CDNA1]_, [AMD-GCN-"
"GFX90A-CDNA2]_, [AMD-GCN-GFX940-GFX942-CDNA3]_, [AMD-GCN-GFX10-RDNA1]_, [AMD-"
"GCN-GFX10-RDNA2]_, [AMD-GCN-GFX11-RDNA3]_ and [AMD-GCN-GFX11-RDNA3.5]_."
msgstr ""

#: ../../../AMDGPUUsage.rst:17601
msgid ""
"Detailed description of operands may be found :doc:"
"`here<AMDGPUOperandSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:17604
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUUsage.rst:17606
msgid ""
"Detailed description of modifiers may be found :doc:"
"`here<AMDGPUModifierSyntax>`."
msgstr ""

#: ../../../AMDGPUUsage.rst:17610
msgid "Instruction Examples"
msgstr ""

#: ../../../AMDGPUUsage.rst:17613
msgid "DS"
msgstr ""

#: ../../../AMDGPUUsage.rst:17622
msgid ""
"For full list of supported instructions, refer to \"LDS/GDS instructions\" "
"in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:17626
msgid "FLAT"
msgstr ""

#: ../../../AMDGPUUsage.rst:17636
msgid ""
"For full list of supported instructions, refer to \"FLAT instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:17640
msgid "MUBUF"
msgstr ""

#: ../../../AMDGPUUsage.rst:17650
msgid ""
"For full list of supported instructions, refer to \"MUBUF Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:17654
msgid "SMRD/SMEM"
msgstr ""

#: ../../../AMDGPUUsage.rst:17664
msgid ""
"For full list of supported instructions, refer to \"Scalar Memory "
"Operations\" in ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:17668
msgid "SOP1"
msgstr ""

#: ../../../AMDGPUUsage.rst:17680
msgid ""
"For full list of supported instructions, refer to \"SOP1 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:17684
msgid "SOP2"
msgstr ""

#: ../../../AMDGPUUsage.rst:17698
msgid ""
"For full list of supported instructions, refer to \"SOP2 Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:17702
msgid "SOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:17711
msgid ""
"For full list of supported instructions, refer to \"SOPC Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:17715
msgid "SOPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:17731
msgid ""
"For full list of supported instructions, refer to \"SOPP Instructions\" in "
"ISA Manual."
msgstr ""

#: ../../../AMDGPUUsage.rst:17734
msgid ""
"Unless otherwise mentioned, little verification is performed on the operands "
"of SOPP Instructions, so it is up to the programmer to be familiar with the "
"range or acceptable values."
msgstr ""

#: ../../../AMDGPUUsage.rst:17739
msgid "VALU"
msgstr ""

#: ../../../AMDGPUUsage.rst:17741
msgid ""
"For vector ALU instruction opcodes (VOP1, VOP2, VOP3, VOPC, VOP_DPP, "
"VOP_SDWA), the assembler will automatically use optimal encoding based on "
"its operands. To force specific encoding, one can add a suffix to the opcode "
"of the instruction:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17745
msgid "_e32 for 32-bit VOP1/VOP2/VOPC"
msgstr ""

#: ../../../AMDGPUUsage.rst:17746
msgid "_e64 for 64-bit VOP3"
msgstr ""

#: ../../../AMDGPUUsage.rst:17747
msgid "_dpp for VOP_DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:17748
msgid "_e64_dpp for VOP3 with DPP"
msgstr ""

#: ../../../AMDGPUUsage.rst:17749
msgid "_sdwa for VOP_SDWA"
msgstr ""

#: ../../../AMDGPUUsage.rst:17751
msgid "VOP1/VOP2/VOP3/VOPC examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17768
msgid "VOP_DPP examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17782
msgid "VOP3_DPP examples (Available on GFX11+):"
msgstr ""

#: ../../../AMDGPUUsage.rst:17790
msgid "VOP_SDWA examples:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17800
msgid ""
"For full list of supported instructions, refer to \"Vector ALU "
"instructions\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:17805
msgid "Code Object V2 Predefined Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:17810 ../../../AMDGPUUsage.rst:17981
msgid ""
"The AMDGPU assembler defines and updates some symbols automatically. These "
"symbols do not affect code generation."
msgstr ""

#: ../../../AMDGPUUsage.rst:17814
msgid ".option.machine_version_major"
msgstr ""

#: ../../../AMDGPUUsage.rst:17816 ../../../AMDGPUUsage.rst:17987
msgid ""
"Set to the GFX major generation number of the target being assembled for. "
"For example, when assembling for a \"GFX9\" target this will be set to the "
"integer value \"9\". The possible GFX major generation numbers are presented "
"in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:17822
msgid ".option.machine_version_minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:17824 ../../../AMDGPUUsage.rst:17995
msgid ""
"Set to the GFX minor generation number of the target being assembled for. "
"For example, when assembling for a \"GFX810\" target this will be set to the "
"integer value \"1\". The possible GFX minor generation numbers are presented "
"in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:17830
msgid ".option.machine_version_stepping"
msgstr ""

#: ../../../AMDGPUUsage.rst:17832 ../../../AMDGPUUsage.rst:18003
msgid ""
"Set to the GFX stepping generation number of the target being assembled for. "
"For example, when assembling for a \"GFX704\" target this will be set to the "
"integer value \"4\". The possible GFX stepping generation numbers are "
"presented in :ref:`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:17838
msgid ".kernel.vgpr_count"
msgstr ""

#: ../../../AMDGPUUsage.rst:17840
msgid ""
"Set to zero each time a :ref:`amdgpu-amdhsa-assembler-directive-"
"amdgpu_hsa_kernel` directive is encountered. At each instruction, if the "
"current value of this symbol is less than or equal to the maximum VGPR "
"number explicitly referenced within that instruction then the symbol value "
"is updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:17848
msgid ".kernel.sgpr_count"
msgstr ""

#: ../../../AMDGPUUsage.rst:17850
msgid ""
"Set to zero each time a :ref:`amdgpu-amdhsa-assembler-directive-"
"amdgpu_hsa_kernel` directive is encountered. At each instruction, if the "
"current value of this symbol is less than or equal to the maximum VGPR "
"number explicitly referenced within that instruction then the symbol value "
"is updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:17860
msgid "Code Object V2 Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:17865
msgid ""
"AMDGPU ABI defines auxiliary data in output code object. In assembly source, "
"one can specify them with assembler directives."
msgstr ""

#: ../../../AMDGPUUsage.rst:17869
msgid ".hsa_code_object_version major, minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:17871
msgid ""
"*major* and *minor* are integers that specify the version of the HSA code "
"object that will be generated by the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:17875
msgid ".hsa_code_object_isa [major, minor, stepping, vendor, arch]"
msgstr ""

#: ../../../AMDGPUUsage.rst:17878
msgid ""
"*major*, *minor*, and *stepping* are all integers that describe the "
"instruction set architecture (ISA) version of the assembly program."
msgstr ""

#: ../../../AMDGPUUsage.rst:17881
msgid ""
"*vendor* and *arch* are quoted strings. *vendor* should always be equal to "
"\"AMD\" and *arch* should always be equal to \"AMDGPU\"."
msgstr ""

#: ../../../AMDGPUUsage.rst:17884
msgid ""
"By default, the assembler will derive the ISA version, *vendor*, and *arch* "
"from the value of the -mcpu option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:17890
msgid ".amdgpu_hsa_kernel (name)"
msgstr ""

#: ../../../AMDGPUUsage.rst:17892
msgid ""
"This directives specifies that the symbol with given name is a kernel entry "
"point (label) and the object should contain corresponding symbol of type "
"STT_AMDGPU_HSA_KERNEL."
msgstr ""

#: ../../../AMDGPUUsage.rst:17897
msgid ".amd_kernel_code_t"
msgstr ""

#: ../../../AMDGPUUsage.rst:17899
msgid ""
"This directive marks the beginning of a list of key / value pairs that are "
"used to specify the amd_kernel_code_t object that will be emitted by the "
"assembler. The list must be terminated by the *.end_amd_kernel_code_t* "
"directive. For any amd_kernel_code_t values that are unspecified a default "
"value will be used. The default value for all keys is 0, with the following "
"exceptions:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17905
msgid "*amd_code_version_major* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:17906
msgid "*amd_kernel_code_version_minor* defaults to 2."
msgstr ""

#: ../../../AMDGPUUsage.rst:17907
msgid "*amd_machine_kind* defaults to 1."
msgstr ""

#: ../../../AMDGPUUsage.rst:17908
msgid ""
"*amd_machine_version_major*, *machine_version_minor*, and "
"*amd_machine_version_stepping* are derived from the value of the -mcpu "
"option that is passed to the assembler."
msgstr ""

#: ../../../AMDGPUUsage.rst:17911
msgid "*kernel_code_entry_byte_offset* defaults to 256."
msgstr ""

#: ../../../AMDGPUUsage.rst:17912
msgid ""
"*wavefront_size* defaults 6 for all targets before GFX10. For GFX10 onwards "
"defaults to 6 if target feature ``wavefrontsize64`` is enabled, otherwise 5. "
"Note that wavefront size is specified as a power of two, so a value of **n** "
"means a size of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:17916
msgid "*call_convention* defaults to -1."
msgstr ""

#: ../../../AMDGPUUsage.rst:17917
msgid ""
"*kernarg_segment_alignment*, *group_segment_alignment*, and "
"*private_segment_alignment* default to 4. Note that alignments are specified "
"as a power of 2, so a value of **n** means an alignment of 2^ **n**."
msgstr ""

#: ../../../AMDGPUUsage.rst:17920
msgid ""
"*enable_tg_split* defaults to 1 if target feature ``tgsplit`` is enabled for "
"GFX90A onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:17922
msgid ""
"*enable_wgp_mode* defaults to 1 if target feature ``cumode`` is disabled for "
"GFX10 onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:17924
msgid "*enable_mem_ordered* defaults to 1 for GFX10 onwards."
msgstr ""

#: ../../../AMDGPUUsage.rst:17926
msgid ""
"The *.amd_kernel_code_t* directive must be placed immediately after the "
"function label and before any instructions."
msgstr ""

#: ../../../AMDGPUUsage.rst:17929
msgid ""
"For a full list of amd_kernel_code_t keys, refer to AMDGPU ABI document, "
"comments in lib/Target/AMDGPU/AmdKernelCodeT.h and test/CodeGen/AMDGPU/hsa.s."
msgstr ""

#: ../../../AMDGPUUsage.rst:17935
msgid "Code Object V2 Example Source Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:17940 ../../../AMDGPUUsage.rst:18241
msgid ""
"Here is an example of a minimal assembly source file, defining one HSA "
"kernel:"
msgstr ""

#: ../../../AMDGPUUsage.rst:17979
msgid "Code Object V3 and Above Predefined Symbols"
msgstr ""

#: ../../../AMDGPUUsage.rst:17985
msgid ".amdgcn.gfx_generation_number"
msgstr ""

#: ../../../AMDGPUUsage.rst:17993
msgid ".amdgcn.gfx_generation_minor"
msgstr ""

#: ../../../AMDGPUUsage.rst:18001
msgid ".amdgcn.gfx_generation_stepping"
msgstr ""

#: ../../../AMDGPUUsage.rst:18011
msgid ".amdgcn.next_free_vgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:18013
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal to the maximum VGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that VGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:18018
msgid ""
"May be used to set the `.amdhsa_next_free_vgpr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18021 ../../../AMDGPUUsage.rst:18036
msgid ""
"May be set at any time, e.g. manually set to zero at the start of each "
"kernel."
msgstr ""

#: ../../../AMDGPUUsage.rst:18026
msgid ".amdgcn.next_free_sgpr"
msgstr ""

#: ../../../AMDGPUUsage.rst:18028
msgid ""
"Set to zero before assembly begins. At each instruction, if the current "
"value of this symbol is less than or equal the maximum SGPR number "
"explicitly referenced within that instruction then the symbol value is "
"updated to equal that SGPR number plus one."
msgstr ""

#: ../../../AMDGPUUsage.rst:18033
msgid ""
"May be used to set the `.amdhsa_next_free_spgr` directive in :ref:`amdhsa-"
"kernel-directives-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18041
msgid "Code Object V3 and Above Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:18043
msgid ""
"Directives which begin with ``.amdgcn`` are valid for all ``amdgcn`` "
"architecture processors, and are not OS-specific. Directives which begin "
"with ``.amdhsa`` are specific to ``amdgcn`` architecture processors when the "
"``amdhsa`` OS is specified. See :ref:`amdgpu-target-triples` and :ref:"
"`amdgpu-processors`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18052
msgid ".amdgcn_target <target-triple> \"-\" <target-id>"
msgstr ""

#: ../../../AMDGPUUsage.rst:18054
msgid ""
"Optional directive which declares the ``<target-triple>-<target-id>`` "
"supported by the containing assembler source file. Used by the assembler to "
"validate command-line options such as ``-triple``, ``-mcpu``, and ``--"
"offload-arch=<target-id>``. A non-canonical target ID is allowed. See :ref:"
"`amdgpu-target-triples` and :ref:`amdgpu-target-id`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18062
msgid ""
"The target ID syntax used for code object V2 to V3 for this directive "
"differs from that used elsewhere. See :ref:`amdgpu-target-id-v2-v3`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18068
msgid ".amdhsa_code_object_version <version>"
msgstr ""

#: ../../../AMDGPUUsage.rst:18070
msgid ""
"Optional directive which declares the code object version to be generated by "
"the assembler. If not present, a default value will be used."
msgstr ""

#: ../../../AMDGPUUsage.rst:18074
msgid ".amdhsa_kernel <name>"
msgstr ""

#: ../../../AMDGPUUsage.rst:18076
msgid ""
"Creates a correctly aligned AMDHSA kernel descriptor and a symbol, ``<name>."
"kd``, in the current location of the current section. Only valid when the OS "
"is ``amdhsa``. ``<name>`` must be a symbol that labels the first instruction "
"to execute, and does not need to be previously defined."
msgstr ""

#: ../../../AMDGPUUsage.rst:18081
msgid ""
"Marks the beginning of a list of directives used to generate the bytes of a "
"kernel descriptor, as described in :ref:`amdgpu-amdhsa-kernel-descriptor`. "
"Directives which may appear in this list are described in :ref:`amdhsa-"
"kernel-directives-table`. Directives may appear in any order, must be valid "
"for the target being assembled for, and cannot be repeated. Directives "
"support the range of values specified by the field they reference in :ref:"
"`amdgpu-amdhsa-kernel-descriptor`. If a directive is not specified, it is "
"assumed to have its default value, unless it is marked as \"Required\", in "
"which case it is an error to omit the directive. This list of directives is "
"terminated by an ``.end_amdhsa_kernel`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:18092
msgid "AMDHSA Kernel Assembler Directives"
msgstr ""

#: ../../../AMDGPUUsage.rst:18096
msgid "Directive"
msgstr ""

#: ../../../AMDGPUUsage.rst:18096
msgid "Default"
msgstr ""

#: ../../../AMDGPUUsage.rst:18096
msgid "Supported On"
msgstr ""

#: ../../../AMDGPUUsage.rst:18098
msgid "``.amdhsa_group_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18098 ../../../AMDGPUUsage.rst:18100
#: ../../../AMDGPUUsage.rst:18102 ../../../AMDGPUUsage.rst:18104
#: ../../../AMDGPUUsage.rst:18109 ../../../AMDGPUUsage.rst:18111
#: ../../../AMDGPUUsage.rst:18113 ../../../AMDGPUUsage.rst:18115
#: ../../../AMDGPUUsage.rst:18120 ../../../AMDGPUUsage.rst:18126
#: ../../../AMDGPUUsage.rst:18133 ../../../AMDGPUUsage.rst:18135
#: ../../../AMDGPUUsage.rst:18137 ../../../AMDGPUUsage.rst:18139
#: ../../../AMDGPUUsage.rst:18141 ../../../AMDGPUUsage.rst:18145
#: ../../../AMDGPUUsage.rst:18148 ../../../AMDGPUUsage.rst:18154
#: ../../../AMDGPUUsage.rst:18165 ../../../AMDGPUUsage.rst:18169
#: ../../../AMDGPUUsage.rst:18173 ../../../AMDGPUUsage.rst:18177
#: ../../../AMDGPUUsage.rst:18203 ../../../AMDGPUUsage.rst:18205
#: ../../../AMDGPUUsage.rst:18207 ../../../AMDGPUUsage.rst:18209
#: ../../../AMDGPUUsage.rst:18211 ../../../AMDGPUUsage.rst:18213
#: ../../../AMDGPUUsage.rst:18215
msgid "GFX6-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:18098
msgid ""
"Controls GROUP_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18100
msgid "``.amdhsa_private_segment_fixed_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18100
msgid ""
"Controls PRIVATE_SEGMENT_FIXED_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18102
msgid "``.amdhsa_kernarg_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18102
msgid ""
"Controls KERNARG_SIZE in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18104
msgid "``.amdhsa_user_sgpr_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18104
msgid ""
"Controls USER_SGPR_COUNT in COMPUTE_PGM_RSRC2 :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`"
msgstr ""

#: ../../../AMDGPUUsage.rst:18106
msgid "``.amdhsa_user_sgpr_private_segment_buffer``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18106 ../../../AMDGPUUsage.rst:18117
#: ../../../AMDGPUUsage.rst:18128
msgid "GFX6-GFX10 (except GFX940)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18106
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18109
msgid "``.amdhsa_user_sgpr_dispatch_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18109
msgid ""
"Controls ENABLE_SGPR_DISPATCH_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-"
"v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18111
msgid "``.amdhsa_user_sgpr_queue_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18111
msgid ""
"Controls ENABLE_SGPR_QUEUE_PTR in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18113
msgid "``.amdhsa_user_sgpr_kernarg_segment_ptr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18113
msgid ""
"Controls ENABLE_SGPR_KERNARG_SEGMENT_PTR in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18115
msgid "``.amdhsa_user_sgpr_dispatch_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18115
msgid ""
"Controls ENABLE_SGPR_DISPATCH_ID in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18117
msgid "``.amdhsa_user_sgpr_flat_scratch_init``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18117
msgid ""
"Controls ENABLE_SGPR_FLAT_SCRATCH_INIT in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18120
msgid "``.amdhsa_user_sgpr_private_segment_size``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18120
msgid ""
"Controls ENABLE_SGPR_PRIVATE_SEGMENT_SIZE in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18122
msgid "``.amdhsa_wavefront_size32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18122
msgid "Target Feature Specific (wavefrontsize64)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18122
msgid ""
"Controls ENABLE_WAVEFRONT_SIZE32 in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18126
msgid "``.amdhsa_uses_dynamic_stack``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18126
msgid ""
"Controls USES_DYNAMIC_STACK in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18128
msgid "``.amdhsa_system_sgpr_private_segment_wavefront_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18128 ../../../AMDGPUUsage.rst:18131
msgid ""
"Controls ENABLE_PRIVATE_SEGMENT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18131
msgid "``.amdhsa_enable_private_segment``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18131
msgid "GFX940, GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:18133
msgid "``.amdhsa_system_sgpr_workgroup_id_x``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18133
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_X in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18135
msgid "``.amdhsa_system_sgpr_workgroup_id_y``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18135
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Y in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18137
msgid "``.amdhsa_system_sgpr_workgroup_id_z``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18137
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_ID_Z in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18139
msgid "``.amdhsa_system_sgpr_workgroup_info``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18139
msgid ""
"Controls ENABLE_SGPR_WORKGROUP_INFO in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18141
msgid "``.amdhsa_system_vgpr_workitem_id``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18141
msgid ""
"Controls ENABLE_VGPR_WORKITEM_ID in :ref:`amdgpu-amdhsa-compute_pgm_rsrc2-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-system-"
"vgpr-work-item-id-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18145
msgid "``.amdhsa_next_free_vgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18145
msgid ""
"Maximum VGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WORKITEM_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18148
msgid "``.amdhsa_next_free_sgpr``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18148
msgid ""
"Maximum SGPR number explicitly referenced, plus one. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18151
msgid "``.amdhsa_accum_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18151
msgid ""
"Offset of a first AccVGPR in the unified register file. Used to calculate "
"ACCUM_OFFSET in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18154
msgid "``.amdhsa_reserve_vcc``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18154
msgid ""
"Whether the kernel may use the special VCC SGPR. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18157
msgid "``.amdhsa_reserve_flat_scratch``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18157
msgid "GFX7-GFX10 (except GFX940)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18157
msgid ""
"Whether the kernel may use flat instructions to access scratch memory. Used "
"to calculate GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc1-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18161
msgid "``.amdhsa_reserve_xnack_mask``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18161
msgid "Target Feature Specific (xnack)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18161
msgid "GFX8-GFX10"
msgstr ""

#: ../../../AMDGPUUsage.rst:18161
msgid ""
"Whether the kernel may trigger XNACK replay. Used to calculate "
"GRANULATED_WAVEFRONT_SGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18165
msgid "``.amdhsa_float_round_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18165
msgid ""
"Controls FLOAT_ROUND_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18169
msgid "``.amdhsa_float_round_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18169
msgid ""
"Controls FLOAT_ROUND_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-rounding-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18173
msgid "``.amdhsa_float_denorm_mode_32``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18173
msgid ""
"Controls FLOAT_DENORM_MODE_32 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-floating-"
"point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18177
msgid "``.amdhsa_float_denorm_mode_16_64``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18177
msgid ""
"Controls FLOAT_DENORM_MODE_16_64 in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-"
"gfx6-gfx12-table`. Possible values are defined in :ref:`amdgpu-amdhsa-"
"floating-point-denorm-mode-enumeration-values-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18181
msgid "``.amdhsa_dx10_clamp``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18181
msgid ""
"Controls ENABLE_DX10_CLAMP in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18183
msgid "``.amdhsa_ieee_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18183
msgid ""
"Controls ENABLE_IEEE_MODE in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-"
"gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18185
msgid "``.amdhsa_round_robin_scheduling``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18185
msgid ""
"Controls ENABLE_WG_RR_EN in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18187
msgid "``.amdhsa_fp16_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18187
msgid ""
"Controls FP16_OVFL in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18189
msgid "``.amdhsa_tg_split``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18189
msgid "Target Feature Specific (tgsplit)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18189
msgid "GFX90A, GFX940, GFX11-GFX12"
msgstr ""

#: ../../../AMDGPUUsage.rst:18189
msgid ""
"Controls TG_SPLIT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx90a-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18193
msgid "``.amdhsa_workgroup_processor_mode``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18193
msgid "Target Feature Specific (cumode)"
msgstr ""

#: ../../../AMDGPUUsage.rst:18193
msgid ""
"Controls ENABLE_WGP_MODE in :ref:`amdgpu-amdhsa-kernel-descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18197
msgid "``.amdhsa_memory_ordered``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18197
msgid ""
"Controls MEM_ORDERED in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18199
msgid "``.amdhsa_forward_progress``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18199
msgid ""
"Controls FWD_PROGRESS in :ref:`amdgpu-amdhsa-compute_pgm_rsrc1-gfx6-gfx12-"
"table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18201
msgid "``.amdhsa_shared_vgpr_count``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18201
msgid ""
"Controls SHARED_VGPR_COUNT in :ref:`amdgpu-amdhsa-compute_pgm_rsrc3-gfx10-"
"gfx11-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18203
msgid "``.amdhsa_exception_fp_ieee_invalid_op``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18203
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18205
msgid "``.amdhsa_exception_fp_denorm_src``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18205
msgid ""
"Controls ENABLE_EXCEPTION_FP_DENORMAL_SOURCE in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18207
msgid "``.amdhsa_exception_fp_ieee_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18207
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO in :ref:`amdgpu-"
"amdhsa-compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18209
msgid "``.amdhsa_exception_fp_ieee_overflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18209
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18211
msgid "``.amdhsa_exception_fp_ieee_underflow``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18211
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18213
msgid "``.amdhsa_exception_fp_ieee_inexact``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18213
msgid ""
"Controls ENABLE_EXCEPTION_IEEE_754_FP_INEXACT in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18215
msgid "``.amdhsa_exception_int_div_zero``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18215
msgid ""
"Controls ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO in :ref:`amdgpu-amdhsa-"
"compute_pgm_rsrc2-gfx6-gfx12-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18217
msgid "``.amdhsa_user_sgpr_kernarg_preload_length``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18217
msgid ""
"Controls KERNARG_PRELOAD_SPEC_LENGTH in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18219
msgid "``.amdhsa_user_sgpr_kernarg_preload_offset``"
msgstr ""

#: ../../../AMDGPUUsage.rst:18219
msgid ""
"Controls KERNARG_PRELOAD_SPEC_OFFSET in :ref:`amdgpu-amdhsa-kernel-"
"descriptor-v3-table`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18224
msgid ".amdgpu_metadata"
msgstr ""

#: ../../../AMDGPUUsage.rst:18226
msgid ""
"Optional directive which declares the contents of the ``NT_AMDGPU_METADATA`` "
"note record (see :ref:`amdgpu-elf-note-records-table-v3-onwards`)."
msgstr ""

#: ../../../AMDGPUUsage.rst:18229
msgid ""
"The contents must be in the [YAML]_ markup format, with the same structure "
"and semantics described in :ref:`amdgpu-amdhsa-code-object-metadata-v3`, :"
"ref:`amdgpu-amdhsa-code-object-metadata-v4` or :ref:`amdgpu-amdhsa-code-"
"object-metadata-v5`."
msgstr ""

#: ../../../AMDGPUUsage.rst:18234
msgid "This directive is terminated by an ``.end_amdgpu_metadata`` directive."
msgstr ""

#: ../../../AMDGPUUsage.rst:18239
msgid "Code Object V3 and Above Example Source Code"
msgstr ""

#: ../../../AMDGPUUsage.rst:18296
msgid "This kernel is equivalent to the following HIP program:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18305
msgid ""
"If an assembly source file contains multiple kernels and/or functions, the :"
"ref:`amdgpu-amdhsa-assembler-symbol-next_free_vgpr` and :ref:`amdgpu-amdhsa-"
"assembler-symbol-next_free_sgpr` symbols may be reset using the ``.set "
"<symbol>, <expression>`` directive. For example, in the case of two kernels, "
"where ``function1`` is only called from ``kernel1`` it is sufficient to "
"group the function with the kernel that calls it and reset the symbols "
"between the two connected components:"
msgstr ""

#: ../../../AMDGPUUsage.rst:18375
msgid ""
"These symbols cannot identify connected components in order to automatically "
"track the usage for each kernel. However, in some cases careful organization "
"of the kernels and functions in the source file means there is minimal "
"additional effort required to accurately calculate GPR usage."
msgstr ""

#: ../../../AMDGPUUsage.rst:18381
msgid "Additional Documentation"
msgstr ""

#: ../../../AMDGPUUsage.rst:18383
msgid ""
"`AMD Southern Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2012/12/AMD_Southern_Islands_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18384
msgid ""
"`AMD Sea Islands Series ISA <http://developer.amd.com/wordpress/"
"media/2013/07/AMD_Sea_Islands_Instruction_Set_Architecture.pdf>`_"
msgstr ""

#: ../../../AMDGPUUsage.rst:18385
msgid ""
"`AMD GCN3 Instruction Set Architecture <http://amd-dev.wpengine.netdna-cdn."
"com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1."
"pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18386
msgid ""
"`AMD Vega Instruction Set Architecture <http://developer.amd.com/wordpress/"
"media/2013/12/Vega_Shader_ISA_28July2017.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18387
msgid ""
"`AMD Vega 7nm Instruction Set Architecture <https://gpuopen.com/wp-content/"
"uploads/2019/11/Vega_7nm_Shader_ISA_26November2019.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18388
msgid ""
"`AMD Instinct MI100 Instruction Set Architecture <https://developer.amd.com/"
"wp-content/resources/CDNA1_Shader_ISA_14December2020.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18389
msgid ""
"`AMD Instinct MI200 Instruction Set Architecture <https://developer.amd.com/"
"wp-content/resources/CDNA2_Shader_ISA_4February2022.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18390
msgid ""
"`AMD Instinct MI300 Instruction Set Architecture <https://www.amd.com/"
"content/dam/amd/en/documents/instinct-tech-docs/instruction-set-"
"architectures/amd-instinct-mi300-cdna3-instruction-set-architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18391
msgid ""
"`AMD RDNA 1.0 Instruction Set Architecture <https://gpuopen.com/wp-content/"
"uploads/2019/08/RDNA_Shader_ISA_5August2019.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18392
msgid ""
"`AMD RDNA 2 Instruction Set Architecture <https://developer.amd.com/wp-"
"content/resources/RDNA2_Shader_ISA_November2020.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18393
msgid ""
"`AMD RDNA 3 Instruction Set Architecture <https://developer.amd.com/wp-"
"content/resources/RDNA3_Shader_ISA_December2022.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18394
msgid ""
"`AMD RDNA 3.5 Instruction Set Architecture <https://www.amd.com/content/dam/"
"amd/en/documents/radeon-tech-docs/instruction-set-architectures/"
"rdna35_instruction_set_architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18395
msgid ""
"`AMD R6xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"R600_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18396
msgid ""
"`AMD R7xx shader ISA <http://developer.amd.com/wordpress/media/2012/10/R700-"
"Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18397
msgid ""
"`AMD Evergreen shader ISA <http://developer.amd.com/wordpress/media/2012/10/"
"AMD_Evergreen-Family_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18398
msgid ""
"`AMD Cayman/Trinity shader ISA <http://developer.amd.com/wordpress/"
"media/2012/10/AMD_HD_6900_Series_Instruction_Set_Architecture.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18399
msgid "`AMD ROCmâ„¢ Platform <https://rocmdocs.amd.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18400
msgid "`AMD ROCmâ„¢ github <http://github.com/RadeonOpenCompute>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18401
msgid "`AMD ROCm Release Notes <https://github.com/RadeonOpenCompute/ROCm>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18402
msgid ""
"`Attributes in Clang <https://clang.llvm.org/docs/AttributeReference.html>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18403
msgid "`DWARF Debugging Information Format <http://dwarfstd.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18404
msgid ""
"`Executable and Linkable Format (ELF) <http://www.sco.com/developers/gabi/"
">`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18405
msgid ""
"`Heterogeneous-race-free Memory Models <https://research.cs.wisc.edu/"
"multifacet/papers/asplos14_hrf.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18406
msgid ""
"`Heterogeneous System Architecture (HSA) Foundation <http://www."
"hsafoundation.com/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18407
msgid "`Message Pack <http://www.msgpack.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18408
msgid ""
"`The OpenCL Specification Version 2.0 <http://www.khronos.org/registry/cl/"
"specs/opencl-2.0.pdf>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18409
msgid "`Semantic Versioning <https://semver.org/>`__"
msgstr ""

#: ../../../AMDGPUUsage.rst:18410
msgid ""
"`YAML Ain't Markup Language (YAMLâ„¢) Version 1.2 <http://www.yaml.org/"
"spec/1.2/spec.html>`__"
msgstr ""
