#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x24e8f4d0 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x24f7e890_0 .net "DataAdr", 31 0, v0x24f70090_0;  1 drivers
v0x24f7e970_0 .net "MemWrite", 0 0, L_0x24f80450;  1 drivers
v0x24f7ea30_0 .net "WriteData", 31 0, L_0x24f920f0;  1 drivers
v0x24f7ead0_0 .var "clk", 0 0;
v0x24f7eb70_0 .var "reset", 0 0;
S_0x24e90f50 .scope module, "processor" "arm_processor" 2 16, 3 4 0, S_0x24e8f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 32 "WriteData";
v0x24f7d940_0 .net "ALUControl", 2 0, v0x24f6dc90_0;  1 drivers
v0x24f7da20_0 .net "ALUFlags", 3 0, L_0x24f95440;  1 drivers
v0x24f7dae0_0 .net "ALUSrc", 0 0, L_0x24f7ede0;  1 drivers
v0x24f7dbb0_0 .net "DataAdr", 31 0, v0x24f70090_0;  alias, 1 drivers
v0x24f7dc50_0 .net "ImmSrc", 1 0, L_0x24f7ed40;  1 drivers
v0x24f7dda0_0 .net "Instruction", 31 0, L_0x24f80ae0;  1 drivers
v0x24f7de60_0 .net "MemWrite", 0 0, L_0x24f80450;  alias, 1 drivers
v0x24f7df00_0 .net "MemtoReg", 0 0, L_0x24f7ee80;  1 drivers
v0x24f7e030_0 .net "PC", 31 0, v0x24f77860_0;  1 drivers
v0x24f7e210_0 .net "PCSrc", 0 0, L_0x24f805e0;  1 drivers
v0x24f7e340_0 .net "ReadData", 31 0, L_0x24f95d80;  1 drivers
v0x24f7e400_0 .net "RegSrc", 1 0, L_0x24f7ec10;  1 drivers
v0x24f7e4c0_0 .net "RegWrite", 0 0, L_0x24f80350;  1 drivers
v0x24f7e5f0_0 .net "WriteData", 31 0, L_0x24f920f0;  alias, 1 drivers
v0x24f7e6b0_0 .net "clk", 0 0, v0x24f7ead0_0;  1 drivers
v0x24f7e750_0 .net "reset", 0 0, v0x24f7eb70_0;  1 drivers
L_0x24f80870 .part L_0x24f80ae0, 12, 20;
S_0x24f45040 .scope module, "control_unit" "controller" 3 25, 4 4 0, S_0x24e90f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0x24f6edc0_0 .net "ALUControl", 2 0, v0x24f6dc90_0;  alias, 1 drivers
v0x24f6eed0_0 .net "ALUFlags", 3 0, L_0x24f95440;  alias, 1 drivers
v0x24f6efa0_0 .net "ALUSrc", 0 0, L_0x24f7ede0;  alias, 1 drivers
v0x24f6f0a0_0 .net "BranchSignal", 0 0, L_0x24f7f470;  1 drivers
v0x24f6f140_0 .net "FlagWrite", 1 0, v0x24f6dfb0_0;  1 drivers
v0x24f6f280_0 .net "ImmSrc", 1 0, L_0x24f7ed40;  alias, 1 drivers
v0x24f6f320_0 .net "Instr", 31 12, L_0x24f80870;  1 drivers
v0x24f6f3c0_0 .net "MemWrite", 0 0, L_0x24f80450;  alias, 1 drivers
v0x24f6f460_0 .net "MemoryWrite", 0 0, L_0x24f7f080;  1 drivers
v0x24f6f500_0 .net "MemtoReg", 0 0, L_0x24f7ee80;  alias, 1 drivers
v0x24f6f5a0_0 .net "PCSrc", 0 0, L_0x24f805e0;  alias, 1 drivers
v0x24f6f640_0 .net "RegSrc", 1 0, L_0x24f7ec10;  alias, 1 drivers
v0x24f6f710_0 .net "RegWrite", 0 0, L_0x24f80350;  alias, 1 drivers
v0x24f6f7e0_0 .net "RegisterWrite", 0 0, L_0x24f7efe0;  1 drivers
v0x24f6f8d0_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f6f970_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
L_0x24f7f4e0 .part L_0x24f80870, 14, 2;
L_0x24f7f580 .part L_0x24f80870, 8, 6;
L_0x24f7f670 .part L_0x24f80870, 0, 4;
L_0x24f80710 .part L_0x24f80870, 16, 4;
S_0x24f32cd0 .scope module, "condition_logic" "condlogic" 4 41, 5 4 0, S_0x24f45040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0x24f80290 .functor AND 2, v0x24f6dfb0_0, L_0x24f80160, C4<11>, C4<11>;
L_0x24f80350 .functor AND 1, L_0x24f7efe0, v0x24f540f0_0, C4<1>, C4<1>;
L_0x24f80450 .functor AND 1, L_0x24f7f080, v0x24f540f0_0, C4<1>, C4<1>;
L_0x24f805e0 .functor AND 1, L_0x24f7f470, v0x24f540f0_0, C4<1>, C4<1>;
v0x24f6cd20_0 .net "ALUFlags", 3 0, L_0x24f95440;  alias, 1 drivers
v0x24f6ce20_0 .net "Cond", 3 0, L_0x24f80710;  1 drivers
v0x24f6cee0_0 .net "ConditionMet", 0 0, v0x24f540f0_0;  1 drivers
v0x24f6cfe0_0 .net "CurrentFlags", 3 0, L_0x24f7fa90;  1 drivers
v0x24f6d0b0_0 .net "FlagW", 1 0, v0x24f6dfb0_0;  alias, 1 drivers
v0x24f6d1a0_0 .net "FlagWriteEnable", 1 0, L_0x24f80290;  1 drivers
v0x24f6d260_0 .net "MemW", 0 0, L_0x24f7f080;  alias, 1 drivers
v0x24f6d320_0 .net "MemWrite", 0 0, L_0x24f80450;  alias, 1 drivers
v0x24f6d3e0_0 .net "PCS", 0 0, L_0x24f7f470;  alias, 1 drivers
v0x24f6d4a0_0 .net "PCSrc", 0 0, L_0x24f805e0;  alias, 1 drivers
v0x24f6d560_0 .net "RegW", 0 0, L_0x24f7efe0;  alias, 1 drivers
v0x24f6d620_0 .net "RegWrite", 0 0, L_0x24f80350;  alias, 1 drivers
v0x24f6d6e0_0 .net *"_ivl_13", 1 0, L_0x24f80160;  1 drivers
v0x24f6d7c0_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f6d860_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
L_0x24f7f760 .part L_0x24f80290, 1, 1;
L_0x24f7f800 .part L_0x24f95440, 2, 2;
L_0x24f7f8a0 .part L_0x24f80290, 0, 1;
L_0x24f7f9c0 .part L_0x24f95440, 0, 2;
L_0x24f7fa90 .concat8 [ 2 2 0 0], v0x24f6caa0_0, v0x24f6c4f0_0;
L_0x24f80160 .concat [ 1 1 0 0], v0x24f540f0_0, v0x24f540f0_0;
S_0x24f48d80 .scope module, "condition_checker" "condcheck" 5 40, 6 4 0, S_0x24f32cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x24f80000 .functor BUFZ 4, L_0x24f7fa90, C4<0000>, C4<0000>, C4<0000>;
L_0x24f80070 .functor XNOR 1, L_0x24f7fbb0, L_0x24f7fe70, C4<0>, C4<0>;
v0x24f3b270_0 .net "Cond", 3 0, L_0x24f80710;  alias, 1 drivers
v0x24f540f0_0 .var "CondEx", 0 0;
v0x24f54190_0 .net "Flags", 3 0, L_0x24f7fa90;  alias, 1 drivers
v0x24f441e0_0 .net *"_ivl_6", 3 0, L_0x24f80000;  1 drivers
v0x24f442e0_0 .net "carry", 0 0, L_0x24f7fdd0;  1 drivers
v0x24f32790_0 .net "ge", 0 0, L_0x24f80070;  1 drivers
v0x24f32860_0 .net "neg", 0 0, L_0x24f7fbb0;  1 drivers
v0x24f6bfd0_0 .net "overflow", 0 0, L_0x24f7fe70;  1 drivers
v0x24f6c090_0 .net "zero", 0 0, L_0x24f7fcb0;  1 drivers
E_0x24f11730/0 .event anyedge, v0x24f3b270_0, v0x24f6c090_0, v0x24f442e0_0, v0x24f32860_0;
E_0x24f11730/1 .event anyedge, v0x24f6bfd0_0, v0x24f32790_0;
E_0x24f11730 .event/or E_0x24f11730/0, E_0x24f11730/1;
L_0x24f7fbb0 .part L_0x24f80000, 3, 1;
L_0x24f7fcb0 .part L_0x24f80000, 2, 1;
L_0x24f7fdd0 .part L_0x24f80000, 1, 1;
L_0x24f7fe70 .part L_0x24f80000, 0, 1;
S_0x24f49100 .scope module, "flag_register_high" "flopenr" 5 23, 7 4 0, S_0x24f32cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x24f6c1d0 .param/l "WIDTH" 0 7 5, +C4<00000000000000000000000000000010>;
v0x24f6c290_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f6c370_0 .net "d", 1 0, L_0x24f7f800;  1 drivers
v0x24f6c450_0 .net "en", 0 0, L_0x24f7f760;  1 drivers
v0x24f6c4f0_0 .var "q", 1 0;
v0x24f6c5d0_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
E_0x24f2ff00 .event posedge, v0x24f6c5d0_0, v0x24f6c290_0;
S_0x24f4c450 .scope module, "flag_register_low" "flopenr" 5 31, 7 4 0, S_0x24f32cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x24f6c7d0 .param/l "WIDTH" 0 7 5, +C4<00000000000000000000000000000010>;
v0x24f6c870_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f6c910_0 .net "d", 1 0, L_0x24f7f9c0;  1 drivers
v0x24f6c9d0_0 .net "en", 0 0, L_0x24f7f8a0;  1 drivers
v0x24f6caa0_0 .var "q", 1 0;
v0x24f6cb80_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
S_0x24f29040 .scope module, "decoder" "decode" 4 25, 8 7 0, S_0x24f45040;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
L_0x24f7f400 .functor AND 1, L_0x24f7f360, L_0x24f7efe0, C4<1>, C4<1>;
L_0x24f7f470 .functor OR 1, L_0x24f7f400, L_0x24f7f160, C4<0>, C4<0>;
v0x24f6dc90_0 .var "ALUControl", 2 0;
v0x24f6dd90_0 .net "ALUOperation", 0 0, L_0x24f7f200;  1 drivers
v0x24f6de50_0 .net "ALUSrc", 0 0, L_0x24f7ede0;  alias, 1 drivers
v0x24f6def0_0 .net "BranchSignal", 0 0, L_0x24f7f160;  1 drivers
v0x24f6dfb0_0 .var "FlagW", 1 0;
v0x24f6e0c0_0 .net "Funct", 5 0, L_0x24f7f580;  1 drivers
v0x24f6e180_0 .net "ImmSrc", 1 0, L_0x24f7ed40;  alias, 1 drivers
v0x24f6e260_0 .net "MemW", 0 0, L_0x24f7f080;  alias, 1 drivers
v0x24f6e300_0 .net "MemtoReg", 0 0, L_0x24f7ee80;  alias, 1 drivers
v0x24f6e430_0 .net "Op", 1 0, L_0x24f7f4e0;  1 drivers
v0x24f6e510_0 .net "PCS", 0 0, L_0x24f7f470;  alias, 1 drivers
v0x24f6e5b0_0 .net "Rd", 3 0, L_0x24f7f670;  1 drivers
v0x24f6e670_0 .net "RegSrc", 1 0, L_0x24f7ec10;  alias, 1 drivers
v0x24f6e750_0 .net "RegW", 0 0, L_0x24f7efe0;  alias, 1 drivers
v0x24f6e820_0 .net *"_ivl_10", 9 0, v0x24f6eb60_0;  1 drivers
L_0x7cc7b86b6018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x24f6e8e0_0 .net/2u *"_ivl_11", 3 0, L_0x7cc7b86b6018;  1 drivers
v0x24f6e9c0_0 .net *"_ivl_13", 0 0, L_0x24f7f360;  1 drivers
v0x24f6ea80_0 .net *"_ivl_15", 0 0, L_0x24f7f400;  1 drivers
v0x24f6eb60_0 .var "controls", 9 0;
E_0x24f38c20 .event anyedge, v0x24f6dd90_0, v0x24f6e0c0_0, v0x24f6dc90_0;
E_0x24f11c80 .event anyedge, v0x24f6e430_0, v0x24f6e0c0_0;
L_0x24f7ec10 .part v0x24f6eb60_0, 8, 2;
L_0x24f7ed40 .part v0x24f6eb60_0, 6, 2;
L_0x24f7ede0 .part v0x24f6eb60_0, 5, 1;
L_0x24f7ee80 .part v0x24f6eb60_0, 4, 1;
L_0x24f7efe0 .part v0x24f6eb60_0, 3, 1;
L_0x24f7f080 .part v0x24f6eb60_0, 2, 1;
L_0x24f7f160 .part v0x24f6eb60_0, 1, 1;
L_0x24f7f200 .part v0x24f6eb60_0, 0, 1;
L_0x24f7f360 .cmp/eq 4, L_0x24f7f670, L_0x7cc7b86b6018;
S_0x24f55760 .scope module, "data_path" "datapath" 3 41, 9 4 0, S_0x24e90f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INOUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INOUT 32 "ReadData";
    .port_info 15 /INPUT 1 "MemWrite";
v0x24f7b000_0 .net "ALUControl", 2 0, v0x24f6dc90_0;  alias, 1 drivers
v0x24f7b0e0_0 .net "ALUFlags", 3 0, L_0x24f95440;  alias, 1 drivers
v0x24f7b1a0_0 .net "ALUResult", 31 0, v0x24f70090_0;  alias, 1 drivers
v0x24f7b240_0 .net "ALUResult_memory", 31 0, L_0x24f95a10;  1 drivers
o0x7cc7b8702048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x24f7b310_0 .net "ALUResult_writeback", 31 0, o0x7cc7b8702048;  0 drivers
v0x24f7b400_0 .net "ALUSrc", 0 0, L_0x24f7ede0;  alias, 1 drivers
v0x24f7b4a0_0 .net "DECODE_IN", 99 0, L_0x24f92460;  1 drivers
v0x24f7b570_0 .net "DECODE_OUT", 99 0, v0x24f73d90_0;  1 drivers
v0x24f7b640_0 .net "EXECUTE_IN", 67 0, L_0x24f95700;  1 drivers
v0x24f7b710_0 .net "EXECUTE_OUT", 67 0, v0x24f74460_0;  1 drivers
v0x24f7b7e0_0 .net "ExtendedImm", 31 0, v0x24f74fe0_0;  1 drivers
v0x24f7b8b0_0 .net "ExtendedImm_execute", 31 0, L_0x24f929f0;  1 drivers
v0x24f7b980_0 .net "FETCH_IN", 63 0, L_0x24f90dc0;  1 drivers
v0x24f7ba50_0 .net "FETCH_OUT", 63 0, v0x24f74b10_0;  1 drivers
v0x24f7bb20_0 .net "ImmSrc", 1 0, L_0x24f7ed40;  alias, 1 drivers
v0x24f7bbc0_0 .net "Instr", 31 0, L_0x24f80ae0;  alias, 1 drivers
v0x24f7bcb0_0 .net "Instr_decode", 31 0, L_0x24f90e60;  1 drivers
v0x24f7be80_0 .net "MEMORY_IN", 67 0, L_0x24f95e40;  1 drivers
v0x24f7bf70_0 .net "MEMORY_OUT", 67 0, v0x24f75e30_0;  1 drivers
o0x7cc7b8700c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x24f7c040_0 .net "MemWrite", 0 0, o0x7cc7b8700c38;  0 drivers
v0x24f7c110_0 .net "MemtoReg", 0 0, L_0x24f7ee80;  alias, 1 drivers
v0x24f7c1b0_0 .net "PC", 31 0, v0x24f77860_0;  alias, 1 drivers
v0x24f7c250_0 .net "PCNext", 31 0, L_0x24f80910;  1 drivers
v0x24f7c2f0_0 .net "PCPlus4", 31 0, L_0x24f80a40;  1 drivers
v0x24f7c400_0 .net "PCPlus4_decode", 31 0, L_0x24f90f00;  1 drivers
v0x24f7c4c0_0 .net "PCPlus8", 31 0, L_0x24f916e0;  1 drivers
v0x24f7c5b0_0 .net "PCSrc", 0 0, L_0x24f805e0;  alias, 1 drivers
v0x24f7c650_0 .net "RA1", 3 0, L_0x24f90fa0;  1 drivers
v0x24f7c760_0 .net "RA2", 3 0, L_0x24f912a0;  1 drivers
v0x24f7c870_0 .net "ReadData", 31 0, L_0x24f95d80;  alias, 1 drivers
o0x7cc7b8702078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x24f7c930_0 .net "ReadData_writeback", 31 0, o0x7cc7b8702078;  0 drivers
v0x24f7c9d0_0 .net "RegSrc", 1 0, L_0x24f7ec10;  alias, 1 drivers
v0x24f7cac0_0 .net "RegWrite", 0 0, L_0x24f80350;  alias, 1 drivers
v0x24f7cd70_0 .net "ResultW", 31 0, L_0x24f95b00;  1 drivers
v0x24f7ce30_0 .net "SrcA", 31 0, L_0x24f91ba0;  1 drivers
v0x24f7cef0_0 .net "SrcA_execute", 31 0, L_0x24f925a0;  1 drivers
v0x24f7cf90_0 .net "SrcB", 31 0, L_0x24f92a90;  1 drivers
v0x24f7d080_0 .net "WA3D_execute", 3 0, L_0x24f92840;  1 drivers
v0x24f7d160_0 .net "WA3E_memory", 3 0, L_0x24f95ba0;  1 drivers
o0x7cc7b8701d48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x24f7d240_0 .net "WA3W", 3 0, o0x7cc7b8701d48;  0 drivers
v0x24f7d300_0 .net "WriteData", 31 0, L_0x24f920f0;  alias, 1 drivers
v0x24f7d3a0_0 .net "WriteData_execute", 31 0, L_0x24f92750;  1 drivers
v0x24f7d470_0 .net "WriteData_memory", 31 0, L_0x24f958d0;  1 drivers
v0x24f7d540_0 .net *"_ivl_25", 3 0, L_0x24f92360;  1 drivers
v0x24f7d600_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f7d6a0_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
L_0x24f90dc0 .concat [ 32 32 0 0], L_0x24f80a40, L_0x24f80ae0;
L_0x24f90e60 .part v0x24f74b10_0, 32, 32;
L_0x24f90f00 .part v0x24f74b10_0, 0, 32;
L_0x24f91040 .part L_0x24f90e60, 16, 4;
L_0x24f911b0 .part L_0x24f7ec10, 0, 1;
L_0x24f91340 .part L_0x24f90e60, 0, 4;
L_0x24f91470 .part L_0x24f90e60, 12, 4;
L_0x24f915f0 .part L_0x24f7ec10, 1, 1;
L_0x24f922c0 .part L_0x24f90e60, 0, 24;
L_0x24f92360 .part L_0x24f90e60, 12, 4;
L_0x24f92460 .concat [ 32 4 32 32], v0x24f74fe0_0, L_0x24f92360, L_0x24f920f0, L_0x24f91ba0;
L_0x24f925a0 .part v0x24f73d90_0, 68, 32;
L_0x24f92750 .part v0x24f73d90_0, 36, 32;
L_0x24f92840 .part v0x24f73d90_0, 32, 4;
L_0x24f929f0 .part v0x24f73d90_0, 0, 32;
L_0x24f95700 .concat [ 4 32 32 0], L_0x24f92840, v0x24f70090_0, L_0x24f920f0;
L_0x24f958d0 .part v0x24f74460_0, 36, 32;
L_0x24f95a10 .part v0x24f74460_0, 4, 32;
L_0x24f95ba0 .part v0x24f74460_0, 0, 4;
L_0x24f95e40 .concat [ 4 32 32 0], L_0x24f95ba0, L_0x24f95d80, v0x24f70090_0;
S_0x24f6fc10 .scope module, "arithmetic_logic_unit" "alu" 9 188, 10 15 0, S_0x24f55760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x24f926e0 .functor NOT 32, L_0x24f92a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24f91780 .functor BUFZ 32, L_0x24f925a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24f93540 .functor BUFZ 32, L_0x24f92a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7cc7b86b6498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x24f93a20 .functor XNOR 1, L_0x24f94110, L_0x7cc7b86b6498, C4<0>, C4<0>;
L_0x24f944f0 .functor AND 1, L_0x24f93a20, L_0x24f94400, C4<1>, C4<1>;
L_0x7cc7b86b64e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x24f94860 .functor XNOR 1, L_0x24f94600, L_0x7cc7b86b64e0, C4<0>, C4<0>;
L_0x24f94b10 .functor XOR 1, L_0x24f941b0, L_0x24f949b0, C4<0>, C4<0>;
L_0x24f94cc0 .functor XOR 1, L_0x24f94b10, L_0x24f94c20, C4<0>, C4<0>;
L_0x24f94e20 .functor NOT 1, L_0x24f94cc0, C4<0>, C4<0>, C4<0>;
L_0x24f94ee0 .functor AND 1, L_0x24f94860, L_0x24f94e20, C4<1>, C4<1>;
L_0x24f95200 .functor XOR 1, L_0x24f94ff0, L_0x24f95160, C4<0>, C4<0>;
L_0x24f952c0 .functor AND 1, L_0x24f94ee0, L_0x24f95200, C4<1>, C4<1>;
v0x24f6fe50_0 .net "ALUControl", 2 0, v0x24f6dc90_0;  alias, 1 drivers
v0x24f6ff80_0 .net "ALUFlags", 3 0, L_0x24f95440;  alias, 1 drivers
v0x24f70090_0 .var "Result", 31 0;
v0x24f70150_0 .net *"_ivl_1", 0 0, L_0x24f92b30;  1 drivers
v0x24f70230_0 .net *"_ivl_10", 32 0, L_0x24f92ed0;  1 drivers
L_0x7cc7b86b62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24f70360_0 .net *"_ivl_13", 0 0, L_0x7cc7b86b62a0;  1 drivers
v0x24f70440_0 .net *"_ivl_14", 32 0, L_0x24f92fc0;  1 drivers
v0x24f70520_0 .net *"_ivl_17", 0 0, L_0x24f93100;  1 drivers
v0x24f70600_0 .net *"_ivl_18", 32 0, L_0x24f931e0;  1 drivers
v0x24f70770_0 .net *"_ivl_2", 31 0, L_0x24f926e0;  1 drivers
L_0x7cc7b86b62e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f70850_0 .net *"_ivl_21", 31 0, L_0x7cc7b86b62e8;  1 drivers
L_0x7cc7b86b6330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f70930_0 .net/2s *"_ivl_28", 31 0, L_0x7cc7b86b6330;  1 drivers
v0x24f70a10_0 .net *"_ivl_30", 0 0, L_0x24f935b0;  1 drivers
v0x24f70ad0_0 .net *"_ivl_32", 31 0, L_0x24f936a0;  1 drivers
L_0x7cc7b86b6378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f70bb0_0 .net/2u *"_ivl_34", 31 0, L_0x7cc7b86b6378;  1 drivers
L_0x7cc7b86b63c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f70c90_0 .net/2u *"_ivl_38", 31 0, L_0x7cc7b86b63c0;  1 drivers
v0x24f70d70_0 .net *"_ivl_40", 0 0, L_0x24f93930;  1 drivers
v0x24f70f40_0 .net *"_ivl_42", 31 0, L_0x24f93a90;  1 drivers
L_0x7cc7b86b6408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f71020_0 .net/2u *"_ivl_44", 31 0, L_0x7cc7b86b6408;  1 drivers
v0x24f71100_0 .net *"_ivl_46", 31 0, L_0x24f93c40;  1 drivers
L_0x7cc7b86b6450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24f711e0_0 .net/2u *"_ivl_52", 31 0, L_0x7cc7b86b6450;  1 drivers
v0x24f712c0_0 .net *"_ivl_57", 0 0, L_0x24f94110;  1 drivers
v0x24f713a0_0 .net/2u *"_ivl_58", 0 0, L_0x7cc7b86b6498;  1 drivers
v0x24f71480_0 .net *"_ivl_6", 32 0, L_0x24f92d50;  1 drivers
v0x24f71560_0 .net *"_ivl_60", 0 0, L_0x24f93a20;  1 drivers
v0x24f71620_0 .net *"_ivl_63", 0 0, L_0x24f94400;  1 drivers
v0x24f71700_0 .net *"_ivl_67", 0 0, L_0x24f94600;  1 drivers
v0x24f717e0_0 .net/2u *"_ivl_68", 0 0, L_0x7cc7b86b64e0;  1 drivers
v0x24f718c0_0 .net *"_ivl_70", 0 0, L_0x24f94860;  1 drivers
v0x24f71980_0 .net *"_ivl_73", 0 0, L_0x24f941b0;  1 drivers
v0x24f71a60_0 .net *"_ivl_75", 0 0, L_0x24f949b0;  1 drivers
v0x24f71b40_0 .net *"_ivl_76", 0 0, L_0x24f94b10;  1 drivers
v0x24f71c20_0 .net *"_ivl_79", 0 0, L_0x24f94c20;  1 drivers
v0x24f71f10_0 .net *"_ivl_80", 0 0, L_0x24f94cc0;  1 drivers
v0x24f71ff0_0 .net *"_ivl_82", 0 0, L_0x24f94e20;  1 drivers
v0x24f720d0_0 .net *"_ivl_84", 0 0, L_0x24f94ee0;  1 drivers
v0x24f721b0_0 .net *"_ivl_87", 0 0, L_0x24f94ff0;  1 drivers
v0x24f72290_0 .net *"_ivl_89", 0 0, L_0x24f95160;  1 drivers
L_0x7cc7b86b6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24f72370_0 .net *"_ivl_9", 0 0, L_0x7cc7b86b6258;  1 drivers
v0x24f72450_0 .net *"_ivl_90", 0 0, L_0x24f95200;  1 drivers
v0x24f72530_0 .net "a", 31 0, L_0x24f925a0;  alias, 1 drivers
v0x24f72610_0 .net/s "a_signed", 31 0, L_0x24f91780;  1 drivers
v0x24f726f0_0 .net "b", 31 0, L_0x24f92a90;  alias, 1 drivers
v0x24f727d0_0 .net/s "b_signed", 31 0, L_0x24f93540;  1 drivers
v0x24f728b0_0 .net "carry_flag", 0 0, L_0x24f944f0;  1 drivers
v0x24f72970_0 .net "inverted_b", 31 0, L_0x24f92c60;  1 drivers
v0x24f72a50_0 .net "neg_flag", 0 0, L_0x24f93f40;  1 drivers
v0x24f72b10_0 .net "overflow_flag", 0 0, L_0x24f952c0;  1 drivers
v0x24f72bd0_0 .net "sdiv", 31 0, L_0x24f937f0;  1 drivers
v0x24f72cb0_0 .net "sum", 32 0, L_0x24f93320;  1 drivers
v0x24f72d90_0 .net "udiv", 0 0, L_0x24f93e50;  1 drivers
v0x24f72e50_0 .net "zero_flag", 0 0, L_0x24f94070;  1 drivers
E_0x24eb5310/0 .event anyedge, v0x24f6dc90_0, v0x24f72cb0_0, v0x24f72530_0, v0x24f726f0_0;
E_0x24eb5310/1 .event anyedge, v0x24f72bd0_0, v0x24f72d90_0;
E_0x24eb5310 .event/or E_0x24eb5310/0, E_0x24eb5310/1;
L_0x24f92b30 .part v0x24f6dc90_0, 0, 1;
L_0x24f92c60 .functor MUXZ 32, L_0x24f92a90, L_0x24f926e0, L_0x24f92b30, C4<>;
L_0x24f92d50 .concat [ 32 1 0 0], L_0x24f925a0, L_0x7cc7b86b6258;
L_0x24f92ed0 .concat [ 32 1 0 0], L_0x24f92c60, L_0x7cc7b86b62a0;
L_0x24f92fc0 .arith/sum 33, L_0x24f92d50, L_0x24f92ed0;
L_0x24f93100 .part v0x24f6dc90_0, 0, 1;
L_0x24f931e0 .concat [ 1 32 0 0], L_0x24f93100, L_0x7cc7b86b62e8;
L_0x24f93320 .arith/sum 33, L_0x24f92fc0, L_0x24f931e0;
L_0x24f935b0 .cmp/ne 32, L_0x24f93540, L_0x7cc7b86b6330;
L_0x24f936a0 .arith/div 32, L_0x24f91780, L_0x24f93540;
L_0x24f937f0 .functor MUXZ 32, L_0x7cc7b86b6378, L_0x24f936a0, L_0x24f935b0, C4<>;
L_0x24f93930 .cmp/ne 32, L_0x24f92a90, L_0x7cc7b86b63c0;
L_0x24f93a90 .arith/div 32, L_0x24f925a0, L_0x24f92a90;
L_0x24f93c40 .functor MUXZ 32, L_0x7cc7b86b6408, L_0x24f93a90, L_0x24f93930, C4<>;
L_0x24f93e50 .part L_0x24f93c40, 0, 1;
L_0x24f93f40 .part v0x24f70090_0, 31, 1;
L_0x24f94070 .cmp/eq 32, v0x24f70090_0, L_0x7cc7b86b6450;
L_0x24f94110 .part v0x24f6dc90_0, 2, 1;
L_0x24f94400 .part L_0x24f93320, 32, 1;
L_0x24f94600 .part v0x24f6dc90_0, 2, 1;
L_0x24f941b0 .part L_0x24f925a0, 31, 1;
L_0x24f949b0 .part L_0x24f92a90, 31, 1;
L_0x24f94c20 .part v0x24f6dc90_0, 0, 1;
L_0x24f94ff0 .part L_0x24f925a0, 31, 1;
L_0x24f95160 .part L_0x24f93320, 31, 1;
L_0x24f95440 .concat [ 1 1 1 1], L_0x24f952c0, L_0x24f944f0, L_0x24f94070, L_0x24f93f40;
S_0x24f72fb0 .scope module, "data_memory" "dmem" 9 222, 11 4 0, S_0x24f55760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x24f95d80 .functor BUFZ 32, L_0x24f95c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x24f73180 .array "RAM", 0 63, 31 0;
v0x24f73260_0 .net *"_ivl_0", 31 0, L_0x24f95c40;  1 drivers
v0x24f73340_0 .net *"_ivl_3", 29 0, L_0x24f95ce0;  1 drivers
v0x24f73400_0 .net "address", 31 0, L_0x24f95a10;  alias, 1 drivers
v0x24f734e0_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f735d0_0 .net "read_data", 31 0, L_0x24f95d80;  alias, 1 drivers
v0x24f736b0_0 .net "we", 0 0, o0x7cc7b8700c38;  alias, 0 drivers
v0x24f73770_0 .net "write_data", 31 0, L_0x24f958d0;  alias, 1 drivers
E_0x24f5b270 .event posedge, v0x24f6c290_0;
L_0x24f95c40 .array/port v0x24f73180, L_0x24f95ce0;
L_0x24f95ce0 .part L_0x24f95a10, 2, 30;
S_0x24f738f0 .scope module, "decode_register" "flopr" 9 149, 12 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 100 "d";
    .port_info 3 /OUTPUT 100 "q";
P_0x24f73a80 .param/l "WIDTH" 0 12 5, +C4<00000000000000000000000001100100>;
v0x24f73c10_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f73cb0_0 .net "d", 99 0, L_0x24f92460;  alias, 1 drivers
v0x24f73d90_0 .var "q", 99 0;
v0x24f73e80_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
S_0x24f73fd0 .scope module, "execute_register" "flopr" 9 198, 12 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 68 "d";
    .port_info 3 /OUTPUT 68 "q";
P_0x24f74160 .param/l "WIDTH" 0 12 5, +C4<00000000000000000000000001000100>;
v0x24f742c0_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f74380_0 .net "d", 67 0, L_0x24f95700;  alias, 1 drivers
v0x24f74460_0 .var "q", 67 0;
v0x24f74550_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
S_0x24f746a0 .scope module, "fetch_register" "flopr" 9 78, 12 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "d";
    .port_info 3 /OUTPUT 64 "q";
P_0x24f748d0 .param/l "WIDTH" 0 12 5, +C4<00000000000000000000000001000000>;
v0x24f74970_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f74a30_0 .net "d", 63 0, L_0x24f90dc0;  alias, 1 drivers
v0x24f74b10_0 .var "q", 63 0;
v0x24f74c00_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
S_0x24f74d50 .scope module, "immediate_extend" "extend" 9 141, 13 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x24f74fe0_0 .var "ExtImm", 31 0;
v0x24f750e0_0 .net "ImmSrc", 1 0, L_0x24f7ed40;  alias, 1 drivers
v0x24f751f0_0 .net "Instr", 23 0, L_0x24f922c0;  1 drivers
E_0x24f5b2b0 .event anyedge, v0x24f6e180_0, v0x24f751f0_0;
S_0x24f75330 .scope module, "instruction_memory" "imem" 9 67, 14 4 0, S_0x24f55760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x24f80ae0 .functor BUFZ 32, L_0x24f90bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x24f75510 .array "RAM", 63 0, 31 0;
v0x24f755f0_0 .net *"_ivl_0", 31 0, L_0x24f90bf0;  1 drivers
v0x24f756d0_0 .net *"_ivl_3", 29 0, L_0x24f90c90;  1 drivers
v0x24f75790_0 .net "address", 31 0, v0x24f77860_0;  alias, 1 drivers
v0x24f75870_0 .net "instruction", 31 0, L_0x24f80ae0;  alias, 1 drivers
L_0x24f90bf0 .array/port v0x24f75510, L_0x24f90c90;
L_0x24f90c90 .part v0x24f77860_0, 2, 30;
S_0x24f75a00 .scope module, "memory_register" "flopr" 9 233, 12 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 68 "d";
    .port_info 3 /OUTPUT 68 "q";
P_0x24f75be0 .param/l "WIDTH" 0 12 5, +C4<00000000000000000000000001000100>;
v0x24f75cb0_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f75d50_0 .net "d", 67 0, L_0x24f95e40;  alias, 1 drivers
v0x24f75e30_0 .var "q", 67 0;
v0x24f75f20_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
S_0x24f76070 .scope module, "pc_add1" "adder" 9 60, 15 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x24f74880 .param/l "WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
v0x24f76310_0 .net "a", 31 0, v0x24f77860_0;  alias, 1 drivers
L_0x7cc7b86b6060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x24f76420_0 .net "b", 31 0, L_0x7cc7b86b6060;  1 drivers
v0x24f764e0_0 .net "y", 31 0, L_0x24f80a40;  alias, 1 drivers
L_0x24f80a40 .arith/sum 32, v0x24f77860_0, L_0x7cc7b86b6060;
S_0x24f76650 .scope module, "pc_add2" "adder" 9 121, 15 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x24f76830 .param/l "WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
v0x24f76950_0 .net "a", 31 0, L_0x24f90f00;  alias, 1 drivers
L_0x7cc7b86b60f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x24f76a50_0 .net "b", 31 0, L_0x7cc7b86b60f0;  1 drivers
v0x24f76b30_0 .net "y", 31 0, L_0x24f916e0;  alias, 1 drivers
L_0x24f916e0 .arith/sum 32, L_0x24f90f00, L_0x7cc7b86b60f0;
S_0x24f76ca0 .scope module, "pc_mux" "mux2" 9 44, 16 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x24f76e80 .param/l "WIDTH" 0 16 5, +C4<00000000000000000000000000100000>;
v0x24f76f80_0 .net "d0", 31 0, L_0x24f80a40;  alias, 1 drivers
v0x24f77070_0 .net "d1", 31 0, L_0x24f95b00;  alias, 1 drivers
v0x24f77130_0 .net "s", 0 0, L_0x24f805e0;  alias, 1 drivers
v0x24f77250_0 .net "y", 31 0, L_0x24f80910;  alias, 1 drivers
L_0x24f80910 .functor MUXZ 32, L_0x24f80a40, L_0x24f95b00, L_0x24f805e0, C4<>;
S_0x24f77390 .scope module, "pc_register" "flopr" 9 52, 12 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x24f77570 .param/l "WIDTH" 0 12 5, +C4<00000000000000000000000000100000>;
v0x24f776b0_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f77770_0 .net "d", 31 0, L_0x24f80910;  alias, 1 drivers
v0x24f77860_0 .var "q", 31 0;
v0x24f77980_0 .net "reset", 0 0, v0x24f7eb70_0;  alias, 1 drivers
S_0x24f77b90 .scope module, "ra1_mux" "mux2" 9 104, 16 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x24f77d70 .param/l "WIDTH" 0 16 5, +C4<00000000000000000000000000000100>;
v0x24f77eb0_0 .net "d0", 3 0, L_0x24f91040;  1 drivers
L_0x7cc7b86b60a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x24f77fb0_0 .net "d1", 3 0, L_0x7cc7b86b60a8;  1 drivers
v0x24f78090_0 .net "s", 0 0, L_0x24f911b0;  1 drivers
v0x24f78160_0 .net "y", 3 0, L_0x24f90fa0;  alias, 1 drivers
L_0x24f90fa0 .functor MUXZ 4, L_0x24f91040, L_0x7cc7b86b60a8, L_0x24f911b0, C4<>;
S_0x24f782f0 .scope module, "ra2_mux" "mux2" 9 112, 16 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x24f784d0 .param/l "WIDTH" 0 16 5, +C4<00000000000000000000000000000100>;
v0x24f78610_0 .net "d0", 3 0, L_0x24f91340;  1 drivers
v0x24f78710_0 .net "d1", 3 0, L_0x24f91470;  1 drivers
v0x24f787f0_0 .net "s", 0 0, L_0x24f915f0;  1 drivers
v0x24f788c0_0 .net "y", 3 0, L_0x24f912a0;  alias, 1 drivers
L_0x24f912a0 .functor MUXZ 4, L_0x24f91340, L_0x24f91470, L_0x24f915f0, C4<>;
S_0x24f78a50 .scope module, "registers" "regfile" 9 128, 17 4 0, S_0x24f55760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7cc7b86b6138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x24f78d60_0 .net/2u *"_ivl_0", 3 0, L_0x7cc7b86b6138;  1 drivers
L_0x7cc7b86b61c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x24f78e60_0 .net/2u *"_ivl_12", 3 0, L_0x7cc7b86b61c8;  1 drivers
v0x24f78f40_0 .net *"_ivl_14", 0 0, L_0x24f91df0;  1 drivers
v0x24f78fe0_0 .net *"_ivl_16", 31 0, L_0x24f91f20;  1 drivers
v0x24f790c0_0 .net *"_ivl_18", 5 0, L_0x24f92000;  1 drivers
v0x24f791f0_0 .net *"_ivl_2", 0 0, L_0x24f91890;  1 drivers
L_0x7cc7b86b6210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x24f792b0_0 .net *"_ivl_21", 1 0, L_0x7cc7b86b6210;  1 drivers
v0x24f79390_0 .net *"_ivl_4", 31 0, L_0x24f919c0;  1 drivers
v0x24f79470_0 .net *"_ivl_6", 5 0, L_0x24f91a60;  1 drivers
L_0x7cc7b86b6180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x24f79550_0 .net *"_ivl_9", 1 0, L_0x7cc7b86b6180;  1 drivers
v0x24f79630_0 .net "clk", 0 0, v0x24f7ead0_0;  alias, 1 drivers
v0x24f796d0_0 .net "r15", 31 0, L_0x24f916e0;  alias, 1 drivers
v0x24f79790_0 .net "ra1", 3 0, L_0x24f90fa0;  alias, 1 drivers
v0x24f79860_0 .net "ra2", 3 0, L_0x24f912a0;  alias, 1 drivers
v0x24f79930_0 .net "rd1", 31 0, L_0x24f91ba0;  alias, 1 drivers
v0x24f799f0_0 .net "rd2", 31 0, L_0x24f920f0;  alias, 1 drivers
v0x24f79ad0 .array "rf", 0 14, 31 0;
v0x24f79ca0_0 .net "wa3", 3 0, o0x7cc7b8701d48;  alias, 0 drivers
v0x24f79d80_0 .net "wd3", 31 0, L_0x24f95b00;  alias, 1 drivers
v0x24f79e70_0 .net "we3", 0 0, L_0x24f80350;  alias, 1 drivers
L_0x24f91890 .cmp/eq 4, L_0x24f90fa0, L_0x7cc7b86b6138;
L_0x24f919c0 .array/port v0x24f79ad0, L_0x24f91a60;
L_0x24f91a60 .concat [ 4 2 0 0], L_0x24f90fa0, L_0x7cc7b86b6180;
L_0x24f91ba0 .functor MUXZ 32, L_0x24f919c0, L_0x24f916e0, L_0x24f91890, C4<>;
L_0x24f91df0 .cmp/eq 4, L_0x24f912a0, L_0x7cc7b86b61c8;
L_0x24f91f20 .array/port v0x24f79ad0, L_0x24f92000;
L_0x24f92000 .concat [ 4 2 0 0], L_0x24f912a0, L_0x7cc7b86b6210;
L_0x24f920f0 .functor MUXZ 32, L_0x24f91f20, L_0x24f916e0, L_0x24f91df0, C4<>;
S_0x24f7a060 .scope module, "srcb_mux" "mux2" 9 180, 16 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x24f7a1f0 .param/l "WIDTH" 0 16 5, +C4<00000000000000000000000000100000>;
v0x24f7a330_0 .net "d0", 31 0, L_0x24f92750;  alias, 1 drivers
v0x24f7a430_0 .net "d1", 31 0, L_0x24f929f0;  alias, 1 drivers
v0x24f7a510_0 .net "s", 0 0, L_0x24f7ede0;  alias, 1 drivers
v0x24f7a630_0 .net "y", 31 0, L_0x24f92a90;  alias, 1 drivers
L_0x24f92a90 .functor MUXZ 32, L_0x24f92750, L_0x24f929f0, L_0x24f7ede0, C4<>;
S_0x24f7a760 .scope module, "write_data_mux" "mux2" 9 247, 16 4 0, S_0x24f55760;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x24f7aa50 .param/l "WIDTH" 0 16 5, +C4<00000000000000000000000000100000>;
v0x24f7ab90_0 .net "d0", 31 0, o0x7cc7b8702048;  alias, 0 drivers
v0x24f7ac90_0 .net "d1", 31 0, o0x7cc7b8702078;  alias, 0 drivers
v0x24f7ad70_0 .net "s", 0 0, L_0x24f7ee80;  alias, 1 drivers
v0x24f7ae90_0 .net "y", 31 0, L_0x24f95b00;  alias, 1 drivers
L_0x24f95b00 .functor MUXZ 32, o0x7cc7b8702048, o0x7cc7b8702078, L_0x24f7ee80, C4<>;
    .scope S_0x24f29040;
T_0 ;
    %wait E_0x24f11c80;
    %load/vec4 v0x24f6e430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x24f6eb60_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x24f6e0c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x24f6eb60_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x24f6eb60_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x24f6e0c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x24f6eb60_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x24f6eb60_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x24f6eb60_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x24f29040;
T_1 ;
    %wait E_0x24f38c20;
    %load/vec4 v0x24f6dd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x24f6e0c0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x24f6dc90_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24f6dc90_0, 0, 3;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x24f6dc90_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x24f6dc90_0, 0, 3;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x24f6dc90_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x24f6dc90_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x24f6dc90_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %load/vec4 v0x24f6e0c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f6dfb0_0, 4, 1;
    %load/vec4 v0x24f6e0c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x24f6dc90_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x24f6dc90_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24f6dfb0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24f6dc90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x24f6dfb0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x24f49100;
T_2 ;
    %wait E_0x24f2ff00;
    %load/vec4 v0x24f6c5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24f6c4f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x24f6c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x24f6c370_0;
    %assign/vec4 v0x24f6c4f0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x24f4c450;
T_3 ;
    %wait E_0x24f2ff00;
    %load/vec4 v0x24f6cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24f6caa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x24f6c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x24f6c910_0;
    %assign/vec4 v0x24f6caa0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x24f48d80;
T_4 ;
    %wait E_0x24f11730;
    %load/vec4 v0x24f3b270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x24f6c090_0;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x24f6c090_0;
    %inv;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x24f442e0_0;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x24f442e0_0;
    %inv;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x24f32860_0;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x24f32860_0;
    %inv;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x24f6bfd0_0;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x24f6bfd0_0;
    %inv;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x24f442e0_0;
    %load/vec4 v0x24f6c090_0;
    %inv;
    %and;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x24f442e0_0;
    %load/vec4 v0x24f6c090_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x24f32790_0;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x24f32790_0;
    %inv;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x24f6c090_0;
    %inv;
    %load/vec4 v0x24f32790_0;
    %and;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x24f6c090_0;
    %inv;
    %load/vec4 v0x24f32790_0;
    %and;
    %inv;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24f540f0_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x24f77390;
T_5 ;
    %wait E_0x24f2ff00;
    %load/vec4 v0x24f77980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x24f77860_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x24f77770_0;
    %assign/vec4 v0x24f77860_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x24f75330;
T_6 ;
    %vpi_call 14 13 "$readmemh", "memfile.dat", v0x24f75510 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24f746a0;
T_7 ;
    %wait E_0x24f2ff00;
    %load/vec4 v0x24f74c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x24f74b10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x24f74a30_0;
    %assign/vec4 v0x24f74b10_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x24f78a50;
T_8 ;
    %wait E_0x24f5b270;
    %load/vec4 v0x24f79e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24f79d80_0;
    %load/vec4 v0x24f79ca0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24f79ad0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x24f74d50;
T_9 ;
    %wait E_0x24f5b2b0;
    %load/vec4 v0x24f750e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x24f74fe0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x24f751f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f74fe0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x24f751f0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x24f74fe0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x24f751f0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x24f751f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x24f74fe0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x24f738f0;
T_10 ;
    %wait E_0x24f2ff00;
    %load/vec4 v0x24f73e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x24f73d90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x24f73cb0_0;
    %assign/vec4 v0x24f73d90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x24f6fc10;
T_11 ;
    %wait E_0x24eb5310;
    %load/vec4 v0x24f6fe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0x24f72cb0_0;
    %pad/u 32;
    %store/vec4 v0x24f70090_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0x24f72cb0_0;
    %pad/u 32;
    %store/vec4 v0x24f70090_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x24f72530_0;
    %load/vec4 v0x24f726f0_0;
    %and;
    %store/vec4 v0x24f70090_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x24f72530_0;
    %load/vec4 v0x24f726f0_0;
    %or;
    %store/vec4 v0x24f70090_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x24f72bd0_0;
    %store/vec4 v0x24f70090_0, 0, 32;
    %jmp T_11.6;
T_11.5 ;
    %load/vec4 v0x24f72d90_0;
    %pad/u 32;
    %store/vec4 v0x24f70090_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x24f73fd0;
T_12 ;
    %wait E_0x24f2ff00;
    %load/vec4 v0x24f74550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 68;
    %assign/vec4 v0x24f74460_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x24f74380_0;
    %assign/vec4 v0x24f74460_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x24f72fb0;
T_13 ;
    %wait E_0x24f5b270;
    %load/vec4 v0x24f736b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x24f73770_0;
    %load/vec4 v0x24f73400_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24f73180, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x24f75a00;
T_14 ;
    %wait E_0x24f2ff00;
    %load/vec4 v0x24f75f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 68;
    %assign/vec4 v0x24f75e30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x24f75d50_0;
    %assign/vec4 v0x24f75e30_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x24e8f4d0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f7ead0_0, 0, 1;
T_15.0 ;
    %delay 5000, 0;
    %load/vec4 v0x24f7ead0_0;
    %inv;
    %store/vec4 v0x24f7ead0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x24e8f4d0;
T_16 ;
    %vpi_call 2 33 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x24e8f4d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f7eb70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24f7eb70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f7eb70_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x24e8f4d0;
T_17 ;
    %vpi_call 2 63 "$monitor", "Time: %0t | PC: %h | AluSRC %b | AluA %d - AluB %d | ALUResult: %d | AluCTRL: %b | Registers: %d %d %d ", $time, v0x24f7c1b0_0, v0x24f7dae0_0, v0x24f7ce30_0, v0x24f7cf90_0, v0x24f7b1a0_0, v0x24f6edc0_0, &A<v0x24f79ad0, 0>, &A<v0x24f79ad0, 1>, &A<v0x24f79ad0, 2> {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x24e8f4d0;
T_18 ;
    %delay 200000, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x24f79ad0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.0, 6;
    %vpi_call 2 90 "$display", "Error: R0 != 0" {0 0 0};
    %vpi_call 2 91 "$stop" {0 0 0};
T_18.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x24f79ad0, 4;
    %cmpi/ne 4, 0, 32;
    %jmp/0xz  T_18.2, 6;
    %vpi_call 2 95 "$display", "Error: R1 != 4" {0 0 0};
    %vpi_call 2 96 "$stop" {0 0 0};
T_18.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x24f79ad0, 4;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_18.4, 6;
    %vpi_call 2 100 "$display", "Error: R2 != 2" {0 0 0};
    %vpi_call 2 101 "$stop" {0 0 0};
T_18.4 ;
    %vpi_call 2 105 "$display", "All checks passed." {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "arm/arm_processor.v";
    "arm/controller.v";
    "arm/condlogic.v";
    "arm/condcheck.v";
    "utilities/flopenr.v";
    "arm/decode.v";
    "arm/datapath.v";
    "alu/alu.v";
    "memory/data_memory.v";
    "utilities/flopr.v";
    "utilities/extend.v";
    "memory/instruction_memory.v";
    "utilities/adder.v";
    "utilities/mux2.v";
    "register_file/regfile.v";
