
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 23:41:39 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : SpyGlass(SpyGlass_vL-2016.06)
#                        clock-reset(SpyGlass_vL-2016.06)
#
#     Total Number of Generated Messages :         12
#     Number of Waived Messages          :          2
#     Number of Reported Messages        :         10
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                      Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../rtl/SYSTEM_TOP.v                                                                       15      2     Module SYSTEM_TOP is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./system_top_spyglass/rdc/rdc_verify_struct/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './system_top_spyglass/rdc/rdc_verify_struct/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[4]      Info_Case_Analysis      showSimVal              Info        ../rtl/SYSTEM_TOP.v                                                                       15      10    Information for set_case_analysis value propagation for design 'SYSTEM_TOP' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=rdc/rdc_verify_struct ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                      Alias    Severity    File                   Line    Wt    Message
======================================================================================
[6]      Ar_resetcross_matrix01             Info        ../rtl/SYSTEM_TOP.v    15      10    '0' Reset Domain Crossings identified for '1' resets for design 'SYSTEM_TOP'
[7]      Clock_info02                       Info        N.A.                   0       2     Clock Tree generated
[12]     Clock_info15                       Info        N.A.                   0       2     Port-Clock information generated for PortClockMatrix report
[2]      Propagate_Clocks                   Info        ../rtl/SYSTEM_TOP.v    17      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.REF_CLK' of domain 'REF_CLK' propagated
[3]      Propagate_Clocks                   Info        ../rtl/SYSTEM_TOP.v    27      2     For SYSTEM_TOP, clock(s) 'SYSTEM_TOP.UART_CLK,SYSTEM_TOP.TX_CLK' of domain 'UART_CLK' propagated
[5]      Propagate_Resets                   Info        ../rtl/SYSTEM_TOP.v    19      2     For SYSTEM_TOP, reset 'SYSTEM_TOP.RST' propagated
[8]      Reset_info02                       Info        N.A.                   0       2     Reset Tree generated
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
