###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          375   # Number of WRITE/WRITEP commands
num_reads_done                 =      1988810   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1635205   # Number of read row buffer hits
num_read_cmds                  =      1988793   # Number of READ/READP commands
num_writes_done                =          381   # Number of read requests issued
num_write_row_hits             =          299   # Number of write row buffer hits
num_act_cmds                   =       355341   # Number of ACT commands
num_pre_cmds                   =       355325   # Number of PRE commands
num_ondemand_pres              =       341023   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9610540   # Cyles of rank active rank.0
rank_active_cycles.1           =      9491871   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       389460   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       508129   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1812401   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        76927   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        29463   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        19435   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        17153   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10134   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6454   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4180   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2865   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2180   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8015   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            2   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =            4   # Write cmd latency (cycles)
write_latency[200-]            =          362   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           22   # Read request latency (cycles)
read_latency[20-39]            =       486004   # Read request latency (cycles)
read_latency[40-59]            =       204727   # Read request latency (cycles)
read_latency[60-79]            =       205342   # Read request latency (cycles)
read_latency[80-99]            =       136503   # Read request latency (cycles)
read_latency[100-119]          =       113005   # Read request latency (cycles)
read_latency[120-139]          =       100585   # Read request latency (cycles)
read_latency[140-159]          =        76517   # Read request latency (cycles)
read_latency[160-179]          =        63248   # Read request latency (cycles)
read_latency[180-199]          =        52923   # Read request latency (cycles)
read_latency[200-]             =       549934   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =    1.872e+06   # Write energy
read_energy                    =  8.01881e+09   # Read energy
act_energy                     =  9.72213e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.86941e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.43902e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99698e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92293e+09   # Active standby energy rank.1
average_read_latency           =      207.577   # Average read request latency (cycles)
average_interarrival           =      5.02711   # Average request interarrival latency (cycles)
total_energy                   =  2.20483e+10   # Total energy (pJ)
average_power                  =      2204.83   # Average power (mW)
average_bandwidth              =      16.9744   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          504   # Number of WRITE/WRITEP commands
num_reads_done                 =      2100195   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1870543   # Number of read row buffer hits
num_read_cmds                  =      2100186   # Number of READ/READP commands
num_writes_done                =          509   # Number of read requests issued
num_write_row_hits             =          429   # Number of write row buffer hits
num_act_cmds                   =       230825   # Number of ACT commands
num_pre_cmds                   =       230804   # Number of PRE commands
num_ondemand_pres              =       213164   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9583289   # Cyles of rank active rank.0
rank_active_cycles.1           =      9556466   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       416711   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       443534   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1922204   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        85344   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        27827   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18354   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        16054   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9408   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5941   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3893   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2660   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1902   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7219   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            2   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            2   # Write cmd latency (cycles)
write_latency[200-]            =          498   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       561798   # Read request latency (cycles)
read_latency[40-59]            =       224972   # Read request latency (cycles)
read_latency[60-79]            =       177436   # Read request latency (cycles)
read_latency[80-99]            =       122620   # Read request latency (cycles)
read_latency[100-119]          =        97849   # Read request latency (cycles)
read_latency[120-139]          =        85538   # Read request latency (cycles)
read_latency[140-159]          =        67678   # Read request latency (cycles)
read_latency[160-179]          =        56749   # Read request latency (cycles)
read_latency[180-199]          =        48442   # Read request latency (cycles)
read_latency[200-]             =       657099   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.51597e+06   # Write energy
read_energy                    =  8.46795e+09   # Read energy
act_energy                     =  6.31537e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.00021e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.12896e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97997e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96323e+09   # Active standby energy rank.1
average_read_latency           =      260.595   # Average read request latency (cycles)
average_interarrival           =      4.76007   # Average request interarrival latency (cycles)
total_energy                   =  2.21628e+10   # Total energy (pJ)
average_power                  =      2216.28   # Average power (mW)
average_bandwidth              =       17.926   # Average bandwidth
