# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../test.srcs/sources_1/new/random.v"
verilog xil_defaultlib  "../../../test.srcs/sources_1/new/aroundCell.v"
verilog xil_defaultlib  "../../../test.srcs/sources_1/imports/new/tocell.v"
verilog xil_defaultlib  "../../../test.srcs/sources_1/imports/new/nest.v"
verilog xil_defaultlib  "../../../test.srcs/sources_1/imports/new/chnest.v"
verilog xil_defaultlib  "../../../test.srcs/sources_1/new/x.v"
verilog xil_defaultlib  "../../../test.srcs/sim_1/new/ctrl_test.v"
verilog xil_defaultlib  "../../../test.srcs/sim_1/imports/new/nest_test.v"
verilog xil_defaultlib  "../../../test.srcs/sim_1/new/xtest.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
