.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000011010000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000010000000000010
000110010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000011000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000001010000000100
000000001000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000111000
001000000000000100
000001110000000000
000000000000000000
110100000000000001
000010000000000000
100011110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
110100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
011100000000000000
010000000000000000
000000000000000000
000000000000000100
000000000000010001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001010000010000
001000000000000100
000000000000000000
000000000000000000
000100000000000010
000000000000000000
100000000000000000
000000000000000100
000000000000010001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000010000
000000000000000001
000000111000110010
000000001000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000010001
000000111000000010
000000001000000000

.ipcon_tile 0 1
000000010000000000000011101001001100110000110010001000
000000010000000000000111000001110000110000110000000000
101000000000001111100111000001101110110000110000001000
100000000000001011000111110111110000110000110000100000
000000000000000111000111111101101100110000110000001000
000000000000000000000011101101000000110000110000000010
000000000000000111000011101101101100110000110010001000
000000000000001111100100001011000000110000110000000000
000000000000001111100011100101011000110000110000001000
000000000000000011100000001101100000110000110000000010
000000000000000001000111100011101010110000110000001000
000000000000000001100100001111000000110000110000000001
000000000000000111100010101011111000110000110010001000
000000000000000101000010001111010000110000110000000000
000000000000000000000011101001001110110000110000001001
000000000000001001000100000111100000110000110000000000

.logic_tile 1 1
000000000100000000000011100111101100101000000000000000
000000000000000000000000001101101010010000100001000000
000000000000000011100000010111001111101000010000000000
000000000000000111100011011001101101000100000000000001
000000000000000011100011101101101001101000000010000000
000000000000000111100010011001111111011000000000000000
000010101010000011100000001101001100101000000000000000
000001000000000000000011101011101010100000010010000000
000000000000000011100000001011101010100000000000000000
000000000000000111100011101011011011110000010000000100
000000000000001111010011111011101011101000000000000000
000000000000000011100011010001011101011000000010000000
000000000000000111100111001111101001100000000000000001
000000000000010000100000000101111110110100000000000000
000010101111010011100011111001101100100000000000000000
000001000000100000000011011011011001110000010000000001

.logic_tile 2 1
000000000000000001000000000111000000000000000000000001
000000001010000000100000000000101011000000010000000000
000000000000000111000011110101001100000000000000000000
000000000000000000000011110000110000000001000001000000
000000000000000000000111100101100000000001000000000001
000000000000000000000000001011000000000000000000000000
000000000000001001000000000000001101010000000000000001
000000000000000111100000000000011000000000000000000000
000000000100000000000000001001011000101000010000000000
000000000000000000000011101001011101001000000000000001
000000001110000000000000010011111010100000000000000000
000000000000000000000011111111101000110000010010000000
000000000000000000000000000101100000000000000010000000
000000000000000000000011101011000000000001000000000000
000001000000000000000000000011000001000000100010000000
000000100000000000000000000000101000000000000000000000

.logic_tile 3 1
000000000010000000000111101001000000000000000000000000
000000000000000000000000001111100000000001000001000000
000000000000000111100000000011011110000000000000000000
000010100000000000000000000000010000001000000000100000
000000000000000000000000000001100001000000000000000000
000000000000000000000000000000001111000001000010000000
000000000000000000000000000111101100000100000000000000
000000000000000000000000000000100000000000000001000000
000000000000000000000000000000001111000100000000000000
000000000001000001000000000000001111000000000001000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000101001000000010001000000
000000000000001000000000000000001111010000000000000000
000000000000001011000000000000001111000000000000100000
000000000000000000000011100111100001000000000000000000
000000000000000000000100000000101000000000010001000000

.logic_tile 4 1
000000000000100111000000000001100000000001000000000000
000000000000000000000011111101100000000000000000100000
101000000000001000000011100101001111100000000000000001
100000000000000111000000000001101010110000100000000000
010000000000000000000010000000000001000000100100000000
010000000000000000000011100000001000000000000000000100
000000000000000000000000000101011110000110100000000000
000000000000000111000000001101101101000010100001000000
000000000001000000000010000011001011001001000000000001
000000001000100000000000001101111110000110100001000000
000000000000000000000000000101000001000000100000100000
000000000000000000000000000000101001000000000000000000
000000000000000111000000000101011111001001000000000000
000000100000000000000000001101111110000110100001000100
110000000000000011100000000101011111000110100000000000
100000000000000000000010001101101111000010100000000100

.logic_tile 5 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000011000000000011001000000000000010000100000000
000010000000100000000000001001000000000000000000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111010000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000000000101111000000000000000000001
000000000000000000000000000000010000001000000001000100
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000101
110000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000110000000
000000000000010000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000001000000000111100000000000000000000000000000
000000000001110000000100000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110000000110000101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000000000000000000000010000000010000000000000010000000
000000000000000000000000001001011010101000000000000000
000000000000000000000000001011101010001001000010000000
110000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
101000000000000000000000011000000001000000000100000011
100000000000000000000010000111001100000000100000000000
010000000000001000000000001111100000000001000110000000
010010100000001111000000001001000000000000000000000100
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000000000000000010101001110001100110000000000
000000000000000000000010000000010000110011000000000000
110000000001010000000000000000000000000000000000000000
100000000000100001000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000101100001000001000100000000
000000000000000000000000000011101110000011001000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000010100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000111100000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000001000000011100111001010000000000000000000
000010100110001111000011110000100000000001000000000001
101000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000011100000000000000100000000
010000000000001111000000001111101000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000100
000000000000000000000000000001000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010001000000000000100100000000
000000000001000000000011110001101111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000111100110010111011001000010000000000000
000010100000000000000011110111111101000000000000000000
101000000000001000000110001000000000000000000100000000
100000001110001111000010110101001101000000100000000000
010000000000000000000000010000011011010000000100000000
010000000000000000000010100000001110000000000000000000
000000100000010111000111110011000001000000000100000000
000000000000101111100110100000101010000000010000000000
000001000000001000000110111001001001000000000000000000
000010000000000001000010100001011111000001000000000000
000000000000001000000000000001101101000000000000000000
000000000000000101000010000000101110100000000010000000
000000000000000001100000011101101011100000000000000000
000000000000000000000010000101111011000000000010000000
110000000000001101100010001011100000000001000100000000
100000000000000001000000000101000000000000000000000000

.logic_tile 18 1
000000000000000101100000010000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000010100000001111100110100101000001000000001000000000
000001000000000111000000000000001000000000000000000000
000000000000100111100110100001101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000100000100111100011110101101000001100111000000000
000000000000010000000011110000001000110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000001001001001100111000000000
000001000000000000000000000000101000110011000000000000
000000000000000000000000000101101001001100111010000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001000110011000010000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000001111111010000100000100000000
000000100000000000000000000101110000000000000000000000
101000000000100000000011101000011011000000000100000000
100000000000010000000000001101001001000010000010000001
110000001000000111100110000111000000000010000000000000
110000000000000000000000000000000000000000000001000000
000000000000000111100111111101100001000000000100000000
000000000000001111100010011101001010000010000000000000
000000000100000000000110001000011011000100000100000000
000000000000000000000000000101011110000000000001000000
000000001010000000000111101101001010011111110010000000
000000000000000000000100001011011110111111110001000000
000000000000001000000110101101100001000000000100000001
000010100000000001000000000101101011000001000001000000
000000001010000111000000010000000000000010000000000000
000010100000100000100011100000001101000000000001000000

.logic_tile 21 1
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000101100000001101100000000010000000000000
100000000000000000000010101101000000000000000010000000
010000000000000000000000001011111000111111110000000000
010000000000000000000000001001101110101101010000000000
000000000100000111100000001000011001010010100010000000
000000000000000000000011111011011000010110100000100000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101000000001000000001000000100100000000
000000000000000000000000001011001001000000000011000000
110010000001010000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000001000000001000000000000000000
000000000000000000000000001111001110000000100000000010
000000000000000000000000000111111100000100000010000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000111000001000000000000000000
000000000000000000000000000000001110000000010001000000
000000000000000111000000000101111110000000000010000000
000000000000000000100000000000000000001000000000000000
000000000000000000000000001000000001000000000000000000
000000000000000000000000000111001100000000100010000000
000000000000001000000000000111111010000100000000000000
000000100000001111000000000000000000000000000000000001
000000000000000000000000001111000000000000000000000000
000000000000000111000000000111000000000001000000000010
000000000000000001000011100111111110000100000000000000
000000000000000000000100000000010000000000000010000000

.logic_tile 23 1
000000001100001111000000011011111011100000010000000000
000000000000000111000011111101001101010000010000000100
000001000000001000000000000011101001101001000000000000
000010000000001011000000001111011010100000000010000000
000000000110000000000000000011111011100000010000000000
000000000000000000000000000111101100010000010000100000
000000000000001000000011101111111101111000000000000001
000000000000001011000000000101001111100000000000000000
000001000100000111000000000101100001000000000010000000
000000000000000000000000000000001111000000010000000000
000000001011010001000010001111100000000000000000000000
000000000000100001110110000101100000000001000000000001
000000000000001111000000010101101111110000010000000000
000000000000000111100011000001001100010000000000000100
000000000000000001000011000001111100111000000000000000
000000000000000000000111100001001100010000000000100000

.logic_tile 24 1
000001000000100111100011100101011010100000000000000000
000000000000000111000100001111011010111000000000000100
000000000000000111100000001011001111100000010000000000
000000000000000000000000000001011010010000010000000100
000000000100000111000111100011111010100000000010000000
000000000000000001100010011111111000111000000000000000
000000000000001000000111110111001101110000010010000000
000000000000001011000111010001111010010000000000000000
000000001100100000000000010111111010101000000000000000
000000000000000001000011001101101111011000000001000000
000000000000000001000011100111011011100000000000000100
000000000000000000100010011101111011110000100000000000
000000000000000000000111101101101000101001000000000000
000000000000000000000100001011111111100000000001000000
000000000000000001000000001111011111110000010010000000
000000000000000000100010000011101010010000000000000000

.ipcon_tile 25 1
000010110000000111000011110001011100110000110000001000
000000110000000111000111101001100000110000110001000000
101000001100000111100111111101001110110000110000001000
100000000000100000100011011101100000110000110001000000
000001000000000111100111111001101010110000110010001000
000000000000001111100011111011110000110000110000000000
000000000000000111100011100011111110110000110010001000
000000000000000111000011110111000000110000110000000000
000001000001010000000000001101001110110000110010001000
000010000000000000000000001001010000110000110000000000
000000000000100111100011101101111110110000110000001000
000000000011001111100111110101010000110000110001000000
000000000110000111000000000011111000110000110000001000
000000000001001101100010110001100000110000110010000000
000000000000000101000010100101011010110000110000001000
000000000000000000100100000001010000110000110010000000

.ipcon_tile 0 2
000000001110000000000010000001001010110000110000001001
000000000010101001000111100001110000110000110000000000
101000000000001111100000011011011000110000110000001000
100000000000001011100011101101010000110000110001000000
000000000000000000000111111011111000110000110000001000
000000001000000111000111111101000000110000110000000010
000000000000001111000111111001101010110000110000001000
000000000000001111100111011011010000110000110001000000
000000000000001000000111000111111010110000110000001001
000000000000000011000010001001100000110000110000000000
000000000000000011100010000111001110110000110000001000
000000000000000000000000000101010000110000110010000000
000000000000001011100010110011001110110000110000001000
000000000000000011000010101011110000110000110010000000
000000000000000000000010000111111010110000110000001000
000000000000000000000011110111100000110000110001000000

.logic_tile 1 2
000000100000000000000111100111000001000000000000000000
000001000110000000000111100000101111000000010000000000
101000000000000000000000000011111000101001000010000000
100000000000000000000011101001111101010000000000000000
000010100010000000000000000011011010000000000000000000
000000000000000000000000000000100000001000000000000000
000000000000000000000000000000011110000100000000000000
000000000000001111000000001011010000000000000000000000
000010000000000000000111010101101100000000000000000000
000000001000010000000011000000010000000001000000000100
000000000000000000000000010111101110110000010000000000
000000000000000000000011001011001001100000000010000000
000010100000010111000000010000000001000000100111100010
000001000000100000100011010000001111000000000001100001
110000000000000011100111000011001000101000010000000000
100000000000000000100100001001111101000100000010000000

.logic_tile 2 2
000001000000000000000000000011000000000001000000000000
000010000000000000000000001011100000000000000001000000
101000000000000011100000000011000001000000000010000000
100000000000000000100000000000101111000000010000000000
010000000000000000000011100000011001010000000000000000
110000000000000000000100000000001111000000000000000100
000000000000000000000000000111100000000000100000100000
000000000000000000000000000000101101000000000000000000
000000000001010111000011110000011110000100000100000100
000000000000000000100011000000000000000000000000000100
000000000000000000000000000000001101000000100010000000
000010100000000000000011110000011000000000000000000000
000000000000000000000000000000011110000100000010000000
000000001100000000000010001011010000000000000000000000
110000000000001000000111000011011100100000000000000000
100001000000000011000011000011111111110100000000000010

.logic_tile 3 2
000000000000000000000000000000000001000000100100000000
000010100000000000000000000000001010000000000000000100
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010010000000010000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000110001000000000000000000000000000000000000000000000
000001100000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100100011100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010001000000000000000000000000001000000100100000001
100011000000000000000000000000001100000000000000000100

.logic_tile 4 2
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000010100000100000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000100
000000001000000000000000000000001110000100000100000000
000000000100000000000000000000010000000000000000000000
000001000001010111100000000000000000000000000000000000
000000100000100000100000000000000000000000000000000000
000000100000000000000111110000000000000000000000000000
000001001001010000000111000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 5 2
000001000000001000000000010001100000000000001000000000
000010100000001111000010000000000000000000000000001000
101000000000000001100000000001100000000000001000000000
100000000000000000000010100000100000000000000000000000
110000000000000001000110000000001000001100111100000000
010000000000000000000000000000001001110011000000000001
000000000000000000000000000101001000001100110100000000
000000000000000000000000000000100000110011000000000001
000000000000001000000000010001101110010000100000000010
000000000000000111000011110000011010101000010000000000
000001000000010000000000001000001100001100110100000001
000010100000100000000000000001000000110011000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
110000000000000000000000000001000000000000100000000000
100000000000000000000000000000001111000001010001000000

.ramt_tile 6 2
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000110000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010010000000000101000010100000000000000000000000000000
110001000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000100000000000000000001010000100000100000001
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000001010000000000000000000000000000000000000000
100000000001110000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000010
000000000000000000000000000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
110001001010000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000110000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
101000000000000000000000001000001100010100000000000000
100000001100000000000000000011011111010100100000000000
010000000000000000000011110000000000000000000100000001
010000000000000000000110001101000000000010000000000000
000000100000000000000111100011000001000010000000100000
000000000000000000000100001111101100000000000000000000
000000000010000000000000000011101001101000000000000000
000000000000000000000011101011111011101001000010000000
000000000000100111100011100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000100000000000000000000001010000100000100000000
000000000000000000000010000000010000000000000010000000
110000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000

.logic_tile 10 2
000000000000101000000000000000011010000100000100000000
000000000000010001000000000000000000000000000000000000
101000000000001000000010100101100000000000000100000000
100000000000001111000100000000000000000001000000000000
000010100000000001100000000000011000000000000000000011
000000000000000000000000000101011000000100000011000000
000000000000000111000000001000000001000000000010000000
000000001110000111100000001011001001000000100000000000
000000000000000000000000001000001110000100000000000000
000000000000000000000000000001000000000110000000000001
000000000000000000000110000001001010000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
110000000110000000000000000001001010000010000000000000
100000001110000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001100000000000010000000
101000000000000000000000010001100000000000000100000000
100000000000000000000011110000100000000001000010000000
110000000000000000000110101101111110000000000010000001
110000000000000000000000001111110000000010000000100001
000010100000001000000111101101001000101001010000000000
000101001100001011000010000101111111110110100000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110001000000011100000011010000100000100000000
000000000000101111000000000000010000000000000000000000
000000100000000000000110010011100000000000000100000000
000000000000000000000011100000100000000001000010000000
110010100110000000000111010000000000000000000000000000
100001000000000000000110100000000000000000000000000000

.logic_tile 12 2
000000000000000101100111101000011000000000000100000010
000000000000000000000000001011001111010000000000000000
101010000000000101100000000011101110000000000100000000
100001000000010000000000000000111000100000000001000000
000000000010101000000000000011111011110000100110000000
000000000000000101000011101111111101010000100000000000
000000000000000000000010011101111111110011110000000001
000000000000001101000110100101111111100001010000000100
000001101010000000000000011101000000000000010100000000
000010000000000000000011111011001111000000000010000000
000000000000000000000110110000000000000000000000000000
000010100001000000000011110000000000000000000000000000
000000000000001000000011100001000000000000000100000000
000010100000001011000000000000100000000001000001000000
110010100000000000000010010011101100111000110010000000
100001000000000000000110001101111110110000110000000000

.logic_tile 13 2
000000000000000000000011100000000000000000000000000000
000000100000001001000100000000000000000000000000000000
101000000110000000000000000111000001000000000100000000
100000000000000000000010110000101010000000010000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001000000001100110000000000
000010100001010111000000000011000000110011000000000000
000000000000000001100010100011011010000000000100000000
000000000000000111000000000000100000001000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000100000000100000000110000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
110010000000000000000000000011011000010110100000000000
100000001000000000000000001001011111101111110000000000

.logic_tile 14 2
000011001000001000000000000000000000000000000100000000
000010000001010011000000001111001101000000100000000000
101000000000000101000000000001101100000000000100000000
100000000000001101100000000000010000001000000000000000
000001000000000101000011100000000000000000000100000010
000000000000000000100110111011001000000000100000000000
000000000000000000000010100101101100000000000100000000
000000000011000000000100000000110000001000000000000000
000000000100000000000000010001100000000001000100000000
000000000000000000000010101011000000000000000000000000
000000000110000000000000000000001100000000000100000000
000000000000000000000000001101010000000100000000000000
000000000000000000000011000000000000000000000100000100
000000000000000000000000001011001011000000100000000000
110010000000000000000000000011001010000000000100000000
100001000000000000000000000000100000001000000000000000

.logic_tile 15 2
000000000000100000000000000101011011100011110000000000
000000000001010000000011111011011011000011110010000000
101000000000000111100111001011011110010110110000000001
100000000000000000000100001101101010101001010000000000
010000000000101000000000010001100000000000000110000000
010000000000010101000011110000000000000001000001100001
000001000110000000000111010000001101000110000010000001
000000100000000000000110000101011011010110000000000000
000000000000000000000000011000011010000010000000000000
000000100001010000000010001111010000000110000000100000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011000000010000000000000
000000000000000000000000000000100000000000000000000000
110000000000000001000110000111101101100000000000000000
100000000000000000000000000101011001000000000001000000

.logic_tile 16 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101001000000000000000000000000000001000000100100000000
100010100000000000000000000000001111000000000010000000
010000000000000000000111100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110100111000000000011000001000001110000000100
000001000000010000100000001001001101000000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000000111000000000010000001000000
110000001011000111000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 17 2
000000000001100000000000011011111000001001000010000000
000010100000010000000010000101010000001010000000000000
101000001000000000000011100011000000000010000000000000
100001000000000000000100000000100000000000000000000000
010000000000000000000111101101100000000001000100000000
110000000000000000000000000111100000000000000000000000
000000000000000101000000001000000000000010000000000000
000010100000000000100011111111000000000000000000000000
000000000000000000000110110101101100000000000100000000
000001000000000111000010010000110000001000000000000000
000001000110001111000110000000001100000010000000000000
000010000000000001100000000000000000000000000000000000
000000000000000101100000001011100000000010000000000000
000000000000000000000000000011101001000000000000000000
110000001000000101100000010000001111010000000100000000
100000000000000000000010010000001011000000000000000000

.logic_tile 18 2
000000000000000000000000010101001000001100111010000000
000000100001000000000010100000101101110011000000010000
000000000000001000000000000101101000001100111000000000
000000000000000101000010110000101011110011000000000000
000000000000000101100110100101001000001100111010000000
000001000000000000000011000000101010110011000000000000
000000001110100101100110100001101000001100111000000000
000000000001010000000000000000001011110011000000000000
000000001010000000000000010101001001001100111000000100
000000000000010000000011110000101010110011000000000000
000010000000000000000000000001001000001100111000000000
000001000000000000000000000000101011110011000000000000
000000000100000000000000000101001001001100111010000000
000000000010000000000000000000101001110011000000000000
000000000000000000000000000101001000001100111010000000
000000000000000000000000000000101011110011000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
101001000001000000000011100001100001000000001000000000
100000000000000000000011000000101001000000000000000000
110000001010000000000010000101101001001100111000000000
010010100000000000000100000000101110110011000001000000
001000000000000000000000000011101001001100111000000000
000000000000000000000011000000001011110011000001000000
000000001000100000000000001111101000001100110000000000
000000000000010000000011111001100000110011000000000100
000000000001000000000000010000001010000100000100000000
000000000000000001000011000000010000000000000011000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000001000000111100000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 21 2
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000010101100000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011101101100000000010000100000000
000000000000000000000100000111100000000000000000000000
110010101100100111100000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000111010000000110000000000000000000000000000000
000000000000100000000011010000000000000000000000000000
101000000000001111100000000000011000000000000100000000
100000000000000111100000001001000000000100000010000000
110000000000000001100000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000100000000000000101001000001100110000000000
000010001010010000000000000000010000110011000000000000
000000000000000111100000010101001100010110000010000000
000000000000000000100011100000101101100000000000000000
000000000000000000000000001001100000000001000100000000
000010001000000000000000000001000000000000000001100000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000001000101010111000000000011101010000010000000000001
000000000100000000100000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000101010000000000000001000000
000000000000100111000000000101011100000000000000000000
000000001001011111100000000000000000000001000000100000
000010000000000000000000000000001010000000000000000000
000000000000000000000000001111000000000100000000000001
000001000001011000000000000000001110000100000000000000
000010100000000011000000000000011010000000000010000000
000000000000000111000000000011000000000000000000000100
000000000000000000100000000000001000000000010000000000
000000000000100000000111100000001010010000000010000000
000000001001000000000010010000001111000000000000000000
000010000001000000000000000000001100000100000000000000
000000000000000000000000000101000000000000000001000000

.logic_tile 24 2
000010000001110000000000000101100000000000000000000000
000001001110110000000000000011000000000010000000000000
000000000000000000000011101000011110000100000000000000
000000000000001001000100000101010000000000000000000010
000010001000000000000111101000011010000000000000000000
000001000000100000000000001111000000000100000000000000
000000000000000111100111101101011001101000010000000000
000000000000001001000000001001101111000000100001000000
000000001001000000000000000101101110000100000000000000
000000000000000001000010010000010000000000000000000010
000000000000000000000000000101101100000000000000000000
000000000000000000000000000000000000001000000000000000
000000000000000000000000001101111000111000000000000000
000000000000000000000011001101011101010000000001000000
000000000000000000000010000000000001000000000000000000
000000000100000000000010011111001010000000100000000000

.ipcon_tile 25 2
000000000000000111100000000011101110110000110010001000
000000000000000000100000000111110000110000110000000000
101000000000001011100111111111101100110000110000001000
100000000000001011100011011111010000110000110001000000
000000000001000111000011100101001110110000110000001000
000000001110100111000000000011000000110000110000000100
000000000000000111000000001101111100110000110010001000
000000000000000111000011100001010000110000110000000000
000000000001000000000111110111111010110000110000001000
000000000000100111000011001101010000110000110000000100
000000000000000000000111001001111110110000110010001000
000000000000000000000011110101010000110000110000000000
000000000001011011100111000001011000110000110010001000
000000001110000111000110111111010000110000110000000000
000000000000101111000010110101011000110000110000001000
000000000001000111100111001011010000110000110010000000

.ipcon_tile 0 3
000000100000001011100010000001111010110000110000001000
000000000010001111100010011001100000110000110001000000
000000000000001111000111000111101010110000110010001000
000000000000000011000111110011010000110000110000000000
000000100100000111100011111101001010110000110000001000
000001000110101111000111101001010000110000110000000010
000000000000000111000000001101101110110000110010001000
000000000000001011100011111101010000110000110000000000
000000000000001001000010001001011000110000110000001000
000000000010001111100100000011000000110000110000000010
000000000000001000000010000001001100110000110000001000
000000000000000111000100001011000000110000110000000010
000000000000000000000111100011111110110000110000001000
000000000000000000000000000101110000110000110001000000
000000000000000111100010000111111000110000110000001000
000000000000000000000110001001100000110000110000000010

.logic_tile 1 3
000001000001000111000000001000000000000000100000000000
000000100000000000000000001101001010000000000000000001
101001001000000000000000000101101010000100000010000000
100010000000001111000000000000110000000000000000000000
000010100000000111100011001000000000000000000000000000
000001000000000000100100001101001010000000100000100000
000010000000001000000011100101111000000000000000000000
000001001011001011000000000000100000001000000000000000
000000001110000111010000001000000001000000100000000100
000000000000000000100000001101001000000000000000000000
000000000000001000000000000000000000000000100100000001
000000000000001011000000000000001000000000000010000001
000000000000000000000000000000000001000000000000000000
000000000010000000000000001101001011000000100000000100
000000000000000000000000000011111011101000010000000001
000000000000000000000000000011011010000000100000000000

.logic_tile 2 3
000000100001010000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
101100000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000100000000000000011101111010110100000000000
010000000001010000000000000000111100100001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000001000001000101000100
000010000000000011000000000011101001000011100000000000
000000000000001000000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
101000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000011010000000000000111000000000000000110000001
010000000000100000000000000000100000000001000000100101
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010110000000000000000000000000000000000000000
000000001101010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000001000000000000000111100000000000000000000000000000
000000000000000101000110000000000000000000000000000000
101100000000100000000000000011011110010000000000000000
100010100000010101000000000000011101101001010000000100
010000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000001000000101001000000000000000000000000000000000000
000010100000011111000011100000000000000000000000000000
000000000000000011100010000101100000000000000100000001
000000000000000111000100000000100000000001000010000000
000001000000100000000111000001100000000000000000000000
000000000001010000000000000000001100000000010000000000
000000000000000000000000000011101101010111100000000010
000000000000000000000000000001101010001011100000000000
110000000110000000000110001000000000000000000000000100
100010000000000000000000000101001001000000100010000001

.logic_tile 5 3
000000000110000000000000000011100001000000010100000000
000000000000000000000000001011001100000010110000000000
101000000100001001100000011101101110001000000100000000
100000000000000001000010000011100000001101000000000000
010001000000000001100111100011101101010000100100000000
110010000000100000000100000000011000101000000000000000
000001001110100000000110001111100001000001110100000000
000010000000010000000000000011101000000000010000000010
000000000000001000000010110011101110010000100100000000
000000000000000001000010000000011010101000000000000000
000010100000010111000000001001100001000001010100000000
000001001000100101100000001111101100000001100000000000
000000000000000101000000000000011101010000000100000000
000000000000000101000010100011001110010010100000000000
110000000000000101000010101000000000000000000100000000
100000100000000000000010100011001110000000100000000000

.ramb_tile 6 3
000000000000000000000000000000011110000000
000000010000000000000000000000010000000000
101000000001000000000000000000011110000000
100000000000000000000011110000000000000000
010000000000001000000111100000011110000000
110000000000001101000100000000010000000000
000010000000000000000000000000011110000000
000001000000000000000000000000000000000000
000000001010100111100000010000011110000000
000000000000010000100011111011010000000000
000010000111110000000110100000011110000000
000001000000110000000000000011000000000000
000001000010000000000000001000011100000000
000010000000000000000000001001010000000000
110000000000010001000110100000011110000000
110000000000100000100010010101010000000000

.logic_tile 7 3
000000000000001111000011100000001001000000000000000010
000000000000001011100100000001011111010000000001000000
101010101011110000000000000000001101000100000000000000
100000000000100000000000000000011110000000000000000000
000000001010001001100000000000011110000100000100000000
000000000000000001000000000000000000000000000000000000
000010000000100000000000000011101010111101110000000000
000001000000010000000000000101001000111100110000000000
000000000000010000000000010000011110000100000110000111
000000000000000000000010000000010000000000000000000011
000000000000001000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
110000000000000000000011100000000000000010000000000000
100000000000000111000111010000001111000000000000000100

.logic_tile 8 3
000000000000000000000011100101000000000000000100000000
000000100000000000000000000000000000000001000000100000
101000000000100000000000010011000000000011000000000000
100000000001001101000011111011100000000001000010000000
110000000100000000000000000000000001000000100100000000
110000000000101111000000000000001101000000000000000001
000000000110001000000111001001111000010110100000000000
000000000001000111000100000101101100001001010000000000
000000000000000111100110010000000000000000100100000000
000000000011000000000011100000001110000000000001000000
000000001110000000000000010000000000000000000100000000
000000101100000000000011011001000000000010000000000000
000001000000000011100010001000000000000000000100000100
000010100000000000100100001101000000000010000000000000
110000000000010000000000000000000001000000100100000100
100000000001110001000000000000001110000000000000000000

.logic_tile 9 3
000000000000000111100000001001001010001001000100000000
000000000000000000100000001011000000001110001010000001
101000000000000101000000001000001110010100000110000010
100000000001010000100000000111001000010100101001000000
000001000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000001100000001011011010010000000010000000
000000000000000000100000001111001111000000000001100001
000000000000001000000000010000011000010010100110000000
000000000011010101000011110000001010000000001000000000
000000101100000000000000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000010100000000011100010110000000000000010000101000000
000001000000000000100110101011001111000010101000000100
010000000000010000000000011011011010000000000010000100
000000100000100001000010101111001111100000000001100010

.logic_tile 10 3
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001111000000000000000000
101000000000000101000000011000000001000000000010000000
100000000001010000000011100001001101000000100001000110
000000001010001000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000001100100011100010110101101101000000000010100000
000000000000010000100010000101111011001000000001000000
000000000000100000000000010101111000010000000100000101
000000001001000000000010001011101000000000000000000000
000011100000000000000110000101101101000001000000000010
000010000000000000000000000101111011000000000011100101
000000000000100000000111001000000000000000000100000000
000001000000000000000000001001000000000010000000000000
110000100000000000000000001000001100000010000000000000
100001000000000000000000001101011010000000000000000000

.logic_tile 11 3
000000000101010000000110000000001000010100100000000010
000000000100000000000100000000011010000000000010000000
101000101100010000000000000000000000000000000000000000
100000000000110000000000000000000000000000000000000000
110001001000000111000011001000000000000000000100000000
110010000000000000100100001011000000000010000000100000
000010000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000010000100000000000000000000001011000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001000100000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000101000010100000000000000000000000000000
000000000110000000100010110000000000000000000000000000
101000000110000111000000000011000001000000110000000000
100000000010000000000010111001001000000011110000000010
010000000000000000000010000000000000000010000100000001
110000000000010000000110110000001101000000000010000000
000000100000101000000000000000000000000000000000000000
000000100001000111000000000000000000000000000000000000
000000000010101000000000011001001010000010000000000000
000000000111001011000010001001011101000000000000000000
000000000000000000000000000011001001110000110000000001
000000100000000000000000001001011010111010110000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000010000000000011100000000001000000100100000001
000000000000000000000000000000001000000000000000000000
101000100000000000000000000000000000000000100100000000
100000000001001111000000000000001001000000000000000000
110000001010000000000000000011100000000000000100000000
110000000000000000000000000000000000000001000000100000
000000000000001000000010000000000000000000000000000000
000000000010001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001100000000001000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000001001100000000000111101101100000000001000000000000
000000000001010000000000001101000000000000000000000000
110001000100000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000100000000010100011000001000000001000000000
000000000000011001000000000000001001000000000000000000
000000000000000101000000000101101001001100111000000000
000000000001010101000011100000101010110011000000000000
000000000000000101000000000001101001001100111000000000
000000000000000000000000000000001100110011000000000000
000001000000000000000010100111001001001100111000000000
000010000000001001000000000000101110110011000000000000
000000000110000001100011010111001000001100111000000000
000000000000000000100011000000001010110011000000000000
000001000110001101100000000001101000001100111000000000
000010000000000011000000000000001101110011000000000000
000000000000100000000111100011101000001100111000000000
000000000000011111000000000000001000110011000000000000
000000000000001000000000000011001000001100111000000000
000010101000001001000000000000101001110011000000000000

.logic_tile 15 3
000000000001000000000000000011001010000000000100000000
000000100001010000000000000000010000001000000000000000
101000000000000000000000010011000000000001000100000000
100000000000010000000010101101100000000000000000000000
000000001000000000000000000111001010000000000100000000
000000000000000000010010100000010000001000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111001011000000100000000000
000001000000000101000000000011101010000000000100000000
000010000000000000100010110000110000001000000000000000
000000000000000000000010100000011000010000000100000000
000000000000000000000100000000011011000000000000000000
000000001000000000000010100101000000000000000100000000
000000000000001101000100000000101111000000010000000000
110000000000000101000000000000011110010000000100000000
100010100000000000100010110000001011000000000000000000

.logic_tile 16 3
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101001100000000000000111110001101010001001000100000010
100010000000000000000011111011110000001101001000000101
000000001000000111100111100000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000001110010010100100000000
000000000000010000000011110000011010000000001000000010
010000001010000000000111101111100001000001010000000000
000000000010000000000100001001101010000010110010000000

.logic_tile 17 3
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000
100000000011000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000010000100000100
000000100000100000000000000000001101000000000010000100
000000001010000000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000010000100000000
000010100000000000000000000000001101000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000011101111001000001100110000000000
000000000000000000000100000001100000110011000000010001
101101101100001000000000000000000000000000000000000000
100010000000001111000000000000000000000000000000000000
110000000000000111100000000000000001000010000000000000
010000000000000000100000000000001011000000000000000000
000001000110000000000111100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000100100000000
000000100000000000000000000111001001000000000010000000
000000000000001000000000010000000000000010000000000000
000000000000000111000010000101000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001100000000000000000000000000000
000000101000010000000000000000000000000000

.logic_tile 20 3
000000000000000101000000010000000000000000000000000000
000000100000001001100011100000000000000000000000000000
101000000000000000000000000001011010010000000100000010
100000000001010000000000000000111000101001011000000100
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000011110101101010010100000100100000
000000100000000000100011010000101111101000011000000100
000000000000000001000000000000011011010000000110000100
000000000001000000100000000001011011010110101001000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000001000001010100000110
000000001110000000000010100101001011000001111000000100
010001100000000000000000000000000000000000000000000000
000011100010000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000111100000000000001000000000
000000101100010000000000000000100000000000000000001000
101000000000000000000000010000000001000000001000000000
100000000000000000000010000000001011000000000000000000
110000001010000000000000000000001001001100111000000000
110010100000000000000000000000001100110011000000000000
000000000010000000000000000000001001001100110000000000
000000000000000000000010100000001101110011000001000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000100000000000111100000000001000010000100000000
000000000000010000000000000000001001000000000001000000
110000000011000000000000011000011101000000000000000000
100000000000000000000010101011001011000010000010000000

.logic_tile 22 3
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000001000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000010111000011100011001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000100000000000000000001100000000000000100000000
000010000000000000000000000011100000000001000001000000
110000000000000000000000001000000001001100110000000000
100000000000000000000000001101001010110011000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000000000111100000000000000000000000000000000000
100100000000000000100000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
000000000100000000000000000011101110000000000000000000
000000000000000000000000000000010000001000000000000010
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000000000111100000011000000100000100000000
000000100000000000000000000000000000000000000010000000
000000000000000000000000000011101110000100000000000000
000000000000000000000000000000010000000000000000000100

.logic_tile 24 3
000000000001000001000000000001000000000000000000000000
000000000000000000100000000000001110000000010000000100
000000000010000000000000000111011010000100000000000000
000000000000000000000000000000010000000000000000000010
000001000000000000000000000011100000000000000000000000
000010000000000000000000000000101110000001000000000000
000000000000000101100010000111000000000000000000000000
000000000000000000100000000001000000000010000000000001
000001000000000000000000001000000000000000000000000000
000000000001010000000000000101001110000000100000000100
000001000000000000000111100111000001000000000000000001
000000100000000000000100000000001101000000010000000000
000000001110000001000000001000000000000000000000000000
000000000000000000000000001101001110000000100000000100
000000000100100000000000000111011010000100000000000000
000000000001000000000000000000000000000000000000000000

.ipcon_tile 25 3
000010000000000111100111100011101010110000110000001000
000001000101000000000111110101010000110000110000000100
000000000000000000000111100011101000110000110000101000
000000000000001111000111110001010000110000110000000000
000000001000010111100011110001011100110000110010001000
000000001100000111000011101111110000110000110000000000
000000000000000111100111110001101100110000110000001000
000000000000000111100111100011100000110000110000000100
000001100001011111100000001101111010110000110000001000
000011001010100111000000001111100000110000110000000100
000000000000001011100111100101111000110000110010001000
000000000000001111000111011111000000110000110000000000
000011100010000000000011111111101010110000110000001000
000011001010000000000111001101100000110000110000000100
000001000000000000000111001011101010110000110000001000
000000100000000000000011011001110000110000110000100000

.ipcon_tile 0 4
000000100000000000000000000000001110110000110000001000
000001000000000000000010000000010000110000110000000001
000000000000000000000000000000011110110000110000001001
000000000000000000000000000000010000110000110000000000
000000100000000000000000000000001110110000110000001000
000001000000000000000010010000010000110000110000000010
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000010000110000110000000010
000000010001010000000000000000001010110000110000001001
000000010000000000000000000000010000110000110000000000
000000010000000000000000000000001000110000110000001000
000000010000000000000000000000010000110000110010000000
000000010000100000000000000000000000110000110000001000
000000010000000000000010000000000000110000110000000010
000000010000000000000010000000000000110000110000001001
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000010000000000000000000000001000000100110000000
000000000000000000000000000000001001000000000010000000
101010000000000000000011110000000000000000000000000000
100001000000000000000111100000000000000000000000000000
110010100000000000000000010000001010000100000100000000
110000001000000000000011110000010000000000000000000001
000000000000000000000000000000011110000100000100000000
000000001100000000000000000000000000000000000010000000
000000010010000000000000000000000001000000100100000100
000000010000000000000000000000001100000000000000000100
000000010000001000000000000000000001000000100100000001
000000010000001111000000000000001110000000000010000000
000000010000000000000111100000000000000000000000000000
000000011010100000000000000000000000000000000000000000
110010010000001001000000000000000001000000100110000000
100001010000001011000000000000001001000000000000000010

.logic_tile 2 4
000001000010000000000110110000001010000100000110000010
000000100000100111000010010011011110000110100000000010
101000000000000000000000000000011110000110100000000000
100000000000000101000010111001011100000000100000000000
000000000000000000000011110000000000000000100110100011
000000000000000000000010010000001011000000000000000111
000000000000000000000000000001101100000010000000000000
000000000000000000000010000011110000000111000000000000
000000010000000101000000000011000001000011100000000000
000000010010000001000011100001001100000001000000000000
000000010000000000010000000111001001010100100110000000
000000011100001001000000000000111111000000010000000000
000001011100000001100110000011001111000010100000000000
000000010000000000000010000000011000100000010000000000
110101010000001000000111001001000001000000100110000000
100100110000000001000110000111101011000001110000000001

.logic_tile 3 4
000001000000001111100011101111111100000110100000000000
000000000000001011100011001011001110001111110000000000
101000000000000001000011110000011011010000100010100011
100000000000001101100111111001011000010100100000000010
000000001100001111000110001001001000000110100000000000
000000000000000001000000000001011000001111110000000000
000000000000000000000110011001101000100000000000000000
000000001010000000000111101001111110100000010000000000
000000010010000001000111010101011010011100000100000000
000000010000000101100011101111011011111100000000000100
000000010000001001000000001011001010000110100000000000
000001010000001001000011110111101001001111110000000000
000000010000000111000110101011001100000010000000000000
000000010000000111100000000011101100000000000000000000
110010010000110000000000001101100000000001010000000000
100000010000110001000000000001101000000010110000100110

.logic_tile 4 4
000000001110110001100000011101011001000001000000000000
000000000001110000000010100101001000000010100000000000
101000000000001101000000000000000000000000100100000000
100000000000000111000000000000001110000000000000000000
010000000010001011100111110000000000000000100110000000
110000001110001111000111100000001101000000000000000000
000000000000000101100000010001101001000100000000000000
000000100110100000000011011101011110001100000000000000
000000010000000111000000011001000000000001000000000000
000000110000010101100011011111000000000000000000000000
000000111100000101000000000011000000000000000100000100
000001010000000000000000000000000000000001000000000000
000000010000011101000010000101111100010111100000000000
000000010000101111100000001111101010000111010000000000
110010110000001000000010000111001010000010100000000000
100001010000000001000000000000001100001001000000000000

.logic_tile 5 4
000001000000000001000010010001011101010000000000000000
000010000000000000000011100000011111101001010001100001
101000000000011101100000010101111101010111100000000000
100000000000100001100010100111111010000111010000000000
000000000000101111000011101011001100010000110110000000
000000000000001111100111110101101011110000110000000000
000100001000001001100111111111101100110001110000000000
000100000000000111000011111111001011110110110000000000
000000011000000001100110000001111110000001000000000000
000000010000001001000000000111001010001001000000000000
000000010001010000000110000001111000000000000000000000
000000010000100001000110000000101001100000000000000000
000000010000000111100010000101101011011111110000000000
000010010000010111000000001001101100111111110000000000
110000010000100111100011010111000000000000000101000111
100000010001010001000010000000100000000001000010100001

.ramt_tile 6 4
000001000000001111100111000101011000000000
000000000000011011000011100000110000000000
101000000000101011100110000111101110000000
100000000001001001100100000000010000000000
010000000000000000000000010101111000000000
010000000110000000000011110000010000000000
000010001110001111100111000111101110000000
000011100000000011000100000000110000000000
000000010000000000000000001001011000000000
000010110000000000000000001101010000000000
000000010000000011100000001001101110000000
000000010000001111000000000001010000000000
000000010000000000000010000011111000000000
000000110000000000000000000001010000000000
110000010000100111100111000101101110000000
010000010000010000000000001001010000000000

.logic_tile 7 4
000000000000001000000111001011000000000001000000000000
000000000000001111000010001111101011000001010000000000
101000001110001000000000001011000000000011110100000000
100000001110000111000000000111101001000011010000000000
000010001000000000000010010111101101110000100100000000
000000000000000001000010000011101101100000010000000000
000000000001010000000111100000011001010110000100000000
000000000001110001000000000000001100000000000000000000
000000010000001011100111110101101011000010000000000000
000000010000000001100011111001011011000000000000000000
000001010000000001000000010011100000000000000110100100
000010110000001001010011010000000000000001000000000100
000000010000000000000000000000001010000100000111000111
000000010000000000000000000000000000000000000000100001
110000010000001000000010100001000000000000000110000101
100000010001000001000010100000000000000001000011000011

.logic_tile 8 4
000011000001010101100110100111001011010111100000000000
000000000000101101000000001011011111001011100001000000
101000000000000101000110101101011001000110100001000000
100000000000001101000000000011001000001111110000000000
110000000000000001000000000101111100000000000000000000
110000100011010000100011100000010000001000000001000000
000000000000101101100111100101101100010111100000000000
000000000111010001000010000001101111001011100000000000
000010010000000111000000001101111000000000000000000000
000001010000011111000010110101111000100000000000000000
000000011000000101000010000111111100000010000100000000
000000010000001111100000000000000000000000000010000000
000000010000000011100111100011001000010111100001000000
000000010000000001000011000011011110001011100000000000
000010010010000001100010000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000001101100010001001000001000000010100000000
000000100000010001100100001011001010000001110000000000
101000000000001111100000001001111110001000010010000000
100000000000001001000010010111001101000000000000000000
010001001000000000000011101011011111000000000010000000
110010000001000001000000000111101000010000000001000000
000011100001000011000000000000011100000000100100000000
000001000000000000100000000101011100010100100010000000
000010110110000001000011100111100001000001010100000100
000000010000000001000011110001101101000010010010000000
000000010000001111100000001011011100010111100000000000
000001010000000101010011110011101001001011100000000000
000010010000001111100000000001100001000001010100000000
000001010000000111100000000011001101000010010010000000
110000011100011111000000010001101110010100000000000000
100000010000001011100011010000101110101000010001000000

.logic_tile 10 4
000001100000001000000010101111011001010000110000000000
000011000001010001000000001011001000100000010000000000
101000000000000011100010010001101101000001010000000000
100000000000000101100111000101011000000000010000000010
000000000000000001100010010001100000000011000100000000
000000000000000001000110000001100000000010000000000000
000000000111000000000111110000000000000000000000000000
000000001011101101000010000000000000000000000000000000
000000110001001011100000000101101100010110100100000000
000011010000000111000010000000101010100001010000000000
000000010010010001000111111011000000000000010100000000
000000010000100000000011101111001001000000000000000000
000000110000001000000000000101111101000010000000000000
000000010001011111000000001101001110000000000000000000
110000010000000111000000000101111001010111100000000100
100000010000000000100011111101111101001011100000000000

.logic_tile 11 4
000000100000100000000111100111000000000001010100000000
000000000000000000000011111001001100000001111000100010
101010100000101111000000000000000000000000000000000000
100001000001000011000000000000000000000000000000000000
000000000000000001000110000000001001010000100100000000
000000001100000000100000001001011000010100101000000001
000110000000001000000000000000001010000010000000000000
000110100001001111000000000000000000000000000000000000
000000010000001000000000000000001110001100110000000000
000000010000000111000011100000011011110011000000000001
000111110110100000000000000111100000000010000000000000
000111011101000000000000000000100000000000000000000000
000000010000000000000010110000011000010110000100000010
000000010010000001000111000000001111000000001000000001
010001110000101001100111101111101101101001010000000110
000001011110011011100100000111011010110110100000100010

.logic_tile 12 4
000000000000000111000011100011011010000000000000000001
000001000000000000100100000000100000001000000001000000
101000000000000000000000000001111010010100000100000000
100000000000000111000000000000011000100000010010000001
110000000000001000010000010011111111000100000100000000
110000000000000111000010000000101000101000010010000000
000000000000000111000010000001111010001000000100000000
000000000000000101100110010101000000001110000000100010
000001011111001000000110000101011110001100110000000000
000010010000100011000000000000110000110011000000000000
000000010000000000000110000011000000000010000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000010000101101001010000000100000000
000010110000000000000100000000111000101001000010000001
110000010000101000000000000000000001001100110000000000
100000011001000001000010001101001111110011000000000000

.logic_tile 13 4
000000001110100000000000000011000000000000001000000000
000000100001010000000000000000100000000000000000001000
101000000000000000000000000101100000000000001000000000
100000000000000111000000000000000000000000000000000000
010000000100000101000011110101001000001100110101000000
110000000000000000000110000000100000110011000000000001
000000000001010001000010000111100000001100110110000000
000001000000001001100100001011000000110011000000000001
000010110000100000000110010101100001000010000010000001
000001010000010000000011000000001011000000000000000001
000000010000000011100000010000000000000000000000000000
000000011000000000010011110000000000000000000000000000
000001010000100000000000001000001110000100000010000010
000010010000000000000010001011011101000000000001000000
110001110000000011000000011001101011000110100000000100
000010010000000000100010000011001111001111110000000000

.logic_tile 14 4
000010000000000001100000000101001001001100111000000000
000001000000000000100000000000101010110011000000010000
000000000110011001000000010101001000001100111000000000
000000001100101001100010010000001010110011000000000000
000000000010101001000110010001001000001100111000000000
000000000000011001100110010000001101110011000000000000
000001001010100001000110010001101001001100111000000000
000010000101010000000111110000101000110011000000000000
000000010000000001000111000101101001001100111000000000
000000010000000000100111100000101110110011000000000000
000010010000000000000000000101101000001100111000000000
000001010000000000000000000000101100110011000000000000
000001010001000000000000010111001000001100111000000000
000010010000100000000011010000101011110011000000000000
000000010000000101000000000001101000001100111000000000
000001010000000000000000000000001101110011000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
101000000000000000000000000011000000000000001000000000
100000001110000000000000000000100000000000000000000000
110000000110000000000000000000001001001100111000000000
110000000000000000000000000000001111110011000001000000
000000000000100000000000000000001001001100111000000000
000000100001001111000000000000001010110011000001000000
000000010000000111000000000011001000001100110000000000
000000010000000000100011110000000000110011000001000000
000000011101110000000000000000000000000000000000000000
000000110000110001000000000000000000000000000000000000
000000011010000111100010000000000001000000100100000001
000000010000000000100000000000001100000000000000000000
110000010000000000000111100000000000000000000000000000
100000010001000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
101001000000000000000000000000000000000000000100000000
100010100000000000000000001101000000000010001101000001
000000000000000000000000010000000000000000000100000000
000000000000000000000010001011000000000010001100000000
000000000000000011100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010111010000000000000000000000000000000000000000000
000010010000000000000010010000000000000000000000000000
000000010000110000000000000000000000000000000000000000
000000010000110000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
010000011100010000000000000000000000000000000000000000
110000010000100000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000111100000000111001110010000000100000001
000010100000000000000000000000011011101001011000000010
101010000000010111000000010000000000000000000000000000
100000000000100000100011010000000000000000000000000000
000001000010000111000111100001101110001001000101000000
000010000000000000100000001111010000001110001001100000
000001000000000000000011000000001100010100000110000000
000000100000000000000100000001001111010100101001000000
000000010110001000000000001000000001000010000110000000
000000010001001111000000001011001011000010101000000001
000010010001010000000000000000000000000000000000000000
000001110000000000000010000000000000000000000000000000
000000010010001000000010010000000000000000000000000000
000000110000000011000011100000000000000000000000000000
010000010000000000000000000101011000001101000110000000
000000010000000000000000001111010000001100001000000100

.logic_tile 18 4
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101001000000001011100000000000000000000000000000000000
100010000001001011100000000000000000000000000000000000
000000001000000111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000101000001000001010100000001
000000001010000000000000001111001101000010111000100001
000000010000000000000000000011111101010000000100000000
000000010000000000000000000000011000101001011001000100
000000010001000001000111101000001111010000000100000010
000000111101000000000100000001001101010110101001000101
000000010000100111000000000000000000000000000000000000
000000010000000000100010000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000110000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010011000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000101111000000000100100000000
000000000000000000000010000000001011101000010001000000
101000101100001111100000001011111010001101000100000000
100000000000100001000000000001000000001000000000000000
010010100000000000000110000001111101010100000100000000
010001000001010000000000000000001110100000010001000000
000000101100000111000000011011000001000001010110000000
000000000000010001100011011101101000000001100000000000
000010110000000000000000011111111000001001000100000000
000001110000000000000010001011000000000101000001000000
000000010001010001100000000111000001000001010100000000
000000010001111111000010001111101000000010010000000000
000000010000000000000111110111011000000000000101000000
000000010100000001000010100000000000000001000000000000
110000010000001111100111100001111111010000000100100000
100000010000101111000100000000011000101001000001000000

.logic_tile 21 4
000010100100000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100001000000000011011100001000000100000000
100000000001000000100000000001000000001110000010000000
010010001000001000000111101011000000000001010100000000
110011101010000011000100001111001100000001100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000001010000000000000000001011100000000011000000000000
000010110000000111000011100001100000000010000000000010
000000010000100000000000000101101010010000000100000000
000000010000010000000000000000101100101001000001000000
110000010000000000000010000000000000000000000000000000
100000010000000000000100000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000010000000111000000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000001000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000110000000
000010010000000000000000000011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000100110000111000011000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
101001000110000000000000000101100000000001010100000000
100010100000000000000000001001101000000001111000000101
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000101100000000001010100000101
000000010000000000000000001111001000000001111010000000
000000010001000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000001100110000110010001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000001110110000110010001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000001100110000110010001000
000000001100100000000000000000000000110000110000000000
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000000000110000110000100000
000000010000000011100000000000011100110000110000001000
000000010100000000000000000000000000110000110000100000
000000010000000011000000000000011110110000110000001000
000000010000000000100000000000000000110000110000100000
000010110001000011100000000000000000110000110010001000
000001010000100000000000000000000000110000110000000000
000000010000000011000000000000000000110000110010001000
000000010000000000100000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000100000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000111100000000000000110000000
000000010100000000000000000000000000000001000000000001
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010010000011100000000000000000000000100110000000
000000011010000000000000000000001110000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000001001000000000000000000000000000000000000

.logic_tile 2 5
000000100000100000000000010001100000000000001000000000
000001000001000111000011110000100000000000000000001000
000000000000000101000111000001000001000000001000000000
000000001110000000000100000000001110000000000000000000
000000000000101000000000000111001000001100111000000000
000000000000000111000000000000101101110011000000000000
000000000000000000000000000011001000001100111010000000
000000001100000000000000000000101010110011000000000000
000000110000000000000000010111101001001100111000000100
000001010000000000000011100000001100110011000000000000
000010110000011000000010000011001001001100111000000010
000001011110001011000000000000101101110011000000000000
000001010000000000000000000001101000001100111000000000
000010110000000000000010110000001101110011000000000000
000000010000010000000000000001001001001100111000000000
000000011100101111000000000000101110110011000000000000

.logic_tile 3 5
000000000000101000000010000111111011000010000000000000
000000000001011111000000000011101001000000000000000000
101000000000000000000111000000011010000110000010000000
100001000000001101000110111001000000000010000000100001
010000000000000111000011111011000000000010000000000000
110000001100000000000011101101001000000011010000000000
000000000000000001100110100000000000000000100100000000
000000000000001001000010100000001111000000000000000001
000000010010000001100000010000000000000000100100000000
000001010100000001000011100000001010000000000000000000
000000010000000101100000010001111101100000000000000000
000000010000000000000010000111011011000000000000000000
000001010101011000000000001011111000000010000000000000
000010110000000001000010010111011101000000000000000000
110000010000010001100000010000000000000000100100000000
100000010000100000100010100000001011000000000000000001

.logic_tile 4 5
000010000000000000000110011111111000000100000100000100
000000001000000000000011110101000000001110000001000000
101000000000000011000110100011001111011100000100000001
100000001110000000000000000101101100111100000000000000
000000000001000101100000010001100000000010100000000000
000000000000100101000010101001101010000010010000000000
000000001110010011100010110101011101000110000000000000
000000000000101001100011010000001011000001010000000000
000000010001000111100000000011011110000110100000000000
000000011000000000100011000000011010000000010000000000
000011010000000011100000000011111010000101000100000000
000001011110000001000010011101100000001001000001000000
000010010000000001000000011000011011010100100110000000
000000010000000000000011011101001010000100000001000000
110000011100001000000000010101100000000001000100000000
100000010000000001000011111111001001000011100010000010

.logic_tile 5 5
000001000000000000000000010011001010000100000100000000
000010000000100000000010100000011110001001010000100000
101000000000000111000111111011000001000010000000000000
100000000000000000000011000101101000000011010000000000
000001000000000000000111100000000000000000000000000000
000000100000000000000010010000000000000000000000000000
000010100000010000000000010000000000000000000000000000
000001001010100111000011010000000000000000000000000000
000010010001010001000111011011111001000110100000000000
000000010110000000100011110011101001001111110000000000
000000010000000000000111101111101011000000000000000000
000000011110010011000000001101111001000100000010000100
000000010001000001100000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
110000010000000000000111000000001000010000100100000000
100000011100000000000100001101011101000010100011000000

.ramb_tile 6 5
000001000000000000000000000000000000000000
000010001110000000000000000000000000000000
000000101010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001110100000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010100010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000011000000000100000100000
000000000000000000000010110000011111000000000000000001
101000000000000101000010100111101000010000000010100000
100000000000000000000000000000111110000000000000000010
010010100000100001000111001001111001000000010010000001
110001000000000000000000001101101101000000000001000000
000000100000000000000011100101000000000000000110000000
000001000000000000000010110000000000000001000000000000
000001011110000000000011100011000000000000000100000000
000010010000000000000100000000100000000001000001000000
000001010000000000000000011111011011001000000000000100
000010110010000000000010101001111000000000000001000000
000000011010001000000110100001100001000001000010000101
000000010000000001000000001111101011000000000010100001
110010110000110000000011101000000001000000100010000000
100000011111110000000100000001001011000000000010000000

.logic_tile 8 5
000010001100000000000000001000000001000000000000000010
000000000000000000000000000111001101000000100001000001
101000000001111011100110011000000000000000000100000000
100000000100001111100010100001000000000010000000000000
110000000000000000000000001000011000000100000000000001
010000000000000000000000001111011110000000000011000001
000000000000000000000000000011111110000010000010100001
000000000000000000000000000000100000000000000010000100
000000011010001101000000001011011100000000000000000000
000000010000000001000010011111001100000000010001000000
000010110000000001100000011001111000111100010000000000
000010010000000000100010011111101111111100000010100000
000011110000100101000000001000000001000000100010000010
000011110000000000000011111011001110000000000011000000
000000010000000101000110010011111110000000000000000101
000000011101010000000111000000100000000001000001000010

.logic_tile 9 5
000000000000000101100000010001000000000010000000000000
000010100000000000000011110000000000000000000001000010
101000000000000111100000000011001111111100010000000000
100000001111000000000000000101111100111100000010000100
010000000000001000000111000000000000000000000000000000
010000000000100101000000000000000000000000000000000000
000000000000000000000000011011101110000000010000000000
000000000100000000000010000001101110010000100000000000
000000110000000000000000001001101110011100000000000000
000000010111010000000010001011001110111100000000000000
000000010111000011000010010000000000000000000000000000
000000010000000000100111000000000000000000000000000000
000000010010000011100011100111011010000000000100000001
000010111101000001000111110000110000000001000000000000
110000010000000000000000000101001111111110100000000000
100000011000000000000000001111111101111101110010000000

.logic_tile 10 5
000011000000001111000111010101111000001001000100000000
000001000000000111000110001111111000010110000000000000
101000000000100001100111001001111010111111110100000000
100000000100001001000000001111001010111110110000000000
000010100000001001000011010111001010000100000100000000
000000000000000001000011011101010000001100000000000000
000000000001110101000111111111011101010111100000000000
000000001000010111000111100011011101000111010000000000
000000010110000011100000001111101101101100000100000000
000000011110001111100011101111001011001100000000000000
000100010000001001000010010011101100100000110100000000
000000010000100111000111011001011100000000110000000000
000001011100000001100010000111011010000000000000000000
000000110000001001000010010101101100000100100000000000
110000010100001001000111011111101000000010000000000000
100000010100000111000110000001011000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000010000000000000
000001000000000000000010111001000000000000000000000000
101000000000010101000000000000000001000000100100000000
100000001001101101100000000000001111000000000000000100
110000000000100000000000001000000000000010000000000000
000010100001001101000000000001000000000000000000000000
000011001010000000000010100111100000000000000110000010
000010100000000000000100000000000000000001000000100010
000011010000000000000000000000000001000000100100000000
000001010000000000000000000000001110000000000001000000
000000010001000001000000000101100000000010000000000000
000000011110100000000000000000100000000000000000000000
000110010001110000000000000000011000000010000000000000
000000011100110000000000000000000000000000000000000000
000001010000000001000010001101111110100000000000000000
000000110000000000100111110011111010000000000000000000

.logic_tile 12 5
000000001000101000000000000011000000000000001000000000
000000000000010101000010010000100000000000000000001000
000011100000010101100010000111100000000000001000000000
000011000000000000000100000000001100000000000000000000
000000001100000000000000010011001000001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000101000000010001001001001100111000000000
000000001000100000000010100000101000110011000000000000
000010011100000001000110000101001000001100111000000000
000001010000000000100100000000101001110011000000000000
000000010000000000000000000101101000001100111000000000
000001010000000000000000000000001100110011000000000100
000010011000100000000000000001101000001100111000000100
000001010100000000000000000000101001110011000000000000
000010110000000001100000000001001001001100111000000000
000001010000000000100000000000101011110011000000000100

.logic_tile 13 5
000000000000001111000010000101001111010100000100000000
000000000001001111000100000000101100001000000001000000
101000001000000111000000010111111000010000100100100000
100000001100100000000010000000111110000000010000000000
000000000001110111000000011001011000111011110000000000
000000000000110000000010001011001111101011010000000000
000001000100000111100000010111000001000000000100000000
000010000001010000000011110000001110000000010000000000
000010110000000000000010000001001100110110100000100000
000001010001000000000000000001011111111111100000000000
000010010010001000000000001111100000000001000100000000
000011111100001011000011100111000000000000000000000000
000010010000001101100011100111101000111011110000000000
000001010000000011000100000101111111010111100000000000
110000110000000101100110000111011011010111110000000000
100001011110000001000010000001101011101111010000000000

.logic_tile 14 5
000000000111001011100000000101001001001100111000000000
000000000000000111100000000000101111110011000001010000
000010100000110101100000000101001001001100111000000000
000001000000110000000000000000101100110011000000000000
000100000000000000000110110011101000001100111000000000
000000001011010000000011100000101110110011000000000000
000000000000000000000000000011101001001100111000000000
000000001100000000000000000000001111110011000000000000
000000011010000000000110100011001001001100111000000000
000000011101010000000000000000101101110011000000000000
000010110000100111000011110111101001001100111000000000
000001010001001111100011000000001000110011000000000000
000000010001010101100111100111101000001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000001101000010010111001000001100111000000000
000000010000000101000110100000101000110011000000100000

.logic_tile 15 5
000000001010000000000010110011101010000000000100000000
000000000001011101000110100000100000001000000000000000
101010100110001000000000000001000000000000000100000000
100011100000010101000010110000101010000000010000000000
000000000000000101000110100000011011010100000100000000
000000001010000001100000000101001001000100000010000000
000000000000001000000000010001100000000001000100000000
000000000000000111000010100101000000000000000000000000
000000010000100000000000000101011010000000000100000000
000000010000000000000000000000010000001000000000000000
000000010000001000000010100011100000000001000100000000
000000010000001001000100000101000000000000000000000000
000000010000010000000000000101000000000001000100000000
000000010000100000000000001101000000000000000000000000
110100010000000000000000000001000001000000100100000000
100100010000000000000000001001001010000000110000100000

.logic_tile 16 5
000000000000000000000000000111111001011011100000000000
000000001101000000000011011001111110010111100010000000
101001100000001001100110001000000000000000000100000000
100010001100001101000000000101001010000000100001000000
000010001010001000000000000011101110000100000010000011
000010000000000011000000000000010000001001000001000100
000000000000100000000010101000011100001100110000000000
000010000001011111000100000111000000110011000000000000
000000010001010000000110001000001100000000000110000000
000011110000100000000000000111010000000100000000000000
000000010000000101100000001001011011010001110111000000
000010110000000001000000000001111001000010100001000100
000000010000000000000000001000000001000000000100000000
000000010000000000000010010001001110000000100000000000
110001010000001001100000010001000000000000000100000000
100000110000000001000010000000100000000001000000000000

.logic_tile 17 5
000000001010000000000000000011000000000000000100000000
000000000001000000000000000000100000000001000010000000
101000000000000000000000010000000000000000000000000000
100000100000000000000011010000000000000000000000000000
010000000000000000000111100101100000000000000100000001
110000000000000000000100000000100000000001000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000001000000110100000000000000000000000000000
000000010001000111000100000000000000000000000000000000
000000010000000000000000000011111000000100000000000000
000010010000000000000010000000110000001001000010000100
000000010000000000000000001111000000000010000100000000
000000010000000000000011111011100000000000000010000000
000010011110000000000000000011000000000000000110000000
000000110000000000000000000000000000000001000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000110000000000000000000011110000010000100000000
000000000000000000000000000000000000000000001000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010111010000000010000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000100001000000000000000000000000000000000000
000010110010000000100000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000100110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000010000011100000100000100000001
000000100000000000000010000000000000000000000001000000
101000000000000000000111001000000000000000000100000000
100000000000000000000100001001000000000010000000000000
110010000000100000000000000000000000000000100100000000
010001000000010000000000000000001110000000000000000100
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000100000000
000000010110000000000010001111000000000010000000000000
000000010000000111000000000000000001000000100100000000
000000011010000000000000000000001110000000000001000000
000000010000000001100110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010100001000000000000000000000000000000000000000
100000110000000001000000000000000000000000000000000000

.logic_tile 21 5
000000000000001000000000000000000000000000000000000000
000000000001001111000011110000000000000000000000000000
101000100000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
010010100001010000000000000000000000000000100110000000
010000000000000000000000000000001000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
110001010000000000000000000000000000000000000000000000
100010110000000000000000000000000000000000000000000000

.logic_tile 22 5
000000001010000111000010100101001110000010000000000000
000000000000000000100110010000000000001001000000000001
101000000000000001100000000111111000110010110000000000
100000000000000000000011000111011010111001110000000010
010000000001010000000000000111111000001100110000000000
010000000000000111000010110000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010001001000000000000100000000
000000010000000000000010000000010000001000000000000000
000000010000000000000000000000001100000000000100000000
000000010000000000000000000001010000000100000000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
111000011110000001100000000000000000000000000100000000
100000010000000000000010001101001000000000100000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000001000000000000000000000000000000000000000
100010100000000111000000000000000000000000000000000000
010000000000000000000111001000001110000000000100000000
110000000000000000000000000001010000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000010000000000000111101101000100000100000000
000000000000000000000000000000001001001001010010000000
101000000000000000000000010011101111010100100100000000
100000000000000000000011100000101011000000010010000000
000010000000000000000010010101100001000000100110000000
000000000000000000000010010111001110000010110000000000
000100000000001000000000000000000000000000000000000000
000100000000000001000010100000000000000000000000000000
000011000000000111000000000101011101010010100000000000
000010100000000000100000000000101111000001000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000011000111000000000111111100000110000000000000
000000000110100000100000001101110000000101000000000000
110000000000000011100011100000000000000000000000000000
100000000000000111100110100000000000000000000000000000

.logic_tile 2 6
000010100000010000000000000001101000001100111000000000
000000001000000000000000000000101110110011000000010100
000000100000000000000111100011101001001100111000000000
000001000000000000000100000000101001110011000000000000
000000000000001000000000010101101001001100111000000000
000000000000001111000011110000101011110011000010000000
000100000000000000000111110101101001001100111000000000
000100000000000000000111010000101111110011000000000001
000001000000000000000000000111001001001100111000000000
000000100000000000000000000000101011110011000010000000
000010100000000000000000010111001001001100111000000000
000001000000000000000010100000101001110011000000000000
000001000000000111000111010101001001001100111000000000
000000000000000000000010100000101011110011000010000000
000000000000010000000000000101101000001100111000000000
000000000000100000000011100000101010110011000010000000

.logic_tile 3 6
000000001111010101100000000111001101000110100000000000
000000000000000000000000000111101100001111110000100000
101000100100000000000110000101100001000010100000000000
100001000100000101000100000111001111000001100000000000
000010000000000001100010110101000000000000100100000000
000000000000000001000110000101001101000001110000000000
000000000000000111100110001011100001000011100000000000
000000001010001101100000001111101101000010000001000000
000000000000000101000000001001101011000010000000000000
000000000000000000000010101111111110000000000000000000
000000000100000000000010110101001111010100000101000000
000000001100000001000111000000111010001000000000000000
000001000000000001000111100101001101010100000100000000
000000000110001001100011100000001011001001000000000010
110000000000000111000111001001100000000011100000000000
100000001010000000100010001111001000000010000000000000

.logic_tile 4 6
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001010000000000000000000
101010000001000001100000000011000000000000000100000000
100001001110100000000000000000000000000001000000000000
010001000000000000000011010011011011010111100000000000
110000000000100000000010101001001100000111010000000000
000100000000011101000000001000000000000000000100000000
000100000110101111000000001011000000000010000000000001
000000100000001111000000000000000000000000000100000000
000001000010001011000000000111000000000010000000000000
000000000001011000000111100000000000000000000100000000
000000001100001011000000001101000000000010000000000000
000010000000000111100010001000000000000000000100000000
000001100100000111000100000111000000000010000000000000
110000000000010111100000001111011100010111100000000000
100000000000000000000000000001101110001011100000000000

.logic_tile 5 6
000000000000001101100010001011111100000001000000000000
000001001100000101000111111011101111000001010000000000
101000000000000101000000000111111001000110100000000000
100000001010000000000010110101011110001111110000000000
010100101110000001100000010111101100000110100000000000
010000000010000111000010100000101110001000000000000000
000000000001110111100000011011001010100000000000000000
000000000000100101100010100101001011000000000000000000
000001000000001111000000000000001110000100000100000000
000000100000000001100000000000010000000000000010000000
000000000010000001110110001000000000000000000000000000
000001001110000000000010011101001110000000100000000000
000110100000000111100111010001000000000000000100000000
000011000000000111100011010000100000000001000000000001
110000000000000111000000000001011011010111100000000000
100000000001000001000010010001001000000111010000000000

.ramt_tile 6 6
000010100000000000000000000000000000000000
000010001000000000000000000000000000000000
000000001000000000000000000000000000000000
000010101100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000

.logic_tile 7 6
000000000000001000000000001101101010000000000000000000
000010000000000011000011101111111001001000000000000000
101000000000001000000111100000000001000000100100000000
100000000110000111000010100000001111000000000000000000
110000000000000000000000011000011000000000000000000000
110000000000000101000011100101010000000100000000000100
000010100001010111000000010001000000000000000100000000
000001000000100000000010010000000000000001000000000000
000000000011011001100000001000001111010000100010100101
000000000000000111000000000011001000010100100010000100
000010000010000000000000000000000000000000100000000000
000001000000001111000000001101001010000000000001000000
000100100001001000000010010101001010000000000000000001
000000001000100001000110100000100000001000000000000010
110010100000000000000010000001101100000110100000000001
100000000000000000000010010011101111001111110000000000

.logic_tile 8 6
000000000100000000000111010101011100010111100000000000
000001000110000101000111101101001101001011100001000000
101011000000100001000000000011100000000000000100000000
100011000001000101100000000000100000000001000010000000
010010101100100011100011001011000000000000100000000000
010001000001000001100000001101001000000000000001000011
000000000000000000000011100011111110000010000000000000
000000000001010000000000001111000000000000000010000000
000000001100000101100111110001100000000000000100000000
000000000000000000000110010000000000000001000001000000
000000000000100001100000000111000001000010000000000000
000000000000001001100011101011101110000000000000000000
000000000000000000000010101111111100010111100000000000
000000000111010000000110110001101010000111010000000010
110110000000001001000010010000011110010000000000000001
100101000000000101000111100000011001000000000000000000

.logic_tile 9 6
000000000100001111000010100001101000000010000000000000
000000000000001111000011000011111111000000000000000010
101000000000100101100111010000000000000000100100000000
100000000001010000000111100000001000000000000011000110
000000000000000011100000000111100000000010000000000001
000000000001000000100000000000000000000000000000000001
000001000000000000000110001101101001111111110100000000
000010000110000101000000000001111010111101110010000000
000010100000101011100110001111100001000001000100000000
000001000001001011000110001111101001000010100000000000
000000000000000001100000000000000000000000100111000000
000000000000000000000000000000001100000000000010000101
000010000000100001100011100011111110111110110000000000
000001000001010000100100000111001000011110100000000000
110000001010100000000010010101001100001000000100000000
100000000110001101000110001011010000000000000000000000

.logic_tile 10 6
000010000000001111100010001111111110001011000101000000
000000000000000111100010000001010000001111000000000000
101000001000111111100010110011111111010110000000000001
100000000000101011100010000000011010101001010000100001
000001000000001011010011111001101110010111100000000000
000010000000000011100110001101011000000111010000000000
000001001000000000000111001011101011000000000000000000
000000000000000001000110001001111100000010000000000010
000000101001100001000000010101011010000100000100000000
000000001010110000000011111111110000001100000000000000
000000000000000001100010111000000001000000000100000000
000000000000000001000011001101001101000010000000000000
000010000000000000000111000001001100111111010100000000
000001000000000000000111110101101101111111110000000000
110000000000101000000010100001101000010111100000000000
100000001111000001000111110101111000001011100010000000

.logic_tile 11 6
000010000001010000000110010011100000000010000100000000
000001000101000000000110010000101110000000000000000110
101000000000001000000111101101011000100000000000000000
100000000000100001000100000011001011000000000000000000
010000000000100111100111110011100000000010000100000000
110000000001010000000110001001100000000000000000000000
000001000110001000000010100111101101101111110000000000
000010000000001001000000001111101001011110100001000000
000000000100001001100000000011111010000010000100000000
000000000000001111000000000000100000000000000000000000
000001000000010001100011100000001111000010000100000000
000010000000100000000100000000011101000000000000000000
000000001010100001000010011111001100000111000001100101
000000000000010101000011101101000000001111000011100100
000001000000100000000010000000000001000010000100000000
000010000000010000000000001001001101000000000000000000

.logic_tile 12 6
000000001000000000000000000111101001001100111001000000
000010100000000000000010110000001001110011000000010000
101001100001001000000110010001001001001100111000000000
100010000000001111000010000000101110110011000000000000
010000001000010101000011100111101000001100111000000000
110000000001000000100100000000001010110011000000000000
000000000000000000000000001000001001001100110000000000
000000000000001101000000001001001110110011000000000000
000000001000000000000000000000000001000000100110000000
000010000000000000000000000000001100000000000000000000
000000000000011000000000000000011100000100000110000000
000000000000100111000010000000010000000000000000000000
000000000000010000000000000000000001000010000000000000
000000000000100000000000000000001000000000000000000000
000010001110010000000000000000000001000010000000000000
000000000000100001000000000000001010000000000000000000

.logic_tile 13 6
000000000110010000000000010011000001000000000100000000
000000000001111101000011010000001100000000010000000000
101000000000000101000010100000000000000000000100000000
100010100000000000100100000011001101000000100000000000
000000000000110000000000000000001100000000000100000000
000000101110111111000000000111000000000100000000000000
000000101111010000000000000000001100010000000100000000
000000000100100000000011110000011100000000000000000000
000000000000110001000110111111111000001001010110000000
000000000000000000010010101111111000010110100000000000
000000001010001111000000010001011111101100000100100000
000000000010000101000010100101111100001100000000000000
000000000100000101100000001000001100000000000100000000
000000000000000000000000001011000000000100000000000000
110010000000000000000010011001011111110100000110000000
100000000000100000000011010001111011101000000000000000

.logic_tile 14 6
000000000000001000000000010111101000001100111000100000
000000100000000101000010100000001111110011000000010000
000110100000010111100010100001001001001100111000000000
000101001000100000100111100000101001110011000000000000
000000000010001101100110100111101000001100111000000000
000010100000101001000000000000101011110011000000000000
000000001011010111000000010101001001001100111000000000
000000000000100111000010100000001010110011000000000000
000000000000000000000000000001101000001100111000000000
000000001110000000000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000001
000010100000000000000000000000101111110011000000000000
000000000001000000000010010101101001001100111000000000
000010100100100000000010110000101111110011000000000000
000010101100000000000011100101101000001100111000000000
000000000000000011000011100000001010110011000000000000

.logic_tile 15 6
000000000000000111100011100001011011111110110000000000
000000001111000000100010010011011111111100100000000000
101100001100001001000000000011001111111110110000000000
100100000000000111100000001001001010111100010000000000
110000000001010001000000001000000000000000000100000000
110000000000000000000011110011000000000010000000000000
000000100000001001000111000011001000001111010000000000
000010100000001011010111000111111011101111110000000000
000000000000001111100000011111011100010000000010000000
000000000000001111000010000001101010010001010000000000
000000000000000111000000000011000000000010000000000000
000000000001001011100000000000100000000000000000000100
000000100000001111000111111101001100011111110000000000
000001000001001111100111111101101100010110110000000000
000000000000000111000011101111111010011001000010000000
000000100010000000100100000001001111010000000000000000

.logic_tile 16 6
000000000000000000000011101111111001111100010000000000
000000000110000000000111000101011001111100000001000000
101100000000001011100011000000001110000100000000000000
100101000000001011100010101011000000000110000001100000
110000000110100000000000000101001100000010000110000000
010000000001011011000011000000010000000000000000000000
000001000000000101000000011000000000000010000100100000
000000100000000001000011100001001101000000000000000000
000000000000000000000010010001000000000010000000000000
000000000000000000000011100000101001000000000000000000
000000000000000000000000001000011000000010000000000001
000000001001000000000000000101000000000110000000000000
000000000000000111100000001101011011100000000001000000
000000000000000000000000001001111010000000000000000000
001000100000001000000000000001101001100000010000000000
000010100001000001000000001001111011101000000000000000

.logic_tile 17 6
000000000000100111100000001111111101010111100000000000
000100001001011011100000001101111001000111010010000000
101000000001010000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000100110010000000000000000000000000000000000000000
000000001011010111000011000111101110001110000000000000
000000000000100000000100000001000000001001000000000000
000000000000000000000000001000000000000010000110000001
000010100000000000000000000011000000000000000001000000
000000001110001000000010000000000000000000000000000000
000000000000000001010100000000000000000000000000000000
000000000000000001000110000000000001000010000000000010
000000001000000000100000000001001010000000000010000000
110100000000100001000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000

.logic_tile 18 6
000000000000001111100111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
101010000010100011100011110111111000000010000100000000
100000000000000000100011100000010000001001001000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000001000000001000000001000010100100000000
000000001100000000000011101111001000000000101000000000
000000000000000000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000010000000000000000000000101101111010100000100000000
000001100000000000000000000000001011101000011001000000
000000000000000001000011100001011000000110100000000000
000000001011010000000000000001111111001111110000000000
011000000000000111000000011011000000000011110000000000
000001000000011111100010000111001000000001110000100000

.ramt_tile 19 6
000000000110100000000000000000000000000000
000000100000010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010100000000000000000000000000000
000001000000000000000000000000000000000000
000010100100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000001000000010110001111010010000000111000000
000000000000001011000011000000001101101001011000100000
101000100000001111100000000000000000000000000000000000
100001000000001111100000000000000000000000000000000000
000000000000000101000010010101001111010000000100000000
000000000000000000000011100000111010101001011000000100
000001000001010101000000000101001100010000000110000100
000010000000100101000000000000111001101001011000100000
000000000000000001000000011000000000000010100100000000
000000000000000000000011010111001000000000101000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000011111000000000001010100000100
000000000000000000000011010001101001000010111000000100
010000000010000111100000000011001010010000100110000001
000000001001000000000000000000101100101000011001000000

.logic_tile 21 6
000000000110010000000000001000000000000000000100000000
000000000000100000000000000101000000000010000010000000
101000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000101000000
010000000000000000000000000000010000000000000000000000
000000000000000001000000010000000001000000100100000000
000000000000000000100011010000001111000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000001010000000000000000001110000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000010000000000000000000000000000
100000000000001011000011110000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
101000000000000000000010100000000000000000001000000000
100000000010000101000000000000001011000000000000000000
110000000000010000000000010001101000001100111000000000
110000000000100000000010010000100000110011000000000000
000000000100000101000000000001101000001100110000000000
000000000000001001000000000000000000110011000000000000
000000000000000000000000001101011001000010000010000000
000000000000000000000000000101111000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000001111011000000000000100000
100010100000000000000000001101001001001000000000000000

.logic_tile 23 6
000110100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000001100000100000100100000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000100000001000000000111100000000000000100000000
000000000100000101000010000000000000000001000011000000
101010000000000011100010100000011110000110100000000000
100001000000000000100111110101001000000000100000000000
010000000000000101000000001001011000000010000000000000
010010000000000001000000000011000000001011000000000000
000000000001010011100000000000011000000100000100000001
000000000100101101000000000000010000000000000000000010
000000000000000000000110100001001101000110000000000000
000010000000000000000000000000011010000001010000000000
000000000000001000000010001001001011000010000000000000
000000000000000101000000001001001010000000000010000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000100100
110000000001011101100000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000111100101101000001100111000000000
000000000000000000000000000000101101110011000000010010
000000000100000000000000010111001001001100111000100000
000000000000000000000011100000101011110011000000000000
000000000000100000000000000001001001001100111000000000
000001000000000000000000000000101001110011000010000000
000000000000000000000000010001101000001100111000000000
000000001010000000000011100000101100110011000000000000
000001000000000101000000000101101001001100111000000000
000010100000000000100010000000101100110011000000000000
000000000000010000000000000111101001001100111000000000
000000000000101101000000000000101011110011000000000000
000000000000001001100011000101101000001100111000000000
000000000000001001100000000000101110110011000000000000
000010100000000000000010100001101000001100111000000000
000000000000000000000100000000101110110011000000000000

.logic_tile 3 7
000000000000010000000010010111100000000000000100000000
000000000000001001000111010000000000000001000000100000
101000000000000001100011100101111101100000000000000000
100000000010001001000010111111011000000000000000000010
110100000100000111000111100011000000000001000000000000
110000000000000000000111000011001011000010100000000000
000000100001010101000000011001101100000100000000000000
000001000000100000100011110011010000001100000000000000
000000000000001001000010011001011111001000000000000000
000000000100100111100010001111111001101000000000000000
000000000001010011100010011001001011000010000000000000
000000000000101111000011001001101011000000000000000000
000000100000010000000010010101011101010111100000000000
000001000000000000000011100001111100001011100000000000
110010000000000001100011111111100000000010100000000000
100001000000000001100110001011001101000001100000000000

.logic_tile 4 7
000000000001001000000000010101000000000001000000000000
000010001000000101000010001101001110000010100000000000
101000000000000111000010100101100000000000000100000000
100000000000000101100000000000100000000001000000000000
110000000001000000000110000000000001000000100100000000
110000000010100111000000000000001101000000000000000000
000000000000010000000010001001001001010111100000000000
000000001100100000000010001111011000001011100000000000
000000000000001000000111001011011000000000000000000000
000000000000000001000000001111111100100000000000000000
000000000000000000000111011000000000000000000100000000
000000000000000000000011110111000000000010000000100000
000000000000000011100010100000011010000100000100000000
000001000000000000100000000000010000000000000000000000
110010100000011000000110011000011000000000000000000000
100001001100000111000010101011000000000100000000000000

.logic_tile 5 7
000000000000000000000010100111000000000001000100100000
000000000000000001000010101101000000000000000000000000
101000000000000000000010010111111010010000110100000000
100000001110000000000110101001111101100000010010000000
000001100001000000000010001101001110000001000000000000
000000000010001111000010000111010000000110000000000000
000000001110000001000111000001011000000100000110000000
000000000110010000100100001101110000001110000011000000
000000000000100111100010000011101100000111000000000000
000000000000010000100000000001000000000010000000000000
000000000010101111000111001101111001010111100000000000
000000001110010001100000001111011001001011100000000000
000000000000001000000000000000011101000100000000000000
000000000000001111000010000000011011000000000010100000
110000000000100001000010110000011100000000100110000000
100000000000000000100110001111001011000110100001000000

.ramb_tile 6 7
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000001111100000011011001100001000000100000000
000000000000000001000011011101010000000000000000000000
101000000000110000000111010000011100000000000110000000
100000000000100000000010001101011000010000000000000000
000000001000000111000011110011001100001000000100000000
000000000000000000000011000101100000000000000000000000
000100000000001000000011100011000000000000010100000000
000000000000011011000000000011001101000000000000000000
000000000000111001000010010001111010000100000010000000
000000000000001011000011010000100000000000000001000100
000000000000100111100011101001001101000010000000000000
000000000000010000000010000011011101000000000010000000
000100000000000000000000000011001100001000000100000000
000000001010000000000000001101100000000000000000000000
110001000001100000000000010001011001000010000000000000
100000000000000000000011010000111111000000000000100000

.logic_tile 8 7
000000000000100000000111100101001100000000000000000001
000000000011010000000010100000101010001000000010000101
101000000000000111100111001111100001000001010000100000
100000000000000000000000000001101110000010010000000010
110000000000100001100000011101101101000111000000000010
010000000111000011100011010111111100001111000011000101
000000000110000111000000011011101111111111010000000000
000010100000001001000011001001101010101011010000000100
000011000000000001000111100011100000000000000100000000
000010100000000000000011100000000000000001000000000000
000000000000000011100000000000000000000000100110000000
000000000000000111100010000000001111000000000010000000
000000000000000111100110001001001100101001010000000000
000000000000011111000110010011111001110110100011000001
000000000100001001100110100101101110000000010001000000
000000100000000011100100000111011010010000100000000000

.logic_tile 9 7
000000000001010000000000000101100000000010000000000000
000000001000100000000000000000100000000000000000000000
101000000000000000000010110111011101000100000000000000
100000000000001101000110000111011110000000000000000000
110100000000000001100110010011011010000000000100000000
110000101000000000000010000000100000001000000000000000
000000000000011000000000000001101011000000000000000000
000000000000011101000010110000101101100000000000000000
000000001101010000000110110101100000000001000100000000
000000100000100000000010101011000000000000000000000000
000000001010001001000011101011100000000001000100000000
000000000100000101000110010101000000000000000000000000
000000000000001001000111101101011101000010000000000000
000000000000001111000000001111101110000000000000000000
110000001000011001100010001001101011011111110000000000
100001000001000001000000001001011011111111110000000010

.logic_tile 10 7
000000000001010000000000000000000000000000001000000000
000000001111000000000000000000001010000000000000001000
000000000000000101100111100101100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000100001111000000010101101000001100111000000000
000000000000000101000010100000001111110011000000000000
000010000110101011100111100101101000001100111000000000
000001000000000101000000000000101011110011000000000000
001000000000000101000000000001101000001100111000000000
000000000001000000000000000000001111110011000000000000
000100000000010000000000000111001000001100111000000000
000000001100000000000000000000101100110011000000000000
000000001000000000000010000101001000001100111000000000
000000000000000000000100000000001111110011000000000000
000001000000000101100000000111101001001100111000000000
000010001010010000000000000000001001110011000000000000

.logic_tile 11 7
000000001000001111100010001111011101111101100000000000
000010100000000011100111110111111111111110100000100000
101011100000110011000011100000000001000000100100000001
100011000000010000000010100000001111000000000001000000
110000000000001000000000000101100001000000000000000000
110000001110000111000000000000101011000000010001000110
000000000000010000000010011011001101001111110000000000
000000000001001001000111111001011100001001010001000000
001000001110000000000111111101011010101001010000000000
000000001011001011000111011001001000110110100000000101
000000001110000111100111010000000000000010000000000000
000000000000000000000111100000001000000000000000000000
000100000000000000000011100001011111010000000010000000
000000000000000000000111100000101011101001000001000000
110001000001011011100111111011101000001001010000000000
100000100100010011100011000001111101000000000000000000

.logic_tile 12 7
000000001010000101000010101111111011100000000000000000
000000100001010000000000000101011111000000000000000000
101000000000000000000000000000011110000010000000000000
100000000100100000000000000000010000000000000000000000
010000000000000000000011100000000001000010000000000000
110000000000000000000110100000001010000000000000000000
000010000000000001100000010000000001000010000000000000
000000001000000111000010000000001011000000000000000010
000000000110100000000000000111001000000010000100000000
000000100001000000000000000000010000000000000000000000
000000000111110000000000000000000000000010000100000000
000001000000010000000000000111001000000000000000000000
000000001000110000000000000101101110000010000100000000
000000001010101001000000000000000000000000000000000000
000000100000001000000110000000000000000010000100000000
000000000000000001000000001101001110000000000000000000

.logic_tile 13 7
000000000000000101000111001101001000000100000000000000
000000000000000000100110011101010000001100000000000000
101000100110001111100000010011100001000000000000000000
100000001100011111000011110000001000000000010001000000
010010100000000000000011100000000001000000100100000000
110001100000001111000111100000001001000000000001000000
000100000000000000000111111011101111010110110000000000
000100000100001111000011010111101010100010110000000000
000000000110000101100000010101100000000000000100000000
000000100000000000000011100000100000000001000010000000
000000000000001000000000001111001000000000010000000000
000000001000000011010011100001111110100000010000000000
000101000000000001000110001111101011010110110000000000
000000100000000101000000000001111111111110110000100000
110000000000100000000111110011011100000110100000000000
100000000000010001000011010011111000000000000000000000

.logic_tile 14 7
000001000110100000000000000000001000001100110000000100
000000100001000000000010000000000000110011000000010000
101110100000000000000000000000000001000000000000000000
100000000000000000000010010111001111000000100000000000
010100000000000000000000001000000000000000000100000000
010000000000000000000000000111000000000010000010000000
000000000000000000000000000000000000000010000000100010
000010100000000000000000000000001111000000000000000000
000101000000110000000111000011000000000010000000000001
000000000111110000000010000000100000000000000000000000
000001001000000001000010000000011110000100000100000100
000010000000000000100100000000000000000000000000000000
000010000001010000000000010111011101010111100000100000
000001000000001101000011101011011001000111010000000000
000000000000000011000000001000000000000010000000000010
000000001101000000100010000011000000000000000000000000

.logic_tile 15 7
000000001111000001000010100000001110000100000100000000
000000000100100000000100000000010000000000000000100001
101000000000101001000010000000000001000000100100000000
100000000000011111100100000000001111000000000001100000
000000000110000000000010101111001101000111010000000000
000000000000000000000110110101011100101011010000100000
000010100000110101000010100111111101100000000000000000
000001000000111101100110110011011110000000000000000000
000110101000000011100111101101111011100000000000000000
000001000000000111100111110101011011000000000000000000
000000000000001000010000010011011000100000000000000000
000010101000000111000010001001101011000000000000000000
000000000000001000000010000001111000100000000000000000
000000000110000011000110011111011100000000000000000000
000001000000001001100000010011101010010110110000000000
000010000001010001000011011011011000100010110000000010

.logic_tile 16 7
000000000000001000000110111101001100110110110000000000
000000001110001111000011110111111111110101110000000100
101010100000000111100000001000011011010000000000000000
100001000000000000000000000001001010010110000000000110
110001000000000000000011110011100000000010000010000010
000000000000000000000011010000001001000000000001000000
000000001000101011100000000000011100000100000100000011
000010100000010111100000000000000000000000000000000000
000010001100000111000011101000000000000000000100000011
000000000000000000000100001111000000000010000000000001
000000000000000011110000000001001110001000000001000000
000000000000001111100000000011000000001101000000000000
000000000000100111000010000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000001010001000011000001001011111101010000000000
000000100110100000000011111001111111101101010001100100

.logic_tile 17 7
000000000000100101100110000011100001000000010000100000
000000000000010000100100000111001000000001110000100010
101000000000001011000110100101011010111111010000000000
100010100001010001000100001111011001010111100001000000
110000000000000011100110001101101111110110110000000000
100010100001011011000000000101011011111010110000000000
000000000010000011100011101011111111111011110000000000
000000000000000001000100000001001001010111100000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000001111000000000010000000000000
000000000000000011100000001111111101111000000110000000
000000000000001001000000000001001001111101000000000000
000101000000000111000111000001101010001110000100000000
000010000000000000100110001101000000001001000000000010
000000000000000011000000000000000000000000100100000000
000000000000000000100000000000001000000000000001000100

.logic_tile 18 7
000000000000000111000011100000001100000010000000000001
000000000000000000000000000000010000000000000000000000
101000000001011111000011101000001110010000000000000000
100001000000100111100000000001011100010110000010000000
000000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000001001000010000101100001000001010010100000
000010000000000001100100000101101110000001100000100010
000000000001010001000011100101100001000000100110000001
000000000000100000100100000000001000000001010010000000
000000001010000000000010001000011011000000100010000100
000000000000100001000000001001001101010100100010000000
000000000001010000000010000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
111000000110001001000000000011101010101011110000000000
110010100000000111000000001001001000101111010000000000

.ramb_tile 19 7
000000000000000000000000001000000000000000
000010110000000111000000001001000000000000
101001000000011000000000000001100000000000
100110001010001001000011100111000000000000
010000000000000000000010000000000000000000
110000000000000000000100000011000000000000
000000100000101000000000001111000000000001
000001100000011111000000000111100000000000
000000000000000000000000000000000000000000
000000000000000111000011101011000000000000
000000000000000111000000011111000000000000
000000100110000000000011110101000000100000
000000000000001001100110000000000000000000
000000000000001011100110000001000000000000
110100100000001111000000000011100001000000
110101000001001011100000001111101100100000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000001010000000000000000000001000000100100000001
100001000000101001000000000000001110000000000000000000
110010000000000000000011100000011110000100000100000001
000000000000000000000011110000010000000000000000100100
000000000010010000000000010011001001000001010000000000
000000000001010101000011010111111011011111100000000000
000000000000001000000110000000000000000000000000000000
000000000001010111000010100000000000000000000000000000
000011100000001000000000000011001010010000100001000100
000010000110001101000000000000011011101000000000000000
000000000100000000000000001000000000000000000110000000
000000000000000101000000000001000000000010000000000000
000011000000000000000000011011101100110010100000000000
000010100000000111000011010101011101110001100010000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000001000000011000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000010100000100011000000000000000000000000000000000000
000001000000010000100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000001001111100001000000100100111
000000000000000000000000001111100000001110000001000000
000001001110000001000000001000001011010000100110000000
000010000000000000100000001001001000010100000001000000
000010101010000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
010010000000000001000111101111100001000001010100000001
100001000000000001000000000111001001000001100011100000

.logic_tile 22 7
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001111000000000000001000
101001001000001000000111100000000001000000001000000000
100000100010000001000000000000001110000000000000000000
010010100000000000000111100000001000001100111110000000
010000000000000000000000000000001101110011000000000000
000000000000000001100000000000001000001100111100000001
000001001000000000000000000000001101110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000101101000001100111110000000
000000000000000000000000000000000000110011000000000000
000000000010100000000000000000001000001100110000000000
000000001100010000000000000000001011110011000010000000
110000000000000111100110000000011111001100110100000000
110000000000000101100000000000011001110011000000000010

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000111101101000000000000000000
100000000000000000000000000000001011101000010000000010
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000011000000001000010100000000000
000000001110000000000010001011001100000000100000000000
000010100000001000000000010000000000000000000000000000
000001000000000011000011100000000000000000000000000000
000001000000100111000011000000000000000000000000000000
000010100101000000000100000000000000000000000000000000
000000001000000000000000000111011010001100110110000000
000000000000000000000011110000110000110011000010000010
110001000000000111000000000000000000000000000000000000
100000100001000000100000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000010000110000000
000000000000000000000000000000010000000000000011000000
000100100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000010111100000010001111100000001000100000000
000000000000000000100011101011000000001011000000100011
101010100000000101000000000001100001000000100100000000
100000000000000101100000000001001010000010110011000000
000000000000000101000000000001000001000001000100000000
000000000000000000000010101001001101000011100010000000
000100000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001111000000000000000101000001000000100110000000
000000000110100000000011111011101110000010110000000000
000000000000000001100111111101111100000110000000000000
000000000000000001000110001111000000000101000000000000
000000000100000000000000001111100001000010000000000000
000010000000010000000000000011001111000011100000000000
110010000000001111000010000000001011010000100100000000
100000000000000101100110010001001101000010100010000000

.logic_tile 2 8
000001000001010000000000010111101001001100111000000000
000000000000001111000010100000101110110011000000010100
000000000001010000000000000001001001001100111000000000
000000001100100000000000000000001100110011000000000100
000000101110001000000010100101001001001100111000000000
000000000000001111000110110000101110110011000000000000
000010100000000000000000000111101001001100111000000000
000000000000000000000010110000001011110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000111000000000111101001001100111000000100
000000000000000000100000000000001110110011000000000000
000000100000100000000000000011101000001100111000000000
000011000000000000000000000000001011110011000000000000
000000001110001111000000010111101000001100110000000000
000000000000001011100011010000001010110011000010000000

.logic_tile 3 8
000010000001011001100000000000001100000100000100000000
000000000000000001000000000000000000000000000000000000
101000000000001101000000000001011000000110100000000000
100000000000011111100000001111001110001111110000000000
010000000000000000000011101001011101001000000000000001
110000000000000001000100001011001111101000000000000000
000000000001100011100000000111011010010111100000000000
000000001100000000100000000111001010001011100000000000
000000000000001101000010100000000000000000100110000000
000000001000000111100111110000001101000000000000000000
000000000000001001000000001111111100000010000000000000
000000000110000101100011110111001101000000000000000000
000000000000000111100111101000000000000000000100000000
000000001100001001000010000111000000000010000000000000
110000000000000011100010100111001101000000100000000000
100000000000001111100000000101101000000000110000000000

.logic_tile 4 8
000010100010000011100110111101011001000110100000000000
000000001010000000000011010011101001001111110000000000
101011000000000101000110110011011011010100000110000000
100011000000000101000010010000011101001001000001000000
000010000000000011100000001001011110000111000000000000
000001000000000000000010111011010000000010000000000000
000010000100101001000010100001001110001000000000000000
000001000001011111100100001001111101010100000010000000
000000000000001000000010110111101110000001000100000000
000000000100001011000011110011010000001011000001100000
000000000000000000000110000001111011010100000100000100
000000000000001111000111100000001001001000000000000000
000000000000110011100110110111001011010111100000000000
000000000000000001000110001011011110001011100000000000
110000000000001111100000011101001111101000010000000000
100000000000001011000011100111001010110100010000000000

.logic_tile 5 8
000000000000101111100000001111011011010100000000000000
000000000000001011100010111001111011000100000000000000
101000000000001101000011100011100001000000100000000000
100000000000000111000110100101101000000000110000000000
000000100001000101000111101000000000000000000000000000
000001001100100111100010100101001010000000100000000000
000000000000010001000111110001101110010000100000000000
000000000110101111100010100000101110101000010000000100
000010100000000001100000001111101101010000110100000000
000000000000000000000010110011101110110000110000000010
000000000000010001100010001001001100010111100000000000
000010000001011101010011111011111000001011100000000000
000000000000000011100011110101011101101000000000000000
000000001010011111000010000001101000001000000000000000
110000000000000011100000011111001011100000110100000001
100000000000000000000010001001111010000000110000000000

.ramt_tile 6 8
000011100001110000000000000000000000000000
000000000000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000010100100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000001000000001111100110010000011000010000100100000000
000000100000001111000011101111011000000000100000000000
101010100000000000000111010000001000000010000000000000
100011100000000000000111010000010000000000000010000000
000000000000000011000000010101000000000000000100000000
000000000100000000000011110000100000000001000000000000
000101000110000111010111110000011001000000000100000000
000110000000000000100011100001011110010000000000000000
000000100000000001000000000101001110000100000001000000
000001000000000000000000000000110000000000000000000000
000001000001000000000110001101101110000010000000000000
000000101100100000000000001011101100000000000000000100
000001000000001111000111111001001110000000100000000000
000000000100000001100110000101101010000000000000000010
110101000000000000000000001001100001000000010100000000
100100000000001111000000000111101011000000000000000000

.logic_tile 8 8
000010000000100000000000000011100000000000001000000000
000000000000010000000000000000101110000000000000000000
101000000000001001100000000011001000001100111100000001
100000100001010001000000000000001111110011000000000000
010000000010000000000010000101101000001100111100000000
110000000000001101000110010000101111110011000000000001
000001000100000000000110010001101000001100111100000000
000000001010000000000011010000001011110011000000000001
000000001100000000000000000001101001001100111100000000
000000000000000101000000000000001111110011000010000000
000000000000000000000010010111101001001100111100000100
000000001110000000000011000000001111110011000000000000
000000000000101001100110010111001001001100111110000000
000000000001011011000010000000001011110011000000000000
010000000000000101000010110011101000001100111100000000
100000100000000000000010000000101010110011000010000000

.logic_tile 9 8
000001000000100000000000001111000001000000000100000000
000000100011000000000000000011001011000001000000000000
101000001000010000000110011000011010000000100100000000
100010000000000000000110011111011110000000000001000000
110000000000100000000000000000000001000010000000000000
110000000000010000000000000000001010000000000000000000
000000000010000001100111100011000000000010000000000000
000000000000010000010100000000000000000000000000000000
000001000000011001100000001001101110000100000100000000
000000100000000001000000001101100000000000000000000001
000000000010001101000000000101100000000000000100000000
000000000000000101000000000111101111000010000000000000
000110101110101000000111111111000001000000000100000000
000000000000000111000010101001001011000001000000000000
000000000000000000000000010101101101100000000000000000
000000000000000000000010100011001100000000000000000000

.logic_tile 10 8
000000100000000000000000010101101000001100111000000000
000000000101010000000010100000101100110011000000010001
000000000010000000000000000111101001001100111000000000
000000000000000000000010010000001011110011000000000000
000011100000000000000110100101101000001100111000000000
000011000000000000000000000000101001110011000000000000
000000000000100000000000000001101001001100111000000100
000000001000000000000010010000101100110011000000000000
000010000000001000000000000101101000001100111000000000
000000000101000101000000000000101011110011000000000000
000000000010001101100000000011101001001100111000000000
000000000000000101100000000000001011110011000000000000
000110100001100011100000000101101001001100111000000000
000100000010000000000000000000101111110011000000000000
000000000000000101100111100111001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 11 8
000000000001001101100111100011000000000001000110000000
000000000000100111000000000001000000000000000000000000
101010001001011000000000000001011110000000000110000000
100000001010001111000000000000000000001000000000000000
010000000000001011100111000011111110000010000000000000
110000000000000011100100000000001010000000000000000100
000010000100101101100011100001101100101011110000000000
000001000001000111000100001001001010011111100000100000
000000000100000011100000001000000000000000000100000000
000000000000000111100011000101001000000000100000000000
000000001011001001100000000001000000000000000100000000
000000100001001101000000000000001000000000010000000000
000000001110000000000000001000001110000000100010000001
000000000000000000000010001101011101010100100001000000
110100000000101001100000000011111001101111110000000000
100100000000000001100000001001001010011110100000000000

.logic_tile 12 8
000000000000000000000111101111111111001000000000000000
000010101110001101000011110111011000101000000000000000
101001001000000101100000001000001000000000000100000000
100010000010000011100010110001011010000110100000000000
000001000000101011100010101001101011001001010100000000
000000000000010001000110111101011001101001010001000000
000100000000001111100111100001011101010100000100000000
000100001100000001000000000000011100001000000010000000
000000001011010001100011100000001000000000000000000000
000000000000001111000100000101011111000110100000000000
000001000001001101100000010011111110000010000000100000
000000000000101101010011010011011101000000000000000000
000000000101001000000011100111000000000001000110000000
000000000000000101000010000011100000000000000000000000
110000000010001111100010011101011010001001010010000000
100000000000000101000110100101101110000000000000000000

.logic_tile 13 8
000010100110001011100110000111011100000001000000000000
000001000000010011100000000001110000000000000000100000
101000000000000011100000000000001010000100000100000000
100000000000000111100000000000010000000000000000000000
110001000000000111000111000101101101000000000000000001
010010001101001101100010000000111011100000000000000000
000000100001000011100010100101101101000110100000000000
000000000000001001000110110011001010001111110000000000
000000000000001001000110110000001000010100000000000000
000000000000000001000011000101011110000100000000000000
000000000000001111000111000111111100100011110000000000
000000000011000011100000000001101010111011110000000000
000001001010000111100111000011101011010111100000000000
000010100001001001000111101111011110001011100000000000
110000000000000111100111101001111110000110100000000000
100000001100000000100100000001001110001111110000100000

.logic_tile 14 8
000100000000001101000111010101000000000001000000000000
000100000000000101100011111011001110000010100000000000
101001000100000000000111110101011001101011110010000000
100010100000001001000011000011011001011111110000000000
010010100010101001000000001001011010001011100000000000
010000000000010111100000000001011000101011010000000000
000110000000000000000110011111111110000110100000000000
000101001000000000000011100111101010001111110000000000
000000000011000011100000010011111100100000000000000000
000010000001000000000010001111011110000000000000000000
000000000000000001000010000000000000000010000000000100
000000000000000000100100001001000000000000000000100000
000000000001000001000010000000001110000010000000000100
000000000001101101100100000000000000000000000000100000
110000001100001001000011100001111010000000000100000000
100000100000000101100100000000110000000001000000000100

.logic_tile 15 8
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
101001000100010000000000010000000001000000001000000000
100010100000010000000010000000001111000000000000000000
110000000000000000000110000000001000001100111100000000
110000000000010000000000000000001101110011000000000010
000001000000101000000000000101001000001100111100000000
000000001101010001000000000000100000110011000000000000
000000000000000000000000010101101000001100111100000000
000010000000000001000010000000000000110011000000000000
000000000000100000000000000111101000001100111100000000
000010101110000000000000000000000000110011000000000000
000000000001000000000010000000001001001100111100000001
000000000000100000000000000000001001110011000000000000
110111100000000001100110000111101000001100111100000000
100111101001000000000010010000100000110011000001000000

.logic_tile 16 8
000010001010000000000010100001000001000000001000000000
000001000000000000000000000000101001000000000000000000
000010000101110000000000000011101001001100111010000000
000001000000100000000010010000001010110011000000000000
000000000000001111100011100101001001001100111010000000
000000000000000111000110000000001110110011000000000000
000010000010000011100000000011001000001100111000000000
000000000000000001100011110000101111110011000000000000
000010000000000111000010010101001001001100111010000000
000000000000000111100110100000101010110011000000000000
000000000000001000000000000101001001001100111010000000
000000001100000101000000000000001011110011000000000000
000000101000000000000000000011001000001100111000000100
000000000001010000000010010000101011110011000000000000
000000000000000101100000000011001000001100111000000000
000010000000000000000000000000001100110011000000000010

.logic_tile 17 8
000001001010000000000000000111100000000000000110000001
000000000000000000000010100000000000000001000001000100
101000000000000000000000010011101000010001110000000000
100000000000000000000011011111111101110110110001100100
000000001110000000000000011011000000000001010000000000
000000000101010000000011101101001100000010010000000000
000000000001010001000111100000011000000100000100000000
000000000000100000100000000000010000000000000000000000
000001000000001001010110001111000000000001010000000000
000010101000000011000000000111001100000010010000000000
000000000000000011100000010111001100001001000000000000
000000000001000000100010101101000000001010000000000000
000001000000010011100000000000011100000100000110000000
000000000000101001100010010000000000000000000000000000
110000000000001001000000001011011010001101000000000000
000000000000001011000010001111000000000100000000000000

.logic_tile 18 8
000000000000000001100110101000000000000000000100000010
000000000000000111100100000001000000000010000001000100
101000001100001111100010101001000001000001110000000000
100001000000101111000000000111001011000000010010000000
110000000001011111000000001011111000011001110001000000
000000000001101011100000000111011101101001110001000000
000001000000000000000010010000001100000100000110000001
000010000000001001000011100000000000000000000000000000
000000101110001000000000000001000000000000000110000000
000000000000001111000011100000000000000001000000000000
000000000000000001000000010101011011011111100000000000
000000001100000000000011001001011010101011110000000000
000001100110000000000000000101001001011110100000000000
000010001110000000000000000101011101101111110000000000
000010100001010001100000000000000001000000100101000000
000010100000000001000000000000001000000000000000100000

.ramt_tile 19 8
000001000011001111100000010000000000000000
000010010010000011000011110111000000000000
101000000000100000000000001001000000000010
100000010001000000000000001111000000000000
010000000000010111000111100000000000000000
110000000000000001000000000101000000000000
000000000000000000000000000111100000000000
000010100000000000000000000001100000000100
000010000001010000000111001000000000000000
000001000000100000000011100111000000000000
000110100000001000000000000011100000000000
000001001000000111000011110111100000010000
000000000000110001000000000000000000000000
000000000000011011000000001001000000000000
110010000000100001000011010011000000000000
010001000100010000000011110101101101000001

.logic_tile 20 8
000001000000000001000000000011100001000001110000000000
000000100000000111100010100001001011000000100000000100
101010000000010000000000001000011111000000100000000010
100000000000110000000000000101001011010100100010000000
110000000000000000000000010000001110000100000101000000
110000000000000000000011000000010000000000000010000000
000001001001001000000111110000000000000000100100000001
000010100000000111000011100000001011000000000000000100
000000100000000011000010100111000000000000000110000001
000000001010000000100000000000000000000001000000000000
000010101110000011100000000011101000000010000000000000
000001101010000000110010100000111101000000000000000000
000000000000001111100010011011011110001101000000000000
000000001100001111100011100111000000001000000000000100
111001000000010011100000000111000000000000000000000000
100010100010001001100000000001000000000011000000000000

.logic_tile 21 8
000000000010010000000000000000000000000000000101100001
000000001100010000000000000011000000000010000001000010
101000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000001
000000000110000000100000000101000000000010000001000101
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000011000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 8
000000000100000000000111100101111111010000000000000000
000000000000000000000100000000011100101001000001000010
101000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000100100000000
010000000000100000000000000000001110000000000000000011
000000000110000000000000001111111100001001000000000000
000000000000000101000000001001000000001011000000000000
000000000001010001000000011000000001000010100000000100
000000000000100000100011010011001110000000100000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010000000000111000000000000001100000100000100000011
000001000000000000000000000000000000000000000001000000
000000000000000001000000000000000000000000000100100100
000000000000000000100010001001000000000010000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001110000000000000000000000000000000000000000
100000000100100000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000001000010000100000000
000000000000000000000000000000001100000000000010000000
000000001100001000000000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000001000000000000000000000000000000100100000
000000000000011011000000001101000000000010000010000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000010000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000100000100
000000000100000001000011110011000000000010000000000010
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000
000010000001100000000000000000000000000000000000000000
000010000110100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000100001000011100010100001011011000110000000000000
000001000000010000000010100000011100000001010000000000
101010100001010001100110000111011001010100000100000001
100001001100000000000011100000011001001001000000000000
000000000100011111100111100111100000000000100100000000
000001000000000001100111100111001010000010110000000000
000010100000001000000000000101001110000100000101000000
000001000000001011000010100000101010001001010000000000
000100000000000111000000010001001100000010100000000000
000000000000000000100010110000001001001001000000000000
000010101010000000000111100000011110010110000000000000
000000000000001101000000001001011011000010000000000000
000000000000000001000000000001111010010100100100000000
000000000000000000000000000000001110001000000000000000
110000000001001000000010000000001101000110000000000000
100000001010100001000000000001011101000010100000000000

.logic_tile 3 9
000000000000000000000000010000000000000000000100000000
000000000000000000000010101001000000000010000001000000
101000000000100000000110001111011111010111100000000000
100000001101000000000000001001101101001011100000000010
010010000001000000000111010011111110001001000010000000
110010000000100000000111101011010000001101000000000000
000000000000010000000000011111101001000010000000100000
000000000000100000000010101101111110000000000000000000
000000000000000000000111110101100000000000000100000000
000000001010000111000010100000100000000001000010000000
000010000000000001000010110011101100010111100000000000
000001000000000001000011101111111011000111010000000000
000000000000000111000011111011001110111001010000000000
000000000100001111100111100011101110110000000000000001
110000000000000111000010100000001100000100000100000000
100000000000001101100110000000000000000000000000000000

.logic_tile 4 9
000000100001001000000110001111011000010111100000000000
000000000000100111000010111101101111001011100000000000
101000001100000101000010100001111110010000100000000100
100000000000000000100110110000101010000000010000000000
010000000000100111000110000000000000000000100000100000
110000000000000101000110000111001000000000000000000000
000000000000000001000010110011011011010111100000000000
000000001100000000000111111101101011001011100000000000
000000000000000101100110100011111000010111100000000000
000000000000000111000010001001011101001011100000000000
000001000000010111100111011011111010000000010000000000
000000000000100000100110000111111001100000010000000100
000000000000000001000010010011001100010111100000000000
000001000100100000100010100101011100001011100000000000
110000000000000001000000001000000000000000000100000000
100000000000001111000000001011000000000010000000000000

.logic_tile 5 9
000001000000001111000000010000000001000000100100100001
000010000000000101100011010000001001000000000000000000
101010101010010000000011100000001110000000100010000000
100000000000100111000111100000001011000000000001000110
110000000000000011100111000000000001000000100010000100
100000000000000101100011100111001101000000000000000000
000000000000101000000000000000001110000000100010100000
000000001110001011000010000000001000000000000000000011
000000000001010001100000001001111010110000010100000000
000000000000100000000000000001111010110001110000000010
000000000000000000000000010001001000000000010010000000
000000000000000001000010000111011010100000010000000000
000010000000001111000000000111111110000000000011000000
000000000000000111000000001101010000000100000010000011
000000000000010000000000001011100000000001010010000010
000000000000100001000010010101001100000001110001100000

.ramb_tile 6 9
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 9
000000000000011000000011111000000001000000000000000000
000000000000101111000011110001001100000000100000000000
101000100101010111100111011111001011001001010000000000
100001000000101001000011101101011100011111110010000100
110000001000000111100111100011001011001000000000000000
010000000000000111100010000001001001001110000000000100
000000000000100001000011101101111010011111110000000000
000000000000011101000110110001101111001111100000000000
000001000001001111100110000101011110111100010000000000
000010000000101011000010000011101010111100000000000110
000000000000000001100000000111101000010111100000000000
000000000110001111000010001111011001111111010000000000
000000000000000001000000000101101101001001010000000000
000000000000000000000011100111011101101111110010000100
110010100000000111000000000000000001000000100110000000
100101000000010001000000000000001001000000000000000000

.logic_tile 8 9
000000001100100000000110010011001000001100111110000000
000000000001011101000010000000001010110011000000010000
101000000000001000000000000001001001001100111100000000
100000000000000001000000000000101110110011000001000000
110001100001001001100000000001001001001100111100000000
110010100110000101000000000000101100110011000000000001
000000001000001000000000000001101001001100111100000000
000000000000000111000000000000001111110011000000100000
000100000000000101000110100011001001001100111100000000
000000000000000101000000000000101110110011000000000100
000000000000101000000110010011101000001100111100000010
000000000000000101000010000000101010110011000000000000
000000000001010000000010000011101000001100111100100000
000010100000100000000000000000101100110011000000000000
010000000000010001100000000001001001001100111100000000
100000000000100101000010100000001010110011000000000001

.logic_tile 9 9
000000000001010000000000010011101100000000000000000000
000000100000000000000011110000110000001000000000000000
101000000110100111000000011001101101010111100000000000
100000000000010000100010000011101010001011100000000010
010001000000010000000000001111111001000000100000000000
010010100000000000000000000101101101010100100000100000
000000001110000111100000000000000000000000000000000000
000000000000010001000000001011001111000000100000000000
000000000000000000000111010000001111010000000000000000
000000100000000001000011100000001100000000000000000000
000000000100010111100110111000000000000000000000000000
000000001110000011100110110111001101000000100000000000
000000000001011000000000000000000000000000100100000000
000000000000001011000011100000001101000000000000000000
110000101010100000000010000000011110000000000000000000
100001100000010001000110100111010000000100000000000000

.logic_tile 10 9
000000000000001000000000001000001000001100110000000000
000000000000000001000000000011001111110011000000010000
101000000000001001100110000111101110000000000000000000
100010100000001111000000000000100000001000000001000000
110000000000000000000000000000000001000000000000000000
010000000000000000000010000111001110000000100001000000
000001000000100000000010100001101101000010100000000000
000110101010000000000000000000001110001001000001000000
000001000000000001000000010000011000000010000000000000
000000100010000001000011010000010000000000000000000000
000001000110001000000000000101100000000000000100000000
000000000000000001010000001101101100000010000000000000
000001000000100001000010000000011000000010000000000000
000010100000000000000000000000000000000000000000100000
000000000000000011000010000001000000000000100100000000
000000001001011111000000000011001011000000000000100000

.logic_tile 11 9
000000000000001111100010001001011000011111110000000000
000010100000001111100111000111001000001111010000000000
101000000000000111000010110001001000010111110010000000
100000000100000000000010110001011010011111100000000000
010000000000000000000111010101100000000000000100000000
110000000100000001000011110000100000000001000010000000
000000000000000111100000010111011100000001110000000000
000000000000000000100011110011011001000000100000100000
000011000010100001000000000111011110000000000000000000
000011100000001101000000000000000000001000000000000000
000000000100100111010111001101111001010000000010000000
000000000000010000100110111111011100101001000000000000
000001000000000111100000000000011100000100000100000010
000000101000001111000000000000010000000000000000000000
000010001010101001000010000011011111011101010000000000
000000000010001011000010111101011001101101010011000000

.logic_tile 12 9
000101000000000101100111100111101110101011010000000000
000010000000001111100011101111101101111011110000000000
101001000000001011100011110101101000101110000000000000
100010001000000101000111100101011100000110000000000000
010000000000000011100011101101101010001111110000000000
110010000000001001100010011001011000000110100000000000
000000001000001011100000000001111100000110000000000000
000001000000000011100011101001010000000010000000000000
000100000000000111100000010001100000000000000100000000
000000001010001111000011000000000000000001000010100100
000010000011010000000000010000000000000000100101000000
000000001110000000000011100000001000000000000000000010
000000001010000001100010000001101111011110100000000000
000000000100000011000010000111111101011101000000000000
000000000000000000000000001101001101000111110000000000
000000000000001111000011110111001011011111110000000000

.logic_tile 13 9
000010100000000000000000010011000000000000000100000000
000001000000000101000011000000000000000001000000000000
101000000100000011100111101000000000000000000100000000
100000000000001111100000000111000000000010000000000010
010001000000101111000000011101001110010010100000000000
010000001101011111100010001101001101110011110000000000
000000001011010000000111101111101110000001000000000000
000000000001111011000111100101000000001001000000000000
000000000000001011100110110111011000000000010000000000
000000000000001011000110100001111111100000010000100000
000000000000000000010000000011011001000110100000000000
000000000001011111000000001011001111001111110000000000
000000000000000011100110001101001100001001000000000000
000000000000000111100010110011110000000001000000000000
000010100010000001100000011001001011010110000000000000
000000100100010001000011010001001011111111000000000000

.logic_tile 14 9
000000000000001000000010001011111101100000000000000000
000000000000000001000100001011011100000000000000000000
101001000000000001100111100101000000000000000100000000
100000000001010101000000000000100000000001000000000000
110000000001010111100010000000000001000000100100000000
110000000000110000100100000000001010000000000000000000
000000000111000011100010011000000000000000000100000000
000000001110110001000010000101000000000010000001000000
000000000000000000000010100001111111100000000000000000
000000000000000101000010010101101111000000000000000010
000000000000000101000010100011001110100000000000000000
000001001011010101010010101011001111000000000000000000
000000000001001101000111101111001000100000000000000000
000001000100101011000110101101011101000000000000000000
000000100000001000000110101001011001100000000000000000
000001000000000101000000000001001011000000000000000100

.logic_tile 15 9
000001000001011001100110000000001000001100111100000000
000010000000000001000000000000001000110011000001110000
101010100000100001100110000000001000001100111100000001
100001000101000000000000000000001000110011000010000000
110000000000000000000000000000001000001100111110000000
110000000110000000000000000000001101110011000000000010
000000000001010000000000000000001000001100111100000000
000000000001100000000000000000001001110011000000000110
000010100000010000000000010000001001001100111100000000
000001001010010000000010000000001100110011000001000000
000000000000001000000000010000001001001100111110000000
000000000000000001000010000000001000110011000001000000
000000000110100000000111100000001001001100111110000000
000000000000010000000100000000001101110011000000000000
110010101010000000000000000000001001001100111100000000
100001000000000000000000000000001001110011000001000000

.logic_tile 16 9
000000000000000000000000000111001000001100111000000000
000000000000001111000010000000101100110011000001010000
000000000011110000000110000101001001001100111000000000
000000000001010000000100000000001110110011000010000000
000000100100000001000000010101101000001100111000000000
000000100000000011000011110000101000110011000000000100
000000000110010000000000010011001001001100111000000000
000000000000100000000010110000101100110011000000000000
000001000000000000000000010111101001001100111000000000
000010000001001001000010100000101111110011000000000000
000011100000000111000000000011101001001100111000000000
000001000000001111100000000000001001110011000000000000
000000000000110000000011100101001000001100111000000000
000000000000010000000111110000001111110011000000000000
000000000000001000000010010001001000001100111000000100
000000100000000011000110100000101011110011000000000000

.logic_tile 17 9
000000000000000000000110101111101011000110100000100000
000000000000011101000000001001001011001111110000000000
101010000011011101100000010000000000000000000101000000
100010000000000101000010101011000000000010000000000000
110010000000010001000110110111001010010000000000000000
000001001010101101000111110000011011100001010000000000
000000000000000111000110001111011110000110100000000000
000000000000000000100100000111111010001111110000000100
000000001110101000000111000011111111000110100000000001
000010000001011111000000000001101000001111110000000000
000000000000000000000011101001001011010111100000000010
000000000000000000000000000111001000000111010000000000
000001000010010000000110001111001010001001000000000000
000000100000000001000100000101010000000101000000000000
000000000000000000000111001001001100010111100000000000
000010100001000101000000000111001001000111010000100000

.logic_tile 18 9
000000000000001000000110001111001110010111100000000010
000000100010000011000000000001011100001011100000000000
101000001000000111100000000111011101000001010100100000
100010000011011101100000001001011110000111010001000000
010000001111000000000010010101011010010111100000000010
110000000000110111000011111011101100001011100000000000
000111001010000111100000001111011111000001010100100000
000100000000001101000011101101001110000111010000000000
000000000001000000000000000001111011010111100000000010
000000000000001101000011110011001100000111010000000000
000001000001011011100011011000011110000000100000000000
000100101010101011100110111011011010010100100001000000
000000000000000001000000000011111010010111100000000000
000000000000100111100010010011001000000111010001000000
110000000110001111100011100101101110000000000100000000
100000000000001101100100000000000000000001000010000010

.ramb_tile 19 9
000100001100000000000111101000000000000000
000000110000000111000011101011000000000000
101000000001010111000000010001100000000010
100000000100101001000011001001100000100000
110000000000111111100000000000000000000000
110000000101011111100000000001000000000000
000000000000101111100000001101000000000000
000010000000011011000000000101000000000100
000001000100010000000000000000000000000000
000000001010000111010000001001000000000000
000000000000000000000000000101100000010000
000010000000000000000011100101000000000000
000000001000100111100111100000000000000000
000001000000000000000100000011000000000000
010000000000000000000000011111000001010000
010001000000000000000011011111001000000000

.logic_tile 20 9
000000000000101111100010100000001000000100000100000000
000000000001001001000100000000010000000000000010000000
101001000100000101000000001011000000000000000000000000
100000100000001001000000000001001110000010000001000000
010010000001010101000111110000001010000000100000000001
110001000010100000100110010000011000000000000001000000
000000000000100000000010100011001100000100000001000000
000000001011000000000100000000101100101000010000000000
000001000000010101100000000000001101000000100000100000
000000100000100111000010010111001000010100100000000000
001000001000000000000000000000011010000100000110000000
000100000100000000000000000000010000000000000000000000
000000000000001001000000000001000000000000000100100000
000000000000000101000000000000000000000001000000000000
000001100000000000000000000000001010000100000100000001
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000010000000
101001000000001000000000000001111100110000000010000001
100000000000100001000000001011011100110001000000100000
110000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000001000000000000000000010000000000000001100000
000000000000000101000010101000000000000000000100000010
000000000100000000000011100111000000000010000000000101
000000000000000000000000010000001100000100000100000000
000001000000000000000010100000010000000000000000000100
000010100000000000000000000111100000000000000100000100
000001000000000000000000000000100000000001000000000000
000000000000100111000011100000000000000000000000000000
000000000100000001100110000000000000000000000000000000

.logic_tile 22 9
000000000000000101000000010000000000000000100111100011
000000000000000000100010000000001010000000000000100100
101000000010000011000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000011000000000001100000000000000101000010
000000000000000000000000000000000000000001000000000001
000000000000001101100000000001001100000010000010000010
000100001010000101000010110000100000000000000000000100
000000000000001000000000001001011011100000000000000000
000000000000000001000000000111011010000000000000000000
000001000101110001100000000000000000000000000100000001
000010100001010000000000001111000000000010000000000100
000010000000000000000000000000011110000100000100000100
000000000000000000000011110000010000000000000000000000
000000000000100001100000001101100001000000010000000000
000000001001000000000011110101001100000000000000000000

.logic_tile 23 9
000010000110001001100000000001100001000000000000000000
000001000000000101000000000000101001000000010000000000
101000000000000000000110110001101011010000000000000000
100001001000000000000010101011111010000000000000000000
000001000000000111000110100000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000001000000000000101000000000000000100100000
000000000000000101000000000000000000000001000000000000
000000000000001101000010100011011110000010000000000000
000000000000000001100100001111011000000000000000000001
000000000000000000000000000011100000000000000100000000
000000000000000000000011010000100000000001000000000100
000000000000000000000010100001011111001001000000000000
000010000000000000000100000011001111001101000000000000
110011100000001000000010100000000000000000000000000000
000011100000000001000110110000000000000000000000000000

.logic_tile 24 9
000000000000000111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000010001001000000000000000100000000
000000000000000000000000000101000000000010000000000100
000000000000000000000000000001011010000100000100000000
000010000000000000000000000000000000000000000000100000
000001000000100000000000001000000001000000000100000100
000010000001000000000000000101001101000010000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000010000000000000000000000000000100100000000
000000000000010000000000000000001110000000000001000000
101000000000000001000110000101100001000011100000000000
100000000000000000100000001011001001000010000000000000
010000000011000111000110100000000000000000000000000000
110001000000100111000100000000000000000000000000000000
000000000000000011100011100000000000000000000100000001
000000000000000000100100000101000000000010000000000100
000010100011000101100011101000000000000000000100000000
000000000000100000000100001011000000000010000000000001
000000000000010000000000001000000000000000000100000000
000000000000100000000010100001000000000010000010000000
000000000000000001000000000000000000000000100100000000
000010000000000000000000000000001010000000000010000000
110000000000000000000000000000011010001100110000000000
100000000000000000000000000000011100110011000000000000

.logic_tile 2 10
000000000000001101100110000000001010000110100000000000
000000000110000101000011100001001101000000100000000000
101010000000001101100000010000001010010100100100100000
100000000000001111000010100001001100000000100001000010
000000000000001001000000010000000000000000000100000000
000000000110001011000011011011000000000010000010000000
000010000000000000000000000001001101010110000000000000
000001000000000001000000000000111000000001000000000000
000000000000001001000000001000011011000100000100000000
000010000010000001100010001111001110000110100010000100
000010000000000111000000000001101100000110100000000000
000000001110000000000000000000111011001000000000000000
000000000000000000000000000001011100010100100100000000
000000000000000000000000000000101010001000000000100010
110000000000000001100010000011011001010100100100000000
100000000000000000000000000000001010001000000010100000

.logic_tile 3 10
000000000001010111100110010101011111010000100000000010
000000000000000000000011100000111010101000010001000000
101010100000001000000111000000000001000000100100000001
100001000000001011000000000000001011000000000000000000
010000001010000001000000000011011111010100110010000000
010000000000000000000010000101001011101100110000000000
000100100001010001000111010111111000101000010000000000
000111000000100000000011011111001110111000100000000000
000000000000000111100110111001001100110100010000000000
000000000000000000000011101101111110010000100000000000
000000000000011011000110101101011010111100010000000000
000000000000100111000100001001001011111100000010000000
000010100000000001100000000011111111010111100000000000
000000000000001111000011011011011111000111010000000010
110000000000001001000110110011101011111001010000000000
100000000000000001100010100001001101110000000000000100

.logic_tile 4 10
000000000000001111100000001101000000000001110001000000
000000000000000011100010011111101000000000110000000001
101000000000001000000111000000000001000000100100000000
100000000000000111000000000000001101000000000000000100
010010000000000000000000010000000001000000100100000000
010000000000000000000011000000001000000000000000000100
000000000001011001000000001101111100010111100000000000
000000000000101111100000000101001000000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001010000000111000000000001000000100110000000
000000000000100001000100000000001111000000000000000000
000000000000000000000000000001100000000000000000000000
000000001100000000000000000011100000000001000000000100
110000000001010000000110000011000001000000100000000000
100000001110100000000011110000001010000000000000000000

.logic_tile 5 10
000000000000000000000000001011011010111001110000000001
000000000000000000000000000001001011110100010001000001
101000000001011000000111000000000000000000000000000000
100010000000101111000011100000000000000000000000000000
000000000000000111100110000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000000000000011000000100000100000000
000000000010000111000000000000010000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001010111100000001111011000001011100000000000
000000000000000000100011101111111010010111100000000010
110000000000000001000011100111011110000000000000000000
000000000001000000100000000000000000000001000001000010

.ramt_tile 6 10
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000001000110000000000000000000000000000000
000010000100000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000100000000000000000000000000000
000011100001000000000000000000000000000000
000011001010000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 7 10
000000100000000111100000001001000000000010000000000000
000001000000011101000010110011000000000000000000100000
101000000100000000000111001000011001000110000000000000
100000000000000000000111111011011110010100000000000000
000000000000000000000000000001011000000000000010000000
000000000000010000000000000000011111000001000001100100
000100000000000000000000001011011101101000110010000000
000000001010001111000010010101111100111100110000000000
000000000001000000000000010000000000000000100100000000
000000000100100000000010000000001001000000000000000000
000000000000010001100010011000000000000000000100000000
000010100000100111000011101101000000000010000000000000
000000000000000111000111000000000000000000100100000000
000000000100000000100100000000001000000000000000000000
110001000000010000000000001111011100000101000000000000
000000000000111001000000001001010000001001000011000001

.logic_tile 8 10
000100000000010001100110010001001000001100111100000010
000000000000000000000011100000001001110011000000010000
101000100000100000000000000011001001001100111100000000
100001000000010000000000000000101101110011000000000100
010000000001110000000010010001001000001100111100000000
110000001000001101000011110000101110110011000000100000
000001001010001001100011110111101001001100111100000000
000000100001010001000011100000001010110011000000000100
000000000001000000000000010101101001001100111100000100
000001001000000000000010000000101010110011000000000000
000000000001010000000011100101101001001100111100000100
000000001110100000000100000000101111110011000000000000
000000000000000011100010000101001001001100111100000000
000000000000000000000000000000101111110011000000000000
010001000000010101100110010111001000001100111100000000
100010100000000000000010000000101010110011000000100000

.logic_tile 9 10
000000000001000000000110000000000001000000000000000000
000000000110000111000100001101001001000000100000000000
101000101100000000000111011001100000000001000000000000
100001000000000000000111010111100000000000000000000000
110010000000001000000010000101101100010001110100000010
010000000000001111000100000111111000101011110000000010
000000000000000000010000000011111110000000000010000000
000000000000000000000010001001001010000001000000000000
000001100000100000000111001000011100000000000000000000
000011101011000000000111101001010000000100000000000000
000010100000001011000010000001100000000001000000000000
000000000001010101000010001111100000000000000000000000
000000000000000011100000001011100000000001000000000000
000000000000000000100010011001000000000000000000000000
110000000000000111000010101111111100000111000010000000
100010000001010001100000001001110000000001000000000000

.logic_tile 10 10
000010000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000000000000000001000000001000000000000000000
100000100000000000000010010101001100000000100001000000
000000000000000000000000010000011011010000000010000000
000000001010010000000011000000001001000000000000000000
000010000000100000000000001000001110000000000000000000
000001000001000001000000000101010000000100000001000000
000000100000001001000000000000001010000100000100000000
000000000000001111100000000000010000000000000000000000
000000001100000001000000001000000000000000000000000000
000000000000000000100000000101001111000000100001000000
000010000000000000000011000000011110000010000000000100
000000000000000000000110000011000000000000000001000000
110000000100001001000000000000011111010000000010000000
000000000110000001000000000000001010000000000000000000

.logic_tile 11 10
000000000000000111000000010000011010000100000100100000
000000000001000101000011110000000000000000000010000000
101000000000000011100000010000011110010000000000000000
100000000000001001100010100000001010000000000000000010
010000000000001001000011101011111110010100000000000000
110000000110000111100010001001001001100000010001000000
000010100010001111100000010111101010000010100000000000
000001000000001111100010100000101101001001000000000001
000011000000101000000011100101111101010000000010000000
000000000100000011010010000011101010010010100000000000
000000000000101111000000000011111100111000110000000110
000000000001011011100010000001101011110000110001000000
000000000000000111000000000101111101000000100000000001
000000000000000000100000000111101000010100100000000000
000100001000000101100010101001001101011101010000000101
000100000001000011100110111111011000011110100010100000

.logic_tile 12 10
000000000000000000000011111000000000000000000100000000
000000001110000000000111100001001010000000100010000001
101010100000001000000000000000001010010010100010000001
100000001101000001000000000111001010010110100001000000
110000000000001011100111101011001001001111110000000000
110010000000000111100100000111111010000110100000000000
000001001000010001000010101001011010001001010010000000
000000000000100000100000001011111111011111110001000000
000000100000001000000010010000000000001100110000000000
000001001000000001000010100011001011110011000000000000
000000000000100000000010000000001011010000000110000000
000000000000000000010100000000001110000000000000000000
000000000000001000000010000000000000000000000100000000
000000001000001011000011101011001010000000100010000000
110000000000001001000000000000000000000000000000000000
100010000000000101100000000000000000000000000000000000

.logic_tile 13 10
000000000001010000000111100101000000000000001000000000
000001000000100000000100000000000000000000000000001000
000000100110001000000000010011100001000000001000000000
000001001100001101000010100000101011000000000000000000
000000000000001000000000000111101001001100111000000000
000000000000000101000000000000101001110011000000000000
000000000000000101100000000001101001001100111001000000
000000000001010000000010000000001111110011000000000000
000010100000010011000000010011001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000000000110100111001000001100111001000000
000000000000000000000011110000001001110011000000000000
000000000000000011000000000011001000001100111000000000
000000000000010000000000000000001101110011000000000000
000010100001000000000000000011101001001100111000000000
000001000000000000000011110000101101110011000000100000

.logic_tile 14 10
000000000000000011100110001101111100011111110000000000
000000000001000000000010011101001011111111110001000010
101001000110000011100111011111001010000010000000000000
100000000000000000000110101111101011000000000000000000
110000000100000111000010100000011010000010000000000000
010000000011000000100111110000000000000000000000000000
000000000000001000000111010011101001000100000000000000
000000000000000001000111000111011011000000000000000000
000000000101110000000000011001011000000100000100000000
000010100000000000000011111001000000000000000000000000
000000000010001001100000001111000000000000010000000000
000000000001010111000000000111001001000000000000000000
000001000000000001100111100000000000000000000000000000
000000000110001111000000000000000000000000000000000000
000001000000000000000000001000000000000010000000000000
000000001010000001000011111001000000000000000000000000

.logic_tile 15 10
000010000000000000000000000101001000001100111100000000
000001000000000000000000000000000000110011000000010100
101100000000011000000000000000001000001100111100100000
100000001010100001000000000000001100110011000000000000
010000000000101000000010010101001000001100111100100000
110010000000010001000110000000100000110011000000000000
000000000000000000000110010000001000001100111110000000
000000000000000000000010000000001101110011000000000000
000010000000000001100110000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000010000000000000111101000001100111100000000
000000001110100000000000000000000000110011000001000000
000000000000000000000000000101101000001100111100000000
000001000000000000000000000000100000110011000000000001
110011001000000001100000000101101000001100111100000000
100011000000000000000000000000100000110011000000000100

.logic_tile 16 10
000000000000000111100000000101001001001100111000000000
000010000000011001100000000000101000110011000000010100
000000001000101000000000000001001001001100111000000001
000000000000010111000000000000001011110011000000000000
000000100000001000000000010111101001001100111000000000
000001001000000111000011110000101010110011000000000100
000000001101010001000011110111001000001100111000000000
000000000001000000100111110000101010110011000000000000
000000000000000000000011100111001000001100111000000000
000010000000000000000100000000101111110011000000000000
000001000000000000000000000011101000001100111000000000
000010000000000000000010010000101101110011000000000000
000001000100000000000011110011001001001100111000000000
000000000000000000000111110000101011110011000000000000
000000001110100000000000010111001000001100111000000000
000000000001000000000010100000101000110011000000000000

.logic_tile 17 10
000000000000100000000110100000001111000000100000000000
000001000111011111000011000000011011000000000001000100
101000001010001000000110111011011000010111100000000000
100000000000000101000010100111011011001011100000000010
110000000000001000000111110101111010000000000101000000
110000000000000001000011110000010000001000000001000000
000000000000000111100111100001101011010111100000000000
000010000000000001100111010101011110001011100000100000
000000000000101000000000001001011110010111100000000010
000001000001010001000000000101101100000111010000000000
000000101010010000000000011011011101010111100000000000
000001000000001111000011101001001110000111010000000100
000010101110010000000111111000001110010000000000000000
000010000000101111000110101011001000010110000000000000
110000000010001000000000000000001001010000000100000000
100010100000000101000000000000011010000000000010000000

.logic_tile 18 10
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001001000000000000001000
101001000000000000000000000111000000000000001000000000
100000000000000000000011100000101110000000000000000000
010000001011000111000011100111001000001100111000000000
110000000001011111100000000000001101110011000000000000
000001000000000000000000000111101000001100110000000000
000010000000000000000011110000101110110011000000000000
000000000110101000000110011011000000000000000000000101
000000000001001011000011101111100000000010000000000000
000000100000000000000000001000001110010000100000000000
000001000000000000000000001101001010010100000001000000
000000000001011001000010000000000000000000000100000000
000000000000101111000000000011000000000010000001000010
110110001110000000000010001000001010010000100000000000
100100000000000000000000001101001010010100000001000000

.ramt_tile 19 10
000000000000000000000111001000000000000000
000000010100001001000000001011000000000000
101011001111011000000000010001000000000000
100010010001011011000011000111000000000001
110010000101010000000000000000000000000000
010001000001001001000000000111000000000000
000000000110000111000000000001100000000000
000000000000000000100000000011000000010000
000000000001001011100000001000000000000000
000000000110100111100011110111000000000000
000001000001010000000000001111000000000100
000010000000100000000010010111100000000000
000000000000101111000010001000000000000000
000000000101001011000000001001000000000000
010100001000000001000000000011000000000000
110100000000000011000000000101001001100000

.logic_tile 20 10
000000000000000111100000001101111100010000110000000000
000000000000000000100011111001111110000000010000000000
101010100110001001100000010000001101000000100100000000
100000001010001001100010010000011110000000000000000000
010000000000000011100010000101111010010000100000000000
010000000000001001000100000101011110010000010000000000
000110100111000001100000001111011101000010100100000000
000100000000011101000010011101001000100010110000000000
000001000000100111100000010011001110000000000000000000
000000100001010000000010000000010000000001000000000000
000000000111001001010111101111011000001001000000000000
000000000011110001100100001101001010000001010000000000
000011000000001001000000010011101101001010000100000000
000011000000000001100011111101001010000110000000100000
000010000001000000000000000000000000000000100100000000
000001000001100111000000000111001000000000000000000000

.logic_tile 21 10
000000000000000111100110000000000000000000000100000000
000000000000000000000100000011000000000010000000000000
101000000011000000000000011000011000000000000000000000
100010000000000101000010011111011000010000000000000011
110000000000000101000000011001011100000110100000000010
010000000110000101000010010001111110001001000000000000
000001000000100000010000011111001110000100000000000000
000010100000000000000010011101100000000000000000000100
000001000000001000000110110011011011101000100000000000
000010000000001111000011110111111000010100100010000000
000000000110001000000110110011101010000000100010000000
000010100000000011000010100000001010101000010010100000
000001000000000101100110100101000000000000000000000000
000000000000000000000000000111100000000001000000000000
000000000000010000000000010011111000000110000011000001
000000000001010000000010000000100000001000000000000000

.logic_tile 22 10
000000100000001000000000000101000000000000000000000000
000001000000000001000000000101101101000001000000000000
101001001110000000000000010000000000000000000110000111
100000100010000000000011010111000000000010000001000111
110000000100000001100000001011101010000010110000000000
000000000000000101000010101101001000000001010000000000
000000000000011000000110010001100000000000000110000111
000000000000000001000010000000100000000001000001000100
000000000000000000000000000101011010001001000000000000
000000000000000000000010110101010000000101000000000000
000001000000000101000010101111101101001111000000000000
000000000000000000100100001011011010001110000000000000
000010100000011001000000000000000000000000100101000000
000001001110100111000000000000001110000000000010000001
000001000000000101000000010000000001000000100101100100
000010100000000000100011110000001111000000000000000100

.logic_tile 23 10
000000000000100101100110101111111011100000000000000000
000000000000000000000011111101011010000000000000000100
101010101110001101100110100111001010011010100000000000
100000000000000001000010101101101100000100010000000000
110000000000000101100110110111001100001011000100000100
100000000000000000000011101001110000000011000000000000
000000000000000001100110011111101100110110110000000000
000000000000000000100110010011101111110101110000000000
000000000001000111000110010001001101000000000000000000
000000000000100111110010011101001101100110000000000000
000000100001000001000110010011001011000010010000000000
000001000000100000000110010001111001000000100010000000
000000000000000001100110001001101000100110110000000000
000001000000000000000111010111011110111001110000000000
000001000100000001100010001001111001010000100000000000
000010100000001001000011111011101111000000100000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001001110100000000000000000000000000000000000000000
100000100000010000000000000000000000000000000000000000
110000000000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000001100000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000010100001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010011100000000000000100000000
000000000000100000000010100000100000000001000010000000
000000000000000000000000000000000001000000100100000000
000000000100000000000000000000001011000000000000000100
110000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000110011000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000110000000000000000000001101000000000000000001
000001000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000010000000
000000000000000000000011010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001000001000000000101000000000000000101000100
000000000000100000000000000000000000000001000010000010
110010000000010000010011100111101110000000000000000010
100000000000100000000000000000100000001000000000000000

.logic_tile 3 11
000000000101010000000000000000000000000000100100000000
000000000000000000000011100000001110000000000000000000
101010000000000000000000000101100000000000000100000000
100001000000000000000000000000100000000001000000000000
010000000000000111100111100000000000000000000110000000
110000000100000000100100000101000000000010000000000001
000000000000010000000111000000011110010000000010000000
000000000000000000000100000000011100000000000000000000
000000100000000001000000000111000000000000000100000000
000001000100010000010000000000000000000001000000000100
000000000000000000000000000000011100000100000100000000
000000000000000000000011100000010000000000000000000000
000000000001000001000000001000000000000000000000000010
000000000100101001100000001111001001000000100000000000
000010000001000000000011101000000000000000000100000000
000000000000101111000000000111000000000010000000000000

.logic_tile 4 11
000001000000001000000000000111111100000111000000000000
000010100110001111000000000001100000000001000000000000
101010100000000011100000010000001100000100000000000000
100000001100000000100011110000001011000000000001000000
110000000000000000000110000001100001000000000000000010
110000000000000000000010010000001110000000010000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000010101000000000011000000001000000000000000001
000000000000000111000010100011001110000000100000000000
000010100000001001100000000000000000000000100100000001
000000000000000011010000000000001111000000000000000000
000000000000000000000011101000000001000000000000000010
000000000000000000000110100111001111000000100000000000
000000000000000001000011000101011001010010100000000000
000000000000000000100010110000111111000001000000000000

.logic_tile 5 11
000000000000000000000000010000011110000000100000000000
000000000000001101000011111111001001000110100000000001
101000000000001111100000000001011000000100000000000000
100000000000000001100010110101100000001101000000000000
000000000000000000000010000111011011111101010000000000
000000000000000101000000001101111111111000100000000001
000000000110000000000000010001000001000010100000000000
000000000100000000000010000011001000000001100000000000
000010000000000101000000011000011000010110000000000000
000011100000000000000010100011001101000010000000000000
000000000000001011110000010000000001000010000000000000
000000000101011111100010100000001100000000000001000001
000000000111110000000110000111100000000000000100000000
000010100000000000000011110000100000000001000000000000
110100000000000000000111011011111000000111000000000000
000000001110001111000111000001110000000010000010000000

.ramb_tile 6 11
000000001100000000000110010101111100000000
000000110000000000000110100000100000000001
101000000000000000000000010111011110000000
100000001110000000000011010000010000000000
110000000000010000000000000111011100000000
110001000000100000000000000000000000000000
000000000100000000000000001011111110000001
000000000000000000000010000111110000000000
000000000001000000000000001111011100100000
000000000000101001000000000111100000000000
000010000000000111010010101001111110000100
000000001000001001000010101111110000000000
000000000000001101100010000001011100000000
000000000000001001000110110011100000000000
110000000000000001000111011001011110100000
010000001000000101100111101011110000000000

.logic_tile 7 11
000001000000000101000000010011011111100011110000000000
000000100000001101000011101001101111000011010000100000
101001000001001001100111010001011001111001010010000000
100000000100111111000111101101011010110101010000000100
000000001010001101100010101001011100110110100000000000
000000000000001111000010101111011001010110000001000000
000101001010001000000000001011100000000001000100000000
000000100100001011000000000011100000000000000010000000
000010100000010000000011110101000001000010010000000000
000000001110100000000111101011001000000001010000000000
000010100001000111100010000101011111000110100000000000
000000000000100000000010000000001001001000000000000000
000000000000000001100000010111011000010100000000000000
000000000000000000000011110000101110001001000000000000
000000000000001111100010010101000001000000100000000000
000000000000000001100111101111101111000010110000000000

.logic_tile 8 11
000001000000000001100110000001001001001100111100000010
000000100000101101000000000000001001110011000000010000
101000100000000111000000010101101000001100111100000010
100001000000000000110011100000001011110011000000000000
110000000000000001000111110001001000001100111110000000
110000000110000000100010000000101010110011000000000000
000100000000000111000110010111001001001100111100000010
000000000000000000000010000000001110110011000000000000
000010001101100000000000000011101001001100111100000000
000000000000000000000000000000001100110011000000000100
000000000000000001100000000101001001001100111100000000
000000000000001111000000000000101011110011000000000100
000001000000000001000011000001101001001100111100000000
000010101000000000000100000000001011110011000010000000
010000000000001000000000010001001001001100111110000000
100000000000000001000011000000001111110011000000000000

.logic_tile 9 11
000001000000001000000000001111101111100110100000000000
000000100001011101000000000011111110101001010000100000
101000000110000111100011111111100001000011100000000000
100010000000000000100011011001101100000001000000000000
110000100000000111100111100011100001000010000000000010
010001000001010000100100000001101101000011010000000000
000010001000000000000110010101100000001100110000000000
000011000000000000000010000011100000110011000000000001
000000000101010011100011001000001101010010100000000000
000000000000000000100011101001001111000010000001000000
000000000000001111100110110101000001001100110100000000
000000000000000101000010010000101011110011000000100000
000001000000000000000000011111101100001101100000000000
000000100001000000000011101001011010100100110000000000
000110100000010111100110110000000001000000000000000000
000101001110000001100011111011001000000000100000000100

.logic_tile 10 11
000100001001010101100010000001101101000010100000100000
000000000000000000000000000000101111001001000000000000
101110000000000000000110001000011110000000000000000000
100000000000000000000000001111000000000100000001000000
000000000000000000000000011011111111010101010000000000
000000000000000111000011101101001010100101100000000000
000000001100000011100111000111100000000000000000000000
000010100000000000100000000000001011000000010001000000
000000000000100111110011100001001100001011000000000000
000001000001000000000011111011010000000001000000000000
000000000000100001010011100111100000000000000000000100
000000000001000000110000000000001001000000010000000000
000010100100000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
110001000001100001000010000101100001000010000000000100
000010100001011111100010010000001101000000000011000100

.logic_tile 11 11
000000000000000000000000000011000001000001000100000000
000010100000001001000000001101101111000010100000100000
101000000001000001000000010000011011000110100000000000
100000001000000000100011010111011101000100000000000000
000000001110000000000111011000001010000000000110000000
000000001100000000000111001001010000000100000000000000
000100000000000000010110110001000000000000000110000001
000000000010000000000011100000000000000001000001100000
000010100001000000000110111000011000000000000000000000
000001100100100000000011110111000000000100000001000000
000000000000000111100010000011011011000110100000000000
000100000000010000000000000000111110001000000000000000
000100000000000000000000001011111010000111000000000000
000000000000001111000000001101010000000010000000000001
110000001101010111000110101111100000000001000000000000
100000000000101001000010001111000000000000000001000000

.logic_tile 12 11
000001000010000101100111000000001101010000000100000000
000000100000000000000011110000001000000000000000000000
101000100000011111000000001000011000000000000100000000
100001000001101101000000000011000000000100000000000000
110000001100000011100000010111011010000010000010000000
110000000000000000000011000111010000000000000000000000
000000001110011111100010011011111110111110100000000000
000100000000100111000010000101111011111110010000000000
000001000000000101100110101001101001101001010010000001
000010001010000000000000000101011011111001010010000101
000001000000000101100000011001000000000010110000000000
000000100000001011000011111111101000000000010000000000
000000001110001001100111101011000000000001000100000000
000000000000000001000110000001100000000000000000000000
110010100000000000000010010011101010011111110000000000
100001000000000000000010111101001111001111100000000000

.logic_tile 13 11
000000000000000101000000000101101001001100111000000000
000010000000100000100000000000001111110011000001010000
000010100001001000000000000001101000001100111000000000
000000000000000111000000000000001010110011000000000000
000001000000001101100000000111101001001100111000000000
000000100001000101000000000000001000110011000000000000
000000001010001000000000010001101001001100111000000000
000000000000000111000010100000001011110011000000000000
000001000001010101100000000001001001001100111000000000
000000100000100000000000000000001000110011000000000000
000001000000000000000000000101001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000100110000000000000010111001001001100111000000000
000000000100000000000010100000101000110011000000000000
000010100110011000000111110001101000001100111000000000
000000000000100101000010110000001100110011000000000000

.logic_tile 14 11
000000001001100000000000001101000001000000000100000000
000000100000010011000000000001001011000001000000000000
101010000001011001100110111000000000000010000000000000
100000000011110101000010000001000000000000000000000000
010010100000000000000111111000000000000010000000000000
110001000000100011000110101001000000000000000000000000
000000000001010000010010011001101101100000000000000000
000010000000000000000010100001101101000000000000000000
000000000001001000000000000011100000000010000000000000
000000000000000001000000000000100000000000000000000000
000011100110000000000110000000011011000000000100000000
000010000100000000000000000101011001000010000000000000
000000000101010000000000001000011010000000100100000000
000000000000000000000000001101011000000000000000000000
000000000000000000000000000000011010000000100100000000
000000000000000000000000001101011010000000000000000000

.logic_tile 15 11
000000000000001000000000000000001000001100111110100000
000000001010000001000010000000001000110011000000010000
101000001010000001100000000111001000001100111100100000
100000001110000000000000000000000000110011000000000000
010000000000000000000110000111001000001100111100100000
010000000000000000000000000000100000110011000000000000
000000000000100000000110000101001000001100111100100000
000000001100000000000000000000100000110011000000100000
000000000000000000000000000000001001001100111100000000
000000100001000000000000000000001100110011000000100000
000000000000001000000000010000001001001100111110000000
000000000000000001000010000000001000110011000000100000
000011000001010001100000010000001001001100111110000000
000011100000000000000010000000001101110011000000000100
110100100000000000000000000101101000001100110100000000
100100000000000000000000000000100000110011000010000000

.logic_tile 16 11
000000001000000111000110100001101000001100111000000000
000000000000000000000100000000001011110011000000010000
101000000000110111100111100101101000001100111010000000
100000001111110011000100000000101001110011000000000000
110011101010000000000110100001001001001100111000000000
110010100010100000000100000000101110110011000000000000
000100000000000111100011100101001000001100111000000000
000010001000010000100100000000101000110011000000000000
000010000000000000000000000011101000001100111000000000
000001000001010000000000000000001011110011000000000000
000010000000001011000000000101001001001100111000000000
000001000000000111100000000000101001110011000000000000
000001001000000000000111101000001000001100110000000000
000000000000000000000100000011001011110011000000000000
110000000000000011100000000001111010000000000110000100
100000000100000000000000000000000000001000000000000000

.logic_tile 17 11
000011000001001000000000001001101010010111100000000000
000001000111010101000000000011001000001011100000000000
101000001000001001000000010101100000000000000100000000
100000001110000101100011100000100000000001000000000100
000010100000010000000110101001101010000110100000100000
000000000000100101000010000101001110001111110000000000
000000000000000101100111101101011100000110100000000000
000000000100000000000100000001111010001111110000000100
000001000001001000000000000101000000000000000100000000
000000101000001011000000000000100000000001000000000000
000000000110000000000000000001111111010111100000000000
000000000001001111000010000101111000001011100000000000
000000001000000111000111001101011000010111100000000100
000000000001010000100000000111001111001011100000000000
000000000000110001100111101011011000010111100000000000
000000000000010000100100000001001010001011100000000001

.logic_tile 18 11
000100000010001000000111100111001101000110100000000000
000000000000001011000111101011001000001111110000000000
101000000000000011000111100001101010000110100000000000
100000000100000101100111101001011110001111110000000000
010000100111001101100011100111001101010111100000000000
000000000110000011000000001111011000000111010000000000
000000001100001111000111001001111010010111100000000000
000000000000000101100100000001011110000111010000000000
000010100000000011100011010101011100011111110010000000
000001001010000000000011010001011001111111110000000000
000000000000000011100111000101100000000000000110100010
000000000001000000100000000000000000000001000000000000
000000001010011000000010001011111010010000000000000000
000000001000001001000000001001001010000000000000000010
110000000000000001000000001000011001000100000000000000
110000100000000000100000001001011100000000000001000010

.ramb_tile 19 11
000000000000100000000000001000000000000000
000000010000010111000000001001000000000000
101000000110010000000000000001100000000000
100010100000001001000011101011000000010000
110000000000000011100000000000000000000000
010000000110000000100000000011000000000000
000000001000001001000010001101100000000000
000000000000010111000000000111000000100000
000000100000000101000111001000000000000000
000001000000001101100110011011000000000000
000000100000001000000000001101100000000000
000001001100000111000011100101100000000000
000001000000000000000000000000000000000000
000010000010000111000000000001000000000000
110000001000000000000000000101000000000000
010001000000001101000000000011001110000000

.logic_tile 20 11
000001000000000000000000001111100001000000000010000000
000010000000001111000000000101001100000000010001000001
101000000001000101100110100000000001000000100101000000
100001000100000000000000000000001001000000000010000001
110000000110000000000000000000000000000000100100000100
000000001000000000000000000000001110000000000000100000
000000000001100001100000000000000001000000100110000100
000000001000110000100000000000001000000000000001000000
000000000000010000000111000000000000000000000100000000
000000000000100000000100000001000000000010000000000100
000101001100001111100000000000000001000000100110000000
000010000000100101000000000000001100000000000001000000
000000000000000101000010100000001100000100000100000001
000000000000000000100100000000010000000000000001100000
000010000000000000000000000000001110000100000100000000
000000000001011001000000000000010000000000000010100100

.logic_tile 21 11
000000000000000101100010110101100000000010000000000010
000000000000000000000010100000100000000000000000000000
101010001100010000000010101101001010000110000000000010
100100000000100101000000001001100000000001000000000000
110000000000000001100110000000000000000000100101100000
000000000000000000100100000000001101000000000000000001
000010101110000000000110010001011010000000000000000000
000000000000000000000111110001111101000010000000000000
000000000000100000000011110111001001000000100000000000
000000000001010000000111110000111000001000010001000000
000000000000100000000000010001001110000010000000000000
000000000001010000000011000001111101000000000000000000
000000001010000000000111111000000000000000000110000000
000000001011000000000010001011000000000010000000000001
000000000000000000000000000000000001000000100100000001
000000000000000000000011110000001111000000000010000001

.logic_tile 22 11
000000000010001111000110110000000000000000100100000000
000000000000001011000011000000001010000000000001000000
101001000000000111100010100001011001000000000000000000
100100100000100111100010100001101000000000010000000000
110100000000000111000010110001101101011001110000000000
110100000000000000100010101101101001000000000000000000
000000000000000101100110100101101011010000000000000000
000000001000000000000010101101111011000000000000000000
000000000000001101000110000000000000000000000100000010
000000000110001001100000000011000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000110000000000000001001001101000000100000000000
000000000000000101000010001001111100000000000000000000
000000000000000000100000000101111000000100000000000000
000100000000000000000000000101001110000000000000000000
000000100000000000000000000000101011000001000000000000

.logic_tile 23 11
000001000000000101100110110101111101000000000000000000
000010000000000000000110100011011001000000010000000000
101010000000000000000000000111100000000000100100000100
100001001010000000000010100111001001000000000000100000
110000000000001000000110100111001100000000100110000000
010000000000000001000100000000011011000000000000000000
000000000001001011100010110000000000000000000000000000
000000000000100001100010100000000000000000000000000000
000000000001010001100111110111000000000010000000000000
000100000000101101100011101001101110000011000000000000
000000100100000000000110010101111110101011110010000000
000001000000000000000010010101111000001011110000000111
000000000000001001000000010111100000000010000000000000
000000000000000011000010010000100000000000000000000001
000000101110000001000010100101111101010010100000000000
000001000000000000000110000011011011000000000000000000

.logic_tile 24 11
000010100000000000000000000000000000000000000100000000
000000000000010000000011111001000000000010000000000001
101000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.dsp1_tile 25 11
000000100001000000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000100000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000000000000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000010000000011000000100000100000000
110000000110000000000000000000010000000000000000100000
000000100000010000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000001011011110000010000000000000
000000000000000000000010011001100000001011000000000000
101000000000001000000000011111100001000010100000000000
100000000000001011000010001101101111000010010000000000
110000000000001001100010000111000001000001100000000000
110000000100100001000000000101001110000010100000000000
000000000001001000000000010001100000000000000100000000
000000000000100111000010000000000000000001000000000000
000010100000000000000011100101001110000001000000000000
000000000000000000000100001001000000001011000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000011010000010000000000000000000000
000000000101000000000011110000001110000100000100000000
000000000000110001000010000000000000000000000000000000
000010100000000111100111111101000000000000100010000000
000000000000000001000010100101101111000010110000000000

.logic_tile 3 12
000000000001000101000011110111011000100000000000000000
000000000000100101000111110111001010000000100000000000
101001000000101101000010100001011010100010000000000000
100010101110011111000000000001101100001000100000000000
010000100000000101000011110101111000000000100000000000
110000000000000000100011100000101010100000000000000000
000000000000011101100010011101111010100010000000000000
000000000000100101000111101001011001000100010000000000
000000000000000001000110000001011111100010000000000000
000000000000000000100000000001011000001000100000000000
000000000000001000000000010000011111010100100010000000
000000000000000001000010011101011010000000100000000000
000000000000001001100000010111001101000000000010000000
000000000000000111000010000000111100100000000011000111
110000000000000000000111010011100000000000000100000000
100000000000000000000110110000100000000001000001100000

.logic_tile 4 12
000000000001000000000010100101011101010100100000000000
000000000000100101000000000000111011000000010000000000
101000000001000000000110011001000000000001000000000000
100000001110000000000010101011001111000011010000000000
000000000001011001000010010001101011000000100000000000
000000000000100111000010010000111010001001010000000000
000011000000000001000010101000000000000000000100000000
000010100000000111100010110101000000000010000000000000
000000000000000000000000000111101011010010100000000000
000000000110000000000000000000001001000001000000000000
000000000000000000000111000101001111010100000000000000
000001000000000000000100000000001010001001000000000100
000000000000001001100000010111101111100010000000000000
000000000000001001000010101101101111000100010000000000
110100000000001001000110011111100000000011100000000000
000100001110001001000111001101001001000010000000000000

.logic_tile 5 12
000010100001010111000011100000000001000000100100000000
000000000100000000100000000000001010000000000000000000
101000001101000001000000001011100001000011100000000000
100000000000000000100011111111101011000001000000000000
110000000000001101000110100001011001101000010000000000
110001000000000101000000001101001011111110110000000000
000000000000100111100111111111000000000001000010000000
000000000000010000000110000011001101000011010000000000
000000100000100000000010000101001001000000100000000000
000011001100000000000100000000011001001001010000000001
000000000000000011110010000000011100000100000110000000
000000000011011001000110110000000000000000000000000000
000000000000100001100010000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000100000100000000000001001101010000100000000000000
000000100001000000000010101011100000001101000010000000

.ramt_tile 6 12
000010000000000000000000000011001110100000
000000000000000111000011100000000000000000
101000000000000000000011100111001100000000
100000000000000000000100000000000000000000
110010000000010000000000010011101110000000
010000001010000001000011110000000000010000
000000000000100011000111001001001100000000
000000100001000000000100001001000000000000
000010101010001011100010001101001110100000
000010100100001011100111101101000000000000
000000100110000111100000000001001100100000
000000000000000000100000001101100000000000
000000000000001001000010011011001110000000
000000000000001011010111010101100000000100
110010000000000111000000000111001100100000
110010100000000000100000001111100000000000

.logic_tile 7 12
000000000000010001100011100000000000000000100100000000
000000000000100000000100000000001101000000000000000000
101000000001010000000111010000001110000100000100000000
100000000000101111000111100000000000000000000000000000
000010100000100101000110110000001101010100000000000000
000000001010010000000110000011001010010000100000000000
000000000001011111000010000011101111000000100000000000
000000100000101011100100000000111100001001010000100000
000000100000001101000111011001000001000001010000000100
000001000000000111100011100001101100000001100000000000
000000000001010011100000010000001010010000100000000000
000000000001000001100011111011001011010100000000000000
000010000000010101000110100001011011101000010000000000
000000000100000000000000001101001011111101110000000000
110000000010000000000000001001111100001001000000000000
000000000000000000000000001001100000000101000000100000

.logic_tile 8 12
000000100001001001100000000001001001001100111100000001
000001001010001001000000000000001100110011000000010000
101010100000001101100000010011101000001100110100000000
100000101100000111000010000000001000110011000000000000
010000000000000000000010001111000001000010010000000000
110000000000000001000100001001001111000010100000000000
000000001000100000000000000011101100100010110000100000
000000000001010000000010001111111100000011110000000000
000000000001000101000000010101111110000100000000000100
000000000000000000000010000001110000001101000000000000
000010100110000000000110011000001111000000100000000100
000000000100001001000110111011011011000110100000000000
000000000001001000000110010101011111000110100000000000
000000000001110111000011010000001000001000000000000000
010000001000000001000110110001011111000000100000000100
100000000000001001100110010000001000101000010000000000

.logic_tile 9 12
000100000000000000000000010101100000000000001000000000
000000000100000000000011110000101110000000000000000000
101001000000100000000000000000001000001100111100000000
100010000000000000000000000000001010110011000001000000
110110100000001000000000010101001000001100111110000000
010000000110001111000010010000100000110011000000000000
000001000000000000000000000001001000001100111100000000
000010000000000000000010100000100000110011000000100000
000000100001000000000000010111001000001100111100000000
000001000110100000000011010000100000110011000010000000
000000000110000000010000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000010000000010111000110110111101000001100111101000000
000000000000100000000010100000100000110011000000000000
000000000010000101100000010111101000001100111100000000
000000000110000000000011110000000000110011000000000000

.logic_tile 10 12
000000100000000111100111101000001010000100000000000000
000001000111011111000100001001011000000110100000100000
000000000010000101100000011000011100000010000000000000
000000000000000000000011010111011010010110000000000000
000010000001001111100011111001011010011000110000000000
000000000000011111000011110011011101001110010000000000
000100001000001000000110100011011110010000010000000000
000000100000000011010011110011101000011111010000000000
000011100000000011100000001101100000000010100000000000
000000001010000000100011100111001011000010010000000000
000000000000100111000110110011001010000001100000000000
000000000001001011000011011001101110111101100000000000
000011000000000001100000001011111101100010110011000000
000000000000001001000000001111011011000011110000000000
000000000000001101000010001111011111100110100000000000
000000000001000001000100000001011100010110100001000010

.logic_tile 11 12
000000000000000000000010100001111100000110100000000000
000000000000000000000100000000111110001000000000000000
101000001100001000000011100001100000000000000100000100
100000000000000111000011110000000000000001000010000010
010000000000001000000010000011101011000010100000000000
110000000000001011000100000000101101001001000000000000
000000000110001111100000001011101111000101110010000000
000000100000001101100011111101111111011100010000000000
000101000010000000010011001101111011001101100000000000
000000000100001001000100000111101111100100110001000000
000000000000000000000110000001101111000101110000000000
000000000001011001000110011001111110101100100001000000
000000001000001111000010001011000000000010110000000000
000001000110000001100100000011101100000000100000000000
000000000000000111100010000101111100010010100000000000
000000000000000011100110010000001110100000000000000000

.logic_tile 12 12
000000100000010001100011001111111001101110000000000000
000000000000000000000000000011111010001111000000000000
101000001000000001100111101000011110000010000000000000
100010000000000000000100000011011110010110000000000000
000000000000001000000010011001011111110110100010000000
000000000000000001000110100011011110010010100000100000
000001000000000101000000000000001101000000100100000000
000010100000000000000000000000001101000000000000000000
000000000000000000000000001001011000100011110010000000
000000000000000011000000000011101110000011010010000000
000100000000110001100010101000001010000010100000000000
000000000001011001110010010111011011010000100000000000
000000000000010001000010000000000001000000000100000000
000010000001000001000000001111001101000000100000000001
110000000010001111100111000000000000000000100100000000
000000000000001011100110000000001010000000000000000010

.logic_tile 13 12
000000000000000001000110011001001000001100110010000000
000000000000000000100010110001100000110011000000010000
101100000110001000000000000000000000000010000000000000
100110100000001111000000000101000000000000000000000000
110000000000001000000111100000000000000000000100000000
000000000000001001000000001001000000000010000001000000
000000001100100101100000000101100000000010000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000010000000000000000000000000000000000001000000000001
000000001100000000000000000000000000000000000100100000
000010100000000001010000000111000000000010000000000000
000000000000001000000000000000000001000000100101000001
000000000000000111000000000000001100000000000000000010
000000000000000000000000000000001010000100000100000000
000010100000000000000000000000010000000000000000000101

.logic_tile 14 12
000000000001001000000000000111100000000000001000000000
000000000101100111000000000000101000000000000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011100000001010110011000001000000
000000000000000000000000010101001000001100111000000000
000000000000000011000011110000000000110011000010000000
000010000110001000000000010111101000001100111000000000
000001100100001111000011110000000000110011000010000000
000000000000010000000000000101001000001100111001000000
000000000100000000000000000000100000110011000000000000
000000100000100000000000000000001001001100111000000000
000001000001010000000000000000001011110011000010000000
000000000001010000000000000000001001001100111000000001
000000001010100000000000000000001111110011000000000000
000010000000000101100110100001101000001100111010000000
000001000000000000000010110000100000110011000000000000

.logic_tile 15 12
000010000000000111100000000001111110101101010000000001
000000001111000111000010000001011101111101110000000000
101000000110010111100000000101111110000001000000000000
100010001010000000000011110101011000000000000000000000
010100000010000001000010110101011001000000000010000000
110000000000001111000111110111101110000100000001000000
000010000000000011100010000101111000000110100000000000
000011100000000000100011110111111100001111110000000000
000100000000000111100111000011101111010111100000000000
000000000000000001100111100011101001000111010000000000
000010000000100000000111000000001000000100000100000000
000001001011000000000000000000010000000000000001000000
000101000000001001100010000111011010000110100000000000
000000000000000111000000001111011010001111110000000000
110000000000000011100110100000000000000000000101000000
000000000000000000100110011011000000000010000000000000

.logic_tile 16 12
000000000110001000000111100101000000000000000100000000
000000000001010111000110100000100000000001000011000000
101010000000001111100000001011001011010111100000000000
100000000010000111100011001101011100001011100000000000
110000001110001000000111111000000000000000000101000000
110000000011001111000111101011000000000010000000000001
000000000011000000000000000001100000000000000110000000
000000000000100000000010100000100000000001000001000000
000000100010000000000000000001101000000110100000000000
000001000000000001000000000011011001001111110000000000
000010000000000111000000010000000000000000100100000000
000001000000000000100010100000001010000000000001100000
000100000000000000000010101000000000000000000100000000
000100100000000000000100000001000000000010000001000000
110010100000000000000000000001000000000000000101000000
000001000000100000000000000000000000000001000001000000

.logic_tile 17 12
000010000000100001100010100000000000000000000100000010
000000000000000101100111001001000000000010000010000010
101000000110000000000010100000011101000000000000000000
100000000000000000000100000001001001000110100000000000
110000000000001111000111000000001010000100000100100000
000000000000000101000000000000000000000000000010000010
000110101010010101000110001001000001000001000000000000
000001000110100000000000000011001001000001010000000000
000000000000000111100000000001111101010000100000000000
000000100000000000100000000000111010000000010000000000
000000000000100011000010000000011110000100000100000000
000000000000001011100100000000010000000000000000100100
000010000000000000000000000001001101101110000000000000
000001000000100000000000000101101011111110100000000011
000000000110001000000010101000001011010100000000000000
000000000110000011000100001001011110000100000000000000

.logic_tile 18 12
000000000000000111000110011111011010100010110000000000
000000000000000101000011010001101001111001110001000001
000100001000010000000110000001111000011010100000000000
000000100110100111000011100001101110011001010001000010
000000000000000000000010101011011001101011010000000000
000001000000000011000010100111011000100111010001000010
000010000000001000000000010001011110000001000000000000
000011101111000101000010001011010000001001000000000000
000100000001010111000011101101101011111110100000000001
000001000000100000100011110001101100110100010001000001
000000001010010000000011101011011000101011010000100001
000000000000101001000100001011101001101011100000000010
000001000000000000000111010111100001000001000000000000
000000101100001111000011001101101111000010100000000000
000000000001000011100010110111101110000001000000000000
000000001110000000100111011101110000000110000000000000

.ramt_tile 19 12
000000000000100011100000011000000000000000
000010110000010000100011011011000000000000
101001000000001000000000010111000000000000
100000010000001111000010111101000000000000
110000000000000000000000010000000000000000
010000001000000011000011101111000000000000
000010100000000000000010000101100000000000
000011100000000000000010000001100000000000
000000000001010000000000001000000000000000
000000000000100000000010000111000000000000
000000001010111000000000000001100000010000
000010000010111111000010000111100000000000
000000001010000111000010101000000000000000
000000000000000011100000000001000000000000
110010001100000001000000001001000000001000
010001000000000000100000001101101010000000

.logic_tile 20 12
000000000000000000000000000011100000000000000110000010
000000000000000000010000000000000000000001000000100000
101010000000000000000111001000000000000000000110000000
100000000000000000000111000011000000000010000000000000
110000001000000000000000001000000000000000000100000000
000000001110001001000000001001000000000010000000000000
000001000000000000000000000000011110010000000000000000
000100001000000000000000000000001110000000000000000100
000000000000100000000000000000011000000100000100000000
000000000000010000000000000000010000000000000000000000
000000000000000011100111100000001110000100000100000100
000010001110000001000000000000000000000000000000000100
000000000000000011100010000011101010000001000000000000
000000000000000111100100001111100000000000000000000010
000000000000000011100000000000011100000100000110000100
000000000111000000100000000000000000000000000001000000

.logic_tile 21 12
000000100000000000000000000001101100010000100000000000
000000000000000000000010111111011001010000010000000000
101000000100000111000111010001100000000000000100100001
100000000000000000000110110000100000000001000010000000
111001100000000000000000001000000000000000000110000000
000010000110000000000000000011000000000010000000000110
000000000000100011000000001000000000000000000110000010
000000000010010000000010011101000000000010000001000000
000010000110000000000010000111011101000100000000100000
000001100000000000000111110000111010101000010000100000
000000001010101000000011001000000000000000000100000010
000000000011000011000100001101000000000010000000000000
000000000000000000000110010000000000000000000100000100
000000000000000000000110101011000000000010000000000010
000001001100010000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000010

.logic_tile 22 12
000000000000000000000111101101111011100000000000000000
000010001100000000000100000101011011000000000000000000
101001001110100111100010001101001100000100000000000000
100000100001000000000100001111111101101100000000000000
110000000000000000000111100000001110000100000100000000
100000000000001111000110000000000000000000000000000000
000000000101110101000011100111101111000010100100000100
000000000100001101000010110000001000100001010000000000
000100000000000001000010001011000001000010110100000000
000000000000000000100010111011001110000010100000000010
000000001110000000000000011101001100000100000000000000
000000000000010001000011011001111010101100000000000000
000000000000000101100000001101011110001000000000000000
000000000000000111100000000011100000001101000001000000
000000100100101101100000000000001100000100000000000000
000001001010001101100011110000011001000000000000000001

.logic_tile 23 12
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
000000000000000000000000000011000001000001010000000000
000000000000000000000011101011101111000001100000000000
000000001110010001000010101001000000000001010100000100
000100000000000000100100000111101011000001100000000100
000011100000000000000110010000000000000000000000000000
000001100000000000000010100000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000101000000010000101111010001011000100000100
000000000001000011000000001101010000000001000000000010

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100011100000000000000100000000
110000000000000000000100000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000001000000000011000000000111000000000000000100000000
000000100000000000100000000000100000000001000000000010
000000000000000000000110100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000111100000000000000100000000
000001000110000000000000000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 2 13
000000000000000000000010110101001111010010100000000000
000000000000000000000011010000101001000001000000000000
101010000000010000000011110001100000000010000000000000
100000000000001111000010011001001111000011010000000000
110000000000010011100000010000011010000100000100000000
010010000000000000000010000000010000000000000001000000
000000000000000111100110010101011010010100100000000000
000000001100000000000011110000001100000000010000000000
000000000000010001100000011000011100000100000000000000
000010100000000000000011011101011010000110100000000000
000000100000000000000010100000001001010000000000000100
000001000000001001000000000000011001000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000001100010000000000000011111000000110000000000000
000000000000000000000000001001010000001010000000000000

.logic_tile 3 13
000100000001000111000110100111001101010100000000000000
000000000000110000100000000000111010001001000000000000
101010000000001000000000010000011000000100000100000000
100001000100000101000011100000010000000000000000000000
000001000000001001000000001111001110000101000000000000
000000000100000011100000000111010000000110000000000000
000000000001010111000011101000011100010110000000000000
000000000000100000000000000011011000000010000000000000
000000000000000000000110010000001000010100000000000000
000000000000000000000011001011011010000110000000000001
000010000000010001000111010011111100000010100000000000
000001000000100001000110100000101010001001000000000000
000000100000000000000000001000000001000000000000000100
000010100110000001000010101111001011000000100000000000
110100000000000001100010000101011001010100100000000001
000000000000000000000000000000001101001000000000000000

.logic_tile 4 13
000001000000011000000011101000001001000000100000000000
000000100000001111000110110001011111000110100000000001
101010000000000000000000000111101110010000100000000000
100000000000000101000010100000101101000001010001000000
110000001001000111100010010101011010001101000000000000
110000000000100000000010011001100000001000000000000000
000000000001011000000000000000011101000110100000000000
000000000000100001000010010011011101000100000000000000
000000000000001111000110010111100000000001110000000000
000000000000001001100010001101001000000000100000000000
000000000000000000000110011101001100001101000001000000
000000000000000000000010011101010000001000000000000000
000000000101010001000011100000000001000000000010000110
000001001010000000000100000011001001000000100001000101
000000000000000000000010100111000000000000000100000000
000000000000001111000100000000000000000001000000000000

.logic_tile 5 13
000001000000000111000110001011000001000011100000000000
000000000000000000100100001001101100000010000000000000
101001000001000101000110110000001111000110100010000000
100000100000000000100010101001011110000100000000000000
010000000000000000000010001001111110000010000000000000
110000000000010101000100001001110000000111000010000000
000000100000000001000000000001100000000010000000000000
000001001010000000010000000101101100000011010010000000
000000100001000101000010101000000000000000000100000000
000000000100000000000010110101000000000010000000000000
000000000000001000000000010101101100010100100000000000
000000000000000001000011000000011110000000010010000000
000010100000001000000010010001100000000000000100000000
000000000000010001000110010000000000000001000000000000
000000000000101000000000000000011100010100100001000000
000001000000000001000010100001011111000000100000000000

.ramb_tile 6 13
000000000000000001000000000001011000000001
000010110000100000100000000000000000000000
101000000100010111000000010111111010000000
100000001110100000000010010000110000000000
110011000000000000000000000111111000100000
110010100000000000000000000000000000000000
000000000000000011100111001001111010000000
000000000000000000100111100011110000000000
000010000000000000000010101111011000100000
000011100000000000000010101011100000000000
000000000000000101000010100111111010000000
000000000110000001000010101011010000000000
000000000000000000000010010101111000000000
000000000000010000000010011011100000000000
110000000000000101000111101101111010000000
010000000000000111100100001011010000100000

.logic_tile 7 13
000000000010000000000110101001100001000011100000000000
000000000000000000000000000111101101000010000000000000
101001000000000111100111001111011000001000000000000000
100010000000000000000110100011110000001101000000000000
010000000001100000000111101111000001000001100000000000
110000001000110000000000001001001111000001010000000000
000010101110000000000000001000011100010000100000000000
000000001010001111000011100001011001010100000000000000
000001000001000000000010011011000000000000100000000000
000010100000101111000011111111101101000010110000000000
000000100000000111000000010011011101010100000010000000
000011000111001111100010000000001011001001000000000000
000000000000001000000110000000000001000000100100000000
000000000001010001000000000000001001000000000000000000
000000000100000111100111101000001101000100000001000000
000001000001010000000111111111001010000110100000000000

.logic_tile 8 13
000000000000001000000010000111011110000000000000000000
000000001000001111000010000000010000001000000000000010
101010000000001000000011111001111011110110100000000000
100000000110001011000010000011101001010110000000000000
010000001000000000000010100101000000000000000100000000
110010000000000001000111110000000000000001000000000000
000110100001001111100111100111000000000001000000100000
000010000000100101000000000111000000000000000000000000
000000000000000000000000010000001000000110100000000000
000000000000100000000010111011011000000100000000000000
000000000000001101100000001011100000000001000000100000
000000001100000001100010010101101011000011100000000000
000010001000001001000000010000001111000010100000000000
000010000000001011100011001001011100010000100000000000
110001000001011000000000000101111001000000000100000001
000010000001001011000010000101101110000000100000000000

.logic_tile 9 13
000000100000000000000000000000001000001100111100000000
000000000000000000000011100000001110110011000010010000
101000001000000000000000000000001000001100111100000000
100000001110000000000000000000001110110011000000000000
010000100001110000000000000000001001001100111100000000
010011000001010000000000000000001110110011000000000000
000010100000000000000000000000001000001100111100000000
000001000100000000000000000000001101110011000000000000
000000000000100000000110100011101000001100111110000000
000010100001000101000000000000100000110011000000000000
000000000000000011100111000000001001001100111100000000
000000000000000000100100000000001100110011000001000000
000000001010001101100000000111101000001100111100000001
000000000001000101000000000000000000110011000000000000
000000000000001101100000000011001000001100111100000000
000000000000000101000000000000000000110011000000000100

.logic_tile 10 13
000000000000000001000000001011111110011101000000000000
000000000000001001100000000011111101010001110000000000
000000000000000000000000011111011101011001100000000000
000000000001000000000010010011001101100101100000000000
000011000000000000000110110101011011000110100000000000
000001000000000000010011010000111110001000000000000000
000000000000000111100000011001011100000001100000000000
000000000000000000000011001011001111111110010000000000
000000000000001011100000010011111111010001110000000000
000000100000000101100010101111101101011101000000000000
000000000001000111000111010111011111011000110000000000
000000000000100111100011010011111101001110010000000000
000000001110011011100010010001001111110110100000000000
000000000000101011000111000011001010100001010010000000
000000100000000111000010010101011000100011110010000000
000001000000001111100111000001111110000011010000000000

.logic_tile 11 13
000010000000101001000111110001000000000011010000000000
000000000000001001000110101001001100000010000000000000
101000000000001101000000000111111010000000100000000000
100000000001011011100000000000101111101000010000000000
000010100110000000000110000011011001010000000100000000
000000000110000000000010110000001101101001000000100101
000100000010010111000110000101111100001001000110100000
000110100000100000100000001101110000000101000000000100
000000000000000001100000000001011110000101000001000000
000000000000000011000000000001100000001001000000000000
000000000000100001100010000011100001000001110110000000
000001000000010000000011100111101111000000100000000001
000000000000000000000000011000011101010100000000000000
000010000000000101000010000101001000010000100000000000
010011100000000000010011110101011011010000000000000000
100101001010000111000010000000101101100001010000000000

.logic_tile 12 13
000000000000000001000011110000000000000000000100000100
000000000000000101000011000101000000000010000001000000
101000001101010011000000000011101100110110100000000000
100000000000010000000000000001001101010110000000000010
010100000001110011100111001000000000000000000100000001
110000100110000000000010100111000000000010000000000001
000000100000100001000111100111011010000101000000000000
000001000111010000100100001101100000001001000000000100
000000000000001000000010000000011000000010100000000000
000010100000001111000000000111001001010000100000000000
000000001000101000000111110011111010001000000000000000
000000001111000001000111100111111001010110100011100000
000000000000000011100111100000011110000100000110000000
000000100000000001000100000000000000000000000000000101
110000000000000111100000000001011011010100100000000000
100000000001001011100000000000001101000000010000000001

.logic_tile 13 13
000000000000100000000000000101011110000000000000000000
000000000000011111000011100000110000001000000001000000
101000000000000000000000001101101010001111000000000000
100000000100100000000000001101010000001011000000100000
010000000000100000000010010000001100010000000000000000
010000001100001101000011010000001000000000000010000001
000000000010000101100110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001100000010111000110010000000000000000000000000000
000001000000000000100110000000000000000000000000000000
001000000000000000010011000000000001000010000000000001
000000000010000000000100000000001101000000000000000000
000000000000000000000111101101011111000000000100000000
000000000000010000000000000101001011000100000001000000
110001000000000000000000000011001110000000000010000000
000000000000001001000010000000111101101000010000000001

.logic_tile 14 13
000000000000100000000000000101101000001100111000000000
000000001100010000000011010000000000110011000010010000
000000100111011000000000000011001000001100111000000000
000001000000100111000000000000000000110011000000000000
000000000010000000000000010101001000001100111010000000
000001000001010000000011100000100000110011000000000000
000010100000011000000000000001001000001100111000000000
000000000010001011000000000000100000110011000010000000
000000000000011000000000000111101000001100111010000000
000000000000100101010000000000000000110011000000000000
000010000000000000000110100001101000001100111001000000
000000001010100000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000001111010000000000000000100000110011000000000010
000000000000000000000000010000001001001100111000000000
000100001000001111000010100000001111110011000000000000

.logic_tile 15 13
000001000101000101100010101001001110111011110100000000
000000000001101001000011001001011001100001010000000001
101000001100000011100110111001100000000001000000000000
100000000000000101100011101011001011000001010000000000
010010101000000001100110010101101010000001000000000000
110001000000000000000010110001110000001001000000000000
000110000000000000000000000111111101101111010000100000
000111001011001001000010101011111010001111100000000000
000000000001000011000011100101001000010100000000000000
000000000000100000100100000000111110001000000000000000
000010001010000111110011101011100001000001100000000000
000001000000101001100110000011001111000010100000000100
000000000000000111000010010011011001111111000101000000
000000000010000000000010000101011001111001001010000000
110010001000001000000111111001101111111111010100000000
000100000001010001000111000001111110010110000001000000

.logic_tile 16 13
000010100000000001100110000011001001100010110100000000
000001100000001111100111000011111100110110110001000011
101010001000001000000000010001101111100010110110000000
100000000100001111000010111011001110111001110011000000
010000000000000101000110101011101101101010110101000000
110000100001000000000000001001011110010110110001000011
000000001010000111000000000001011010101110000110000001
000000000000000101000010011011101000111101010000000010
000000000000001000000110100111101100001010000100000000
000010100000000101000000000001110000000110000010000010
000000001000000101100110101000001011010100000000000000
000000000000001111000011111101001101000100000000000000
000000001001000111100000000111011011010100000000000000
000000100001100101000010000000101111001000000000000000
110000000000001111000110100011100000000010010100100001
000000001110001111000010100111101101000001010000000000

.logic_tile 17 13
000000001110001001100011101101101110101000000000000000
000000000000000011000010010111011100011000000000000000
101000000000011111000110010101011001000100000000000000
100000100000001101100011100101101000011100000000000000
110000000000001111100010011111011111111001110000000000
110001000110001111000010001001011000110101110000000000
000000000000000001000000010111001011000000000000000000
000010000000001111000011000000001011000001000001100000
000010001011111111000010000001001010000100000100000000
000001000001100111000100000000010000000000000000000000
000000001100000000000000000001000001000001000000000000
000000000000000000000000000111001001000001010000000000
000000000001010111000011110001101000000100000000000000
000000000000101001100111111001110000001100000001000000
000000100000000001000111000111111010000000000011000100
000000000000000000000110000011101101000001000000000000

.logic_tile 18 13
000000000000010111000000001001011011101001110000000001
000010000000100111100011101101011110111101110000000000
101000000000011000000110100000001001000000000000000000
100001001000100101000000000011011001000110100000000000
010000000000000000000010010101011000000000000000100000
110000000000001101000010110011011000000110100000000000
000010000000010001000011101101100001000000010010100001
000001000110001111000111100101001101000010110000000000
000001001010000001000000000111011000000001000000000000
000010100000000011000011101011010000001001000000000000
000100001100010000000111100001100000000000000100000010
000000000000100000000000000000000000000001000000000000
000010100001011000000000000111111001000000000000000000
000001000010101101000000000000011110001001010000000000
000010000000010011100000000000000000000000100100000010
000001000000100011000000000000001011000000000000000000

.ramb_tile 19 13
000000000000000000000111101000000000000000
000000010000000000000110010111000000000000
101000000000000000000000001101100000100100
100000000000000000000011101111100000000000
110001000001000001000000000000000000000000
110011000010000000000000000011000000000000
000000000001000000000010001001000000000110
000010101001110000000000000111100000000000
000010100000011001100000011000000000000000
000001000000001001100010011001000000000000
000000000000001000000000000111100000100000
000000001111001111000000001001100000010000
000000000111000000000111100000000000000000
000000000000100000000110111011000000000000
110011101100001001100111000101000000000000
010010000000001001100010110011001111010010

.logic_tile 20 13
000000000000010111000000001101111110100010000000000000
000000000000101101100011101011011110001000100000000000
101000000010000111000111101101001001110110100000000000
100000000010000101100100000111111000111000100000000000
110000000000101001100011101000011011000100000000000000
010001000000000001000010101101011111010000000000000000
000100101010000000000011000000000000000000000110000100
000000000010001011000010111101000000000010000000000000
000000000000000000000000010001000000000000000100000100
000000000000000000000011110000000000000001000000100000
000100000001010000000110010001000001000000010010000000
000000000000000111000011000101001101000000000000000000
000000000000010001000000011000000000000000000110000000
000000001100100000000010000001000000000010000010000000
000000100000001000000111010101011101100001000000000000
000001001000000111000111011111001001000000000000000000

.logic_tile 21 13
000000000000000001000000010111111011000001010000000000
000000001100000000000010001001111001000110000000000100
101000000001000000000111000000000000000000100100000000
100010101010100000000111100000001101000000000000000000
110000000000000000000000011011101110000110000011100100
110000000000000111000010001011110000000001000011000111
000111001010100000000111101001011101101001110000000000
000010001111000000000010100011111001111101110000000000
000000001010010001100011000101000000000000000100000000
000000001000100000000111010000000000000001000010000000
000000000001000011100010000011011100111001110000000000
000001000000100000000010000001111011111010110000000000
000000001010001000000110101000000000000000000100000000
000000000001000111000111101111000000000010000000100000
000001000000000111100011000101111110111000000000100000
000000001000000000000110000111101100100000000000000000

.logic_tile 22 13
000000000000001111100010111111101100000010000000000000
000000000000000001000110101011001110000000000000000000
101010100001010101100010000101000000000000000101000000
100000001010000000000111101011100000000001000000000000
110000000000000101000110100001000000000000000100000010
010000000000000000000000000011100000000001000000000000
000001000001000101000000000001011000001000000000000000
000000000000110000000000000001111111001001010000000000
000000000000001001100110010000000001000000000000000000
000000000000001001100011111111001111000000100000000000
000000000001100000000010101000001010000000000100000000
000000000000100000000110110001000000000010000000000001
000011000000000101000010010011101111000000000000000000
000010100000001101100011000001101110000100000000000000
000100000000100101000111000101100001000000100110000000
000010001010001101100100000000001001000000000000000000

.logic_tile 23 13
000000000000000000000000001000000000000000000100000011
000000000000000000000000001001000000000010000000000000
101001000000000000000010100000000000000000100100000010
100000100000000000000011100000001111000000000000000000
110010000000010000000000000000011010000100000100000000
000000001010000000000000000000000000000000000001000000
000100000000001001000000000000011010000100000100000010
000100000000001011100000000000000000000000000000000000
000000000000000000000000000000011010000100000111000001
000000000100000000000010000000000000000000000000000000
000101000010100000000000001000000000000010000010000000
000000100001000001000000000111000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000011100000001100000000000000000100
000011000001000000000010100011011111000110000000000000
000010100110100001000000000000111001000001010000000000

.logic_tile 24 13
000000000000000000000010100011000001000000000100000000
000100000000000000000110110000101001000001000000000000
101000000000100101000000010000000000000000000000000000
100000000000001101100011010000000000000000000000000000
000000000000000000000000001001000000000000000100000000
000000001010000000000000001001100000000001000000000000
000001000000010000000000000000001110001100110000000000
000000100000000000000000000111010000110011000000000000
000010000000000000000110000000000001000000000100000000
000001001010000000000000001001001001000010000000000000
000000000000000000000000000000011001000000100100000000
000000000000010000000000000000011000000000000000000000
000000100001011000000010101000000001000000100100000000
000001001010000001000100001001001000000000000000000000
110000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000010000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110001010000010000000000000000000000000100000100
000000011000000000000000001001000000000010000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000010000000000000000000000000000000000

.logic_tile 2 14
000001000000000111000111000000000001000000000000000010
000010000100000111000000000101001010000000100000000000
101000100000000000000000000001000000000000000100000000
100001000000000000000000000000000000000001000000000000
000000000000010111100000000001000000000001000000000000
000000000000000101100000000101100000000000000000000000
000110100000001001000000001000011110010100100010000000
000000000000000111000000000101011010000000100000000000
000001010000000111000000000001000000000001000000000000
000010110000101001100000000101000000000000000000000000
000010010000000000000000000111000000000000000110000001
000000010000000000000000000000100000000001000010000010
000000010000000000000111000000001100000100000100000000
000000010010000000000000000000000000000000000000000000
110001010000000000000110100000001100000100000100000000
000000110000000000000000000000000000000000000011100100

.logic_tile 3 14
000000000000001000000111011101111110001100000000000000
000000000100001111000010000101110000000000000000000000
101000000000001000000000000000000000000000100100000000
100000000000001101000000000000001100000000000001100010
000000000000001111100010010101011101100010000000000000
000000000000000011100110110101111011001000100000000000
000110100001000101100110100011011100110011000000000000
000001000100100000000011011011111111000000000000000000
000010010000000011000111011111100001000000010000000000
000000011000000000100110110101101000000001000000000000
000000010000001000010011100011101010000000000100000000
000000010000000011000110000000011001100000000010000000
000000010000000000000110010000001010000000000000000000
000001010011000000000011110001000000000100000000000001
110110010001011000000000011111001000001000000010000011
100101010000000001000011010111110000000000000010000111

.logic_tile 4 14
000000000000000111000111100011111111111000100100000000
000000000010000001100000001011001011111100000001000000
101000000111000011000011000000011110000000000000000010
100000000000100000000100000001000000000100000000000000
110000000000101011000011001101011010001000000010000011
100000000010010101000000000101010000000000000000100011
000000000001000001100010010000001110010100100000000100
000000000000100000000011100011011111000000100000000000
000010110000000011100011101011101100111000000100000000
000001010010000000000011110011011101111110000001000000
000110011010000111100110101101011110100010000000000000
000101010000000001100000001001011001001000100000000000
000010110000001000000010010011101110000100000000000010
000001010000001001000010011111100000001110000000000000
000010110001000111000111111001001011100010000000000000
000001010000100111100011101111011000001000100010000000

.logic_tile 5 14
000000100000000111000110011000000000000000000100000000
000001000110010111000010101111000000000010000001000000
101100000110100001100000000101011110111101010000000000
100100000000010000100010100001011101111101110000000100
110000000000000001000010000001000001000001000000000001
010001000000001111000000001001101110000011010000000000
000010101010001111000010001001100001000010100000000000
000001000000001111100010010001101111000001100000000000
000000011010000000000111111000011011010110000000000000
000000010000100000000111011001011011000010000000000000
000010011010100001000000011101011010111001110000000001
000000010001001001000011100011101010110100010000000000
000000010000000000000000001111100001000001100000000000
000000010000001111000000000111001101000001010000000000
110000010001001001110010011001011100101110000000000000
100000010000000001000010010101001110001111000000100010

.ramt_tile 6 14
000000000001111011100010000001011000100000
000000100000010111100111110000010000000000
101000000001110000000111110001011010000000
100000001101010000000011110000010000000000
010000000000000000000000000101011000000000
010000000000000000000010010000110000010000
000010001001010000000111101011011010000000
000001000001101001000000001111110000000000
000000010001010000000010001001011000000000
000000010000000000000011101001110000000000
000000010000001111000000001111011010100000
000000011010000111100000000101010000000000
000000010000000001000010001011011000000000
000000011100000000000000001111110000000000
110000010000000000000011111111011010000001
010000011000010000000111110011110000000000

.logic_tile 7 14
000001000000000101100110110000000000000000000110100000
000010000100000000100111100011000000000010000001000000
101001001101011000000000011111100001000011100000000000
100010000000101101000010110101101110000001000000000000
000010100000010000000111011001001110001000000000000000
000001000000001011000010110001110000001110000000000000
000000000000001111000000000000011110010000000000000000
000000000100010101100000000101001001010110000000000000
000100110000001000000000000111000000000000100001000000
000011010100000011000000001101001110000010110000000000
000000010001010011000000000101100000000001010000000000
000000010000100000000000001101001001000010010000000000
000010110000101001100000000001001000000000100000000000
000000011100011011000010010000011001101000010000000000
110000010000000101100010000000011001010100000000000000
000001010000100111100000001001011100010000100000000000

.logic_tile 8 14
000000000001000101000011110001111110000110000000000000
000000001000000011000110010011000000001010000000000000
101000000010000011100000000111101110001101000000000000
100000000000000000100000000001000000000100000001000000
111000100001100111100010000101001000000000000100000000
110001000001110000100110100000110000001000000001100000
000001100000000000000010110011111110001111000000000000
000011000000000000000011001001010000001011000000000000
000010110000000000000000010001000000000001100000000000
000000010000001111000010011011001011000010100010000000
000000011011010000000000000000001011000110100000000000
000000110000101001000000000111001110000000100000000000
000000110000000001100110010111011010110110100000000000
000001010100000011100010110001111001100001010010100000
110001011110000001000110100000011010010000000110000000
000000110001000001000100000000011001000000000010000001

.logic_tile 9 14
000000000000000000000000010101001000001100111100000000
000000001010001001000011010000100000110011000000110000
101001000000000000000000000000001001001100111100000000
100010000000000000000000000000001101110011000000000000
010000100111010000000000000000001001001100111100000000
010010100100000000000010010000001011110011000001000000
000001000000000000000010000001001000001100111100000000
000010100000010000000100000000000000110011000001000000
000101010000000011000110100000001001001100111100000100
000000110100000000000000000000001111110011000000000000
000000010000000101100110100000001000001100111100000010
000000010000000000000000000000001101110011000000000000
000000010011010000000000000011101000001100111100000000
000000011010000000000000000000000000110011000000000000
000000011010010000000010000000001000001100111100000100
000000010001100000000100000000001100110011000000000000

.logic_tile 10 14
000010000000000001000111100011101101010000010000000000
000000001000000000100111111011111001011111010000000000
101000000000001001000000001101000000000011100000000000
100000000000001101100010010011101000000001000000000000
010000000000000001100111000101111110000010100001000000
010000000001000000000110010000111010100000010000000000
000000001001001000000000011111111001011000000000000000
000000000000100111000011011011011010100111110000000000
000010010000000000000011110000000001000000100101000100
000000010000000000000010110000001000000000000000000000
000100010000000111000011110111111001000001100000000000
000100010000011001100111111101111000111101100000000000
000011111000000111000000001000001001000000000000000000
000010010000000000000010010011011101000110100000000100
000000010000100001000011101001101110010001110000000000
000000010000010000000111101011101111101110000000000000

.logic_tile 11 14
000010101000101001000000010001000000000001000000000000
000000001110001011100011110001000000000000000000000001
101100000000100000000000000001000001000001010000100000
100100000000000000000000001011101010000001100000000000
110001000000001000000000001000001111010000100000000000
100010000000001111000000001011001110010100000000000000
000100001110000001000010001101101100001001000100000100
000000000001010001000100000011110000001010000000000000
000011010001001000000010001101000000000001000000000000
000011010110100111000011000101000000000000000000000100
000000110000000001000000000011101101010100000000000000
000001010001010000100011100000101111100000010000000000
000000010001000001000000000111000000000000000100000000
000000010000100001100010000000100000000001000011000000
000011011000000111000000000000001110010000000000000000
000010110000000000100010010000001010000000000000000001

.logic_tile 12 14
000000000001010000000011011101000000000001010000000000
000000000000000000000011111111101110000010010000000000
101000001010000000000000011101101010000001000000000010
100010100011000000000010111111100000000111000000000000
110000100000000101000111111111001011001000000001100100
110000000000001111000111001001101101000000000000000110
000000100000000011100010000000001010010000100001000000
000001101010000000100111110111001001000010100000000000
000100010000000111100000000101101100100000000011000101
000001010000000000100000001101101001000000000000000000
000100011101010000000110100101001000000001000011100010
000110110000100000000010100011110000000000000010000001
000000110000000001000111100011100000000000000100000000
000001010100100001000010100000100000000001000000000000
110000010000100000000010011000011010000110000010000000
000000010001000000000111101011000000000010000000000000

.logic_tile 13 14
000001000000000000000010110001001010000000000010000000
000010100000000000000110100000110000001000000000000000
101100000100001101000000001101000000000011110000000100
100100000000010111100011100001101011000011100000000000
110010000000100000000111000101001101001000000100000001
010000000001010011000110101001011001000000000010000000
000000000000100101100000011011111001000000000000000000
000000001101010000000010101101001110000000010010000000
000100010000000111000110011011000000000000010000000001
000000010000000000000010111111001111000001110000000000
000000010001110000000010000111111100010100000000000010
000000011011011111000011000000111111100000010000000000
000100010000000000000111001101000001000000000000000000
000000010000000000000011111001001010000001000000000000
110001010000101000000011011001000001000000100000000000
000000110000011111000010001011101111000000110010100000

.logic_tile 14 14
000000100000010000000000010001101000001100111000000000
000001000010000000000011110000100000110011000001010000
000110000000000000000111110011101000001100111000000000
000001000000000000000111100000000000110011000000000000
000001000000000000000000000000001001001100111010000000
000010001010000000000000000000001001110011000000000000
000000100110000000000000000111001000001100111000000000
000000000000000000000011110000000000110011000000000000
000010010001010000000000000000001000001100111001000000
000001010110100000000000000000001001110011000000000000
000100011011001000000111010000001001001100111000000000
000100011111100101000110100000001011110011000010000000
000000010001010101100000000000001001001100111000000000
000000010000100000000000000000001101110011000000000000
000100010000000000000000000000001001001100111000000100
000000011110010000000000000000001101110011000000000000

.logic_tile 15 14
000000000000000000000110100101001110101110000100000000
000000000000001101000010111111101001111101010010000110
101001000000001000000010110111001100110110110110000000
100000100100001011000110011011011001111000100000000000
010010001110101101100010110011100000000010000001000000
110001000011001011000011100000101000000000000000000100
000000000101010001100000010001111110101110010100000000
000000000111010000100010100011101101011110100000100010
000000110010000101000111100000011000000010000101000000
000001010000000101100010010101011111010010100000000110
000000111010010101000010101111011010111011110110000000
000000010000100001100000000011101111010010100000000001
000000010001010101100111110011011010001110000100000000
000000010000101101000011010011110000001000000001000000
110001011011010011100000011001111100000110100000000000
000010010110000000000011001111001010001111110000000000

.logic_tile 16 14
000010000000000000000110000000011010000100000100000100
000000000000100111000110010000000000000000000001000000
101001000110101000000110001000001011010000100000000000
100000100000011101000100001001001111000000100000000000
110010000000001001000110010111000001000010110100000001
110001000101010111100111111101001010000000100010000000
000000101001011011100000001101011111110110110100000000
000000000000100111100000000011101110110100010011000100
000000110000010101100000011111001000101010110111000000
000000010000100000000011101011111000010110110000000000
000110110001001101100110100001101000101110010101000000
000111111100100101000010000011011001101101010001000000
000001010000000111000110010001001011101110000110000100
000000011100000101000110100111111100111110101000000100
110000010000001011000000000011001011101011010110000000
000000010001011111000010000101111101101011100010000010

.logic_tile 17 14
000000000000100011100111001001101101010000100000000000
000000001001010000100010011011111100000000010000000000
101100000000010000000011100101100001000001000000000000
100101000000000000000000000001101110000010100000000000
000000001111010000000000000001011111000000000000000000
000010100110001001000000000000111011001001010000000000
000100000000000000000010100000000000000000000100000001
000100000000000000000010000011000000000010000000000000
000000010110100101000111001011100000000000100000000000
000000010100010000100110001101101101000000110000000000
000000010000000000000011100101101000010000100000000000
000000010001010001000010100000111110000000010000000000
000001011010001101100000001101001100010000100000000000
000010010000001101100000000111011110000000010000000000
000000010100111101000010001111111010000001000000000000
000100010110101011000111101101110000000110000000000000

.logic_tile 18 14
000000100001111000000010101111011110101000000000000000
000001100000001111000111101111011011010000100000000000
101000101010000000000010100011100000000000000100000000
100001000000000101000100000000000000000001000001000000
110010100000010101000111101011011011100010110000000000
000000001010000000000100001011111110110110110001000011
000000000000000000000000000000000001000000100110000001
000000000000001101000010100000001110000000000000000010
000000010000011000000110000111100000000000000110000000
000000010110011111000100000000000000000001000000000000
000100010000000000000111000111001011111011110010000000
000100010000001001000110111011101001100001010000000010
000000010111000000000111000101101101101011010000000000
000010010001010001000100000011011000010111010001000001
000000010000001011100010101001001000100000000100000000
000000010001011011100110001011011001000000000001000001

.ramt_tile 19 14
000001000000001111000000011000000000000000
000010110000000011100011001111000000000000
101000000000000000000000001101000000001000
100000010101000000000000001011000000010000
110001001000000001000110000000000000000000
010010000000011001000100001101000000000000
000010000001010011000111000101100000100000
000000000000101111000100000001100000000000
000001010000000000000000001000000000000000
000010010000000001000011110111000000000000
000001110000000000000111001011000000001000
000101010001000000000000000111000000000000
000000010000000000000000000000000000000000
000000010000000000000000001001000000000000
010010010110001001000010000001000001001000
110000010000001101000000000101001010000000

.logic_tile 20 14
000001000000000000000010010111101010110011000000000000
000010000000010011000010000101011000000000000000000000
101110001000000000000111000011101100100010110000000000
100100000000101101000100001011111100010110110000000000
000000000000000111100011000011011000110011000000000000
000000000000001111000011111011111111010010000000000000
000010000000001000000000010000000001000000100100000011
000000001000001111000011100000001010000000000000000010
000010010110001111100010110001011101100000000000000000
000000010000001011100111101001101000000000000001000000
000000010010101001100000001111101010101011010000000000
000000010000011111000010111101011110001011100000000000
001001011100001111000111000101100001000000110000000000
000010010001011011100110100011101111000000100000000000
110100010000010101000111000011101110010000110000100000
000000010011011101100100001111001010010000100000000000

.logic_tile 21 14
000110100000000000000000000000000000000000100101000000
000000000000000000000000000000001110000000000001000100
101000100110000001000000010000000000000000100101000000
100010000010001111100011110000001101000000000001100100
110000000001000111100000001101111001000010000000000000
000000001110100000110000000011001000010110100001000000
000000000000000000000111100000011000000100000101100001
000000000000001101000100000000010000000000000001000010
000001010000000000000011100000000000000000100100100101
000000010000001111000000000000001010000000000000100100
000000010001000000000000000000011110000100000110100100
000010011000000011000000000000010000000000000010000000
000010010000000111000000001000000000000000000100100100
000001010000000000000000001101000000000010000000000010
000000110000010000000011100000001100000100000101100101
000001010000000000000000000000000000000000000000000000

.logic_tile 22 14
000001000001011101100010100011000000000001110000000000
000000100000100111100100000001101100000000010000000000
101000000000000000000111000101000000000000000100000000
100000000000000111000011100000100000000001000010000011
110000101110101001100011111101101010010000110000000000
000011101110011011000111111111001101000000010000000000
000000100000110111000000000111001100111100010000000000
000001000010011011100011110111011011111101110000000000
000110110000100000000110111001011101101111010000000000
000011110000001101000110011001011000101011110000000010
000011110000000000000010001011101010000010000000000000
000010110000000011000000001001001001000000000000000100
000110110000011111000000000000011010000100000101000000
000000110000101011000000000000010000000000000000000000
000010110000001000000111001011011010101101010000000000
000000010000001101000100000111101110111101110010000000

.logic_tile 23 14
000000000001010111100000010101100000000000000100000010
000000000010000101100010000101000000000001000000000000
101010000010000000000010101001111010000001000000000000
100000000000000000000110100111111000010110000000000000
110000000000011001100000011111101101000000010000000000
110000000110101001000010100101001011001001010000000000
000000100000001111100011001011111100101000010000000100
000000000000001111000100001111101010010110100001000111
000000010000000001000011101000011100000100000110000000
000000111010000000100100001111010000000000000000000000
000000011100000000000111010000001000000000100100000001
000000010000000101000110100000011101000000000000000000
000000010001000000000111110101011000000100000100000000
000000010000000000000111100000110000000000000000000100
000001010001000000000110001001011010000001000000000000
000100110000001001000010000111011111010110000000000000

.logic_tile 24 14
000011100000000001000000000101000000000000001000000000
000010001110000000100010000000001011000000000000000000
101010000110000101000000000000001001001100111000000000
100001000000000101000010100000001010110011000000000000
010010000000010000000110100000001001001100111000000000
010000000000000101000010100000001000110011000000000000
000000000010100000000000000000001000001100111000000000
000000000001011101000000000000001011110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001001110011000000000000
001001010000010000010000000000001001001100110000000000
000000010000000000000000000000001000110011000000000000
000000010100000000000000001001101011000000000000000000
000000010000000000000000000001011001000001000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001000000000000000000000

.ipcon_tile 25 14
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010011110000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010100100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010100000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000001000000000111100000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000111000000000010000000000000
000000000000010101100000000000011010000100000100000000
000000000110000000100000000000000000000000000000100000
000011110000000001000000000000011000000100000100000000
000000010110010000100000000000010000000000000000000001
000000010000000000000000000000000000000000000100000001
000000010000000000000000000011000000000010000000000000
000000010000000111100000000000000000000000000000000000
000000011010000000100000000000000000000000000000000000
110010010000001000000000000000000000000000000100000001
000001010000000011000000000101000000000010000000000000

.logic_tile 2 15
000110000001011000000000010011001100110100000100000000
000000000000000101000010101011011011010100000000000010
101000000001010111100011101111101100000000000111000010
100000001100100000100110100001000000001000000001000010
000000000000000000000111100000000000000000000110000000
000010000000101001000110101111000000000010000000000000
000000000110000000000110000000000001000000100000000010
000000000000000101000100000101001101000010100000000000
000010110001000011000010011000000001000000000000000000
000010111010101011100011001101001111000000100000000000
000000010000010000000110100001101111101001110001000000
000000010110100000000100001101101001011001110010000000
000000010000000101000011000101111000111100110000000000
000000010100000000000000000111011000101000110000000011
110010011100010111000110011111001001111100110000000001
100000010000100000100010111111011001011100100001000000

.logic_tile 3 15
000000000001110000000000000001100000000000000100000000
000000000000101111000011100000000000000001000000000000
101000000000000101100000000000011011010010100000000000
100000001110000000000000000101001010000010000000000000
110000000010001101000110010101011000000110000000000000
010000000100000001100010010001101110101000000000000000
000000100000010111000110100111100000000000000100000100
000001000000000001100000000000100000000001000000000000
000110010001010001100000011011011110101001000000100001
000100010000000000100011111011001010111111010000000000
000000010000010000000110001111100000000001100010000000
000000011111110000000010011011101011000010100000000000
000000010000000001100000000000000001000000100100000000
000000010001000000000000000000001011000000000000000000
000010010000001000000010101001001010000111000000000000
000000011100001101000100000101110000000010000000000000

.logic_tile 4 15
000100000000000000000000000011101010000100000000000000
000000000000000000000011010000101100001001010000100000
101000100000110101000011110001101001010100000000000000
100001000000110111100010100000011000100000010000000000
000010000001010001100000001111101110111101010011000000
000001000000000011000010100111001110101110000000000000
000011100100001111000111111000011100010100100000000010
000010000100010101000111101001001100000000100000000000
000000010110101001000000000000000001000000100100000000
000010110001000101000000000000001010000000000001000000
000010010000010000000111100000000000000000000000000000
000000010000000001000000001111001011000000100000000000
000000011110001101000000011101101010010110000000000000
000000010000001111110010001101011010000001000000000000
110000010000011111000000001001111000001001000000000000
000000110110101101000000001101101011001010000000000000

.logic_tile 5 15
000000000000001000000111111011101101100110100000000000
000000000010001111000010100011011101010110100001100000
101001000000001101100000001001111000000101000000000000
100010001100001011000010100101100000001001000010000000
110000000010001111000011110000000000000000000100000000
110000000000101011100110001001000000000010000000000000
000010100000011001000000010011011010000110000000000101
000001001110100111100011101111000000000101000000100000
000000010000000001000010011101101100110110100000000000
000001010000000011100011001011111000010010100001000000
000010110000000001100000000000001010010010100000000000
000000011000001001000011110011001001010000000000000000
000000010001000101100111110001111111000111010001000000
000000010000100000000111011101011111000010100000000000
000010110000000000000110000011001110010100000000000000
000001011010000000000010000101101011100000010000000000

.ramb_tile 6 15
000100100000000000000110010011011100001000
000000010000011011000110010000100000000000
101000001010000001100110010001011110000000
100000000000000000100110010000000000000000
110010000000010111100000000011011100000001
110001000000000000100011000000000000000000
000000000000000000000011001011111110100000
000000000100000000000100000001100000000000
000000010000100111100010001101011100100000
000000010001000000100100001001100000000000
000010011000000011100010010101011110000000
000000010001011001100111111001000000010000
000000010001000000000010000011111100000000
000000010000000000000100001001100000000000
110000010000000011100000001101111110000000
010000011001010000100000001001100000001000

.logic_tile 7 15
000100100000001011100000010101011110100110100010000001
000000000001001011000011101011001001101001010000000000
101000000001000111100011110101011010000110100000000000
100010101110000000000110010000011111000000010000000000
000010000000000011100000000011100001000011010000000000
000000000000001111100000000111001111000001000000000000
000000000000010111100010111000000000000000000100000000
000000001110000000100110001011000000000010000000100001
000000010000000000000110111001100001000001000010000000
000000010000000000000010000101101001000011100000000000
000010011000001101100011001001011101111001010000000000
000011110000000011000100001101001000110110010000100000
000000010000000111000000010000001100000100000100000000
000000010000000000100011110000010000000000000000000000
110000010110000111100011100111111010000110000000000000
000000010110001001100000000000011000000001010000000000

.logic_tile 8 15
000100000000010001100000010101111000000010100000000000
000100000000000101100010000000011110100000010010000000
000001000100000000000011000101001100000010000000000000
000000100000000000000000000111110000001011000000000000
000001000000000101100010000111011010010010100000000000
000010100000000111100000000000101000100000000000000000
000001000000000101000000001011101011110110100000000000
000010000001001111000010001011001011010010100000000000
000110010001000000000111000101111111000010100000000000
000101110000100000000111000000001010100000010000000000
000000010000001011100011100111001011010110000000000000
000000010100000001000000000000111100000001000000000000
000000010010100001100010010001011100101111000000000000
000000011101010111000010110101011001001011000001000000
000011010000111000000000000101000000000011100000000000
000011111110011011000000001011101010000001000001000000

.logic_tile 9 15
000110100001000000000000000011001000001100111110000000
000000001000100000000000000000100000110011000000010000
101000001010001000000000000000001000001100111100000000
100001000110100111000011110000001010110011000010000000
110000000100001000000000000000001001001100111100000000
010000000010000111000010110000001011110011000000000100
000010100000000000000010000000001000001100111100000000
000001100001010000000100000000001110110011000000000000
000000010001000000000110100000001001001100111110000000
000100010000000000000011100000001110110011000000000000
000001010000100000000000000001101000001100111100000000
000010010111000000000000000000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000101000000000000001001110011000000000000
000010011001010101100000000000001000001100110100000000
000000010100100000000000000000001011110011000000000100

.logic_tile 10 15
000000000000011111100011101101011000101110000000000000
000000000101000011100100001111001111001111000011000000
101000000000000101100111000101000000000011100000000000
100010100000000111000000000011101111000010000000000000
110000000000001000000111000001000001000000000000100000
100001000000001011000100000000001101000000010000000000
000011100000000011000111001001111011011101000000000000
000011000000000111100000001001001100100010110000000000
000110110001010011100000000000000001000000100100000000
000000010100000000100000000000001110000000000000000000
000001010110011111000010111101111101011101000000000000
000010110000101111000011010101111101010001110000000000
000010010000000000000110100111101000010010100000000000
000000011000000000000010010000011000100000000001000000
000000010000000011000111111111111100100011110000100100
000000010001111011100110011111101010000011100000000000

.logic_tile 11 15
000000000000000000000011111001001111000101110000000000
000000000000000000000011000011111111101100100001000000
101000000000001111100010001101011100000111000000000000
100000000000000101100110010101010000000010000000000000
010000000001100011100011101111011110000101000000000000
000000000000110000000000001011111011110101110001000000
000000001000001000000000001111011000001011000000000000
000000000000000011000000000001010000000001000000000000
000000010000010001000000000000000000000000000110000000
000000011010001001100011101111000000000010000000000000
000010010110000000000000000001011101000110100000000000
000001110110000001000010100000101010000000010000000000
000000010000000001100011100000011001000010100000000000
000000011000000000000010010011011000000110000001000100
001100011000000000000010000101001100011000110010000000
000000010000000000000010000011111111001110010000000000

.logic_tile 12 15
000000000010001101000011100000001011000110100000000000
000000000010000111100010011101001011010110100000000001
101100000000000101100010100000011111000000100000000000
100100000110000000000100001001001001010100100000000000
010000100000001011000111100011000000000001000000000000
010000100000000011000000000111000000000000000001000000
000000101011011011100110001101011111101110000010000000
000000000000001111100100001011011110001111000000000010
000011111010010111000111000011111000001110000000000000
000010111010000000100100000001000000000100000000000000
000100010000000111010011100000011011010000000100000001
000001010000000000100100000000011010000000000000000000
000000010000010111100000000001011111000100000000000000
000000010100000000100000000000011110101000010000000000
110000010000001111000111100101111110001001000000000000
000000010000000001000010001011000000001010000000000000

.logic_tile 13 15
000000000000100000000111101001000001000010110000000000
000000001001000101000110101101101110000011110001000000
101100000000001101000111011001111001000010100000000000
100000000000001101100111111001011110000000100000000000
000101000001001001100000000001111010110110100000000000
000010000100001011000000001111001110110100010000000000
000001100000000000000010111001011110110000000100000000
000011000001001111000011110011011111111001010000000000
000000011100000101000000010000011100010000000110000000
000000010000000000000010000101001000010110100000000000
000000010000000001100011111011011100000001000010000010
000000010000000101000010001101110000000000000000000000
000000010000000111000011110011101110000000000000000000
000000011010001001100010010000100000000001000000000000
110011011000101001100010000011101000000000000000000000
000010010001000001000000000011011010000000100000000000

.logic_tile 14 15
000000000000100000000110100101001000001100111000000000
000000000001010000000000000000000000110011000000010000
101010101101010111100000000101001000001100111000000000
100000000000000000100000000000100000110011000000000000
110000000000001000000110000011101000001100111010000000
010000000000001001000100000000000000110011000000000000
000011000110011001100110100000001001001100111000000000
000010000001010101100000000000001101110011000000000001
000000010000100000000011110001101000001100111010000000
000000010001000000000111110000000000110011000000000000
000000011101010011100011110101101000001100110000000000
000000010001010000100010100000000000110011000000000000
000000011010000000000000000011000001000000000100000000
000000010000000000000000000000101111000000010001000000
110011110000000000000110001101111100000000000000000010
000010011010000000000100000101111001001000000000000000

.logic_tile 15 15
000010000000000001000000001111111010111001010011000100
000001000000000000000011111101111010111111110000000000
101000100010000001100010101001101000001000000110000000
100001001100000011000000000011011010000000000001000000
000010101010101001100011101001100001000001000000000000
000000000001010001000010110101101101000001010000000000
000000000110000001000110110000000000000000100110000000
000100000100000000100011100000001011000000000000000011
000000110000100011100000000000001010000010000100000000
000000011000010000100000000000010000000000001000100000
000110110110000001000000010111001010000110100000000000
000101110000000000100011000011011000001111110000000000
000000011010000111000000000000000000000010000010000000
000000010110000000000010001001001010000000000000000000
110000011010000000000010100011111111000000100000000000
000000010110100000000010111111111000000000110000000000

.logic_tile 16 15
000011000100000000000110001111101011010000100000000000
000001000000000000000100000011101111000000010000000000
101000000001010001100110100000001100000100000100000000
100100000000000000000100000000000000000000000000000000
010000000000000101100111110011101000010111100000000000
110000000000101001000010000101011110001011100000000000
000010001000000111100000000111011011111001010010000000
000001000000000000000000000101101001111011110000000000
000000010000000000000010100011111000000000000010100000
000000010000000101000000000000000000001000000011100000
000010110000000101100000000000000000000000000100000000
000000011001000101000000001011000000000010000000000000
000000011110010001100010000111001010000100000000000100
000010110001000000000011110011110000001100000000000000
000000111010100011000010001111100000000001000000000000
000000010111010000100010000011000000000000000010000010

.logic_tile 17 15
000000001110100111000000011111001101010000100000000000
000010000001000000000011111001001000000000100000000000
101001100110001001000111101101001101111111110010000000
100010000100100011100111101101101001111111100000000000
010011100000011000000011100111111101101001110000000000
010011100000000111000000001101011111111110110010000000
000000000000001111000110111111001010111101110001000000
000000000000000111000011111011111111111100010000000000
000011010000001111000000011011101100111101110000000000
000010010000001111000011100101101011110100110000000001
000000010000100111100011111011001110001000000110100000
000010110000000000100111000011100000000000000010000000
000000010000000011100010001101101011100001010000000000
000000010100000101100011001011001110010000000000000000
110000110000000011100011001101101100000110000001000001
000000010000001011000000000001101000001000000010000101

.logic_tile 18 15
000100000000010001100110111001011110101001000000100000
000000000000000000000111111101011010010000000000000000
101000001100000101100110110000000000000000000100000000
100000000000000000100011111011000000000010000000000000
010000101110010111000010011101011011100000000011000000
010001001010010000100110111001111010000000000001000000
000000000000001101100110101111101110100010000000000000
000010000010000111000011110101111110000100010000000000
000100111000000011000010001001011000101000000000000000
000101010010000000100100001011111010100100000000000000
000001010000000000000000011011101011100001010000000000
000010011000000001000011001001001000010000000000000000
000010011001011001000010100011011000100000000000000000
000000010000101111000010010101011011111000000000000000
000000010000000000000010000101001111100000000000000000
000000110000000000000110001111001001110000100000000000

.ramb_tile 19 15
000000000000000000000111100011101100000000
000000010010001001000000000000110000000000
101000000000001000000111100001001110000000
100010101100000011000100000000010000100000
010010000001100000000010000111001100000000
110001000000010000000100001011010000000000
000000000001010111100000001011001110000000
000000000000000000000000001111010000000000
000000011011000000000111111001101100000000
000000010000000111000110011011110000000000
000011110110001001100111011101101110000001
000010010010001111100110010111010000000000
000000010001100000000111101001001100000010
000010010000010001000100000001110000000000
110000110000000111100000011111101110000000
010001011100000111000011010011010000000001

.logic_tile 20 15
000000000000001101000011101101011101100010010000000000
000000000000000001000011111101111110000110010000000000
101000000000100101000110010101101100000000000100000010
100000000101000000100110000000000000000001000000000000
010001000000001001100000010001100000000000100100000000
010000100000000101100010100000001110000000000010000000
000010000010000011000111100011011110110011000000000000
000000000101010000100000000011111010000000000000000000
000011011010000011100110001111101111100010100000000000
000010010000000001000010110011101101010100010000000000
000001010001011000000111110001011000100000000010000000
000010010000000011000011001011011000000000000000000000
000000010010100111100010001111111101101110000000000000
000000011000011101100000001101111101101101010000000000
000000010001010001000011110101001111110011000000000000
000000010000000000100011101001011001000000000000000000

.logic_tile 21 15
000000000000001001100011100000011110010000000101000000
000000000000001001100011110001001111010010100000100000
101000100000000101000110100111011101010000000101000000
100101000000000111000010110000001101100001010001000001
000000000000000000000011100111101111000110100000000000
000000000000000101000100000011111001000010100000000000
000000100000000101000111000001011101110000000000000000
000000000000001101100110010011111001000000000000000101
000010110000001011100010101101101100010111100000000000
000001010000000101100110001111111011000111010000000000
000000011111010111000110110011011010100010000000000000
000001010111000011100110000001111001001000100000000000
000000010000000111100010001001101011100010000000000000
000000010000000000000011000001001011000100010000000000
000010110001110000000110001101100001000000000000000000
000000010001010011000010000101001100000000010000000000

.logic_tile 22 15
000000000000000101000110000001101100000000000000000000
000000000010000000000010110000100000001000000000000000
101010001010000000000110100011001011100000000001000000
100010000000000000000000000111101011000000010000000000
110010000001000101000010100101001111100010000000000000
000010100000101101100110110111111111000100010000000000
000000000000000001100000011000000000000000000101000000
000010000000000000000010001011000000000010000001000001
000000010110110001100011010001001000100010000000000000
000000010000010000000010001101011001000100010000000000
000001010000001000000010000011101110110011000000000000
000000111010001001000000001111011010000000000000000000
000011110000011001100110000101011111100010000000000000
000000010000001001100110111101011110000100010000000000
000001010000001001100110010101101011100000000000000000
000000110000000001100110011011001110000000010010100000

.logic_tile 23 15
000000000001001000000000001001101010100000000010000001
000000000000101101000011011001011110000000000011000100
101000000101011011100000010001001110001000000001000100
100000101010001111000011100111010000001101000001000010
110100000000000000000111010000000000000000000000000000
010000000000001001000011110000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001001000111110111011100100000000000000000
000000011100000001100111110011111001110000010010000000
000001010001010000000011100000000001000000100100000010
000010110111001101000100000000001111000000000000000000
000000010000001101100010000011011110100000010000000000
000000010000000011000110010011101011101000000001000000
000100010000000000000000000001111100111001110000000000
000000010010001001000010000101001100111010110000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000010110000000000000000111100000000000000100000000
000000010000000000000000000101100000000010000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000011110000010000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
110010110000000000000000010000000000000000000000000000
000000010000000001000011010000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000011110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000110000010000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000

.logic_tile 1 16
000000000001000000000000010001100000000000001000000000
000000000000100000000010000000100000000000000000001000
101000000000010000000110010000000000000000001000000000
100000000110100000000010010000001101000000000000000000
110000000000000000000110000000001000001100111100000000
010000000000000000000000000000001001110011000001000000
000010000000000000000000000101001000001100110100000000
000001000100000000000000000000100000110011000010000000
000000000000010000000111011000011110000000000000000000
000000000000000000000111101001010000000100000000000000
000000100000001000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000000000101000000000010000001111010100100010000000
000000000101000011000011000000001100000000000000000000
110010000000000000000000011000000000001100110110000001
100000000000000000000011001001001111110011000000000000

.logic_tile 2 16
000000000000001111100000011000000000000000000100000000
000000000000011001000010001011000000000010000010000000
101000000000000101000111101001111101000111010000000010
100000000000000101000010111001001111000010100000000000
010010100110000111100010101101100000000011100000000000
110001000100000000100000001111001000000001000000000000
000000000001011111100111000101101011000010000000000010
000000000000001111000010000000001100001001000000000000
000000000001010000000111001001000001000001110000000000
000010000000000000000100000111001001000000010000000000
000000000001001001100111001001001011000001000000000000
000000001100101011000110111101101000000011010000000000
000000000001010101100000010000001100000100000100000000
000000000110000000000011000000010000000000000001000000
110100000000010001000010011101101110111001110001000001
100010100000100000000010101011101111100010110000000000

.logic_tile 3 16
000001000000000011100010000011100000000001000000000000
000000100000100000100110010111100000000000000001000000
101000000000000000000000000101000000000010000001000000
100000000001000000000010101011100000000000000000000100
110000000000000001100011100000011110010000000000000000
000000001000000111000010000000011110000000000000000000
000010000000000000000010010000000000000000000100000000
000001000000000000000011100111000000000010000000000000
000100000000000000000010000000001010000100000100000000
000000101000100000000100000000000000000000000000000000
000000000000000000000110000111001010101001110001000000
000000000010000000000100000001101001011001110000000100
000001000000000011100111101101011011001101000000000000
000010101110100001110000001001111011000100000000000000
000000000100000000000000010000001000000100000100000010
000001001100000000000010010000010000000000000000000000

.logic_tile 4 16
000000000000001111100000000111101011000010000000100000
000000000000011111000000001111011000101011010000000000
101010000000001001100011101000001100000110000000000000
100000000000010001000011100111001111000010000001000000
110000001100100011100000011001011111010110000000000001
010000000000001101100010101101001110010101000000000000
000010000000000000000010111011111110000100000000000000
000000000000001001000010111001010000001110000000000000
000000001101001001000000000011111010010000000000000000
000000000000001111000011100001001010010110000000000000
000010000001001001000000000011100000000000000100000000
000000000010101001000000000000000000000001000000000000
000000000010000000000110110101101010010000000000000000
000000000000100000000010010000101010101001000000000000
000000000000010111100110000001100001000011100000000000
000000000001101001100000000011101000000010000000000000

.logic_tile 5 16
000000100000001101100010000000001010010000000000000000
000000001000000001100010100000011101000000000000000000
101001000000010101100000001001001110000001110000000000
100010000001010101100000001101111100000000010000000000
110000100000000000000110110111111111010010100000000000
000001000100000000000011110000101000000000000000000001
000111100110010001000000000011101100100110100000000000
000010000001010000100010001001101111010110100000100000
000010100000100101000010010001000001000001000000000000
000000000001000111000010011101001000000011100001000000
000000000000011000000000010001001110010010100001000000
000000001110001011000010001011001000100010010000000000
000000000000000001100111001000011001000110000000000000
000000000000000000000110010011001110010100000000000000
000101000001000011100000010000011010000100000100000000
000000000000000111100010010000000000000000000001000000

.ramt_tile 6 16
000000100000000000000000000111101110000000
000001000100000000000000000000100000000000
101000000001010000000000000101011100010000
100000000000000000000011000000010000000000
110000000000000011000000000111001110001000
010000000000100000000000000000100000000000
000001000001000011100111000101111100100000
000000101000000001100111101011010000000000
000000000000100000000010011011101110100000
000000100100011111000111001101000000000000
000000001000001111110000011001111100100000
000000000000000011000011000101110000000000
000000001010001000010000000101101110000001
000000000000100011000011110011100000000000
110000000000001111000000011011111100000100
110000101000001111100010100111010000000000

.logic_tile 7 16
000010100000000101000110000000011101010100000000000000
000000000100000001000100001111001011010000100000100000
101010100000011101000010100000011001010100100000000000
100001000001100001100000001001001110000100000001000000
110010000000000111000000001001100000000010100001000000
010000000010001111100011011011001100000001100000000000
000000001000010101000011100101001110000000100000000000
000000000000000000000100000000011101101000010000000100
000100000000001011100011101001001100000101000000000000
000100000110000111100011100101000000001001000000000000
000000000000000001000000010101100001000000100000000000
000001000001000000100010011111001001000010110010000000
000010000000000000000010010101001011111000100000000100
000000001010000000000011110001101110110110110000000000
000000001010001001000000000000011010000100000100000000
000000000001001011100000000000000000000000000000000000

.logic_tile 8 16
000000000100000000000110001011011110001010000000000000
000000000000010000000100000011110000001001000000000000
101011000000001000000111110000011001010010100001000000
100010000000001011000011001111001110000010000000000000
110000001001011000000010100000001110000110000100000000
010000000001000001000000001111000000000010000000000000
000000000000000011100111101101100001000010100000000000
000000100000000000100100001011001110000010010000000000
000100000011000111000110011111101100000111000000000000
000000000000100111110011101001000000000001000000000000
000000000000011000010010000111101100000000000000000000
000000000000101011000010010000000000001000000000100000
000000101001010011100011100001001011100011110000000000
000001000000101001100011110111101101000011010001000100
110000000000000001000000001101101010000001000000000000
100010001011001001000010011001110000001011000001000000

.logic_tile 9 16
000100000010000001000111011111101111010101010000100000
000000000110000000100110101111111110011010010000000000
101000000110010111000000000011111110000001100000100000
100000001010100000000010101111001001111110010000000000
000000100001010111000000000111001101010000010000000000
000000000110000000100000000101101110011111010000000000
000000000000000000000111110101111111000001100000000000
000000000010000000000010001111101000111110010000000010
000100000001000101000110100101101100000010000001000000
000001001000000000000011011001110000000000000000000000
000010100110000001000000010011011110011001100000000000
000011100000000001100011010111101111100101100000000010
000000000001010000000000000001011010000000000100000000
000001000000001001000010010000010000000001000000000000
110000000001011111100011011001111101101111000000000000
100000001000100101000011100011111110001011000011000000

.logic_tile 10 16
000010100000000101000011110101111101011101000000000000
000000000000000000000110111011111011100010110000000000
101001001010100001000000011011001100011100010000100000
100010100001010011100011111101011110000101110000000000
010100100001000101000000010101101000000111000000000000
010001000000100000100010001111010000000001000000000000
000000000000100011100111000101100000000000000100000000
000000100000010111100110000000000000000001000000000000
000000000001000000000000001001011100001010000000000000
000001000001101111000011100001000000001001000000000000
000000001010000111000111000001100001000010010000000001
000000001110000000000000001101101100000010100000000000
000001100010001000000011000111100001000000010000000000
000111000100000101000000000101001110000010110000000000
110001000000000011100000001000000001000000000000000000
100010100000000001000000000001001101000000100010000000

.logic_tile 11 16
000000000000001001100111000101101000001001000110000000
000000000000001011000100001111110000001010000001000000
101001000110011101000110010011100001000000010110100000
100000000001001111100010001001001000000001110000000000
000000000001011000000000001000011000000100000000000000
000000000000000001000000001011011100010100100000000000
000001000110000000000000000001101100000000100000000000
000000000000001101000010110000001010101000010000000000
000010100001000101000000010001000000000001010000000000
000000000100111001000010000001001100000001100000000000
000001001000001000000000010001100001000000010100000000
000010000001010001000010101001101010000001110000100100
000100000001010000000110001111000000000001010000000000
000101000001010000000011100111101100000010010000000000
010000000000000001100000000000001100000100000110000000
100000000001010000000000000011011001010100100000100000

.logic_tile 12 16
000000000000000101000111101000001111000000100000000000
000000001100000000000100000101001101010100100000000000
101001000000001111100000000011000001000001010100100000
100000100000000001100010101111101000000001100000000010
000000000000000001100000000111101110000000100000000000
000000001110000000000000000000001010101000010000000000
000000000001010001000010111000011010010100000100000000
000000000110100000100011110001011001010000100000100001
000000000110101000000110110101100001000001110000000000
000010101100010001000010000111101100000000010000000000
000000100001110000000000011001111110001000000100000000
000001000000110101000010000001110000001101000001000010
000101000000011001000000010001101100001000000100000100
000000000000001011100010100011010000001110000000000010
010001000000001000000010100001100001000001010110000000
100010101111011011000100000001001000000010010000000100

.logic_tile 13 16
000000000001000101000000001111000000000001000100000000
000000000000000000100000001111000000000000000000000000
101011000000000000000000000000000000000000000100000000
100010000011010000000000000011001110000000100000000000
000000001111100111000000001001001100001001000000000000
000100000010100000100000000101010000000101000000000000
000010000100000101100000010011000001000000010000000000
000001000111010000000011001011101011000001110000000000
000010001110000101000011000111001110000000000100000000
000001000010001101000011010000010000001000000000000000
000000000000001000000000000011011101010000000000000000
000001000000000011000000000000001111000000000000000000
000000000100000001000000000111011110000000000100000000
000000000000000001100010100000000000001000000000000000
110001001010100000000010100111001010001000000010000000
100010000000010101000010011011000000001101000000000000

.logic_tile 14 16
000001000000011000000110101011001000000100000000000000
000000100000001001000100000011110000001101000000000000
101000100110100111100000000000000000000000100100000000
100000000010010111000000000000001111000000000010000000
000000000000001111100000001101000000000000010000000000
000000000000000011000000000101001110000000000000000000
000001000000001101100000000000001010000100000110000000
000010100000001111000000000000000000000000000001000000
000000000000010111000010000111111010000000100110000000
000010101000001111100100000001001110100000010000000010
000010000000001000000000000000001100000010000011000000
000000001010000101000000000000000000000000000010000010
000000000000000011100000000000000000000000100111000010
000000000000100000000010000000001100000000000000100110
110000000001011000000010001111111000101010110100000000
000000000001011001000000000001101100101001110000000110

.logic_tile 15 16
000000000000000000000010100000000000000010000000000100
000000000000000000000011001111001010000000000000100000
101100001000000111000000000000001100000000000100000000
100110100001010000000000000011010000000100000000000001
000000000000010011100011110101001000101101010000000000
000000000110100000000110101101111110011101010000000000
000010000001100111100111000000011010000100000110000010
000000000000111001100000000000000000000000000001100000
000000000000000011100010111101111000101001000000000000
000000000000000111100110111101001001111111100001000100
000000001010000000000000000011000000000000000100000000
000000000110000000000000000000101101000000010000000000
000000000100000011000110000000000000000000000100000100
000000000010000000100000001011001100000000100000000000
110001000110000101000000000111101100000000000100000000
100010000000000000100000000000010000001000000000000000

.logic_tile 16 16
000000000000000011000010000001000000000000000100000001
000000000001010000000011100000000000000001000000000000
101100101010000111100111000011011011100000000000100000
100001001110000000100110010101111011111000000000000000
010000101100000111000000001101001101110000010000000001
010000000000001111100000001111011011010000000000000000
000000000000010001000110000000001011000110100001000000
000000000000000011100111100000001001000000000000000000
000000000000001000000011001001001011100000010000000000
000000001011001111000010110011101011100000100000100000
000010100001010000000000000001111011111000000000000000
000001001000001111000000000101111000100000000000100000
000000000000000000000000000000000001000000100100000000
000000100000000000000000000000001010000000000000000001
110000100000010000000111101101101100101001000000000000
000101000001000000000100000101101010100000000000000000

.logic_tile 17 16
000000000000000000000111001101100000000000010100000000
000000001010001111000000001011001100000000000000000000
101001001000100011100010110000000000000000100110000000
100010000000010000000010000000001001000000000010000000
010000000000001000000010000111111001010000000000000000
000000000000001111000010001011101101000000000000000000
000000000000000000000000000000000000000000000110000000
000000101000000001000000001111001110000000100000000000
000100001000010011100000000001101011100001010000000000
000001000000000001000010000111101100100000000000000000
000110000000101000000000001000011000000000000000100000
000111100001011101000010000111011100010000000000000001
000010000000000111100000010000001011000110100100000000
000000000000001111000010000001011110010110100000000000
000001000000010001000000000101000000000000000101000100
000010000000100111000010000000100000000001000000000000

.logic_tile 18 16
000010000000000111000011011011101101100000000000000000
000000000000001001100110000111011111110000010000000000
101000000000000111100000000000001101000000000000000000
100000000100000000100011111101001010010000000001000000
110000000001100000000111111001011111000000000000000000
010000000000110001000010001101011010100000000000000000
000000101111000001100010101011001000010000110000000010
000010100000001111000100000101011001110000110001000001
000010000000000000000011100101001111100000010000000000
000001001010000001000111110001001111010000010001000000
000010101100000001000000000111011000000000000100000000
000001000001000000100000000000110000000001000010000000
000010000000000000000010000000011000000000000100000000
000000000000001111000011001111000000000010000000000001
000100000000000111000110010101011110100000000000000000
000000100000000000100110000111111111111000000000000100

.ramt_tile 19 16
000011100000100111000010010001011110000000
000000000111000111000111100000010000000000
101001001010100000000000000001011100000000
100010000001010111000000000000110000000001
110000000000000011100010000011111110000000
110000001110001001100111101101010000000000
000000000110000000000111001001011100000000
000000000000000000000111111101010000000000
000000000000000000000010000101011110000000
000000000000000000000110001011110000000001
000011000010100001000000000101111100000000
000110000001010000000010010101110000000001
000000000001010000000111100001011110000000
000000000000000000000100000101110000000100
110001000001010111100000000001111100000000
110000101110010000100010011011010000000001

.logic_tile 20 16
000000000000000000000000010000001011010000000101000000
000000000010000000000011100000011000000000000000000000
101011001001010000000010011101111101110011000000000000
100011000010100011000111111011101100000000000000000010
010001000000000001000000000101001110000000000100000000
010000000001011101000011100000110000001000000010000000
000001000000000111100011100111111001010000000000000000
000010100101010001000100000000111001000000000000000000
000000100111000001000011110111100000000010000000000000
000001000000100000100111110000100000000000000010000000
001010100000001011100111001011001010000100000000000000
000011000000000011000010010101101100101100000000000000
000000000000000000000110100101000001000000010010000000
000000000000000000000011111111001010000000000000000000
110000000000001101100011111011111110100000000001000000
100100001010000101000011010111101101000000000011000000

.logic_tile 21 16
000000000000010000000110000000001010000100000100000100
000000000000100000000100000000000000000000000000000000
101001101001000000000000010111111011110000000000000001
100000000000100000000011101001101100000000000000000100
110000000000001000000110100000000001000000100101000000
010010000001001111000010010000001001000000000000000000
000000000000110101000000000111011111000010000000000000
000010101011010000000000000011001110000000000000000000
000010100000000101000111100000000000000000100100000100
000010000000000000100010010000001111000000000000000000
000010100001110011000111100000000000000000100100000000
000010000010010000100100000000001101000000000001000001
000010101010000101000011100000001010010000000000000000
000000000000000000000000000000011011000000000000000000
000001001010000101000111001000000000000010000000000000
000010100000001101100100001011000000000000000000000001

.logic_tile 22 16
000100000000001000000011100000011000000100000100000000
000000000000000011000100000000010000000000000000000001
101001101010000000000111110101000000000000000110000000
100001001011000000000111100000100000000001000000000000
110001000000000000000111101000000000000000000100000000
010000000000000000000111101001000000000010000001000000
000001000000011001000000010000000001000000100100000000
000000000000000001100010000000001110000000000010000000
000010100000100000000000010101101001000000000010000101
000000000000000000000011010000111111100000000000100101
001001000000100000000000000000011100000100000100000000
000000101011010000000010010000010000000000000000000001
000000000001010001000000000000000000000000100100000000
000000000000100000000000000000001110000000000000000000
000001000000100000000010001001011010111001110000000000
000010000001000011000100000101001011111101010000000010

.logic_tile 23 16
000000000000010001000000001111000000000000000110000000
000000000000100000000000000101100000000001000000000000
101000100001010000000011000000000000000000000100000001
100001000010000111000000001111001000000010000000000000
110000001100000000000000001011111110000110000000000100
010000000000000000000000000001110000000001000001000000
000000000010100111100010101011001111000000000000000001
000000000001000000100100000111001101000000100000000000
000000000000000101000000000000011000000010000000000000
000000000000000101000010001111010000000000000000000000
000000000000010000000110001011001111000000010010000000
000010000000000000000000001011001110000000000000100001
000000000000000111100010100111011000000000000000000000
000000000000000101100010110111011111000000010000000000
000001000010101000000000010000011010000100000000000000
000000101111000001000010000011010000000000000000000000

.logic_tile 24 16
000000000000000101000010100001000000000000001000000000
000100000000001101100100000000000000000000000000001000
000010100000000000000010100111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000001000000000000000000101101000001100111000000000
000000000000001011000000000000100000110011000000000000
000010000000000000000000000000001001001100111000000000
000100000000001111000010110000001001110011000000000000
000010000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001010110011000000000000
000000000000010000000010100101001000001100111000100000
000000000110000000000100000000000000110011000000000000
000000001110000000000000000000001000001100110000000000
000010001100000000000000000000001001110011000000000000

.dsp1_tile 25 16
000000100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
001000000001010000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000010011100011101001011100000100000000000000
000000000000000000100000000101101110010100100000000000
101000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110010100000000000000000000001001110000000000000000001
110000001000000000000000000000000000000001000000000000
000000000000000101000111000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000001001000000000000011111011001011100000000100
000000001010100001000000000011101000001001000000000000
000000000000000111100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000001000111000010000000000001000000100100000010
000000000000101001000000000000001011000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000001110100111000111100111001100111000100000000000
000000000100000000000100000101001011111001110010000000
101000000000000111100000000101011110111000100010000000
100000000000000101000010110111011000110110110000000001
000000000001010001100111000001111111000000100100000100
000000000000000000100000000000011100101000010010100100
000010100000000001100110011011011110001000000110000000
000001000100000000000010111111100000001101000010000000
000000000011010111100000010001011111000000100100000000
000000000000000000000010100000111001101000010010000111
000010000001111000000010001101100001000001010101000000
000000000110010101000100001011101111000001100010000001
000000000000001000000110001111101110001000000110000000
000001000110001011000010100001110000001110000011000100
010000000000000001010111001111011010001101000000000000
100000000110000000100010011101100000001000000000000000

.logic_tile 3 17
000000001111010101000010100111011000010010100000000000
000000000000000000000000000000101100000001000000000000
101000000001011011100000000000000000000000000100000000
100000000000100111100000001001000000000010000011000000
110010000000001011000110110000011010010000000000000000
110000001010000001000010101101011010010110000000000000
000000000000000011000000000111111001110100010010000000
000000000000000101000011110001001100111101010000000000
000000000000000111100000000011001010000100000000000000
000000000000001001000010000000011010101000010000000000
000000000001010111100000001000000000000000000100000000
000000001100000000100000000101000000000010000001000100
000000000000010000000010010000000001000000100100000001
000000100010000000000010110000001010000000000000000000
000010100000000001000110000011011110000001000000000000
000000000000000000000100000101110000000111000000000000

.logic_tile 4 17
000001000000011111000000000000000001000000100100000000
000000100000000001000010010000001110000000000000000000
101010000000000111000000010011001111101001110000000000
100000001010000000000011010001001000100110110010100001
110000000010000000000110011101011010000010000000000000
010001000000000001000011010111011001001011000000000000
000000000000000011100011101101101111101001110010000000
000000000000000001100010100101001000011001110000000000
000010001110000000000000001000001011010100100000000000
000000000110000011000011110111011111000000100000000000
000000000000100011000010000101000000000000000100000000
000000001000000000000000000000100000000001000000000000
000100001101101001100000000011111101111001100000000100
000111000000001011100000000111101001111001010000000010
000000000000000001100110000001011010010010100000000000
000010100000000000100000000000011110000001000000000000

.logic_tile 5 17
000000001000100000000010000011011010101101010100000100
000000000110010111000100000001101101101000010000000000
101000000000001101100000000000000001000000100100000000
100010100000100101000000000000001110000000000000000010
110001000000000000000010010000000000000000100100000100
100000100000010111000110100000001011000000000000000000
000000000010001101100000001011000001000011100000000000
000000000000001101000000000011001000000010000000000000
000010101000000000000011100001011101000110100000000000
000000001010000001000110000000111010001000000000000000
000000000001010111000010001111000000000011000000000000
000000100000000000000100001111001011000010000010000000
000001000000000011100000001111101110000101000000000100
000000101100000000100011100001110000000110000000000000
000001000001001001000000000011011111111000100100000000
000010100000101011100010000101101110111100000010000000

.ramb_tile 6 17
000010000000001000000110000111101010001000
000001010001011001000110000000100000000000
101000000000000001000000000001011010000000
100001000000000000100000000000100000000000
110000001001001001000000010101001010000000
110000000000001111000011110000100000000100
000000000000100011100000001101011010001000
000000000011000000100010000001000000000000
000000101000000000000000001111001010100000
000011100001000000000011110111100000000000
000000000000000000000010000011011010100000
000000000000000001000000001001100000000000
000010000000010000000111110011101010000000
000000000000100000000011010001100000000000
110000000000010001000011111111111010000000
010010100000100000000111111101100000010000

.logic_tile 7 17
000000000001010000000000010101100001000000000000000000
000000001100000000000011110000101000000000010000000000
101010000000000000000000011111101101000100000000000000
100001000000000111000010101011101100010100100000000000
010000000000001000000000000011101111001101000000000000
010000000000000001000000000111101000001000000000000000
000000000000000001100000000011011100000110110000000000
000010100000000000000010100101101100000000110010000000
000000000001010011100000010000011011010000000000000000
000000000000101101000010000000011111000000000000000000
000001000000011111110110000000011110000100000100000000
000010000100110101000000000000000000000000000000000000
000000000000111111100000001011100001000010000001000000
000000100000101001000000000101001001000011010000000000
000000000000000001000111101000000000000000000100000000
000000000000000000100100001101000000000010000000000000

.logic_tile 8 17
000000000001010000000010010101101010001011000000000000
000000000000011001000010000001010000000001000000000000
101010000111010000000011100111011100000010000000000000
100001001110100111000000000011100000000111000000000000
110000001000000001000000010000011010000010100000000000
010000001100000000100011000001011110010000100000000000
000100000000000111000000000000000001000010000000000000
000000000000000101100011100000001111000000000000000010
000000100000001111100010001001001100101110000000000000
000000000000000001000010010001111001001111000000000000
000000000000001000000000000000011100000110100000000000
000000000000001101000011111111011100000000100000000000
000001000000000001100011100000000001000000100100000000
000010100000010000000111000000001010000000000000000010
110000000000000111100000001011001010110110100000000100
110000000000000000000010011001001001010110000000000010

.logic_tile 9 17
000011101000010000000010010011101110000000000000000100
000000000001100001000111110000000000001000000000000000
101000000000001111000010011011101111011001100000000100
100010000000000011000111000011111001011010010000000000
010100000010100011000111001011001011101111000000000000
110010000000011001100000000101101100000111000001000000
000000101010000011100000011101001111011001100000000000
000000000000001111000011011101011001011010010000000010
000001000001000101100111001101101000001010000000000000
000010000000101011000000000111010000000110000000000000
000100000000001111000111000001101110000110000000000000
000110100000000101100110100011000000001010000000000000
000010100000000011100010000001111100001100000100000000
000010100000001101100100001001011100001101010000000010
110000000000001001100000000001011001101110000000000000
100000000000000001000000001011011110001111000001000010

.logic_tile 10 17
000000000010011011100110000001000001000001010000000000
000001000010101001100000000001101010000001100000000000
101001000000000000000000000011111000010100000100000000
100000100110000000000010100000111100100000010010000000
000010000000001111000000000000011110000010000000000000
000000001100000001000000000000000000000000000001000000
000101000001010001000110000011101110001000000110100001
000110101000100000000000000101110000001110000000000100
000100000010000101000000001000001111010010100000000000
000100000001001101000000000011001011010000000000000000
000010000000000001000111001111101011011101000000000000
000001000000000001100010011011101100100010110000100000
000001000001011111100010100000000000000010000001000000
000010000000001011000000000000001100000000000000000000
010001000001000000000010000000001111000010100000000000
100000000000101101000100000001001100000110000000000000

.logic_tile 11 17
000110100000011000000110100101001100000100000000000000
000000001001011111000000000000011100101000010001000000
101000000000000011100000010111101101000000100000000000
100010100000000111100011100000101000101000010001000000
010000000000000000000010010011101110001100110000000000
110000000000000101000010000111010000110011000000000000
000011000000100000000000000000001110000100000100000000
000001000001000000000000000000010000000000000000100000
000001001011010011100111000011100001000000010000000000
000000100110001111100000000011101000000001110000000000
000100001010000001000011100001001100000000100000000000
000100000001010000000100000000001100101000010000000000
000000001101000111100011011000001000010000000000000000
000010100000100000100110101001011100010110000000000000
110000000000000000000111000000001101010000000000000000
100001000000000000000000001101001100010010100000000000

.logic_tile 12 17
000010100000100000000000011111111111001000010010000000
000010100000010000000011000101101111001000110000000000
101001000100000000000000000000011111000100000000000000
100010000000000111000000000111001010010100100000000000
000100000000000000000010000011000000000010000000000000
000000000000010000000100000000100000000000000000000000
000000000000100001000111000011100000000010000000000000
000000000000001001100100000000100000000000000000000000
000000000000010000000111001000000000000010000000000000
000001000000000000000000001101000000000000000000000000
000000001000000001000011110001100000000010000000000000
000000000001000000000111100000000000000000000000000000
000010101010101000000000000000011100000010000000000000
000000000001011111000000000000010000000000000000000000
110000000100000001000111001001001010001000000100000001
100000000110001111100110110011110000000000000000000000

.logic_tile 13 17
000001000000000000000110110111100000000000001000000000
000010000001010000000010100000101001000000000000001000
000010000001011000000111010001101001001100111000000000
000000000000000101000010100000001100110011000000000000
000000000001010000000011010001001000001100111000100000
000000000000000000000011100000101110110011000000000000
000010000000010101100010000101101001001100111000000000
000001000010100001000000000000101110110011000000100000
000100001110110111100000000101101001001100111000000000
000000000001010000000000000000001010110011000000000000
000000101110000001100000000111101000001100111000000000
000000000010000000100000000000101100110011000000100000
000000000000100001100000000001101001001100111000000000
000000000000000000100000000000101001110011000010000000
000000000000001000000110000101001000001100111000000000
000000000000000111000111100000101011110011000010000000

.logic_tile 14 17
000100000000001000000111100011000000000000001000000000
000000000000000011000100000000101000000000000000000000
000000000001000000000111100111001001001100111000000000
000000100000000000000000000000001010110011000000000000
000001000000000000000111010111101001001100111000000000
000000000000000000000011010000001110110011000000000000
000001001110110001100110000101101001001100111000000000
000010100000010001100100000000001001110011000000000000
000100001110000000000011100001001001001100111000000000
000010000000000000000000000000101101110011000000000000
000010000000000000000110110101101001001100111000000000
000010100010100000000110010000101101110011000000000000
000000100000001001100000000101001001001100111000000010
000010000000001001100000000000101111110011000000000000
000000000001101011100011100101001000001100111000000000
000000000000111001000000000000101110110011000000000000

.logic_tile 15 17
000000000010100000000000000111000000000001000000000000
000000000001000011000011100111001111000011010000000100
101101101100001000000110101111111101111001110000000000
100011000000101111000100001011011010110101110000000000
010101000000100111000000000000000001000000100100000000
010000000001000000100000000000001000000000000000000000
000001000010001111000000001111111100101001110010000000
000000000000000111000000000101111100111110110000000000
000000001000101111000000000001100000000000000100000001
000000001010010111100010000000100000000001000000000000
000000000000000000000111111101101101000000010000000000
000001000000000000000011000101011111000110100000000000
000000001000001011100111000000011110000100000001000000
000000001010001001000100000011001010010100100000000000
000110000000001111000111110001000000000010000000000000
000000000001010111000111110000000000000000000000100000

.logic_tile 16 17
000001000001001101100111101011101000010000100000000000
000010100000000011000000000111011110010000010000000000
101000000000000101100110001000001010000100000100000000
100000000000000011000000000001000000000000000001000000
010001000001010101000111100111111111000011010000000000
110010001010000000100110110001011011000001000000000000
000100000000000000000011000000000000000000100100000000
000000001110000000000100001101001101000000000001000000
000001000000001111000111100001001110000000000100000000
000010001000100001100000000000000000000001000001000000
000001000111011001000000000011100001000000000100000000
000010100000110101000000000000001001000001000010000000
000000000001011111000110100000000000000000000100000000
000000000001100101100000001111001100000010000000000100
000001000000001111000010000001111110010000110000000000
000100000000101001000010011001011100000000100000000000

.logic_tile 17 17
000110000000000001000110010101101010010000110000000000
000000000100001111100111000001101111000000010000000000
101000001110000000000000000000011100000110000000000000
100000000000000000000000000111011011000010000010000000
010000001101011000000011110011100000000000000101000000
110010100000100111000110100000000000000001000000100000
000000000001000000000010110111011011111101010000000000
000000000000001001000111110001111111111001110000000000
000100000000000000000000010001011100111001110000000000
000000000100001111000011011111011101111110100000000000
000000000000000111000111000111100000000000100001000000
000000100000000000100111100000001001000000000010000000
000000000001001000000011111000001111000000000010000000
000000000100100011000010111111011110000100000000000000
000000100110000101000011110001001101010000000000000000
000001000000000000100111101001101010000000000000000000

.logic_tile 18 17
000000000000000000000111100101111000000000000110000000
000000000000000000000000000000000000001000000000000000
101011101000001101100000010101100001000000000100000000
100010000000010001000010100000001000000000010010000000
110000000010000001100110000111011100000010000000000000
110000000000000000000000001101001010000000000000000001
000010101010001011000000001111100000000001000110000000
000000000000000111000000000001000000000000000000000000
000010000010000111000000000000011100001100110000000000
000001000000000000100000001111010000110011000000000000
000000000000100001100110001000000000000000000101000000
000000000110010000000000000001001001000000100000000000
000000000110001000000011101000001100000000000010000010
000000000110000001000100001001000000000100000001100010
110000000000000001000000001000011000000000000101000000
100000000000000000000000000001000000000100000000000000

.ramb_tile 19 17
000000000001101000000011100000011110000000
000010110001010011000011110000010000000000
101001000001011000000000000000011100000000
100010100000101011000000000000010000000000
110010001010100000000000000000011110000000
010000000000010000000000000001010000000000
000000000000010000000000000000011100000000
000000000000100111000000001001010000000000
000101100000000000000000000000011110000000
000000000000000000000010001001010000000000
000000000000000000000010011000011100000000
000010100000001001000011100101010000000000
000000000000010000000000001000011110000000
000000000001010000000000000001010000000000
110000000000000000000000011000011100000000
010000001000000000000011101011010000000000

.logic_tile 20 17
000010100000100000000110011101101000000010000000000000
000000100000010000010010001101111001000000000000000000
101000100110100000000000000000001011010000000100000000
100001000100010000000000000000001110000000000000000000
010000001000100011000011100011100000000000000100000000
110000100000000000000100000000001010000000010000000000
000000000000000000000110010101011100000000000100000000
000000000000000000000010000000000000001000000000000000
000010100000000000000010110000000000000000000100000000
000000001000000000000010101111001010000000100000000000
000010101100110101000010100101001100000000000100000000
000001000000010101000000000000010000001000000000000000
000000000001000000000110100000011100000000000100000000
000000000000000000000000000101010000000100000000000000
110000000001001000000000000101000000000000000100000000
100000100000000101000000000000001101000000010000000000

.logic_tile 21 17
000000000000000011000000000001100000000000001000000000
000100000000001111000000000000000000000000000000001000
000001001101001011000000000101000000000000001000000000
000000100000100101000000000000101100000000000000000000
000001000000000101100111100101101001001100111000000000
000010100000000000000000000000101010110011000000000000
000010100001000101100000010001101001001100111000000000
000000000010100000000011100000001011110011000000000000
000000000000000101100000000101101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000100111110000000111100101001001001100111000100000
000111000010100000000000000000101101110011000000000000
000000001000000000000000000101101000001100111000000000
000000000000000000000000000000101000110011000010000000
000000100000000000000000000101001000001100111000000000
000000000010000000000000000000101000110011000001000000

.logic_tile 22 17
000000000000100001100000000101101010000110000000000000
000000000001010000100010010000110000000001000000000001
101010000010000101000111100000001111000000100100000000
100100000000000000000100000000001001000000000000000000
010000000000001000000000010011011000000100000000000000
010000001100001001000010000000010000000000000001000000
000100100001100000000011001011101100000000000000000001
000000000110110000000011000001110000001000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000010010000000000000000000000000000
000110100001100000000000010000000000000010000000000000
000000000111110000000011010001000000000000000000000000
000010100000000001100111000000001010000010000000000100
000000000000000000000111010000000000000000000000000000
110010100000000000000000010101101111101111110000000010
100010100110000000000011111111111111011110100000000000

.logic_tile 23 17
000011100000000011100000010011000001000000000000000000
000001001100000000100011110000001001000000010000000000
101000000000000000000000000111000000000001110010000000
100000000000000000000010100001001100000011110000000000
010000000001001000000010111011001111000000000000000000
010000001100000111000010001011101111001000000000000000
000010000000000000000110000000001010000010000100000000
000000000000000000000000000000011101000000000000000000
000010000000000101100110000001001010001111000001000000
000000000111010000000000001101000000001101000000000001
000000000000110000000000010101000000000010000000000000
000100000110000000000010100000101011000000000001000000
000000000000001111100000001111000000000010000000000000
000000000000000001100000001101000000000011000011000000
110001000100000000000110110111100001000010000000000000
100000100100000000000010101011101111000000000000000000

.logic_tile 24 17
000000100000000000000010111000000001000000000100000000
000001001100000000000010100101001000000000100000000000
101000100000000000000010101111001000000001000100000000
100001000000100101000000000101110000000011000000000000
010010100000000000000110100000000000000000000000000000
110000001010000000000110100000000000000000000000000000
000000000000011101100000000000011011010000000100000000
000000000000000001000000000000001001000000000000000000
000000000000000001100010000011001100001100110000000000
000000001010000000000000000000010000110011000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000110001000001010000000000100000000
000000000000000000000100000101010000000100000000000000
110000000100100000000000000101100000000001000100000000
100000000110000000000000001001000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000100000000000000000000000110000110000001000
000010000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001101010000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000001100000011111100000000000011010000000000000000000
000011101010001001000000000101010000000100000000000000
101000000000000101100000000001000000000000000100000000
100000000000000000100000000000000000000001000000000000
110010000000000001100000010000011001000100000000000000
010000000100000000100011110111001100010100100000000000
000000000001010000000010010000001010000100000110000000
000000000000100000000011000000000000000000000000000000
000000000000001000000000010111011010001001000000000000
000000000000000111000011110001111111000101000000000000
000000000000001000000000000011000000000000000100000000
000000000000000011000000000000000000000001000010000000
000001000001001001100111010101000000000000000100000000
000000000000001101000010000000100000000001000011000000
000000000001000000000000000000011010010000000001000000
000000000000100000000000000111011000010110100000000000

.logic_tile 2 18
000000000000000101100010011101101010010100000000000000
000000001010000101000011110101011011100000010000000000
101010000000000011100110000111100000000000000100100000
100000001110000000100011100000000000000001000000000000
000000000001011001000110101101001111010010100000000010
000000000001010101100011111001001011100010010000000000
000000100000000111100010000111000000000000010000000000
000001000110000001000100001001001000000010110000000000
000000000000000001000110001011001100010100000000000000
000000000000000011000010000011011000100000010000000000
000000101100000000000000001011001101101001110000000000
000001000000000001000000001001011111100110110010000000
000000000001001111000000000001111110001001000000000000
000000000000100001000000000101000000000101000000000000
110000000000000001000000000000001000000100000100000000
000000000000001111000011110000010000000000000000000000

.logic_tile 3 18
000000101110100101100111001001011001010000000000000000
000000001011000000100011000101111101010010100000000000
101000000001001000000010001101101101000010000000000010
100000000110100011000100001111101010101011010000000000
010001001100001001100000000011001011000100000000000000
010000000000001101100000000000001111101000010000000000
000100000000001111000011110000000001000000100010100000
000000000000000001100010000001001100000000000000000000
000000000000101011100000000000001000000000000000000000
000000000001000001000011100111010000000100000000000000
000000000000100111100110011011101010000001000000000000
000000000000001001000011111101000000000111000000000000
000000000010000001100000000111100001000010100000000000
000000000000000000100000001011001000000001100000000000
110110000000011000000011101000000000000010000110000000
100101000000100111000010001011000000000000000010000000

.logic_tile 4 18
000000100000000111000110000000000001000000000000000000
000010000000000000000011101111001100000000100000000000
101001000001010001000111000111000000000000000100000000
100010100000100000100110100000100000000001000000000000
010000000000000101000000000000000001000000100100000000
010001000010010000000000000000001001000000000000000000
000010101010000011100010001000011110000110100000000000
000001000000000000100100001001001000000000100000000000
000000000001000000000010010111101001000010000000000000
000000000000000000000011100101011010010010100000000000
000001000101000000000000000000001100000100000100000000
000010000000100011000000000000010000000000000000000100
000000000000000000000110001001100001000000100000000100
000000001000000000000100001101001111000010110000000000
000000000000000111000110000000001110000000000000000000
000000000110000001100100001011010000000100000000000000

.logic_tile 5 18
000100000000000111100010111101001111001001000000000000
000000000000100000100011100011101110001010000000000000
101010000001011001100000001011001010000000010000000000
100001000000000111000000000111111011000001110000000000
010000000100010000000111011000011110000000000000000000
010000001110000000000110100111010000000100000000000000
000010000000000000000000001000001010000000000000000000
000001000000000101000000001111010000000100000000000000
001001000001100000000000010101100000000001100000000000
000010100000100000000010101111001011000001010000000000
000000001000000111100000001000011000010100000100000000
000000000000000001100011110011001000010000100000000000
000011000000001000000110000001000001000001100000000000
000000000000001011000100001111101110000001010000000000
000100000001010111000000011000011101010000000101000000
000100000000011111000010010001011100010110000000000010

.ramt_tile 6 18
000010000110000000000111110111111010000000
000000000000000000000111000000000000000000
101001000000001000000000010111111000100000
100000101110011111000011110000100000000000
010000000010000111000000010001011010000000
010000001110001001100011010000100000000000
000000000000011001000000000111111000010000
000001000000101111000000001011000000000000
000011100001000111000010001011111010000100
000001000000000000000011111001000000000000
000000000100001111100000000011111000100000
000000000001010111100000000101000000000000
000000000000000000000000000011011010000000
000000000000100000000000001011000000000001
010000000000000011100111100101011000100000
110000001100100001100000001101000000000000

.logic_tile 7 18
000000000110000101000110010011001000100011110000000001
000000000110010000000011110111011010000011100000000000
101001000000001000000000000000001011000100100000000010
100000100000001001000000000000011111000000000000000000
000000100000011111000111110000000001000000100100000001
000001000000000001000011100000001000000000000000000000
000010100000000001100000000111111010000110000000000000
000001000000010101100000000000101011101000000000000000
000111100100000001000000010111011110000100000000000000
000011001010000000000011000000110000000001000000000000
000001000000000000000000000000001000000100000110000000
000000100000000000000000000000010000000000000000000000
000000000100100111000000001001011010010010100000000000
000000000000000000100010010001001101100010010000000001
110000000000000000000010000000000000000000000100000000
000010000000000000000010010101000000000010000001000000

.logic_tile 8 18
000000100000000101000000000101111110010000000110000001
000000000110000000100000000000011100101001000000100000
101010001100100101000000000111000000000001110100000000
100001000000010000100000000111101000000000010010000000
110000000001001101000000000111001010000100000010000100
010000000001001011100000000000000000001001000000000010
000010001100001000000000000101000000000010000000000000
000010100000000001000000000000000000000000000010000000
000010100000000101000010110011101100001000000100000000
000001000000001111100110000011100000001101000010000000
000000000110100000000110011000000000000010000001000000
000000000000000000000010000001000000000000000000000000
000010000100010000000111000111001101010000100100000000
000000000110001111000010110000011111101000000000000000
000100000000000000000110100000011100000100000100000000
000000000000000000000011111111011110010100100000000001

.logic_tile 9 18
000001000000000101100011111101001100001001000100000000
000000100000001001000010101101100000000101000000000000
101100000101010000000000011000011111000010100000000000
100110101110100000000010101111001101010000100000000000
010000100000000001100000010001001100001001000110000000
010001001100000000000010000001000000000101000000000000
000000100000000000000111110011000000000000010100000000
000000100000000000000111010011001111000001110000000001
000000000000011001000110010011001101010000000100000000
000000000010100001000010110000101111100001010000000000
000000000010001001000110101011001011100011110000000000
000000001110000001000100001101101100000011010001000000
000000100000000000000000000000000001000010000000000000
000010001000000000000011110000001001000000000000000001
000010100010100111100011100011100000000000010100000000
000001000000000000100110000011001001000001110010000000

.logic_tile 10 18
000000000010100101000010000001111000001000000110000000
000000000101000000000000001101010000001101000000100100
101000000001011001100010100000001110000100000000000000
100010100000100001000100000001011100010100100000000000
000010100000000101000010000011011011010000100000000000
000000000100011001100100000000011000101000000000000000
000000000000000000000000000111000000000000010110000000
000000100001010000000010011001001110000001110000000010
000100000000001111000010110001001100001000000110000001
000001000110000001100010001011110000001110000000100000
000000000000100000000000000000001100000100000000000000
000000000000010000000000000101001100010100100000000000
000000100000000001100110001000001000010000000100000101
000000001110000101000000001111011010010010100000000000
010010001000100000000110011000011000010000000000000000
100001001110000000000010001111001100010110000000000000

.logic_tile 11 18
000000000000000111100110110001011100010000100100000100
000001001011010000100011110000001101101000000000100000
101000000000000000000010100111111100001101000000000000
100000000000000000000100001001010000000100000000000000
010001000110110111100000000011101100000100000100100100
010010100001110000100011010000101010101000010000000000
000000000000000000000011111000011111010000000000000000
000000000000000000000011111101001110010010100000000000
000100000001100111100000010000000001000010000001000000
000100000001110000000010000000001111000000000000000000
000000000000001001000010000011100000000010000001000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000001001101110001000000010000000
000000000000000000000011101101110000001101000000000000
000100000000000111000111100000000000000010000001000000
000101000000000111000000000000001011000000000000000000

.logic_tile 12 18
000000101011010000000011111000000000000000000100000000
000001000001110111000011110001001000000000100010000000
101110100010001000000111110001000001000000000100000000
100100000100000111000110110000001001000000010000100000
000000000000000000000000001111101001101001010000000000
000000000000000000000000001111011101111001010010000000
000010001010001000000000011001000000000001000100000000
000000000000001111000011111101000000000000000010000000
000100000000000000000000000000011100010000000110000000
000000000100000000000000000000001000000000000000000000
000000001000000001000000000001011000000000000100000000
000000000000000000000010000000010000001000000010000000
000010100000010000000000000000000000000000000101000000
000001000100000000000000001001001000000000100000000000
110000000000101000000011101001000000000001000100000001
100000000001000011000000000101000000000000000000000000

.logic_tile 13 18
000000100000000000000000000101101001001100111000000001
000001100000000000000011000000101001110011000000010000
000000001000000111000111110101101001001100111000100000
000000000001010000000011100000101010110011000000000000
000000100001010000000011100001101000001100111000000000
000001000000100000000000000000101111110011000000000100
000010100000001011000111010011101000001100111000000100
000000100010001101000110110000001110110011000000000000
000000100100100001000011100011101001001100111010000000
000000000000000000100000000000101010110011000000000000
000001000110101000000010000111101001001100111000000000
000000100000000111000000000000001000110011000010000000
000000000000001000000011100011001000001100111000100000
000001000110000111000100000000001011110011000000000000
000100001011010001000000000001001000001100111000000000
000100000010100000100000000000101101110011000001000000

.logic_tile 14 18
000000001011000111100000000011101000001100111000000100
000000000011000000000000000000101110110011000000010000
000000000001010000000000000011001000001100111001000000
000000000000101001000000000000101110110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000100011000000000000101100110011000001000000
000011101011000001000110010101101001001100111010000000
000010100100001111000111010000001100110011000000000000
000001000000000000000111110011001000001100111000000000
000000100000001111000011100000101111110011000000000010
000001101010000011100111000101101000001100111000000000
000011000001010000000011110000101010110011000001000000
000000100001101101100111000001001001001100111000000000
000000000000111111000000000000001000110011000000000100
000100001111000000000000000011101001001100111000000000
000010000000100000000000000000101010110011000001000000

.logic_tile 15 18
000001000000000000000000000101000000000010000000000100
000010100000000000000000000000100000000000000000000000
101000000000000011100000000101100000000010000000000100
100000001010000000110010010000100000000000000000000000
010000001000100000000010000000000000000000100101000000
110000000000010000000011100000001111000000000000000000
000000000000000000000111000011111001101000010000000100
000000001010000000000110000111111101000000010000000000
000000000000000011100000010001100000000000000101000010
000000001000000000000011000000000000000001000000000000
000101000000000111000011100011011111000100000001000000
000111000000000000000010000000111100101000010000000000
000000000000101000000111010101100000000000000110000000
000000000000000111000011100000100000000001000000000010
000001001100000111000011100111100000000001110000000000
000010100000000000000100000011001111000000100000000100

.logic_tile 16 18
000100000010000000000000011001111000000110000000100011
000000000000010001000011010001011011000100000011100000
101000000000001011100110011011001111111001010000000000
100000000000000111000111111101101010111111100000000000
010000000000001000000111111101101101000000010000000000
010000001000001011000111001101111101001001010000000000
000000000001001111000111101101100000000000000000000000
000010101000101111000010011011000000000010000000000000
000001000000000000000010001001111000110011110010000101
000010100000000000000010010001101011110001110001000000
000010100110100000000010000111111000000101000001000000
000001000100010000000111101101110000001001000000000000
000000000100000111000000000111011000001001000000000010
000010101110001001100000000001000000001010000000000000
110100000000100000000011100000000000000000000100100000
100000000000000000000000000101000000000010000010000000

.logic_tile 17 18
000100000000000000000110100001100000000000001000000000
000000001000000000000000000000001111000000000000000000
101000001000111111100111100101001000001100111100000000
100000000000010111100000000000001110110011000000100010
010000100001000101100111110011001001001100111100000000
110001001010000000100111100000101100110011000010000010
000000000000010000000000000111101000001100111110000000
000000100010100000000000000000001011110011000000000010
000000100000000000000111010111001001001100111100000000
000001000111010000000010100000101111110011000000100000
000000000001010000000000000111001001001100111101000000
000000101110000101000000000000001001110011000000000010
000100000100001101100011000001001001001100111100000000
000000000000000111000010100000101000110011000000000010
000010100000000011100110100011001001001100111100000000
000001100000000000000110000000101111110011000000000010

.logic_tile 18 18
000000000110010000000000000000001111010000100000000001
000000000000001111000011100011011111010100000000000000
101000000000000111000011101000000001000000000000000000
100000000010000000000100000111001000000010000000000000
000000001010101000000000000011111000000000000000000000
000000000000010111000000000000100000000001000000000000
000000001100100000000111100111011100000010000100000100
000000100000010000000000000000101010101001000010000000
000000000000000000000011101000011001000100000100000001
000000000000000011000100001101011100010100100000100001
000000000001010000000011101001011100001001000100000001
000000000000001001000000001111000000000101000010000000
000001100000000000000111010000001100000000000010000010
000011000000000000000111101001010000000100000000100000
000101000100000000000010000000000000000000000000000000
000010101110000111000010010000000000000000000000000000

.ramt_tile 19 18
000000000000010001000000000000011010000000
000000000000000011100010000000000000000000
101000000110000000000000010011011100000010
100000000001001111000011110000010000000000
010001000100000001000000000111111110000000
010010000101000001000000001011010000000001
000000000000001111000000000101111100000000
000000000000000011100000000001010000000001
000000000110000000000010010111011110000000
000000000100101001000010110101110000000001
000001001110100111000000000001111100000000
000010100001000000000010000101110000000100
001000000001110000000111000011111110000010
000000000000000000000110001111010000000000
010001000000001000000000000001011100000001
010010000000001111000010001011010000000000

.logic_tile 20 18
000000000000000000000000001101011010100000000000000011
000000000000000000000000000101001101000000000010000001
101000000001010111000000010111100000000000000100000000
100000001010100000100011100000000000000001000010000000
000001000000000111100010000101011010000000000010000010
000010000000000001000000000000010000001000000011100000
000000000000101101000000000101011011100000000000000001
000010100010010111100010110101101010000000000001000100
000100000001000000000000000001101111000100000010000000
000000000000100000000010000000011111101000010000000000
000010101100100000000111000111001011000110100000000001
000001000001000000000100000000001101000000010000000000
000001000000000111100000010000000001000000100100000000
000000000000000000000011100000001001000000000001000000
110000000000000111000111001000000000000000000100000000
000000001110000011100100000111000000000010000001000000

.logic_tile 21 18
000100000100010000000000010011001000001100111000000000
000000000000000000000011100000001001110011000001010000
000001000000100001100000000001001001001100111000000000
000000100001000000100000000000101011110011000010000000
000000001010100000000000010011101000001100111000000000
000000001101010000000011100000101001110011000000000100
000000000000000000000000010111101000001100111000000000
000000001011000000000011110000101011110011000000000000
000100100000100111000110010011001000001100111000000000
000001000000000000000110010000101001110011000000000000
000001000000000000000011110011001000001100111000000000
000000100100000000000010010000101011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001001110011000010000000
000000000000000000000110000011101000001100111000000000
000000000000000000000100000000101011110011000000000000

.logic_tile 22 18
000000000010001000000111110001000000000000000000000000
000000000010000011000111111001100000000001000001000001
101000100000101011000111001001111111100000010000000000
100001000001000001000010010101101001100000100001000000
110000000110100111100000001011011000101101010000000000
010000000000000000000011101101001000111101110000000000
000001100000000011100010011101011110100001010000000000
000011101000001001000111001001001110010000000000000010
000000000000011111000000010001011011110000110000000000
000000001110000011000011110011111010111000110000000000
000000101110101000000111011001111100010000100000100001
000001001010010011000010111011011111101000010000000000
000000000000000000000000010000001010000100000100100001
000000001110001001000010110000010000000000000000000000
110000000001000001000000000000011100000100000100100000
100000001110000000100000000000000000000000000000000000

.logic_tile 23 18
000000000000000001100000010000011110000100000100000000
000000000000000000000011100000010000000000000000000000
101010001111100000000000000000011100000100000100000000
100000000000000000000000000000000000000000000000000000
110000000001010111100000001000000000000000000110000000
110000000110100000100000001111000000000010000000000000
000010000000001001000000000000000000000000000100000000
000000000000000111100000001011000000000010000000000010
000110100001001001000011000000000000000000100100000000
000000000000100001100000000000001001000000000000000010
001000000000001111000000000011001011101000000000000000
000010000000001101000010000011001100011000000000000010
000000000010000001000011101101100000000000010000000000
000000000000000000000100000101001110000010110000000001
000000000100010000000010000011111011101001000000000010
000000000000000000000010000001101100100000000000000000

.logic_tile 24 18
000000000000000111100000000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
101010000000000000000000001011000000000001110100000100
100000000000000000000000000111001100000000010000000000
110010000000010000000000000000000000000000000000000000
100001000110000000000000000000000000000000000000000000
000000000000100111000000000000000001000000100100100000
000001000001010000000000000000001111000000000000000000
000001000000101011100000000111101111010000100100000000
000010000001001011000000000000011110101000000000000010
000010001100000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000001000000000000000000000111100001000001110100000000
000000001100000000000010000001001010000000100000000010
000000000000101111100000011011100000000010110100000000
000000000000010111100011010111101000000010100000000010

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000010000000000000000110000110000000000
000001000101000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000101110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000010011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001011111011101000010100000000
100000000000000000000000000111011011110100010000000001
000000000000000000000000001111111010101100010000000000
000001000000000000000000001101001101011100010000000000
000000000000011001000010100000000000000000000000000000
000000000100001011100110110000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000000000001000000000000101101101010000000000000000
000000000000000111000000001001011011100010100000100000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000001000000000000000000000000000100100000000
000000000110001111000000000000001111000000000000000000

.logic_tile 2 19
000000000000000000000010011011001110000110000000000000
000000000000000000000110100011110000000001000001000000
101000101110000000000000000011011000000010000010000000
100001000000000101000000001011100000000011000000000000
110101000001000111100000000001011100000100000000000000
110110100000100111100000000000110000001001000000100000
000000000000001001000110110101101001100010000000100000
000000000000000001000010000101011011110110000000000000
000000000100000001000111000101100000000010000110000010
000000000000000000000010000000000000000000000000000000
000000000000001111100110000101101010000000000010000101
000000000000001001000000000000100000001000000011100101
000000000000000000000111101011101101010011110000000000
000000000000000000000010000101001110100010100000000000
110001000000000011100000001000000001000000100100000000
100010100000000000000000000101001101000010000010000000

.logic_tile 3 19
000010100000000000000000000000001100000100000100000100
000000000000000000000000000000000000000000000001100000
101010100000000001100010100000011110000000000000000000
100011100000000000100100000101000000000100000000000000
010000000000000111100111010101100000000000000110100000
110000000000000001100010100000100000000001000000000000
000000000000001000000000010000000001000000100110000001
000000000000000101000011100000001001000000000000000000
000110001000000101000000001001101010000001110000000000
000000000000000000100000000011001010000000010000000000
000000000000001101100000001000000000000000000101000000
000000000100001111100011011111000000000010000000000000
000000000000000001000000001000011100000000000000000000
000000000000000000100000000111000000000100000000000000
110000000010000001100000001111011100111001110000000000
100000000000000000100010000101011011110111110001000000

.logic_tile 4 19
000000000000001111000111111011001110010000000000000000
000000100001001011000111100001101010010010100000000000
101000000001011111100010110001001011010000100000000000
100000000000100111000011011101001000101000000000000000
010001001010100101000010010101101000000110100010000000
000000000001000101000011010000011001000000000000000000
000000001100000011100000011001000000000001100010000000
000000000000000101100011000011101111000010100000000000
000000000000001000000011001111100001000010010101000100
000000000010000001000000000101001101000001010000000000
000000100001000001100000001101001110010010100000000000
000001001110100000100010011001101111010001100000000001
000011100000001001100000001001011011011110100000000000
000000000000001101000010001001011111101111110000000010
000000000000000000000011100101001100010010100000000000
000010000000000011000100000101101001010001100000000001

.logic_tile 5 19
000000101110110101000010100000000001000010000000000000
000001000000010101000011100000001001000000000001000000
101000000000000101000000010011101000010110000000000001
100000001010000101000011100001011001010101000000000000
010000000000000011100111100111011011010000100100000000
110010100000000000100110100000001010101000000010000000
000110100101011111000000000000001011010100100000000000
000101000000001111100010101011001011000000100000000001
000100000010110000000010001011000000000001100000000000
000100100001110000000100000001101001000010100000000001
000011000000000000000000010011111110001100110000000000
000010100000001001000011000000110000110011000000000001
000000000000000000000000000001100000000010000001000000
000000000001011001000000000000000000000000000000000000
000000000000100000000111000001011101000110110000000001
000000000001000000000011111101001111000000110000000000

.ramb_tile 6 19
000000000000000000000000010000001010000000
000000010000010000000011110000010000000000
101000000001010011100000000000001000000000
100000000000000000100011100000010000000000
010000100001011000000111110000001010000000
110000000000100101000011110000010000000000
000000000010000111100000000000001000000000
000000000100000000100000000000010000000000
000000000000100000000000001000001010000000
000000001001010000000000001001010000000000
000000000001010000000000001000001000000000
000000000000000000000000000001010000000000
000010100000000000000000001000001010000000
000000100000010000000000001111000000000000
010000000000000111100010001000011110000000
110000001000000111100000000111000000000000

.logic_tile 7 19
000001000000000000000010000111000000000000001000000000
000010000000001001000000000000101000000000000000000000
000011000010000000000111100000001000001100111000000000
000001001010000000000000000000001001110011000000000000
000000000100000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000100001110000000000000000011001000001100111000000000
000000000000000101000000000000000000110011000000000000
000100000000000000000000000101101000001100111010000000
000000001100000101000000000000000000110011000000000000
000000000000001000000000000000001001001100111000000100
000010000000001011000011110000001110110011000000000000
000000000000000000000000000000001001001100111000000100
000000000000000000000010000000001101110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000100011000000000000000000110011000000000001

.logic_tile 8 19
000000101011001000000000000111101010001001000110000000
000010101010010001000010100011100000001010000000000000
101000001010000000000000000000011100000100000100000000
100000000000000000000000001111001010010100100000000000
010000000000001000000110000101001100001000000100000000
010001000000000111000000001101010000001110000000000100
000010100001010001100110000011000001000000010100000000
000000001100000000000000000101101100000001110000000000
000010100000001000000011110000001011000000100100000000
000011000000000111000010101111001010010100100000000000
000000000000001011100000000000011011010100000100000000
000000100001000001000000000101011110010000100000000000
000000001110100000000010100000000000000010000000000000
000000000001000000000110111101000000000000000010000000
000000001000000101000000000001011110001000000100000000
000000000000001101100010110101000000001101000000000000

.logic_tile 9 19
000100000000000001010000010111111000001001000100000000
000000000000001101100010100001000000001010000000000000
101000000000001111100110101000000000000010000000000000
100000001100000101100000001001000000000000000010000000
110000000001010000000000000001111011010100000100000000
010000100000101001000000000000001011100000010000000000
000000100001100000000010000000000001000010000000000000
000001000001110001000100000000001100000000000010000000
000010100111011000000000010001101110010000100101000000
000001000000000001000010010000011100101000000010000000
000000100000000111000000010001000000000010000001000000
000000000100000000100010110000100000000000000000000000
000000001010000000000000010000000001000010000000000000
000000000000000000000011000000001000000000000000000001
000010000000000000000000000000011100010000000000000000
000001100000001111000000000001011010010110000010000010

.logic_tile 10 19
000100100001001000000111100000000000000000000110000000
000000000100100101000011100101000000000010000000000000
101000000000000000000110100011000001000000010000000000
100000000000000000000100001001001101000010110000000000
010000000000000111100011110111111000001101000000000000
010000001000000000100110100011010000001000000000100000
000010000000001000000000000001000000000010000000000000
000000000000001011000000000000000000000000000010000000
000100000000000000000000000000000000000000000100000000
000100000010001001000000001111000000000010000010000000
000000001000000000000010000000000000000010000000000000
000000000000000000000000000111000000000000000001000000
000010000100000000000010000101000000000010000001000000
000000100110001101010100000000100000000000000000000000
000000001110001000000000000011001011010100000000000000
000000000000000011000000000000011010100000010000000000

.logic_tile 11 19
000010101000001111000000000001001100001000000000000000
000000000000001111000010010011000000001101000000000000
101000000000010111000000001001000000000001110100100000
100000000000100000000000000011001101000000010000000000
010000100000001000000010001111011100001001000100100000
110000000000000011000100000011000000001010000000100100
000010000000010111100000001011011100001000000000000000
000001000000000000000000000001010000001110000000000000
000100001000101001000010001111011100001001000100000100
000010000000001011000000000111100000001010000000100000
000010000000001111100111010000011111000100000100000010
000000000000000001110010010101011100010100100000000010
000100100000000101000000010111111101010000000100000000
000000000010001111000011010000101010100001010000000111
000000000000000011100111000111001001001100110000000000
000000000110000000100111100000011101110011000000000000

.logic_tile 12 19
000110100010111000000011110000011000000010000000000000
000000100000011111000111100000010000000000000000000000
101000000000001000000110100000000000000010000000000000
100000000000001011000100000000001101000000000000000000
010000000110000000000000001111000000000001010001100000
010000000000000000000011100111101000000001100000100010
000000001010000000000111000000000000000000000100000000
000000000001010000000100001101000000000010000010000000
000000001101010000000011101000000000000010000000000000
000000000000100111000000000001000000000000000000000000
000000001010100000000111000011011011000000100110000100
000000000000010000000000000111011101010110000000100010
000000000000001000000000000000001000000100000100000010
000000000000001101000010110000010000000000000000000000
000100000001010011100110100000011110000100000101000000
000010101100100000000100000000010000000000000000000000

.logic_tile 13 19
000000100000101000000011010101101001001100111000000000
000010000001000101000011100000001100110011000000010001
000001000000001000000011000001101000001100111000000000
000000100000001011000100000000001011110011000001000000
000000000000000101100000000001101000001100111001000000
000010100110000000000011000000101110110011000000000000
000000000111010000000000000001001000001100111000000000
000001001100001011000000000000101001110011000001000000
000010000001111000000111100011101000001100111010000000
000001000000111101000100000000101010110011000000000000
000010000000001001000011100001001000001100111000000100
000001000000000011000000000000001111110011000000000000
000000001000100111000000000011001000001100111010000000
000000000000010000100011000000101100110011000000000000
000001000000000000000011100111101001001100111000000000
000010000000000000000100000000101100110011000001000000

.logic_tile 14 19
000101000000001011100011110111101000001100111000000010
000000100100001001100111010000101000110011000000010000
000001000001000001000000000011001001001100111010000000
000000100000000000100000000000001011110011000000000000
000000000000000111100000000011001000001100111000000000
000000000000000000000000000000001001110011000000000010
000000001000100111100000010101001000001100111000000000
000000000001000000000011000000001001110011000010000000
000010100000000001000000000001101001001100111000000000
000100001000000111000000000000001101110011000000000100
000000001000001000010011100011101000001100111000000100
000000000000101011000111010000001110110011000000000000
000000001000000000000000000001001001001100111000000010
000010000000100001000000000000001111110011000000000000
000000000001000000000011100101101001001100111000000000
000100000000100000000010000000001101110011000000000001

.logic_tile 15 19
000000000000010000000010100000000000000000000110000000
000000000000000000000111100011000000000010000000000000
101000000000000000000111100111100000000000000100000010
100000001011001111000100000000100000000001000000000000
010000001010000111100000000000000000000000100100000000
010000000000010000000000000000001111000000000000100000
000001000001101000000000000001100001000001110000000000
000000100100010111000000001001001100000000100010000000
000000000000101000000000001000011010000110100000000000
000000001001000101000010000011001010000100000000000000
000000100000000001000010001011011000110010100001000000
000001000000001001100000000111101110110000000000000000
000001000100000000000111100011111001010000000000000000
000010000000000111000111100000111000101001000000000001
000000000000011000000010000000000000000000000100000000
000000000000100001000000001111000000000010000000000001

.logic_tile 16 19
000000001000000000000000010111000000000000000100000000
000000000000001111000011010000000000000001000000000000
101010100000010000000000010011101110000110000000000000
100000000000000000000011011101000000001010000000000000
110000000000000001100000000000001100000100000100000000
110100000000001101000011000000000000000000000001000000
000001000001100000000000000001011000000100000000000000
000000100000000000000000000000010000000000000000000000
000000000110000101000000001000000000000000000000000000
000000000000100000100000001011001000000010000000000000
000010000000101000000110110000000001000000100110000000
000000000010011011000110110000001111000000000000000000
000000001100000111000011100011111110101110000000000000
000010000000101101100000000101101001101000000000000000
000011000010001000000000000000000000000000100100000010
000010001011011011000011100000001010000000000000000010

.logic_tile 17 19
000000000000100000000110100001001001001100111100000001
000000000001010000000000000000101110110011000000010000
101110000000011000000000010001101000001100111100000100
100001001100000101000010110000001111110011000000000010
010010101101010111100111000011001000001100111100000000
110001000000000000100000000000001010110011000000000010
000010100010010000000000010011001001001100111110000000
000001001010100000000010100000001111110011000000000000
000111000000100011000111000111101000001100111100000000
000110000000000101100100000000001111110011000000000010
000101000000000111000000000011101001001100111100000000
000010000110000101100011110000101011110011000000100000
000000001010100000000110110011001001001100111100000000
000000000000010000000011100000101100110011000000000110
000000000000000011000000010001101001001100111100000000
000010001110101001000011000000101100110011000000000010

.logic_tile 18 19
000000000000001000000011111001011110101101010001000000
000000000001000111000011100011111001111101110000000000
101000001001011111100011100101100000000000000100000000
100001000000000101100100000000000000000001000000100000
110000000000000000000010001011011000001001000000000000
010000000000001111000000001011111000001010000000000000
000001001100010001000000000111111110101110000000000000
000110100000100000000000000101011111101000000000000000
000001000000000111000010000001111000111001010000000000
000000100000100111100010010001011100110111110000000000
000000001100010000000011010000000001000000100100000000
000000000000100011000111000000001101000000000001000000
000000000001010000000000010000000000000000000010000000
000000001000000000000011101101001000000010000000000000
000000000001000011100010000001011000111101010001000000
000000000011010000100110111001101100110110110000000000

.ramb_tile 19 19
000000001100100000000000000000000000000000
000001000001010000000000000000000000000000
000000100000110000000000000000000000000000
000001000000010000000000000000000000000000
000010101000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101110000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000010000000000000000000000000000
000001001010110000000000000000000000000000

.logic_tile 20 19
000000001101010101000010000000001010000100000000000000
000000000000000101100100000101010000000000000011000000
101000100000000101000010000101011011000010100100000000
100001100000000000100100000000101000100000010010100001
010000000100001111100010110001111000001011000100000000
000010000000100111100011100001010000000001000001000000
000001100000101111100111100011000001000001010110000100
000010100000010111100100000001001101000010110001100000
000000000000000000000111101000001100000110100010000000
000000001100000001000000000111011110000000100000000000
000000000000010000000111000000000000000000000100000000
000000101011010000000100000101000000000010000000100000
000000001000000111000000001101101000000001000100000000
000000100000000000100000001101010000000000000000000000
000000000000000011100110100111100000000000000101000000
000000000000000000100100000000100000000001000010000000

.logic_tile 21 19
000000000001010000000000010101001000001100111000000000
000000000110100000000011100000101100110011000010010000
101010100001001111000000010011001000001100111000000001
100010001010101111000011100000101011110011000000000000
010000001000000111100000000111101000001100111000000001
010000000000000000000011110000001010110011000000000000
000000000000001000000000010000001001001100110000000000
000000001000011011000010001101001011110011000000100000
000000000000001000000000000000011100000100000100000000
000010100001001101000010000000000000000000000001000010
000000000110000101000000000001100000000000000101000000
000000000010000000100010110000000000000001000000000000
000000000110000000000000000000001110000010000000000000
000100000001000000000011110000010000000000000000000000
000001000001000000000000001001111101110011000000000010
000000000000000001000000000001111010000000000000000000

.logic_tile 22 19
000000000000010111100000000101001111111001110000000000
000000001010000101000000000001111101111011110001000000
101000001100000000000010011011011101000001010000000000
100100000000000000000111110111101001000110000010000000
111010000000000000000000000011000000000000000100000000
110000000000000000000011100000000000000001000010000000
000101000000000000000000000000000000000000000100000010
000010101100000000000000000001000000000010000000000000
000001000001010111000010100011101101010100000000000000
000010100000100000100011100000011001100000010000000000
000100001110000111000010010000000001000000100100000000
000001000000000001000010000000001101000000000001000000
000000000000010000000111010000011001000000100000000000
000000000000000000000011010000011110000000000000000000
000000000010101101100010000000011110000100000100000000
000000000001000011100000000000010000000000000010000000

.logic_tile 23 19
000000100000000011100111100001001010000110000100000000
000001000000000001000110000000011111101001000000000010
101001100000001111000111100101000001000000000100000000
100010100000000011000011110000101111000001000000000001
110010000000000011000011010001101110000100000110000000
010001000000001001100111000000110000000000000000000000
000000000000100000000000011001111000110110110000000000
000000000001000000000011000011101010110101110000000000
000000000000000001000011010001101100010000110000000000
000100100000000000000011011001011000000000100000000000
000000000000000111000000000000001011000100000100000000
000000000100000000100000000000001110000000000000000100
000000000001010000000110010001001100010000110000000000
000000000000100000000010011001101000000000100000000000
000000000011001000000000011001100000000001110100000000
000010000000100001000010001101001000000000110000000001

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
101000000000000000000010000000000001000000100100000000
100000000000000000000100000000001011000000000000000001
010000000001000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000100000010
000000000001010000000010110111000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010001000000000000000000100000000
000000000000000000000100001001000000000010000000000001
000000000001010000000000000000000000000000100100000000
000000001010000011000000000000001010000000000000000000
000000000000000000000000001000000000000000000100000100
000000001010000000000000001011000000000010000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001001100100000010000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000001000000000011100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000100000000000000000011000000000010000000000000
110000100000000000000000000000000000000000000100000000
100001000000000000000000000001000000000010000000000000

.logic_tile 2 20
000000100000001000000000000011100000000000010000000100
000001000000001011000010000111101001000000000000000000
101000000000000000000000000000000001000000100111100011
100000000000000000000000000000001100000000000011000100
000001100000001000000000000011111110001000000000000000
000001001010001011000000000001100000000000000000000100
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010001111111010101001010000000000
000000000000000000000000000111011010111001010000100000
000000000010001011000000001000001110000100000000000101
000000000000000001000000000111000000000110000000000000
110000000000010001000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 3 20
000001000000100000000000010111011101010000000000000000
000010101000001101000011011111101111010010100000000000
101000000000000000000011100001111011000100000000100000
100000000000001111000010100000001001101000010000000000
000001000000000101000111100011001111000010000010000000
000010100001011111000110011001001001010111100000000000
000000000000000111100000001111101010001011100000000000
000000000000000101000000000101001100001001000001000000
000000000100100111100000000101011000001001000000000000
000000000000000000100000001101010000001010000000100000
000000000000000001000000000001100000000000010001000000
000000000000000000000000001101001010000001110000000000
000000000001101001000111010000000000000000000101000000
000000000001010001100110110001000000000010000010000000
110000000000000011100111100000001110000100000111000100
100010000000000000100000000000000000000000000000000011

.logic_tile 4 20
000000000000000000000000000000011100000100000100000001
000010000000000000000000000000000000000000000000000000
101000000000101001100111100000011111010100000000000000
100000000000001011000100000111011001000110000010000000
110100000001010000000000001001100001000001100010000000
010100001000000011010010000011101011000010100000000000
000000001010000011100010000000001101000110100000000000
000000000000000000100000001011001101000100000000000000
000000000000000000000010010101011001010100100000000000
000000000000000001000111010000001000001000000000000000
000010001100011111100110100000011011000110100000000000
000000000000000001000100001101001101000100000000000000
000000001100000000000110000000001110000100000100100000
000010000001011001000011110000010000000000000000000000
110000000001010001000110000111101110000100000000000000
100000000000100000000000000101010000001101000000000000

.logic_tile 5 20
000000000000000000000010000101101010000100000000000000
000000000110000000000100000000000000000001000010000000
101010100000011000000110000000011001000100100010000000
100001000000101111000000000000001010000000000000100000
000000000000100000000011110000011010000100000000000000
000000001011010111000110110011000000000010000010000000
000010000000001000000111010111111011000000100000000000
000000000000001011000110110000011001101000010000000000
000000000000000000000110000101101010000100000000000000
000000000000000001000000000000010000000001000010000000
000000000000000000000000000000000001000000100000000000
000000001110000000000011111001001010000010000010000000
000001000000001000000000001000011010010100000111000000
000010000100001111000000001011011011010000100010000000
010010000000000111100000000011100000000001110100000100
100000000000000000100000000111101101000000100011100000

.ramt_tile 6 20
000000100110001111000000000011101110000000
000101001100001111100000000000100000000001
101010100001000011100011100101001100000010
100011101010000000000000000000100000000000
110000000000000000000011100001001110000100
010000000000000000000000000000000000000000
000000000000101001000111000011101100000000
000000000000010011100110000000100000000001
000000001010011000000000010001101110000000
000000000110001001000011110001000000000001
000011000000000000000111111101101100000000
000010000001000000000011100101100000000001
000010100101011000000111000001101110000000
000001000000001001000000001111100000010000
010000000000000111100000001111101100000001
110000000000000000100000001101000000000000

.logic_tile 7 20
000000000000000000000000000111101000001100111010000000
000010100000000000000000000000000000110011000000010000
000000001000001000000000000000001001001100111000000000
000000000000001011000000000000001111110011000000000010
000010000100000000000000000101101000001100111000000000
000000001011000000000000000000100000110011000000000000
000100000000000000000000010011001000001100111000000000
000000000000000000000011010000100000110011000000000000
000001001010001000000000010111001000001100111000000000
000000000000000111000011100000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000010100000000000000000000000000000110011000000000000
000000000000100000000000010000001001001100111000000000
000000100110001111000010100000001000110011000000000000
000000000010000000000000010000001000001100111000000000
000000000000001111000010100000001111110011000000000100

.logic_tile 8 20
000000000001010101100000011000011000000100000000000000
000000001100000000100011011001000000000010000000000000
101000000000000001000000000111101011000001010100000100
100000001110100000100011101101101010001011100000000001
010000000001100111000000000000001111000100100000000000
010000000001010001000010000000001001000000000000000000
000000100000101000000000010000001101010000000000000000
000001000010011011000011110001001100010110000001000000
000010100000001101100000010000001100000010000001000000
000011101100000011010011110000000000000000000000000000
000000000000100001000111001000000000000010000001000000
000000000000010000000100001011000000000000000000000000
000011100010000000000010101000011010000100000000000000
000001000000000011000000001001010000000010000000000000
110000000000000000000110001111001100010101110100000000
100000000000000000000000000101111010010110110001000000

.logic_tile 9 20
000001000000000001000000000000011010000100000100000000
000000000000000000100000001101001101010100100000000000
101000000101011001000000000011001100001000000100000000
100000000001001111100000001011100000001110000000000000
110010000001010000000011101000000000000010000000000000
110000000001110000000000001111000000000000000010000000
000000000000001000000011101011011100001101000100000000
000000000100000001000100000111110000000100000000000000
000000000000001001100110001001000001000000010100000000
000100000000101011000010011101001000000010110000000000
000001000011010000000000000000000000000010000010000000
000000001110100000000011110000001101000000000000000000
000010000000000000000111000001100001000001110100000000
000000000000010000000000001011001111000000010011000000
000000000000000000000110010000001101010000000100000000
000000000100001111000011000011011111010010100000000000

.logic_tile 10 20
000110000000000000000000000101100000000010000000000000
000100001110000000000000000000000000000000000010000000
101000000000001000000000000000001010000100000100000100
100000000000011111000010110000010000000000000000000000
110000000001110000000010110000001010000100000100100000
100000000000001101000110110000010000000000000000000000
000100000110001000000000010000000000000000000100000000
000100101100000101000011100101000000000010000000000010
000010000000100000000010001000000000000000000110000000
000000000001000000000000001001000000000010000000000000
000000000000101000000010000011100001000001010010000000
000000100000000101000100001011001101000001100010000000
000000000001010000000000000101100000000000000100000000
000000101100100000000000000000100000000001000000000010
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000010

.logic_tile 11 20
000000001010000111100000000000000000000000001000000000
000001000001000000010011100000001001000000000000001000
000000001010000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000000000
000100100000000000000000000011001001001100111000000000
000010101000000000000000000000001100110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001000110011000001000000
000010101110000101000000000111001001001100111000000000
000001000000100101000010100000101111110011000000000000
000000000000000000000010000011101001001100111000000000
000000000000001001000011100000101111110011000000000000
000000000000100101100000000011101000001100111000000000
000010001011011011000011010000101101110011000000000000
000000001000000101000010100011001000001100111000000000
000001000000000001000010100000001110110011000000000000

.logic_tile 12 20
000000000001010000000110110000011000000100000100000000
000000001101010000000111010000000000000000000010000000
101000000001010101100110100011001010000010000000000000
100100000000000000100011100000110000001000000000000000
010010000000000000000111110111000000000000000100000000
010000100000000000000111100000000000000001000010000000
000000000000010101100000010001101111000000100000000000
000000000000000000000010100000111011101000010001000100
000000000000000000000000001000001010010000000000000100
000110101000000000000010100101011111010110000000000010
000000001010000000000000000011100000000000000110000000
000000000000000000000010000000100000000001000000000000
000000000101000000000010001000001000010000000000000000
000100000000100001000111100111011111010110000001000000
000000000001000101000000001000001110010000000001000000
000100000000100000100000001001011111010010100000000000

.logic_tile 13 20
000000000000010000000011000011001001001100111000000000
000110100000001111000000000000101110110011000001010000
000000101000000011100000010111101001001100111001000000
000001000001001011100011000000101010110011000000000000
000000000001010000000000000011001001001100111000000000
000000000001100000000011100000001000110011000001000000
000000000000001011000000000011101001001100111000000000
000000000000001111000000000000001101110011000001000000
000001001100000011100111100101001000001100111000000000
000010100001010000000011110000101000110011000000100000
000000100110101000000010000001101000001100111000000010
000001000001001001000000000000101001110011000000000000
000000001111000000000000000001101000001100111010000000
000000001010100000000000000000001101110011000000000000
000100000000001111100011100101101001001100111000000000
000001000000000011000100000000001110110011000000000100

.logic_tile 14 20
000000000111000000000111100011101001001100111000000000
000000000000110000000110000000101000110011000000010000
000000000000000000000111100111101001001100111000000000
000000000000101101000100000000101100110011000000000000
000010000001000101000010110101101001001100111000000000
000000000001010000100111110000101010110011000000000000
000000000010000101000010100101001001001100111000000000
000000001010000000100111100000101111110011000000000000
000000000001100000000000000001001000001100111000000000
000000000000110000000000000000101010110011000000000000
000001000000000011010111000011101000001100111000000001
000010001100000000000111010000101011110011000000000000
000000101110100000000000000001101000001100111000000100
000000000000010000000011110000101001110011000000000000
000000000000000000000010110101101000001100111000000000
000000000000000000000011100000101111110011000000000000

.logic_tile 15 20
000001000001000000000000001000000000000000000100100000
000010101100000000000000000111000000000010000000000000
101001000000000111000010010000000000000000100110000000
100010000000000000000111110000001100000000000000000000
010000000000000111000000000000011001010000000010000000
000000000010000000100000000011001001010010100000000000
000000100001010000000011000011000000000011010100000000
000001000001000000000100000111101101000010000000100000
000000000000000001000010000001100000000000000100000000
000000000000100111000011110000100000000001000000000101
000001000000000000000000000000001010000100000100000100
000000100000000000000010000000000000000000000001000000
000000000000011011100000000000000000000010000000000000
000000000100000101100000000111000000000000000001000000
000010101010000001000000000011111010001011000100100000
000001000000000000000000000111110000000010000001100000

.logic_tile 16 20
000000000001011101100000000001111001010001110000000000
000000000001010101000011101101101000000001010000000000
101000000000000111000010000111111100000000100000000000
100000001110001101100111100000001000101000010000000000
000001101000001111000011111000001110010000100000000000
000011000010000011100011110011001000010100000000000000
000010100000010000000000000111000000000000000110000000
000000001010001001000010000000101111000000010000000000
000101000000100000000111000000011010010000000110000000
000110000000000000000111110000001111000000000000000000
000000000000001000000000000111111001010000100000000000
000000000000001101000000000101111011010000010000000100
000001000000001000000011110111101010100000010000000000
000000001010000111000011100101011101101000000000100000
110000000001000111100111000001011100000000100000000000
100000000000100001100000000000101101101000010000000000

.logic_tile 17 20
000000100010000101100000010001001000001100111100000000
000001000000000000000010100000001110110011000001010000
101000000100010000000110100101101000001100111100000000
100000000001100000000000000000001111110011000000100000
110010000000000000000111100001101000001100111100000100
010000000000100000000000000000101111110011000000000000
000100001100000111100000000011101000001100111110000000
000000000000000000100000000000101110110011000001000000
000000000001100000000110100011001000001100111100000000
000000000000110001000010010000101100110011000000000010
000000000000000000000010110001001000001100111100000000
000000001010000000000111000000101101110011000000100000
000000000000000001000010000011001001001100111100000000
000001000000000001000110100000101111110011000000100000
000000000000000000000011000101001001001100111100000000
000000000001110000000000000000101101110011000000000010

.logic_tile 18 20
000100000000000111100000001101111001100001010000000000
000110000000000000100010011101101010111001010000000000
101000000001001101000000011011011000111101110010000000
100000000100000011100011010011001000110100110000000000
010001000000000111000000001011101100101000000010000000
010000100000001111100000001001111010010000100000000000
000000001100000001000011110101111110000000000010000000
000000000000000000100110000000000000000001000000000000
000000000000010011000111001111001101100010110000000000
000000000000011111100100001111001010100000010000000000
000000100000001001000010000000011100000100000100000000
000000000000001011000000000000000000000000000000100000
000001000001111111100000000101001101000001010000000000
000010100001010011000000000111001011000010010000000000
000100000000000111000111001000000000000000000100000001
000000000010000000000011011111000000000010000000000000

.ramt_tile 19 20
000000001101000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010100000000000000000000000000000
000001000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000101110000000000000000000000000000000
000001001100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 20 20
000000000100001000000111100000001100000000000000000000
000010100001000111000100000011010000000100000000000100
101001001011011000000111101001000000000010000000000000
100000000000001011000000001101000000000000000000000000
110010100000000111000011100000000000000000100100000000
000001000000000101100000000000001011000000000010000000
000100000000101101000010011000000000000000000100000100
000001000001000011100011100101000000000010000011000000
000000000001010000000010000101011111000000100000000000
000000000000001111000100000101001011010100100001000000
000000000100000000000000000111111011000010100000000000
000000000110000000000000000000001001001001000000000000
000000100000000000000000000001000000000000000101100100
000001000000000000000000000000100000000001000000000010
000000000001000011100000000000011000000100000100000100
000000001110001111100000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000110010001001011100001010000000000
000000001100000000000011111011101010010000000001000000
101010100000000000000000000011001001101000000001000000
100000000110010000000000000101111101100000010000000000
010000000000001000000111100011100000000000000100000000
110000000000001111000000000000000000000001000001000000
000000100101000111000000000000000000000000000100000000
000001001110100000100000001011000000000010000000000000
000000000000000000000011001000000000000000000110000000
000000000000000000000110010011000000000010000000000000
000010000000000011100110000000011110000100000100000000
000000001000101011000000000000000000000000000000000010
000000000000100011000000000000000000000000000110000000
000000000110000000100000000111000000000010000000000000
000000000000000111100000010000000001000000100100000000
000000000000000000100011010000001111000000000000000000

.logic_tile 22 20
000000001110010011100000011101111000011111100000000001
000100000000000000000010000011111001011111000001000000
101000000000000000000011101011011111100000010000000001
100000001100000111000000000011101010101000000000000000
010010100100000000000011111000000000000000100000000000
000000001110000101000010001101001100000000000000000000
000000001100011011100111000011101010000000000000000000
000001000000000111000010100000011011100000000000100000
000000000100000000000000010111101110000100000000000000
000000000000000001000011010000110000000000000000000000
000100000111011111000000010000000000000010100000000000
000000000000000001100010000101001011000010000001000000
000000000000000101100000010001011111000110100000000000
000000000100000000100010110000011010000000010000000000
010000001000000001000000011111011100010011110100000001
010001000000100000100010111111011111110011110001000000

.logic_tile 23 20
000100000000001101000000001011111010001101000100000000
000000000000000001100000001001100000001000000010100000
101010000000100101000011101001100000000001000100000000
100001000001001101100111100001000000000011000001000000
000000000000000000000010111001100001000001010100000010
000000001010000000000111110111101001000010010000000010
000011000000001000000000010011111000001001000100100000
000001000000010001000010010111010000000101000000000100
000000000100000000000000000000011010010000000000000000
000000000110001111000000000001011110010110000000000000
000000100000001000000011100001101011010100000100000000
000000000000001001000000000000111110100000010001000001
000000000000010001000000000001000001000001010100000100
000000000000101001000000000011001001000001100000100000
001000000000001001000000000000000000000000000100000001
000000000000001011000000001101000000000010000000000000

.logic_tile 24 20
000000000000010000000000000000001101000000100000000000
000000001010101101000000001101011111010100100000000000
101000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
000000000000001000000010000000011110010000100100000000
000000000000000001000000001111011000010100000010000001
000110000001000101000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000010000000010000000010001000011100010000000100000001
000001000000000000000100000101011111010110000001000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010011101110001001000100000000
000000000000000000000011010101010000001010000010000001

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000001001010000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000001110000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000010000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
101000000000000001100000001000000000000000000100000000
100000000000001111000000000001000000000010000000000000
110000000001010001100000001000000000000000000100100001
110000000000000000000000001011000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000111100000000000000100000000
000000000100000000000000000000000000000001000000000000
000000000000001000000000010001100000000000000100000000
000000000000000001000010000000000000000001000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
110000000000001000000000000011100000000000000100000000
100000000000001101000000000000000000000001000000000000

.logic_tile 2 21
000010100000001000000000000000000000000000000100000000
000000001010000101000000000101000000000010000010000000
101000000001010101100110100000000001000000100100000000
100000000000000000000000000000001010000000000010000000
110000000001110101100000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000010100000001000000000010000000001000000100100000000
000000000000000101000010100000001000000000000000000001
000100000000000000000000000000011010000100000100000100
000100000000000000000011000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000100000000000000000000000000000000000000100000000
000001000000000000010000000001000000000010000000000001
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 3 21
000000100000000000000000010001101010000000000000000001
000001000100000000000010000000011010100000000000000000
101010000000011001100000001111011000100000000000000101
100001000000000001000000001111101011000000000000000000
110000000000000101000000000000000001000000100100000000
010000000000000000100010110000001010000000000010000000
000000001010001001000000000011101000000010000000000000
000000000110001111000000000000110000000000000000000000
000000000000000000000110100111101100000001000000000000
000000000000000001000111000101011100010010100000000000
000000000000000101100000000011011101100000000000000000
000000001110001001100010001011001110110100000000000000
000000000001110000000110100000011100000100000100000000
000000001110000000000000000000000000000000000000000010
000000000000000000000000001000000000000000000100000000
000000000110000001000011110101000000000010000000100000

.logic_tile 4 21
000000000000000000000000010000001010000100100010000000
000010000000000111000010000000001000000000000000000000
101010100000000000000111000000001010000100000010000000
100001000000000000000011110101000000000010000000000000
110000000000001111000000001000011001010010100000000000
010000001010000111100000001011011001000010000010000000
000000000001010000000111101101101001001000000000000000
000000000000000000000010111101111110000000000000000000
000100100001000000000000000101011100000100000000000000
000000000000000111000010010000010000000001000000000010
000000000000000000000111010011000000000000000100000000
000000000000000000000111010000000000000001000000000001
000000000000011000000000000000001110000100000100000000
000000000000000111000000000000000000000000000000000001
110000000000001000000000000000000001000000100000000000
000000000000001011000010010101001111000010000010000000

.logic_tile 5 21
000010100000000000000000011001100000000000000000000000
000000001010000001000011111111000000000011000000000001
101000000001000111100111100000011011000100100000000000
100000000000100000100000000000001000000000000001000000
110000000001011000000000010111011000000100000010000000
000000000000011111000011100000000000000001000000000000
000000000110000001000000000000000001000000100100000100
000000000000000000100000000000001001000000000000000000
000010100000100000000000000001100000000000000000000000
000000000000000000000000000001000000000011000000000100
000001100000000000000000000000000000000000000101000000
000010001100000000000000000101000000000010000000100000
000101000100000000000000000000001010000100000100000000
000000100000001001000000000000000000000000000001000000
000000000000000000000111000000001000000100000010000000
000000000000000000000000001101010000000010000000000000

.ramb_tile 6 21
000000001110010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000001001001100111000000001
000000001111010000000000000000001101110011000000010000
000001000010100000000000000000001001001100111000000001
000000001100010000000000000000001110110011000000000000
000010001000000000000000000000001000001100111000000000
000001001111000000000011110000001110110011000000000010
000010000000000111000000000101101000001100111010000000
000001000000000000100000000000000000110011000000000000
000000001100000000000000000101001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000000000000101100110110000001001001100111010000000
000000000001000000000010100000001100110011000000000000
000000000000010111100000010011101000001100111000000000
000010000000100000000010100000100000110011000000000100
000100000000000000000000000000001000001100111010000000
000000001100000111000000000000001111110011000000000000

.logic_tile 8 21
000000000010000000000111100000000000000000100101000000
000000100000000000000100000000001100000000000000000000
101000000110100000000000001000000000000000000100000000
100000000000000000000000000011000000000010000001000000
110010100000100111000010100011100000000000100000000000
010001001100000000100100000000101010000001000000000000
000000000000000000000000000011111111100000000000000000
000000100000010000000011111011001110000000000001000000
000010000000101000000110100001011010000110000000000000
000000000101001011000010011101110000001010000000000100
000001001010101011100011100101011100000100000000000000
000010000001000001100111100000010000000001000000000000
000001000001000000000011100000011110000100000000000000
000000000000100000000000000101010000000010000000000000
000000000000001011100000000111001010000100000000000000
000000001100000101000010010000100000000001000000000000

.logic_tile 9 21
000000001010010000000000001111011000001000000100000010
000001000100100000000000001101000000001101000000000000
101000001110011111100110011000000000000000000100000100
100000000000101011000011100011000000000010000000000000
110001000100011001000000001000000000000000000100100000
100000000000001011000000001101000000000010000000000000
000000000000000000000011101001111000000110000000000000
000000000000000000000000001011010000001010000000000000
000010000000010101000000000000011001000110100000000010
000001000001110000000000000101011001000000100000000000
000010101000000101100011000000000001000000100101000000
000001000000000000000100000000001110000000000000000000
000100000101001000000000001101011110001000000101000000
000000000000101011000000001101010000001101000000000000
000000000001010000000000000000000000000000000100000000
000000000000000101000011100011000000000010000000000000

.logic_tile 10 21
000000100110000000000011100011000000000001010000000000
000000000000000001000010001111001001000001100010000000
101000000000000000000000011101101100001001000000000000
100000000000000000000011010101100000000101000010000000
010010000000000000000010010111100001000000010010000000
110000000000000000000011101001101110000001110000000000
000001000000001011100111100001001110001000000010000000
000010000010000111000010000111100000001110000000000000
000000000000100101100000010000000001000000100100000000
000010001010011001000010100000001001000000000000000100
000001100111001000000010001011101000001001000000000000
000000000000000101000111101101010000000101000000000001
000100000000001001000011000000001000010000100000000010
000000000010000101000000001001011101010100000000000000
010000000000010001000000011001011100101111110001000000
110000000000000000100010101011011011010110110000000000

.logic_tile 11 21
000100000000000111000000000001001000001100111000000000
000010100000000000000000000000001101110011000000010000
000000001010000111000000010111101001001100111000000000
000000001110000000000011000000101100110011000000000000
000001000000010000000000000101001001001100111000000000
000000000000000000000011100000101100110011000000000000
000000000000000000000000010111001001001100111000000000
000010101100000000000011110000101000110011000000000100
000010100000000101000000000011001001001100111000000000
000000000110100101000010100000001001110011000000000000
000000000000000011100011000011001001001100111000000000
000010000001000101100111110000001101110011000000000000
000000000111000001000010100111101000001100111000000000
000000101010100000100000000000101110110011000000000000
000000000110000000000010100011101001001100111000000000
000000000001000000000010100000101011110011000010000000

.logic_tile 12 21
000110001011000000000000000111000000000011000000000000
000000000110101111000000000011100000000000000000000000
101000000000000000000111000001000000000010000000000000
100000000000000000000100000000001111000000010000000000
000000101011000001000111100111000000000010000000000000
000000000011110000100100000000101011000000010000000000
000000000000000000000000000000001110000100000100000100
000000100000000000000000000000010000000000000000100100
000101000101001000000010100111001100000010000000000000
000100001110000011000000000000110000001000000000000000
000001000000000000000000000000001010000010000000000000
000010000000000000000000001111000000000100000000000000
000000000000010000000010010111011000000010000000000000
000001000000000000000110100000110000001000000000000000
110010001010100000000010000000011110000010000000000000
000001001100010000000100001111010000000100000000000000

.logic_tile 13 21
000000000110000000000000001000001001001100110001000100
000000000000000000000011011001001011110011000011010100
101000000000000000000000000011000000000000000100000000
100000100001000000000011110000100000000001000010000000
010000001010000000000000000111000000000000000110000000
000000000000010111000000000000100000000001000000000100
000000000001000000000010000111000000000000100000000000
000000000000100000000000000000001010000001000000000100
000001000110000000000011100011100000000000000000000000
000010000000100111000111110000101100000000010000000000
000001000010000000000110000000001110000100000000000001
000010100000000000000100001011000000000010000000000000
000010000111000011100000000000000000000000100100000000
000001100000110000100011010000001001000000000001000011
000000000000000000000000001111000000000000000000000000
000000000000101111000000000111000000000011000000000001

.logic_tile 14 21
000000000010001000000010100000001000001100110000000010
000010001100000011000011100000000000110011000000010000
101100000001000000000010100001111010000000000100000000
100100000000000101000000000000000000001000000000000000
000010001010100000000000000000000001000000000100000000
000000101010010101000010100001001010000000100000000010
000000001010100011100000000101100000000000000100000000
000000000000010000000000000000001001000000010000000000
000100000000000000000000001000001010000000000100000000
000000100000000000000000000101000000000100000000000000
000110001010000000010000000000011010010000000100000000
000100000000000000000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101001001000000100000100000
110000000100100000000000001101100000000011000100000000
100000000001000000000000001001000000000010000000000000

.logic_tile 15 21
000000000000100000000110000101011101111010000000000000
000000000101001001000000000001101111001101010000000000
101000000000000101000000000011011100000001000000000100
100000000000010000000010010101001101100001010000000000
000000000000001000000111100111001011111111000000000000
000000001000000011000111001111111111000100100000000000
000000100011010000000000000000001100010000000110000100
000000000001101101000010110111011001010100100011100001
000000000000010001100010000000011011010100000000000000
000000000111110011100010001101011110010000100000000100
000001101000000111000111001101000001000001110000000000
000011100000000111000100001011101000000000100010000000
000100000000000111000111100101100000000000010000000000
000000100110000001100011101101001110000001110000000001
110000100000000011100010000000011000000000000100000000
100001000001010000100100000011010000000100000000000000

.logic_tile 16 21
000000100000000001100011010001101100010110000100000000
000111100000000000000011100000111011100000000001000100
101001000000100000000111100000001111010110000100100000
100000101101011101000010110101011101010000000000000000
010000001100000000000011110000001000000100000100000000
000001000000001111000110100000010000000000000000000001
000010000000000000000010001000011010010100000000000000
000001000000000000000111011111011110010000100000000000
000010000000100000000010111101101011111001110000000000
000101001110010000000010000011111101111110110000000000
000000000000100000000010011001111000001101000000000000
000000000001011001000110001111010000001000000000000010
000000000110100000000010100111100000000000000000000000
000001001010001111000000000000001001000000010000000000
000000000010101000000000000000001101000100000000000000
000000000111011111000011110001011111010100100000000000

.logic_tile 17 21
000100001011000101000110100011001000001100111100100000
000000000000100000100000000000101011110011000000010000
101000000000000000000000000101001000001100111110000100
100000000000000000000000000000101000110011000000000000
110000001100000000000110000011001000001100111110000010
010000000000000000000110110000001011110011000000000000
000010100000010000000000010101001000001100111100000000
000001001000100000000011110000101110110011000000100000
000010100000000111000011110001001000001100111110000000
000010100000000000100011010000101011110011000000100000
000010100000100000000000000101001001001100111100000000
000001000001010000000000000000101011110011000000100010
000000000110000000000000010111001000001100111100000000
000000000000001001000011100000101011110011000000100000
000010100000000000000000000101001000001100110100000000
000001000000000000000000001101100000110011000000000110

.logic_tile 18 21
000000001000000001000111100011001001010110000110000010
000000000000001111100010010011011011101000000000000000
101000000000100011000000011001001001101001110000000000
100000000001000000100011111101011110111101110010000000
010000001010011000000011101011101111110110000000000000
000000101010101101000100001011101010110000000000000000
000000100000001011100111000111001101000010100000000100
000001000010000111100010110000111000001001000001000000
000010000111101001000010000111000001000000100100000000
000000000001101101000111110011101011000000000000000001
000000000000000000000010000001100000000000000100000000
000000000000000000000111000000100000000001000001000000
000010000000000000000111101001001010000001000001100000
000000001010000001000110011111000000000000000000000011
000000000001011000000111001000001010000100000010000000
000000001100101001000000000101011101010100100000000000

.ramb_tile 19 21
000010100000100000000000000000000000000000
000100100110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000011000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000101111110000000000000000000000000000
000100000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000001010000000000000000000000000000

.logic_tile 20 21
000000000001010111000111100001111110001000000000000000
000100000000100011100111111101110000001110000000000001
101010000010000000000011010001011000000000000000000001
100000001101011001000111010001010000001000000000000000
010000001011100111000111011000000000000010000010000000
010010100010101101000110000001000000000000000000000000
000001000000000000000111100011111110111110100000000000
000100000000000000000011010011011001111110010000000000
000000000000001111000000001001000001000001110000000000
000000001010000111100000000001001001000010100010000000
000000100000000001000111000011000001000010110000000000
000001000000100111100100000101001011000000010000000000
000001000000000000000000000101000000000000000101000000
000010000000000000000000000000100000000001000000000000
000000100000000000000010011101011011111000110010000000
000000000000000000000011001011011100111101110000000000

.logic_tile 21 21
000100000000001000000111011000001000000110000100000000
000000000000001111000111101101011011010110000000000010
101000000000000101100011100111011011000110000110000000
100000100000000000100100000000111000101001000000000000
110000000000000000000110110101111001101101010000000000
100000000000001001000011101001011101111110110000000000
000001000000000011100011100000000000000000000101000000
000000000000001101000011110101000000000010000000000001
000000000110000111100010001101001111101101010000000000
000010100000000000100100000111101101111101110000000000
000000000000000101100000000001011011110000010100100000
000001000000000000100010001011011011110001110000000000
000000000000000000000111101011111110010000100000000000
000000000000001111000000000101011001010000010000000000
000010000001010111000000010001011010010000000100000000
000010100110110000100011010000011100100001010000100000

.logic_tile 22 21
000000000001011000000111111101011000011100000000000000
000000000000001011000110101011111110001000000000000000
101010100000001111000111101001000000000000000100000000
100010100000000011100100000111100000000001000001000000
110000001100101111000000001011101010001000000000000000
010010000000010111000011100001011000000110100001000000
000110100000001111000000010011000001000000100100000010
000000000000010101000010100000001000000000000000000000
000001000100001000000011100101111010000000000100100000
000000000001000001000010000000010000000001000000000000
000000000000000111000000000101000000000000000000000000
000000000000000000000010000000001010000000010001000000
000000000110000001000111001011000001000001110000000000
000010000000000000000111000101101111000000010000100000
000000000011101011000111100111011110101011110000000000
000000000000000111000100001111101001011111100010000000

.logic_tile 23 21
000000100000001011100000001000001100000010000000000000
000001000000001011000000001001000000000000000000000000
101000000000010000000011010111000000000001110000000000
100100000000000000000010000011001000000000010000000000
000000000000001000000111111000001111000000100100000000
000000000000000001000110001011011111000000000001100000
000001000100000101000111111000011010000100000000000000
000000000110000000000111101101001100010100100000000000
000000000000000111100111000000000001000000000000000100
000000000000000000100111111011001011000000100000000000
000000000000000000000010000000000001000000000000000000
000000001000000000000110001011001101000000100000000001
000000100001010111100000010111001010100010010100000000
000001000000000001000011000001001011100001011000000100
110000000000000000000110001000000000001100110000000000
000000000100000000000000001001001011110011000000000000

.logic_tile 24 21
000000000100000111000000001011100000000001110000000000
000000001110000000000010101101001001000000010000000000
101000000001100000000000000000011100000100000100000100
100000000000110000000000000000000000000000000000000000
010010100000000000000011100101000000000000000100000100
110001001100000000000011010000100000000001000000000000
000000100000000000000011100000000000000000100100000000
000000000000000101000100000000001000000000000000000010
000000100110000111100000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000001001011100000001000011111010000000000000000
000000100000101011100000000101011111010110000000000000
000010100000100000000000000011000000000000000100000001
000001000000010000000000000000000000000001000000000000
000000000000101000000011100000000001000000100100000000
000000000101010011000110000000001110000000000000000010

.ipcon_tile 25 21
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000010100000000000000000000000110000110000001000
000000000101010000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000010000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000001000000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
101000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000100
010010000000000000000111000011100000000000000100100000
110000000000000001000100000000000000000001000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010001011000000000010000000000110
000000000001000001000000000000000000000000100100000100
000000000000100000000000000000001010000000000000100000
000010000000000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101010000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
010000000000000000000000001001011010111001010000000000
010000000000000000000000000001001100111111110000000000
000000000000001000000000000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
100000000000000000000000000000000000000000000000100000

.logic_tile 3 22
000000000000000000000110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000111001101011111001001100000000000
100000000000000000000100001011101100001001010000000000
010000000000000001000010101011111001000110000000000000
010000000000000000100000001111011011000001010000000000
000000000001010000000010100111001100011101000100000000
000000000000000101000000001111111110101111010000000010
000001000000000000000000001011111000100000000000000000
000000100000000000000011101101011010110000100000000000
000000000000001001000010010011011100000000110110000000
000000000000000001100110101001111111000110110010000000
000000000000100000000111100000000000000000000000000000
000000000101010001000010000000000000000000000000000000
110010100000000011100110100011111111000000000001000100
100000000000000000000000000000011010000000010000000000

.logic_tile 4 22
000000000000100000000111110011111111010100000000000000
000000000000000000000110110000011001100000010000000000
101000000000000000000011101000011110000100000010000000
100000000000000000000111101011010000000010000000000000
110000000000000000000000010101100000000000000100000000
110000000000000000000011100000000000000001000000100000
000000000000001111000000000011000000000000000100000000
000000000110000111000011110000001011000001000000000000
000001000000001101100000000001011010000010000010000000
000000000000000101000000000000110000000000000000000011
000000000000000011100011100001000000000000100100000000
000000000000000000100010010000101100000000000000000000
000000100000101000000010001011111000000111000000000000
000000000001010001000000001011010000000001000000000000
000000000000000001000010010101111111111001010000000000
000000000000000000000110010111001100111111100000000000

.logic_tile 5 22
000100000000000000000110100011111110111001110000000000
000000000000000000000000000011101111111110100000000000
101010000000000000000000010011101101111101010000000000
100000001110000000000011010101001101111110010000000000
110000001110010000000000000000000001000000100100000000
010000000110001001000000000000001010000000000000000000
000010000000001101100000000000000000000000100100000000
000000000000001101000000000000001101000000000001000000
000001000001011000000011100000001000000100000100000000
000000100000100011000010000000010000000000000010000000
000000000000000001000111101001100001000000010000000000
000000000000001101100000000101101111000010110010000000
000000000000000000000011000111000001000000100000000000
000000000000000000000110000000101111000001000010000000
000000000001010000000011100000000001000000100100000000
000000000111101111000010000000001100000000000000000001

.ramt_tile 6 22
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000111010000000000000000000000000000
000001000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000010100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 7 22
000000100100000101000000000000001001001100111000000000
000001001110000000100000000000001000110011000000010001
101000001110000101000000000111001000001100111010000000
100000000000001101100010110000000000110011000000000000
010001000001010000000111000000001001001100111000000000
110000001110000000000000000000001001110011000010000000
000101001110000000000000000000001000001100111010000000
000010100000000000000000000000001000110011000000000000
000000000000000000000000000111001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000000001011000000000000000001001001100111010000000
000000000000101011000000000000001000110011000000000000
000000000001011101100000000111101000001100111000000000
000000000101011011000011000000000000110011000000000100
110000000000001000000000000000001000001100110100000000
010000000000100111000000000000001110110011000000000110

.logic_tile 8 22
000000000001100111000110110000011000000100000100000100
000000000000010000000110110000000000000000000000000000
101010100000000001100000000000000001000000100000000000
100001000000000000000000000001001100000010000000000000
110000000001010101000111000011101110101001010000000000
100000000000000000100010011101111111110110100000000001
000001001010010011000000000111100000000000000100000000
000000100010101101000000000000100000000001000000000000
000000000000001111100000000000000000000000000100000000
000000000000001011000000001001000000000010000010000000
000000100110000111000110101011000000000001110000000000
000001000000000000000111110111001001000000010000000000
000000001011000000000010000101101101111100010011000101
000001000001010000000010000101001010111100000000100000
000000000110000011000111110011111111111001110000000100
000000000000000001100111101101101111111110100000000000

.logic_tile 9 22
000010100000001000000010100111000000000000010100000000
000000000000001101000100001011001010000001110001000010
101000100000000000000111100000011010000010000001000000
100001000000000000000111110011001010010010100000000000
010000000000000111000111101111100000000001010100100100
110000000000101111100000001101101101000001100000000000
000010100001000001100111011001001111000000110000000000
000010100001101111000111101101001001111011010000000000
000010100001010011100011100000001001001100110000000000
000011000001100000000010000000011110110011000000000000
000000000100001000000000010111011001100000100000000000
000001000000000001000010101111111110010010110000000000
000000000000001111000110001011000000000010010100000010
000000001010000101100010000011101101000010100000000000
000000100000101001000000011011101100001001000100000000
000000000000000101000010000101110000000101000000000010

.logic_tile 10 22
000010001010000000000000010101001110001101000100000100
000010100000000111000011000001100000000100000000000000
101001000000100000000111101011111010001001000000000000
100010000000010000000000000111100000000101000000000000
010000000001010000000000011101100000000001000011000001
010001001010100000000011010011000000000000000010000100
000000000000001101100011100101101101010000100000000100
000000001000001101100100000000011101101000000000000000
000011100000000000000011110000001101010000000000000000
000010000100000101000111110011011010010110000000000000
000011100001010000000110110000011011010000100100000010
000010000001101001000010101101011111010100000000000010
000000000110010000000010000101011001010000100100000000
000000000000000001000110100000111111101000000000100000
000011000100000000000010000101101110010000100001000000
000000000000001001000010110000011111101000000000000000

.logic_tile 11 22
000010000001011000000000010101101000001100111001000000
000010100000101111000011100000101110110011000000010000
000000000000000000000000000001101001001100111000000000
000000000001001111000000000000001101110011000000000000
000001000000001000000000000011101000001100111000000000
000010100100000111000000000000001000110011000000100000
000010100000001011000000000001001000001100111010000000
000001000000001001000011110000101101110011000000000000
000010101011000101000111010101101000001100111000100000
000000000110100000000111010000001101110011000000000000
000000001110000011100111000101101001001100111001000000
000011001110000111000100000000001110110011000000000000
000000000000000011100011000101001001001100111000000000
000000000011010000000100000000001100110011000000000000
000100000000001000000000000111001000001100111000000000
000000000000001101000000000000101100110011000000000000

.logic_tile 12 22
000100000001000000000011110000001000010010000000000000
000100000000001111000010010000011001000000000000000000
101010000000010000000000000001000000000010000000000000
100000000000100000000000000000101100000000010000000000
010000000001111000000111000000001010000010000000000000
110000000000110111000000001001000000000100000000000000
000000001000100000000000001001000000000011000000000000
000000101010010111000000000101100000000000000000000000
000000100000000011100000000000000000000010000000000000
000100000000000000100000001001001000000000100000000000
000000001000011000000000000111000000000000000100000000
000010100000001011000000000000100000000001000000100000
000010100000100000000110101000000000000010000000000000
000000000000000000000100001111001001000000100000000000
110001000000000000000010000011101000000010000000000000
100010000000000000000000000000010000001000000000000000

.logic_tile 13 22
000001100101000111000000000000001100010010000000000000
000010000010000111000010100000011001000000000001000000
101001001111100000000000000001000001000010000000000000
100010000001110000000000000000101100000000010001000000
010000000000000101000111000000000000000000100100000100
110000000000101001000000000000001000000000000000000000
000010001110100000000000000000001011010000100000000000
000000000000010000000000000101001110000000100000100100
000100000001010101000010101000000000000010000000000000
000100000000000000000000000011001001000000100001000000
000000000110000101000000010000011100010100000010000100
000000000000000101000010100001011010000100000000000000
000000100010100000000000000011000000000010000010000000
000001000000010000000000000000001001000000010000000000
000010100001111000000000001001000000000011000010000000
000001000000100101000010101111100000000000000000000000

.logic_tile 14 22
000000000000001000000000010111111011111101010000000000
000010100000001001000011000001001101111101110000000000
101010000001010000000000000000001010000100000111000000
100000000001001111000000000000010000000000000000000000
010000000000101000000111100111000000000010000000000000
010000000001011101000100000000101101000000010001000000
000100000000001000000000000000011000000100000100000000
000000100000001111000000000000000000000000000000000010
000000000000010000000000011101011101110010110000000000
000000100001010000000010010111001111010111100000000000
000000001100100111000010111011000000000011000000100000
000100000001000101100011001011100000000000000000000000
000010101000000000000000011101011111110010110000000000
000010100000000000000010100111011111010111100000000000
000000100001011001000010010011011100000010000000000100
000010100110001001100111110000100000001000000000000000

.logic_tile 15 22
000000000001001111000011110011111101111110000000000000
000000100000101111000010011101101110101011010000000000
101010000000000000000000000000000000000000000110000000
100000000000000000000011100001000000000010000000000000
010000000000001111000110100000001100000000000001000000
000000100000100101100111110011001001000110100000100000
000000000000000000000000000001000000000000000110000010
000000001011010000000000000000000000000001000000000000
000001001010101011100000001000000000000000000101000000
000010100000000001000000001001000000000010000000000000
000010000000000111000011100000000001000000100100000000
000100001010000000000000000000001110000000000000000010
000000100110000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000001000011000111101010000000110010000000
000000100000000001000100000101101011000110110000100000

.logic_tile 16 22
000000000000000000000000000000001010000100000101100000
000100000010001001000000000000010000000000000000000000
101001001011010000000000000000000000000000000100000010
100000100001110000000000001011000000000010000000000000
010000000100000000000000000000000001000000100101000001
000000000000000000000010000000001010000000000000000000
000001000110000001000011100011100000000000000110000000
000110100000000000000011110000100000000001000001000000
000100001010000000000110101000011010010010100100000000
000000000000000000000100001101011111010000000001000000
000010000010100001000000000000000000000000000110000000
000010101011000000000010000111000000000010000000000000
000010100000000000000010100011100000000000000110000000
000100000000000001000000000000000000000001000000000000
000001001010010000000000000001000000000000000100000000
000010100000100000000000000000000000000001000000100100

.logic_tile 17 22
000010100000100001000000010011011010000100000110000001
000000000000000000100011110000011010101000010000000000
101000100000101000000000011011011000001000000000000000
100000000001001011000011100011100000001101000000000000
110010000000000001000110110011100000000000010000000000
110000000000000000000010111101001001000010110000000000
000000000011010000000110000000011001000110100000000000
000000000000001111000011101101011010000100000000000000
000000101010001111000000010000011101000000100000000000
000010000001010111000011110011001101010100100000000010
000000000000100111100111111000001110010100000000000000
000000000000010000000111110011001111010000100000100000
000000001000000101000011111000011100010000000110000000
000010100000001111100111011101011010010110000000000100
000001000001000000000000000101000000000001110101000000
000000100000100000000000000111001000000000100000000000

.logic_tile 18 22
000010000100000011000000011001111010000000110000000000
000101000000000101100011010011101100110111100000000000
101000001100000111100111100000000000000000000101000000
100000000000000101000110110111000000000010000001100000
010000100001001111100110100000011001010000000000000000
010100001001110001000000000001001000010100000000000000
000000000001001000000010100000011000000100000110000100
000000100000001111000010000000010000000000000000000001
000010001110001101000000000001011111010000000010000000
000000100011000011100000000000011110100001010000000000
000000000000010000000000000000001010000100000110000000
000000001000001111000000000000010000000000000000000010
000000000000010000000000000011000000000000000100000000
000010000000000011000000000000000000000001000001000000
000100000000000111000000001101011010111100000000000000
000000000000000000000010001101011010000110000000000000

.ramt_tile 19 22
000000000000010000000000000000000000000000
000000000100000000010000000000000000000000
000010001000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001100000000000000000000000000000
000000101011000000000000000000000000000000
000011100000010000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010100110000000000000000000000000000000
000100000010000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000100000000000000000000000000000

.logic_tile 20 22
000000001100000000000000000001101010111100000000000000
000001000000001111000011100111011011001001000000000000
101100001100000111100000000000000001000000100100000000
100101000000001111100000000000001100000000000001000000
010000000001000000000010110101111101100010010000000000
010011000000100000000110110001111110010010100001000000
000000000000000011000000010011111000000110000000000000
000010000000001111000011010011100000000101000000000000
000000000000100111000110000000000001000010000000000000
000000001001011001100000000000001010000000000001000000
000011100000000111000011101001011110000111000010000000
000101000001010000100011100101010000000010000000000000
000000000010000111100000000000000000000000000110000000
000011000000000000000000000011000000000010000000000000
110010100000100111100010001000011110000110000000000000
100000000000010000100000001101001101000100000010000000

.logic_tile 21 22
000000000000000000000011110111111001010101000010100100
000000001010001001000011101001111000111110000000000000
101000100000000001100111101111101001011101010000100000
100010001100001101100100001011111111001001010000000000
110001000001010000000000000011001101010010100000000000
010000000000000001000000000000011110000001000000000010
000000001010001001000010000101111010010000100000000100
000000000000000011100000000101011110100000100000000000
000000000001010111100010010000001000000100000100000100
000110100000100000000011110000010000000000000000000010
000010000000000000000010110111011100000000000000000100
000001000000000000000011110000110000001000000000000001
000001000100101000000010010101111000001110000000000010
000010001010110011000010100001000000001111000000000000
000000000000000111100111000000000000000000100100000001
000000000000100000100110000000001111000000000000000000

.logic_tile 22 22
001000000000000000000110010101001110010110000000000000
000100000000000000000011110000011111100000000000000000
101000000001001000000110011011011010000010000000100000
100000000000101111000011001001001001000000000000000000
010000000000000000000000001111100000000010000100000000
000000000000000111000000000111101101000000000000100000
000001000000000001100000001111011100001110000000000000
000000000000000000000000000011100000001000000000000000
000000000000011000000110111000000000000000000110100100
000000000000100001000010111001000000000010000001000100
000000000000001001000111000111011000001011000000000000
000001001010100101100100001011100000000010000000000000
000000001110100000000010110000000000000000100111000000
000000000000010000000110100000001001000000000010100101
000000000000100011100110111111011110001110000000000000
000000001101000000000010111011110000001000000000000000

.logic_tile 23 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
101001101111100101100000000101100001000000001000000000
100000000000100000000011110000101011000000000000000000
110000000001011000000110100101001001001100111100000000
010000000100000101000000000000001001110011000000000000
000100000001010001100110100001101001001100111100000000
000000000000000000000011110000101000110011000000000000
000000000000111000000000000101101000001100110100000000
000000100001011011000011101101100000110011000000000000
000000000000000000000000000011001111010010100000000000
000000000000000000000000000000011111100000000000000000
000000000000000000000011101000000001001100110100000000
000000001100000000000100001001001010110011000000000000
000101000000100000000000010101111010000010000100000000
000010100010010000000010000000010000001000000000000000

.logic_tile 24 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101010000000000011100000000001011101000000100100000000
100000000000001111100000000000101000101000010010000000
110000000010010000000000000000000000000000000000000000
110000000010100000000000000000000000000000000000000000
000010000000000000000000000001111100001001000100000000
000000000000000000000000000011000000000101000000000001
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000101111010000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000100100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
001000000001010000000000000000000000110000110000001000
000000000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000010000000000000000100100100000
000000000000000000000011010000001011000000000000100000
000000000000000000000000000011100000000000000100000000
000000000010000000000011110000100000000001000000000100
000000000000000000000010000000001000000100000100000100
000000000000000000000000000000010000000000000000000000
000000001110000000000000000000011010000100000100000000
000000000000100000000000000000010000000000000000000100
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100000000101110000000000000000000000000000000000
100001000000000011000000000000000000000000000000000000
000000000000100000000011101011101010001000000100000000
000000000000000000000010010101010000000000000000100000
000010100000000111000111101101101101101001010000000001
000001001010001001100100000101111100110110100000000100
000100000000000000000000010101111101101001010000000000
000000000100000000000010111011001000111001010000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110010000000000000000000001101011001100000000100000000
100000000000000000000000000011101000010110100000100000

.logic_tile 3 23
000000000000010000000000010000000000000000001000000000
000000000000000000000011110000001011000000000000001000
101000000000000000000000000001000000000000001000000000
100000000000010000010000000000100000000000000000000000
110000000000000000000011010101001000001100111100100000
010000000000000000000110000000100000110011000000000000
000000000000000000000000000000001000001100110100100000
000000000000000000000000001011000000110011000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000100000000001000000000011111011011011001110000000000
000100000110001111000011001001101110001001010011100000
101000000000000001100011111000011000000100000001000000
100000000000001111000010001111001110010100100000100000
010001100100001000000000011011100001000010100000000100
010001000010100111000010011001001100000010010000000000
000000000000001000000010100011100001000000010000000001
000000000000001111000100000111101110000001110000000000
000001000000000000000000010000000000000000100100000000
000000100000000000000010000000001101000000000000000011
000010101000000101100000000001001111000110100000000000
000000000000001001000010100101011001001111110000000000
000000000000011001000010000101011000000100000000000000
000000000000000011000011110111100000001100000000000000
000000000000000011100000010000011010000100000100000000
000000000000000111100011010000010000000000000011000000

.logic_tile 5 23
000100000000010000000000010000000001000000001000000000
000100000000000000000011100000001000000000000000001000
101010000000101000000011110001000000000000001000000000
100001000101000001000110000000100000000000000000000000
011000000000000011100110000111001000001100110100000000
110000000000000000000000000000100000110011000001000000
000000000000000101000000000101000001000010100000000000
000000000000001111000011110000001011000000010000000000
000000000010000000000010000001100001001100110100100010
000000000010100000000011100000101000110011000000000000
000000100001010000000000000001101110010110000000000000
000001001110100000000000000000101110100000000000000000
000000000010001111000000011111111111110100100000000000
000010000010000111100010001111011010100000100000000000
110110100000000101000110010011011111011100100000000000
000001000000000111100011101011101010110010010000000000

.ramb_tile 6 23
000010000000000000000000000000000000000000
000001001010000000000000000000000000000000
000101000000000000000000000000000000000000
000110001101010000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100110100000000000000000000000000000
000000100010000000000000000000000000000000
000001000110000000000000000000000000000000
000000100010010000000000000000000000000000
000000000000100000000000000000000000000000
000000001111100000010000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000010000000011110000100000100000000
000000000000000000000110000000000000000000000001000000
101000001110000000000000000000000000000000100000000000
100000000000000000000000001001001011000010000000000000
110000000000001111100000010111101000000100000000000000
100000100000000111000011100000110000000001000000100000
000100000000000000000000000011000000000000000100000100
000000001011000000000000000000100000000001000000000000
000000000000000000000000000001000000000000100000000000
000000000000010000000011110000101010000001000000000000
000010100001010000000000000000000000000000100000000000
000001000001010000000000000101001001000010000000000000
000001000010000000000000010111001000000100000000000000
000000000000000000010011000000110000000001000000000000
000100000110010000000000000000001000000100000100000000
000110101000000101000010010000010000000000000001000000

.logic_tile 8 23
000000000000001000000010111011011111100111000000000000
000000000000000111000111101101011100101100010000000000
101000000000001101000111100000001100000100000100000000
100101001110000011000000000000010000000000000000000000
010000000000000111000110101101111000110100100000000000
010000000000001111100100000111101111011000000000000000
000010000000000111000011110101011110111001010000000000
000001001100010000000010001111111110111111110000000000
000000000000010001000000010000000000000000000100000000
000000100000000000100011111011000000000010000000000000
000000000000101000000000000001000000000000000100000000
000000000001010011000000000000000000000001000000000010
000010100000001000000011111111101011001100110000000000
000001000100010001000110101101101010011110000000000000
000000000001010001000011101101011000000010000000000000
000000000000000000100110011001001001000000000000000000

.logic_tile 9 23
000000000000001000000011101111011010001001000100000100
000001000000100001000111101101110000001010000000000000
101000000100000111000011110101011000000000000000000000
100000000001010000100111110000010000001000000000000000
010000000000000001100110000000000001000000000000000000
010100000001010000100110001101001001000000100000000000
000001001000001001100110011000000000000000100001000000
000010001011010001000011100001001001000010000000000000
000000000001010000000000000001101010000100000100000010
000000000000100000000000000000111111101000010000000010
000001000001000000000010001000011111010000100100000010
000000100000100000000000001101001010010100000000000010
000000000000000000000010000101111100001000000100000000
000000001000000000000110000001110000001110000000000010
000110000001010001000010000111111011000100000100000000
000000000000000000000000000000101011101000010000100000

.logic_tile 10 23
000100000000000111000111000001000000000000000100000000
000100000000000000000000000000000000000001000000000010
101010000000000111100010101011100001000010110100000000
100001000000000000100100000001101010000000100010000000
010000001000000001100010000101011000001000000000100000
000000000000101101100010000101110000001110000000000000
000000100000001000000000000000000001000000100110000000
000011101111011011000010000000001011000000000000000000
000000000001000000000111000000000000000000100100000000
000000001000100000000100000000001111000000000010000000
000001000000000000000000001000001010000110000100000001
000000100001010000000011110001011101010100000000100000
000000000000000000000011000111001010000010000000000000
000000000000001111000100000000000000001000000000000000
000010000000000000000000000000000000000000000100000000
000011101000100000000000001001000000000010000001000000

.logic_tile 11 23
000000100100101000000000000101101000001100111000000000
000000000000010111000000000000001101110011000000010000
000010001110100000000000000001001001001100111000000010
000101100001000000000000000000001101110011000000000000
000000000000000000000010000111101001001100111000000000
000000101000000000000100000000101111110011000000000000
000100000001000000000111000101001001001100111000000000
000100000111111001000011110000101100110011000000000000
000000000000000000000000000111001001001100111000000010
000100000110000000000011100000101100110011000000000000
000000001010000101000010110101101001001100111000000000
000000000000000001000010100000101110110011000001000000
000000000101010000000110100111001001001100111000000000
000000000000001001000010100000001101110011000000000010
000010000000001000000110110111001001001100111000000000
000000000000000101000011000000101011110011000010000000

.logic_tile 12 23
000000100001000000000000000011100000000011010110000001
000000001010000011000000000001101110000010000000000000
101000001001010001100000000011100000000011000000000000
100010101110100000100000000111000000000000000000000000
010000000000101000000000000111000000000000100000000000
000000000011000111000010010000101100000001000000000000
000000000010000000000000000011111100000010000000000000
000010000000000000000000000000100000001000000000000000
000000000001000000000000000000011001010010000000000000
000001001010101011000011100000001100000000000000000000
000010100001010000000111000011001100000100000000000000
000000000001110001000111110000010000000001000000000000
000010000000001101100000001101000000000011000000000000
000000000000001011100011110011100000000000000000000000
000010101001010000000000000011100000000011000000000000
000001000000000000000000000101000000000000000000000000

.logic_tile 13 23
000010101010000000000000000101100000000000001000000000
000000000010010000000011110000101001000000000000000000
000000000001110101100000000011101000001100111000100000
000010100000000000000000000000000000110011000000000000
000000000000000000000010010101001000001100111010000000
000000000000000000000010100000100000110011000000000000
000001000010000000000000000011001000001100111010000000
000010100000000000000011010000100000110011000000000000
000000000000000000000000010111001000001100111000000000
000000000100000000000010100000000000110011000001000000
000001001110000000000000000000001001001100111000000100
000010000001011011000000000000001000110011000000000000
000011000000000000000000000000001000001100111010000000
000010101001001011000000000000001011110011000000000000
000001000110000000000000000000001001001100111000000000
000010001100000011000000000000001110110011000001000000

.logic_tile 14 23
000000100000000101000010100101000000000001000010000000
000011100101000000100111100011001010000010100001000000
000001001000001000000111100000001000010000100000000010
000010000000001001000000000101011011000000100000000100
000000001011010001100110000111011000000100000000000000
000000000100101101100110110000010000000001000000000000
000100000001010001100010110011100000000001000000000000
000001000000001101100110011001101010000010100000000100
000000000000000000000000001001001010000001000000000000
000000000000000101000010100001000000001001000000000100
000001001000010000000000000101100001000000100010100000
000000100000000000000010000101001010000000110000000000
000000000000101000000000001101011010000001000010000000
000000000111001111000000001101010000000110000000000000
000101001000000000000000000101001100010100000010000001
000110000000000000000000000000111010001000000000000000

.logic_tile 15 23
000000000001001011100111010111001100111110000011000000
000000000001101001000010011001101111101010000001000000
101000000000000000000110010001000001000000100000000000
100010100000001101000110010111001011000000110001100000
010000000000000001100010001111011100000100000000000000
000000100000000000100100000101010000001100000000000001
000000000001010001100010100101101010000000000000000100
000000001100000000100110110000101110001001010001000000
000000000000000101000000000111000001000001000000000000
000000000000000101000010100011001001000010100000000001
000001001010101000000011101001100000000001000000000000
000010100001000101000000001001001110000001010001000010
000000000000000000000110110001001000001110000111000001
000010101100001101000011011101010000000100000010000000
000101000000100000000000000011101100000100000000000000
000010001010010000000000000111010000001100000010000001

.logic_tile 16 23
000001000000001111000000010011011000001101000110000000
000010100000000111100011001111110000001000000000000100
101101000010000011100111000000000000000000000100000000
100110000000000000000011100101000000000010000010000000
010000000000000000000000000000000001000000100100000000
000000000000000111000000000000001001000000000010100000
000000000000000000000000010111000001000011010110000000
000000000000100000000011010001101011000010000001000000
000000000000000000000110100000000000000000100100000100
000000000000000000000000000000001000000000000000000000
000000000001010000000000001111001110001110000100100000
000000000000000000000000000111100000001000000010000100
000000000000100101100111000000000000000000100100000000
000000000000000000000000000000001001000000000010000100
000000001100001111100000000111011111000010000100000000
000000000000001111000000000000001000101001000000000100

.logic_tile 17 23
000000000010100000000111110111011100010100000000000100
000000000000011101000111000000001010100000010000000000
101100000000010000000000001101001111001001000000000000
100100100100000000000000000111101011001011100000000000
010000000010000111100111110101101111010000000000000001
010000000001000000000110010000001011100001010000000000
000000000000001000000110110111101100000111000000000000
000000000100000101000011101001100000000010000010000000
000000000000001000000000000000000001000000100101000000
000000000001000011000000000000001101000000000000000000
000010101010000001000111110000001110000100000100000000
000011100000001101100011110000010000000000000000000100
000010000000000011100110101101000001000001000010100101
000010100000001001000100000111101100000001010000100000
000000000000001101000011101001000000000001010000000000
000000000000000101100100001011001110000001100000100000

.logic_tile 18 23
000000000010001001100111001101100000000001000000000000
000000000100000001000100000001100000000000000000000000
101110000000000011100010101101011100110110000000000000
100000000000000101100011110001111111100100110000000000
000010000000000000000111100001001110000000000100000000
000000000001001111000000000000100000001000000010000000
000000000000000101000111101011001100101011010000100000
000000001000000111100011101111011010000010000000000000
000100000000000000000000000001011011111001110000000000
000000000001010111000011000001001110111110110000000000
000011101100000111000011111111101110001110000000000000
000010000000000000100111011001000000001000000001000000
000000100000000001000000000011111101010100100000100000
000010100001011111100010110000101010000000010000000000
110011100010000011100000000001111011000110000000000000
100011000110000000000010010000111111000001010000000010

.ramb_tile 19 23
000001001000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000010000110000000000000000000000000000000
000001000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000101011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000100000000000000101111110010100000000000000
000000000110010000000011100000111100001000000010000000
101010000100000111100111100111011110010101000010000000
100000000000000111000011101111011010111110000000000010
110000000000101111000000000011100000000000000100000000
100000001111010001000010010000000000000001000000000100
000001100000000000000011010111101010011100100000000000
000011000110010000000011011101001110110010010000000000
000000100000000000000000000000011001000110100010000000
000000000000000001000011101111011100000000100000000000
000001001110000011100000000001011001010100000010000000
000010100001001001100000000000111000100000010000000000
000000001010001111000011100000000001000000100100100000
000000001110001111100010010000001011000000000000000000
000010000000010001000010010011011000001101000100000010
000001100000100000100010101111100000001000000000000000

.logic_tile 21 23
000000000000001001100010011001100001000000100000000000
000100000000000001100111000111001100000000110001000000
101001000001000111000110001001001100011100100010000000
100000000010100111100000000111001111101100100001000000
110001000110010111000111101000000000000000000010000000
110010100000010000000100001101001010000000100000000000
000000000000000001100111000000000001000000100111000000
000000000000000000000000000001001111000000000001000100
000010000001011001000110100011011001000000010000000010
000001000000000011100000001001101010100000010000000000
000000000001011000000111100001101011000000100000000000
000000000000000101000110010000001001100000010000000000
000000000010001000000011001001011100010111100000000000
000000001110000101000011101011111011001011100000000000
110010101110101011100111100111111010000110100000000000
000000000001010111100110000111111100001111110000000000

.logic_tile 22 23
000010000000010101100000010000001110000100000100000000
000000000000101101000011100000000000000000000000000000
101000000000001001100000000111000000000000000100000000
100000000000000011000011110000000000000001000000000000
010010000010010001100000000101001011010111100000000000
010000000001111101000010111111011010001011100000000000
000100000000000111100010001011011011010111100000000000
000000000000000001100000001111011010000111010000000000
000000000000001001000000011001111100000110100000000000
000010100000001011000010001001001100001111110000000000
000000000000000001000000000000000000000000000100000000
000010000000000000000000000001000000000010000000000000
000000000010111001100010000101001101010111100000000000
000000000010011001100010100001101000000111010000000000
110000101100000000000000000101001100000100000000000000
000001000000000000000011101111010000001100000000000010

.logic_tile 23 23
000000000000010111000010100001011100001001000000000100
000000001110000000000100000111001010101011110000000010
101000000000000000000011100111011010011100000000000000
100000000000000000000010011011011100011101010000000010
110000000000011111100111001111000000000001000000000000
010000000000100011100010111111001100000010100000100000
000000000000000000000010000011100000000000000100100000
000000000000001101000100000000000000000001000000000000
000000000000000011100110110000011000000100000100000000
000000000000001101100011100000010000000000000000100000
000001100000000001100000001111100000000001000000000100
000010101000001111000000000101001010000010100000000000
000000000000000001000000000000001000000100000100000000
000000001100000001100010110000010000000000000000100000
000000100000000111000110000101011000000110100000000000
000000000000000000100000001111111011001111110000000000

.logic_tile 24 23
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000001100000101000000001000001101010000000000000010
100000000000000000100000000111011011010010100000000000
110000000001000000010000000000000000000000000000000000
110000001110100001000000000000000000000000000000000000
000000000000000000000000001000011100000000000000000000
000000000000100000000010000001011010000110100000000001
000000000001010000000011010011000000000000000100100000
000000001100100000000111010000100000000001000000000000
000011100000100000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000001100001000000000000000000000000000000100000000
000000000000001111000000000001000000000010000000000010
101000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000001011100000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000001101011000111111110000000000
100000000000000000000000000101011010001011100000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000001000000110100000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000100000000000000101001101100001010110000000
000000000001010011000000001011011111000001010000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000100000000010110000000000000000000000000000
000000000001010000000111110000000000000000000000000000
000000000000000000000000001111111000110000100100000000
000000000000000000000000001001101010100000010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000000000110000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000010000011011110100000000000000000
000000000010001101000010100001111110000000000010000000
101000000001001000000011100011000000000010010100100000
100000000000101111000000000101101001000001010010100000
011010100000001001000010000001000001000010110100100001
000000000000001011100010001101101111000000010010000010
000000000000000101100111111101111001000010000000000000
000000000000000000100111000111001001000000000001000000
000000000000000000000110101101101010001010000101000000
000000000000000000000010101111110000000110000000000001
000000000000001000000000000000000000000000000110000000
000000000000000111000000001111000000000010000010000100
000000100000001111100000000000001011000010000100000000
000001000010010101000010011001011100010110000000000010
000000000000000000000110010101011010010000100000000000
000000000000001001000011100000011110000001010000000000

.logic_tile 5 24
000000000000100000000111100000001111000110100000000000
000000000111011111000111100001011100010100000000000000
101010100000000000000000001111001101011000110000000000
100001000000000111000011111011111100101100100000000000
010001000000000000000111101101111111101011000000000000
010010101000000000000010010111011101110010100000000000
000000000000001000000000000001111000000010000000000000
000000000000001011000000001101011001000000000000000000
000000000000001011100011110011011110011111010000000000
000000000000000011100010001011001100011110000000000000
000000000000001001000011100000001011000010100000000000
000000000000000001100011101011011010000110000000000100
000000000111001101100111110111000000000000000101000000
000000100000001111100011110000000000000001000000000000
000000000000001001100000010111000000000000000100000000
000000001010000111000011000000000000000001000000100001

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001111110000000000000000000000000000
000000100001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000100000000000000000000000000000
000010101010010000000000000000000000000000
000000001100100000000000000000000000000000
000100000000000000000000000000000000000000
000100100000000000000000000000000000000000

.logic_tile 7 24
000000000000010001100010001011111011000010000000000000
000000001000101001000111111001101101000000000000000000
101000000000000000000010111011001011000010000000000000
100000000000000111000111101111001001000000000000000000
110010100000001101000110000101000000000000000010000000
100000000000000001100011000000001011000000010000000000
000000001110000101000110001001011110000010000000000000
000000000000001001100110110011011110000000000000000000
000000000000000111100000000001000001000000000000000000
000000000000000111100000000000101010000001000000100000
000000000000001101100111101101111110100000000000000001
000000000000001111000011011101101000000000000000000000
000000000001001000010000000011001011101111110000000000
000000000000000101000000001001011000010110110001000000
000001000110100111100010010001011101000010100100000010
000010000000010111000011010000101110100001010000000000

.logic_tile 8 24
000011100110100101000010100001001010000010000110000101
000000000001001101100010100000001101101001000000000000
101000000001011000000111101001000000000010110000000000
100000001100101111000100000011101111000000100000000100
010000000001110000000010010001001100000001010010000000
000000000000111001000110001101101000001011100000000000
000000000000001101000110011000011000010000000110100000
000000000001010011100011101111001010010110000000000000
000100000110000011100000000001111111000000100000000000
000110100000100001000010000000101100101000010000000000
000000100000101111100000010101100001000011010101000000
000011000001001011000011100101101010000001000000000010
000000001000000000000000011000001010010110000100000000
000000001100100000000011001011011100010000000000100000
000000000000000000000000000101101011000110100000000000
000000000000001001000010000000011011001000000000000000

.logic_tile 9 24
000000000110001111100010000101011101000010100100100000
000000001011001011000010110000001011100000010010000000
101001000000001000000010100001001101100001100000000000
100010000000000001000100001101101110010010100000000000
010000000000001101000111110001101100000010000100000100
000000000000001011000110010000111000100001010000000010
000010001000011000000110101000001110000010000110000000
000001000000000011000000001001011110010010100001000000
000010000000001111100111100001001111110110000000000000
000000000000001011100100001101111100100100110000000000
000000000000000111100000001000011100010110000100000000
000010100000000101100011001111011110010000000010000010
000010000000101101000010010101011010000010100110000000
000001000001010011100011000000001110100000010000000000
000000000001101000000000000001101010111101010000000000
000000000000110111000011100001001100111110110000000000

.logic_tile 10 24
000000000001001000000110011011101010001000000010000000
000010100010000101000111111001101101001110000001000010
101000100110000000000010110000001110010000000000000000
100100000000001101000010101001001110010110000000100000
010000000000000000000010100101011100010000000000000000
010000000000000101000010011011111011100001010000100110
000000100000000011100000000111011001010001000000000000
000000001110000101100010101011001100001000100000000000
000010000001000000000111001000000000000000000100000010
000010101000001111000010101011000000000010000000000000
000000000000000001000010101011001101000000010001000000
000000000010000000000011101011011001000001110000000111
000010100000000101000110001111111010000000000010000000
000000000010001001000000000101111111000000110000000000
000000000000100000000000001001001101000001010000000000
000000001111010000000010100101011101000001100010000010

.logic_tile 11 24
000100100100010000000010100000001001001100110000000000
000111100000001101000110110001001001110011000001010000
101000101110100000000011010000000001000000100100000000
100001000001000000000010000000001010000000000000000100
110000000000001000000000000101001101101001000000100010
110000000001001001000010110111111011101111000010000100
000010100000001000000010110101101001101000100010000010
000001100000000111000111010111111001000000100000100000
000000001011000101000110000101101100000000000000000010
000000000100100000100100000000100000001000000010000001
000010001010101000000000000101111110111000100001000011
000010100001011001000000001101111010000000000000000000
000000000000001001100010001000011110000010000000000000
000000000100001001100100000111000000000100000000000000
000000001011010101000110000101111100100000000010000000
000000000000000001000100001001101011100110000000000011

.logic_tile 12 24
000000001010100000000011100001001101000100000100000000
000000000011001001000100000000101100101000010010000000
101000000001010000000000000011100000000001110000000000
100000001000100000000000001111101010000000100000000000
000000000000101001000111101000000000000010000000000000
000000000100010001000100001111001010000000100000000000
000100000000010111100000001000011100000000100100000010
000100000000000000000000001111001110010100100010000010
000000101001010001100000000000011111000100100000000000
000001000000000000000010110000001010000000000000000000
000000000001010001000010110101001010000010000000000000
000000000000000001100111110000010000001000000000000000
000000101000000001000000010011111100010000100000000011
000000001011001001000011011011101000101000000000000010
000000100000010000000010010111001010000010000000000000
000000101000001001000011010000000000001000000000000000

.logic_tile 13 24
000001000111000000000111000000001000001100111000000000
000000100001100000000000000000001111110011000000010100
000000000000001000000000000111101000001100111000000000
000000001000000101000000000000000000110011000000000100
000000000001000000000000000011001000001100111000000000
000000100000100000000000000000000000110011000000000100
000000001001000000000000000000001001001100111000000000
000001000000001001000000000000001111110011000001000000
000100000000110011000000000101101000001100111000000000
000100000000010000000010000000000000110011000001000000
000000001010000000000000000011001000001100111000000000
000001001100000000000000000000100000110011000001000000
000000001110000000000011100001001000001100111000000000
000000000010000000000000000000100000110011000001000000
000011000000000111000000000001101000001100111000000001
000010000100000000000010010000000000110011000000000000

.logic_tile 14 24
000000000000100111000000001000000001000000000000100001
000000000000010000000000000011001110000000100000000010
000010100010010000000000000011111110101111100000000000
000000000000000000000000000001001010101101000000000000
000011000000000000000000001101011011110010110000000000
000010000000100111000000000111011100010111100000000000
000000000111010000000000000011111110111110000000000000
000000000010100000000011000101001101101011010000000000
000010101010001111000111101101001101110010110000000000
000001100000000001100000000111001100010111100000000000
000100000000000000000010100011111110111110000000000000
000000000001000101000010100101001111101011010000000000
000010000000011000000000011000011100010100000011000000
000000000000001111000011111011011100000100000001000000
000000001000000101000000000011111110111110000000000000
000000000000000000000000000101001110101011010000000000

.logic_tile 15 24
000010000001000111000011100101111000111110000000000000
000101000000100000100010001001001010101011010000000000
101000000000100101000000011011111010101111100000000000
100000000111001101100010010101001100011110000000000100
000000000110000001000000011001111110101011110000000000
000000000000000111000010010001011001001111000000000000
000001000000000101000000001011011100101110100010100000
000010000000001101100010100001111011011100000010000000
000000000110010101000000011001111011101011110000000000
000000000001100011000011110001011110001111000000000000
000001000000000000000000010000001100010100000100000000
000000101010001101000010100101001000010000100010100100
000000000001010111000000001001011000101111100000000000
000000000000000000100000000001101001011110000000000000
000000001110000101000000001001101111110010110000000000
000000000001000000000010110001101010010111100000000000

.logic_tile 16 24
000010000000100000000000000111101011110010110000000000
000000100000011101000000001011001110101011010000000000
101000000000000101000010111111101101000001010000000000
100000000000000000000111100111001101011111100000000000
000100000000000101000110100111111001110010110000000000
000100000000010101000010011011001110101011010000000000
000000000001001000000000001111101011000001010000000000
000010100000100011000000000111001111011111100000000000
000000000000101000000110110101011011100111010010000001
000000001010000101000011001111101110010010100001000000
000000000000101001000010100001001011100000000000000000
000001000011011101100010100111011001000000000000000000
000000001000001000000110001011011111011100000000000000
000000001100001001000000000111101101101110100000000000
110000000000000101000000011001111100000000000100000001
000000100010001101100010100011100000000010000000000000

.logic_tile 17 24
000000000000000000000011100000000000000000100100000000
000000000000000000000000000000001010000000000000000001
101000000000000111000111001000000000000000000100000001
100001000010000111100000000001000000000010000010000000
010000000001010001000111101011011111000001110001000001
000000100000000000000000000101101111000000010011000000
000000000110000111000000010000001010000100000110000000
000000000000000000000010010000010000000000000000000010
000001101110000000000110000001000000000000000100000001
000011100000000101000000000000100000000001000000100000
000000000110000011100000001111100001000010010100000010
000010000000000000000000001101001100000010100000000100
000000001010000000000000000000000001000000100100000000
000001001100000000000000000000001000000000000010000010
000000000000100101100110001011000001000011010100100010
000000000000011111100100000011001001000001000010000000

.logic_tile 18 24
000010101110001011000110010001011011010010110000000000
000001000001000111100011001111111100100111110000000000
101000100000001111000110000001001101000000100101000000
100000000000001101100011100000101001101000010000000010
000010000001000111100010001101000000000001010110100000
000000000000100001000000000001001100000010010000000010
000000000000101111000000010001001100110010010000000000
000000001101000001100011001011011000000110110000000000
000000000000000011000111010000011000010010100000000000
000000000001010001000011100111001010000010000000000000
000010000000001000000111111011100000000011010000000000
000001001101010011000010011011101110000010000000000000
000010100101001111000010001101101101100010110000000000
000001000000100001000100000111001010010000100000100000
010010101101000011100000000001101011000100000000000000
100001000000000001000000000000111110101000010000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000001101110100000000000000000000000000000
000010000001010000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000

.logic_tile 20 24
000000000000001111000110010000000000000000100100100000
000000001101001111100011010000001001000000000000000000
101000000000001001000110000001111111010111100000000000
100000000000000011110010110001111110001011100000000000
110001001011010001100010000111011010001001010000000000
110010001111000001000010010101001000000000000000000100
000000000000001101000000011011111001110010010000000000
000000000000000111000011100001001011000110110000000000
000000100000000000000110111001111110000001000010000100
000001000000001011000111101011110000001011000000000000
000100001000000001100000010011011010010010110000000000
000100000000001001000011011001101011011011110000000000
000010100000000000000010010011001010011100000010000000
000001000001000101000011111101101100000100000000000000
001100000000000111100111110111100001000011010000000000
000010101100000101000110101111001100000001000000000000

.logic_tile 21 24
000000000000010001000000000111101111000101010000000100
000000000001110000000011111111111001011110100010000000
101001001010001000000000011101101011000001000000000000
100000100000001011000010000011111011010110000000000000
110000000000000111000111000000000001000000100100000000
010000000000000000000000000000001100000000000010000000
000000000000101000000011100001000000000000000100000000
000000001010000101000111100000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010010000001010000000000010000000
000000000000100001000000011000000000000000000101000000
000000000001000001000010100101000000000010000011000000
000000100001000000000011111001000001000001000000000000
000001001111110000000111011011001111000010100000000000
001000000000000000000110100000011000000100000100000000
000000001010010000000010010000000000000000000000000000

.logic_tile 22 24
000000000000000000000110100011001111000000000010000000
000000000000000000000000000000101010100000000011000000
101000000000000000000110100000000001000000100100000000
100000001000000000000010100000001001000000000000100000
010000000000100000000111000011001111000000000010000000
110000000000010000000000000000101010000000010001000001
000001000000000101000000001000000000000000000100100000
000010000000011111100000000011000000000010000000000000
000000000000100000000111110000001000000100000110000000
000000000000000000000010100000010000000000000000000000
000000100000000011100000010000011100000100000100000001
000010000000000000000010100000010000000000000000000000
000000000000000000000000000000011011010000100000000000
000000000111000001000000001011001001000000100000000000
000010000001100000000000000101100000000001000010000000
000010000000110000000000000111001101000000000000000001

.logic_tile 23 24
000000000000001001000000010001101101010111100000000000
000000000001011111110010101001001101001011100000000000
101000000000000011100000000111111101000110100000000000
100000000000001001000000000101011011001111110000000000
010000000000001111100010000111100001000000100000000000
110000001100000101000110100000001101000000000001000100
000000100000100000000011101001101110010101000000000000
000000000000010111000110000101011011111101000000000001
000000000001011001000110100111011111000110100000000000
000000001010100011000000000101111011001111110000000000
000000001100000000000000001001011000000101010000000000
000000000000000000000010110101001101101101010001000000
000001000000010000000111100001000000000000000100000000
000010100110000000000010010000000000000001000000000000
000001000000000001000000000011000000000000000100000000
000000000001000111000011100000000000000001000000000100

.logic_tile 24 24
000010000001011000000000000000001100000100000100000000
000001000001010001000011110000000000000000000000000000
101000000000000101100010100000000000000000100110000000
100000000000000000000100000000001110000000000000000000
110000000000001000000000010001100000000000000100000001
110000000000000101000010100000000000000001000000000000
000010000000001000000000000011101101000000010010000000
000000000000000001000000000101001010010000100000000000
000000000001010001100000010011101010010111100000000000
000000000000101111100010001011111001001011100000000000
000000000000000000000010000001001101000110100000000000
000000001010100001000000001101001001001111110000000000
000010100001011000000111100000000001000000100110000000
000001001110101001000000000000001110000000000000000000
110000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000010000001010000000000000000000000110000110000001000
000001000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000001001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000001000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000000000000000011001110110111110000000000
000000000000000000000000000101011101100111010000000000
000000000001000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011100000001110000100000100000101
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001100000000000010100000

.logic_tile 2 25
000000000000000000000000010011100000000000000100000000
000000000100000000000011000000000000000001000000000010
101000000000000000000010000000000000000000000100000000
100000000000000000000100000101000000000010000000000010
010000000000000000000000000000000000000000000000000000
010000000010000001000000000000000000000000000000000000
000010000000000000000000001000000000000000000100100001
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000100100000000
000000000000000000000010110000001110000000000000100000
000100100000000000000000000000000000000000000000000000
000101000000000001000000000000000000000000000000000000
110000000000000000000000000000011100000100000110000000
100000000000000000000000000000010000000000000000000100

.logic_tile 3 25
000000000000000000010000000000001100000100000100000100
000000000000000000000000000000010000000000000000000000
101011100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000100
000000000000000000000000000101000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000011100000100000100000001
000001000000000000000000000000010000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000110000001001100000000000000000000
000000000010000000000010100000101001000001000000000000
101000000000000000000000000000000000000000000100100000
100000000000000000000000001011000000000010000000000000
110000000000000000000110110111100000000000000110000100
100000000000000000000111100000100000000001000000000000
000000000000000011100000011011001010000010000000000000
000000000000000000100011101111011011000000000000000000
000000000000000111100011100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000001000111000111100000000000000100000100
000000000000000000100100000000100000000001000000000000
000000000000110000000000001011111010101001110100000000
000000000011010000000000000101011100101000010001000000
000010100000000000000110100000000001000000100100000000
000001000000000000000010000000001101000000000000100000

.logic_tile 5 25
000001000000101101000010000001001011000000010000000000
000000100011000001000111000011001100010100100000000000
101000000000000001000000000101100000000000000000000000
100000000000000000100000001011100000000010000001000000
110000000000000111000010101101101110000001010010000000
110010000000000111000100000101001011000111010000000000
000001000000001101000111001000001011000110100000000000
000000100000001011100100001011001000000000100010000000
000000000000001000000011110000000000000000100111000000
000000000000000111000010000000001101000000000000000010
000000000000000001000011111011101000111101000101000000
000000000000001111000110000011111001110101000000000000
000000000000000000000010000001011110101000100000000000
000001000010000001000010000001001100010100100000000000
000000000000000001000000010000011111000100000000000000
000000000000000111000011001111001111010100100000000000

.ramb_tile 6 25
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100100000000000000000000000000000000

.logic_tile 7 25
000000000000000000000010100111011010001110000110000000
000000000000000000000111001001000000001000000000000000
101000000000001001100000000011001111010010100100100000
100001000000001001000010110000011011100000000010000000
010000001110000000000111001111101110001010000101000000
000000001010000000000100000011100000000110000000000011
000001001100000001000010001001101010010111100000000000
000010100000001101100110110011011001000111010000000000
000000000000001000000111000011001111010010100100000000
000000000000001011000111110000101001100000000010000000
000000001010001111000000000101100000000000000100000000
000000000000011111000000000000000000000001000000000000
000010000001010000000111101111011001000100000000000000
000000000000000001000110001101101110000000000000000000
000000000000000001000000011011001110001010000100000000
000000001000000000000011110101110000000110000000100000

.logic_tile 8 25
000000001100000101000000001111001111100000010000000000
000000000000100000100010101001011111100000100000000000
101000000100000101100011100111111101010110000000000000
100000000000000000000010110000011001000001000000000000
110000000110100001100000000011000000000000000100000100
110000000011010000100000000000000000000001000000100000
000101000000100000000010100000011010000100000100100000
000000100000010000000000000000010000000000000000000001
000000000010001001100111100001111100000000000000000000
000000001010000101000100000000010000001000000011100000
000000000000000000000010100101011110001010000000000000
000000100001010000000010000001010000000110000000000000
000000000000001000000111000000000000000000100101100000
000000000000000101000011100000001001000000000000000000
000010001110000101100010000011011110100000000000000000
000000000000000000100000001111011101111000000001000000

.logic_tile 9 25
000000000000000011100000000000011111000110000000000000
000000000100010000100010011001011100000010100000000000
101000000000011000000010110011111001010100000000000000
100000000000001111000011010000101110001000010000000000
110011000000000001100000000101001111001101100000000000
110011000000101001100010001011111011110110000000000000
000000100000000000000110010000001001000110100000000000
000001000000001101000110100001011011000100000000000000
000100000101010001100000000011100000000000000000000000
000100000110000000000010000000001010000000010000000000
000000000000001011100000010000011110000100100000100000
000000000001000101100011110011001010010100100000000000
000000100000000111100010001000000000000000000100000000
000000001011000000000010011111000000000010000000000010
000000000000000011000110011111011001010100100000000000
000000101100001111100010000101011001010100010000000000

.logic_tile 10 25
000000101011011000000011101000011110000100000110000000
000100000000000001000100001101011011010100100000000000
101010000000000111000000000011111110000010000000000000
100011000001010000100000000000010000000000000000000000
110010001010000000000011100011000000000001110100000001
010000000000000000000000001101101111000000010000000010
000000000001010000000110111000011110000100000001000000
000000000000000000000111101101000000000010000000000000
000000000000000111100111111111001101001000000000000000
000000000000000101000111101111101100001101000001000010
000000000001110001100110100001001010010000000101000010
000000000001111001000000000000011001100001010000000000
000000000000000000000010010001111100000100000100000010
000000001000000000000010010000001011101000010000100010
000000000001000011100110111011011101000001010000000100
000000100001100000000011101101001101000010010001000101

.logic_tile 11 25
000000100000000011000111110001111111010100000000000000
000000000000000000000010111011111010100000010011000100
101000000000001101000110000011011010000000100000000000
100000000000001101100000000001111001010100100001000010
010000000000100101100010100111011101111000100100000000
000000000000010000000111001001101000100000010010100100
000000000000001111100110000111000001000010010110000000
000000100000100011100000000111001101000001010000000000
000000100001000111100000011101111000001000000010000100
000000000010000000100010001101001101001101000010000001
000000000000000001000010000101001010000000000000000000
000000100000000000000000000000100000001000000010000011
000000000000101111000000001011001010001000000010000010
000000000100011101100011011101011101001101000000100000
000101000000000000000000000001011001101100010111000001
000000100000000000000010001111101100001100000000000000

.logic_tile 12 25
000010100000100000000000010101111001110110100000000000
000000000011000000000011010011001011111010010000000000
101000000001111111000011000000011100000100100000000000
100000100010111111100100000000001110000000000000000000
010000000001011111100000001001100000000000000000000000
010000001000000001000000000011100000000011000000000000
000000000000000111000011100011101010000100000000000000
000000000000100111000110110000000000000001000000000000
000000100001001101100000000000001111000100100000000000
000001001100000111000000000000011100000000000000000000
000000000000000000000010110001100001000001000010000001
000000100000000011000011000101001110000010100000000000
000000000000000000000000010101111101010000000100000000
000010100000001001000011110000111101101001000000100001
000000000100000000000000000101111100010000000100000000
000010101111010001000000000000011100100001010010000000

.logic_tile 13 25
000000000001000101100011110001001000001100111000000000
000010100111010000000110100000000000110011000000010001
000000001011000011000000000000001001001100111000000000
000000000000100000100000000000001010110011000000000000
000000000000000000000110100000001000001100111001000000
000000000010000000000000000000001001110011000000000000
000000000000001000000000000000001001001100111000000000
000000001110000101000000000000001000110011000001000000
000010101011010001000000000011001000001100111000000000
000011100000110000000000000000000000110011000001000000
000000100001000000000000000111101000001100111010000000
000001000000100000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000001000000000000000000000001011110011000000000100
000010000000010101000000000000001000001100111010000000
000011101010100000000000000000001001110011000000000000

.logic_tile 14 25
000000000000100101000010110001011000000000000000000000
000000001010010101100111000000111000001001010001000000
101011000000000111000010100011011101101111100000000000
100000001000000000100100001101001000011110000000000000
010010000000000000000010000011100000000001000010000000
000000001100100101000010011001101000000001010000000100
000100000000000111100111000001011110000100000010000100
000000000000000000100100000001000000001100000000000000
000000000000001101000000000111011110001110000110000000
000000001110001111000010011101100000001000000000100001
000011001010111001000010100000001111010100000000000000
000011000000110101000000000101001100000100000001000001
000000100000000001100000011000001111010000000101000000
000000000000000000000011101101011010010010100010000000
000100100100000101000000000001001100000001000000000000
000001100000101001000000000011010000000110000000000100

.logic_tile 15 25
000000000110111111000000001111011010000001000000100000
000010101010011111010011000011000000000110000000100000
101100100110000000000000000011100001000001000000000000
100001000000000011010000001101101010000010100001000000
010000001010001001000000000111011010010000100000000001
000000000001001011000010110000101100000000010000100000
000000000001001111100000001000011011010000100010000000
000000001000000011000000000101001100000000100001000000
000000000000000000000000000000011111010100100100000000
000010000000000101000000001001011000010000100001100000
000000000000000001100000000000000000000000100100000000
000000000100000101100010100000001000000000000001100100
000000000001010000000000000000000000000000000110000000
000000000000001101000010100101000000000010000010000000
000000100000000001100000000001011111111110000000000000
000010000000101101000010000101001110010111100000000000

.logic_tile 16 25
000000000000001101000011001001111001101011100000100000
000000000000000111100000001101101000101001000001000000
101010101010001101100010110001000000000000000110000010
100000000000001001000110010000000000000001000001000000
010000000000000001100010111101011101010000000000000000
000000000000001111100111010101111001100001010010100000
000000001000000111100110010000000001000000100000000000
000000000000000000000111001101001110000010000001000000
000000000000000000000000000001000000000000000110000000
000100001010000000000000000000100000000001000000000001
000000100000000000000111100000000000000000000100100000
000001101110000000000000000101000000000010000000000010
000010101011100000000000000111111010000100000010000000
000000100000100000000000000000010000000001000000000000
000000001010101000000000001101001010100110110010000000
000000000001000011000000000001101000010000110010100100

.logic_tile 17 25
000000100010000000000111000000000000000000000110000000
000100001110000001000000001111000000000010000011000000
101000000000001000000000000011011100010000000000000000
100000000000100101000000000011001011010110000011000100
010000001000000000000011000111011011010000100000000100
000000000000000000000111010000001000101000000000000000
000010000000011000010011100101000000000000000100000001
000001000001001111000000000000100000000001000000000010
000100000001010011100000000000000000000000000100000000
000000100001111111000010001011000000000010000000000010
000000000000001000000000000101100001000001110000000000
000000000000000001000000000111101110000000010000100000
000000000000000000000110100000000000000000100100000000
000000000000000001000100000000001000000000000010000010
000000000000001000000000000000000000000000100101100000
000000000000000111000000000000001001000000000000000010

.logic_tile 18 25
000001000110000000000010011111011010000100000010000000
000100100000100111000110001101000000001101000000000000
101000000000000001100110010111011100110101010000000000
100000000110000000000010001111001001110100000000000000
010000000010001101000010001000000000001100110100000110
110000000000000111100110111111001001110011000000000000
000010000000001011100111110001001111010100000000000000
000010100101000001000111010000011101100000010000000010
000000000000000001100000010001111001000100000000000000
000000000001000000000011100000011010101000010000000000
000000000000000001000111100111101111101001110000000000
000000000010001001100011100011001100010100010000000000
000000000000000011100010001101101010001100110000000000
000000000000010001100011101011101101011110000000000000
110001000000000011100010000001101011110100100000000000
100010000100000011100000001101101110010000010000000000

.ramb_tile 19 25
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000011001000100000000000000000000000000000
000011000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001110000000000000000000000000000
000010000010110000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 25
000000000001010000000000000111111010101000010010000000
000000000000000000000010111001111110010000100010000100
101001000000001111100000001111111100000110100000000010
100100000001011111100011100001001100001111110000000000
110000000001011111100000001111011110001110000000100000
010000000001101011100010101011000000000110000000000000
000000100001011000000110011111101001000111010000000000
000000000000000111000011011011011011011111100000000000
000001000110000001000000010101011000110000000000000000
000000100000000000000010001001001010110110000000000000
000001000000001111000010111001100001000010100000000000
000000000000010101100010110011101010000001100000100000
000000001001010011100000000000000001000000100100000000
000000000000100011100010000000001011000000000000000000
110010100000001101000011110001111110010101000010000000
000000000000000101000010001111011011111110000010000000

.logic_tile 21 25
000010100000011001100000000111100000000000000000000000
000001001100101001000000000000101011000000010000000000
101000000000000000000011101000011101000000000000000000
100101001110001111000010111101001100000100000000000000
110000001010000101000110101001101101010000110000000000
010000001100000000000000001001101000011001110000100001
000000000000010000000110001000000001000010000000000000
000010000000000000000111001101001100000000000000000100
000000000000001111100010011001000000000000010000000000
000000000000000101000011101011001100000000000000000010
000000001010001111100000010111000000000000100100000000
000000000000000101000011110000001101000000000001000000
000000000000000101100000011111101110010111100000000000
000000000000000000100011001101011000001011100000000000
000000001000000000000011110111101010000000000100000100
000000001010000001000010000000100000000001000000000000

.logic_tile 22 25
000000000001011101000111000000000001000010000000000000
000000001100101111100010101111001110000000000000000000
101000000000100111000110011000000001000010000000000000
100000001000010000000011001001001000000000000000000000
000000000000000111000110110001001010000110100000000000
000000001100000101000010011001111100001111110000000000
000000000000100011100000000001001100000100000010000000
000000000000000001000010010101010000001100000000000000
000000000001001001100000010101101111000000000000000000
000000000000101011000010000111111010000100000000000000
000000000000000000000000011000001011000000000000000000
000100000000000000000011010111011111010000000000000000
000000000000000011100011111001000000000000010000000000
000000000110000000000011110101001010000000000000000000
110000000000001111000000000001111101101110000100000000
000000000000000001100010000011111010101000001000000001

.logic_tile 23 25
000010100000000101000000000001000000000000000100000000
000001000000000000100000000000000000000001000000000010
101000000011000000000011100101011011001000000000000000
100100000000000000000100000111011111101000000001000000
110000100001010101000000000000000001000000100100000100
010001000000100000000010100000001010000000000000000010
000000000100000001000110000000000001000000100110100000
000000000000000000100000000000001001000000000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010100000000000000110000000000000000000000100000011
000000000000000000000100001111000000000010000000000010
000010000000001000000010000000000000000000000000000000
000001000000000011000111010000000000000000000000000000
000000000100000001000000000111101111010111100000000000
000000000110000000000011011101011101001011100000000000

.logic_tile 24 25
000000000000000000000111011101000001000000010000000000
000100100000000000000011001001101000000010110000000000
101000000000000000010000000000001000000100000100000000
100000000000001101000010110000010000000000000000100000
110000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000001000000000000000100000000
000001001100000000000011100000100000000001000001000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000001000000000000000000000000000000001000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000100000000000000011100000000010000100000000
000000000001010000000000000000100000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000011010000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000101111000000000000000000000000000000000000
000000000001010101000011110000000000000000000000000000
101000000000000000000010100000011110000100000100000000
100000000000000000000100000000000000000000000000100000
010100000000000000000000000000000000000000000000000000
010100000000000001000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000000000000000011000000000001001010000000100000000000
000001010000000000000110001011011010001101000000000000
000000110000000000000000000111100000001111000000100000
000010010000000000000000001001000000000001000000000000
000000010000000000000000001001000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000001100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000011100110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000100000010
000000010000000000000000001001000000000010000000000000
000000010000000000000000001001001100000001000010000000
000000010000000000000000001101010000001001000000000110
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000100000100000000011100111100000000000001000000000
000000000001000000010000000000000000000000000000001000
101000000000000000000000000011100001000000001000000000
100000000000000000000000000000001101000000000000000000
110000001100000000000000010011101001001100111010000000
010000000000000000000011110000101111110011000000000000
000000000000000000000110000101101001001100111000000000
000000000000000000000011000000101011110011000010000000
000000110000100000000000001101001000001100110010000000
000001010001010000000010001101100000110011000000000000
000000010000001000000110000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000000110000000000000000000001000000000000000100000001
000001010000000000000000000000100000000001000000000000
110000010000011000000111100000000000000010000001000111
100000010000101111000100000000000000000000000011100111

.logic_tile 5 26
000000000000000111000010111001101111111111000000000000
000010100000000000100011101111001010000100100000000000
101000000000000011100010111000011100000000000000000000
100000001110000000100011101001010000000100000000000000
010000000000000000000010000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000010000001010111100110111001101000111000000000000000
000001000000100000100011110111111001100000000000000000
000000010000001001100010000000011010000010000001000010
000001011010000001000111010000011101000000000000100001
000000010000000000000010010011011100111101110000000000
000000010000000001000111001011001100111100110000000000
000000110000001000000000000000011100000100000101000000
000000010000000111000000000000010000000000000000000000
000000010110001000000111100101100000001100110010000000
000010111110000011000100000000101000110011000000000000

.ramt_tile 6 26
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110010000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000000011110000000000000000000000000000000
000010010000010000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000010000000000000000000000

.logic_tile 7 26
000001000000001000000110101000000000000000000100000100
000010001000001011000100000111000000000010000000000000
101000000001000011100011100101111010010100000000000000
100000000000100000100000000000101011100000010000100000
110000000000001000000010100000000001000000100100000100
110000000000000111000010110000001100000000000000000100
000000000000000101100010001001011110110011110000000000
000000000000000000100110110001011010000100100000000000
000000010000001000000000000011101000000110100000000000
000000110100010111000000000000111100000000010000000000
000000011010101000000110010000011100000100000100000001
000000010001000001000010000000010000000000000000100000
000010110000000000000011110111111000000001000000000000
000001010000000000000111100011010000001011000000000000
000000010000001001000111100101000001000000010000000000
000000010000000101100000001111101011000001110000000000

.logic_tile 8 26
000000000001011000000111100011101110000010000000000000
000010100011010011000110101001110000001011000000000000
101000000001011111100000000111101010001101000000000000
100000000000001001000000000111110000000100000000000000
110000000000000111100010101001000001000001010100000000
110000000000001101000111110011101110000010010001100000
000001000000000000000000000111100000000000010110000001
000000100000001001000000001011001100000010110000000100
000000010001000111100011100101011011010100100000000000
000000011000001111000110001011001000111110110000000000
000000011000000001000111100011011111000000100100000000
000000010000001101000000000000001000101000010001000000
000000010000001000000010110011100000000010000000000000
000000010000100001000111000001101010000011010000000000
110000010000000111100111000111100001000000010100100000
100000010000010000000000001101001100000010110001000000

.logic_tile 9 26
000000000001001011100010110011111110010110000110000000
000000000010100101100011100000101011100000000000000001
101000000000000111100000000011101100001001000000000000
100000001101010000000000001001000000000101000000000100
010100000000001000000110101000011000000010000100000000
000100001010000011000100000111001011010010100010000000
000000101010100000000000010000011100010110000110000000
000001001110010000000011000001011010010000000000000001
000100010000001101100000000001001100101001000000000000
000100010010101011000000001001101100010000000000000000
000011010001001000000111101101011100001110000110000100
000011010000110111000110111101110000001000000000000000
000000010000010111100000000000011110010000000010000000
000000011000000000100000000001011100010110000000000000
000000011000000101000000010111000001000010110100000000
000000011100001101000010100101001110000000100010000000

.logic_tile 10 26
000000000000000101000111111001000000000001000000000100
000000000000000000000111101101000000000000000000000001
101000001111110011010011100011001010000110100001000000
100000000000000111000110110000111001000000010000000000
010000000010001011100010010001001110000000000000000010
010001000000001011100010100000010000001000000000000111
000000000000001000000010110111011000010000100000000001
000000000001001001000111010000011010101000000000000000
001000011010000000000000010001111010001000000100000000
000000010010000000000011010101110000001101000010000000
000000010000100000000000000000011000010000000000000100
000000010000000000000000000000011000000000000000100111
000001011111000001000000000101111001000110100000000000
000010010000000000000010110000001000000000010000000000
000000010000000000000000000000000000000000000010000000
000000010000000000000000001101001000000000100000000001

.logic_tile 11 26
000000000000010001100000000000000001000000100101000000
000000000000100000000000000000001001000000000000000000
101000001110001111000110111111100001000010010100000000
100000000000000001100111110101001001000001010010000000
010100000000000000000000000011000000000001000000100000
000100000000000000000010100111000000000000000010000001
000000000000000111100010101000001101000010000100000000
000000001110000001000000000011001001010010100010000010
000000010110101001100000001001100001000010110110000000
000000010001000011100000001011101010000000010000000000
000000010000001101100000001000000000000000000111000011
000000010000001011100011010001000000000010000011000101
000001010000001101000000001001001011000001010000000010
000000110000000001100000000011011011000001100010000001
000010110000000101000000000101111000100100010000000101
000001010000000000000000000111101011000100000000100000

.logic_tile 12 26
000000000000001000000000000011000000000001010100000100
000000000001010001000000000111001011000001100000000000
101000000000000111100000000101001101010000100100000100
100000000000000000100000000000101000101000000000000000
110000000000000000000011110000001110010000000100000000
010000100000100000000010000001011011010110000001000000
000000000000011001100000000111100001000000000000000000
000000001100100001000000000000001110000000010000000000
000100010000001001100110111000011100010000000100000000
000100010000000101000011110101001011010110000000000100
000010010000011101100110011011101010001001000110000000
000001010001110101000010101011010000001010000000000000
001010110001010101100000010000011011010100000100000100
000001010111100000000010101101001101010000100000000000
000000010001011011100000000000001010010000000110000000
000000110010001011000000001101011101010010100000000000

.logic_tile 13 26
000010100000000000000000000111001000001100111000000000
000000000110000000000000000000000000110011000000010000
000000000000000000000000000000001000001100111000000000
000001000110100000000000000000001111110011000000000000
000001001000000000000000000111101000001100111000000000
000000100000000000000000000000100000110011000000000000
000000000000000000000010100101101000001100111000000000
000010100000000000000100000000100000110011000000000000
000000110000000111000000000011101000001100111000000000
000101010001010000100010010000100000110011000000000000
000010110011010000000010000011001000001100111000000000
000001110001110000000100000000100000110011000000000000
000000011010000000000000000011001000001100111000000000
000100110000000101000010000000000000110011000000000000
000000111011010000000000010000001001001100111000000000
000000010000000011000010100000001110110011000000000000

.logic_tile 14 26
000100001000000101000000000000000001000000100100000000
000110000110000000100000000000001011000000000000000100
101000000000001001100011100111000000000000000100000001
100010101010001001100000000000000000000001000000000000
010001000000001001000011001000000001000000100000100000
000010100001011111000000000101001111000010000000000000
000001000000100011100010011011111000111110000000000000
000000000000010000100011110001101000010111100000000000
000001010110000000000000000001101010000000100100000000
000010110000000000000000000000101010101000010000100000
000010110000000000000000000101011010000100000000000000
000000010000000000000010100000100000000001000000000000
000000010000100111000000000111100001000000100000000000
000000010000010000100000000000101010000001000000000000
000000010000100000000111101000000000000000000101000010
000000011000000000000010011101000000000010000000000000

.logic_tile 15 26
000001000000001000000111100000011010000000100000000000
000010000001010101010011111001011000010100100000000010
101000101110010111100010110101111001111110000000000000
100001000000000101100111011001001001101011010000000000
110000000000000001100111101001011011111110000000000000
110100000000000000100100000101101001010111100000000000
000000100000000101000000010000000001000000100100000000
000000100011000101000011100000001000000000000000100000
000000011011010000000000000111011110000000010000000001
000000010000100000000010111011101010000010110001000100
000010010001000000000000000101111101110010110000000000
000000010000100000000010111001011010101011010000000000
000001010110010000000011100101100000000001110000000000
000010110000000000000110001011101011000000100000000001
000000110000000101000000000101111111110010110000000000
000000011110000111100000001001001010101011010000000000

.logic_tile 16 26
000000000000001000000010101011101100101011110000000000
000000000000001001000110110011001011001111000000000000
101011001001010111110000000001011101011100100000000000
100110000000000111010000001001101100011100010000000000
010100000000100000000110000011000000000000000100000000
000100100000011101000100000000100000000001000010000000
000000000100001001000000000101111111000010100101000000
000000000110001001000000000000011110100000010000100100
000001011010000101000010001101101111110010110000000000
000000110000000000100000000111011100010111100000000000
000011110000001001100010001001101011001000000000000000
000100010001001001100100001011011000001101000000000101
000000011000000011100000000000000000000000000100000000
000000010000000000100010110111000000000010000010000001
000001110010000001100111001001011100011100000000000000
000001011010000101100000000011001010101110100000000000

.logic_tile 17 26
000000000110001000000010101011001001000000000000000000
000000000000001001000000000111111000000010000001000000
101001100000000011000111100001000000000000000101000000
100011000010010101000100000000000000000001000010000000
010010100000100000000111100000000000000000100100000000
110000000110000000000100000000001100000000000000000001
000000100000100001000010000101100001000001110000000010
000101000000000000000000001111001000000000100000000000
000000011100000000000010100001100000000000000100000000
000000010000001101000100000000100000000001000010000000
000001011010000001100000000111111000000010000001000000
000010010000000000100000001011001001000000000000000001
001000011000000000000000010000000001000000100100000000
000000011110000000000011110000001011000000000001000000
000000010000000001100000000000011001000000100011000000
000001011000010000100000001011001100000000000000000000

.logic_tile 18 26
000000001010001000000111100111001101000000000100000100
000000000000001011000100000111101111000000100001000000
101100000000000011100111000011100001000000000100000001
100100000001010000100100001001101010000000100000100111
010011000000000000000111100001001011000000000110100100
000010100001010001000100000111101101001000000000000000
000000001101010011100000000111001011010001110110000000
000000000000101111000011100101011001010010100000000000
000010111010000011000000010000000000000010000000000010
000001010000000000100011111011001000000000000010000000
000000010000000001000000011000011011000000100000000000
000000010001001111000011000011001110010100100000000100
000000011100010001000000000001100000001100110000000000
000010110000000000000010000000000000110011000000000000
000000010000001000000011101101111100001101000000000000
000000010000000111000000001101000000000100000000100000

.ramt_tile 19 26
000000000001100000000000000000000000000000
000000000011110000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000001110000000000000000000000000000000
000000001010000000000000000000000000000000
000000100000010000000000000000000000000000
000000010000000000000000000000000000000000
000000111000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000110000010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000010101000010100001011010000000000100000000
000000000000000011100100000000011000000001000000000000
101000001010000000000010101001000000000000100100000000
100100000000000101000011101101001011000000000000000000
000000101000010000000000001001100001000001110100100000
000001100000100000000010111111101000000000010000000000
000000000001010000000000001001000001000000000100000000
000000000000101101000011110101001011000010000000000000
000000010000000001100000000001011010000000000100000000
000000011100000000000000000000111000000001000000000000
000000010000000000000111110011100000000000000010000000
000000011100000000000010000111101100000001000000100000
000000010000011000000110010111011110000000000000000000
000000010000100001000011111111100000000001000000000000
110010010000001000000010011001100001000010000000000000
000010110000000001000111011011101111000011010010000000

.logic_tile 21 26
000000001001000101000010100000011110010000000000000100
000000000000011101000010010000001110000000000011100100
101010100000001111100000000111101010000000000000000000
100001000000001001000011010001001011010000000000000000
010000001011001001000110001011001000001000000000000000
010000000001101001100111000001110000000000000000000000
000001000000000000000010110000000001000000100100000000
000000000000001111000111000000001010000000000000000001
000000010000010000000111100101111111011001110000000010
000000011110000000000000001101111001001001010000000000
000001110000000000000000000001101110100000000000000000
000011011000001111000000001101011010000000000000000010
001000011010000001100111000000011001010000100000000000
000000111100000000000000000001001011000000100010000000
001000010000010011100000000000011100010110100000000000
000000011000000001100010000001001010000110100001000100

.logic_tile 22 26
000000000000101000000000000111000001000001000001000000
000000001111010001000010010011001001000010100000000000
101000000000000111000000010000001010000000000000000000
100000000000001111100011000101001011010000000000000000
010010000110110011010000011101101100001000000000100000
010000000000110101100011100011010000000000000000000000
000000001101001001000000000001100000000000000100000100
000000000000101011000011100000000000000001000000000000
000000010000001000000110001111011010000001010000000000
000100010000000101000110000111111000011111100000000010
001011110001001000000000001000000000000000000100000010
000010010000001011000000000111000000000010000000000000
000000011000000000000000010101001010001000000000000100
000001010000001101000011101011010000000000000000000000
110000010000001001000111101101111110001000000010000001
100101011010001111000000000001010000000000000000000010

.logic_tile 23 26
000000000000000000000000010111001011000110100000000000
000000000000000000000011001011111110001111110000000000
101000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000100101000110000000001010000100000100100001
000000000000010001000010110000000000000000000000000010
000000000000000000000110000111101101010111100000000000
000000000000001101000010000111011010001011100000000000
001000010000000111000000000101100000000000000100000000
000000010000000000100011110000100000000001000001100000
000000011110000001000111001111101010001001100000000100
000001010000000000100100001011101100101001110000000000
000000010000010000000111010011101101000101010000000010
000000010000100011000010111111101011011110100000000100
000000110000000101000010001101000001000001000000000000
000001010000000000100110000011101111000001010010000000

.logic_tile 24 26
000000000000001000000000000000000000000000000000000000
000000000010001111000000000000000000000000000000000000
101000000000000000000010100111001101010110000000000000
100010000000000000000100000000011001000001000000000000
000000000000000000000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000011100000100000100000001
000000010000000000000011111011001000010100100010000010
000000010010000011000010000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010110001000011000000000011101010000100000100100000
000001011110100000000000000000101000101000010000100001
010000010000000000000000000000000000000000000000000000
100000010110000000000000000000000000000000000000000000

.dsp3_tile 25 26
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000100010000100000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000010010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000001
000000010000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000100000000000000000000010000000000000000000000000000
000100000000000001000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100001001011010100100000000000
000000010000000000000000000000011101101001010010000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
110000010000000000000000000000000001000000100100000000
100000010000000000000000000000001101000000000000000100

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000111100110100000001010000100000100100000
100000000000000000100011110000000000000000000000000000
110000000000000111100000000001100000000000000100000000
100000000000000000100000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000001100000000000000100000000
000000010000000000000000000000100000000001000000000001
000100010000000000000110100000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000001111001000110110100010000000
000000010000000000000000001001111101111000100010000000

.logic_tile 4 27
000001001100000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100011100000000000000010000100100000
110000000000000000000100001011000000000000000001000010
000000000000000000000110101011101010000010000000000000
000000000000000000000010111101001110000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010110000000000000000010011111011110101110000000000
000000010000001001000010010001111111110000110000100000
000000010001000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000

.logic_tile 5 27
000000000000000011100011110101100000000000001000000000
000000000001010000000111110000000000000000000000001000
101000000000000000000000000000000001000000001000000000
100000000000000000000000000000001111000000000000000000
010100000110000111100000000000001001001100111000000000
010100000000000000000000000000001100110011000000000001
000000000000001000000000000011001000001100111000000000
000000000000001111000000000000000000110011000010000000
000000010000100000000000000001001000001100110000000000
000000010001010111000000000000100000110011000000000001
000000010000001000000000000111000000000000000100000000
000000010000001011000000000000100000000001000000000001
000000010000001000000111000000000001000000100101000000
000000011000101101000000000000001111000000000000000000
000000010000000000000110000000001010010110100000000000
000000010000000000000110110001001110010000000010000000

.ramb_tile 6 27
000101100001010000000000000000000000000000
000110100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000011111000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000100000000111000011100000000001000000100100000100
000000000000000111100000000000001110000000000000000000
101000000000001000000111100000011000000100000100000000
100000000000000011000011110000000000000000000000100000
110000100001000101000000010000011001010110000000000000
110000000000000000100010010011011001000010000000000000
000001000000000001100000011000001101010100100000000000
000011100000000000000011000011011101010010100000000000
000000010000001000000111100111001010001100110000000000
000000010000000011000011110000010000110011000000000000
000001010000000111100010000101000000000000010000000000
000010010000000000000100001011001000000001010000000000
000000010000001000000010010111101001010100000000000000
000001010000000111000011010000111111100000010000000000
110000010000000011000110101001011010010100100000000000
100000010000000000000010001101001111111110110000000000

.logic_tile 8 27
000000000001010001100000001011111000001101000000000000
000010100000000000000010111001110000001000000000000000
101000000000000111000110001000000000000000000100000100
100000000000000000100011101111000000000010000000000000
010000000111011111100111001011111011101001000000000000
110000000000100111000000001111111001010000000000100000
000000100010010001000110100000001111010010100000000000
000001000000101001100010100001001000000010000000000100
000110110001000101000110100101000001000000100000000000
000100010010000000000100000101001011000010110000000000
000000011000000000000110100000000000000000000100000010
000010111010000000000000000011000000000010000000100000
000000010000000111000000001000001100010100100000000000
000000010000000000100000000101011001000000100000000000
000001010000000001100010011000011111000110000000000000
000000010001000000000110000001001010000010100000000000

.logic_tile 9 27
000010100000001011100010100001001111010100000000000000
000001000000001011100100000000011100100000010000000000
101010100000001001100000001000000000000000100101000000
100001000000000011000011000001001101000010100000000000
010000000000000101000111100001011010000010000100000000
000000000000000000100010000000111000101001000010000000
000010000000000000000000000111011000000100000010000000
000011000000000001000011100000101011000001010000000000
000000110110000001000110001011100000000010110110000010
000000010000000000000000001011001010000000100000000000
000000010000001001000000010000011000000000100000000100
000000010000000111000011010000001011000000000000000000
000000010000000000000111101101100000000000010110000000
000000010000000000000011111001101010000010110010000000
000000011000100000000000001000001010010010100000000000
000010110000010000000000000101011100000010000000000000

.logic_tile 10 27
000000000110001011100000011111101010000110100000000000
000000000000001111100011010001001110000101010000100000
101000000100000000000010100011111111010110000100000000
100000000000011101000110100000001010100000000010000000
010001000001000000000110100001000001000011100000000000
000010000000000001000110101011001101000001000000000100
000100001010001001000000000101100001000001110000000000
000000001010001111000010111101001111000000100001000000
000000010000000111100000001111001010101000000001000000
000000010000000000000010011001101110100100000000000000
000000011010100101000000011101000000000001100000000000
000000110000011111000010101001101100000010100010000000
000000010000000001000000010111011010010110000100000000
000000010000001111000010000000011000100000000000000000
000010010000010001000000001001001000001011000100000100
000000110000101001000010000011010000000010000000000000

.logic_tile 11 27
000000000001000000000000000111011101010000000010000000
000000000000000011000000000000011010101001000000000000
101000000010000101100110100101001100010001000000000000
100000000000010000000000001101011101000100010000000000
110001001000000111000000000000000001000000100100000000
110010000000000000100010000000001110000000000000000110
000000100000000011100000010111101100000010000000000000
000001000110000000000010100000100000001000000000000000
000001010000100000000111110001111110000100000010000000
000000110011001011000010010000100000000001000000000000
000001011011010000000010001000000001000000100010000000
000000010000000000000000001101001110000010000000000000
000100011110001000000111100001100000000000000100000010
000100010000101101000111000000000000000001000000000000
000000010110101101100011000001011010001001000010000000
000000110001010101000000001111000000001010000000000000

.logic_tile 12 27
000000001000001101000111110101000001000001110000000000
000000000000001011100110110011101010000000100001000000
101000000001110000000111000001001100000000000000000000
100000000100011001000111111001001100001100110000000000
010000000000101011000010100101011001000000000000000000
010001000001011111100010001011011000001100110000000000
000000000000101111000000000000000000000000000100000100
000000100100011101000000001111000000000010000000000010
000000011100000001000000010011111100111000110011000010
000000010000000111100011010101101011110000110010000010
000001010111010111000011100111011001010101000000000001
000000011011110001000000000001011010010110000000000000
000000010000000001000000000000000001000000100110000010
000010110000000000000011000000001100000000000000000000
110011011000000000000000001101001011011001010000000000
100010010000000000000000000011101101001001010000000000

.logic_tile 13 27
000100100000000000000000000000001001001100110100000000
000000000000000000000000000000001011110011000000010010
101010001010000000000000000101111000000100000000000100
100001001010001111000000000000000000000001000000000000
110000001001000000000010011000000001000000100000000100
110000000000100000000011001111001010000010000000000000
000001000000001111100110100000001010000100000000000000
000010000001010111100000000111011011010100100010000000
000010110001010000000010001011100000000000000000000010
000001010000100000000100000101000000000011000000000000
000000010000000011100000000011111010000100000000000000
000000011110010111100000000000000000000001000000000010
000000010110000000000010001000001100000100000000000010
000000010000001111000100000101010000000010000000000000
000000010110000000000111100101100001000000100000000000
000000110001010000000000000000001010000001000000000000

.logic_tile 14 27
000010000000000000000110000001001110000100000000000000
000001000000100000000010010000100000000001000000000000
101100000000000011100111110101111111000110000100000010
100100000110001111100011110000111100101000000000100000
010000000110100000000000001000001100000010100100000000
000000001100011111000000001001011110010000100000000000
000100000001000000010111101001100001000010110100000000
000000001110000000000011010001101111000000010010000010
000000010000000011100110100000001010000100000100100111
000000011010000000000100000000000000000000000010000010
000001010000000011000011111111011010001010000101000000
000010010000000000100110101101010000001001000001000000
000000010000001101000000000001111111010000100100000000
000000011101010111000000000000111000101000000001000000
000000110001100000000010000001011101010000000000000100
000001110000110000000010110011111101010110000001000010

.logic_tile 15 27
000000000000100000000110000111101000000100000000100000
000010100000010001000000000001011101010100100000100000
101001000100000000000111001000011100000010100101000000
100000000000010000000000001101011101010000100000000001
010010001010000000000010001101101100001110000110000111
000101000000000000000000001111100000001000000000000000
000000000000100000000110100101001110001110000100000000
000000000000000000000110010111110000000100000000100000
000001010000001101000010110111111001001101000010100100
000000110000001101000111111011111100001000000000100000
000010010000001000000000000000011010000100100000000100
000000011010000011000010000000011001000000000000000000
000000011000001011000010100000000000000000000100000000
000000010000000111100000000111000000000010000010000010
000000010000001000000010000111001101000010000100000000
000000010000000011000010000000101011100001010011000000

.logic_tile 16 27
000000000000100000000010000000011110000100000100000000
000000000001000111000000000000010000000000000000000000
101000000001111000000011010000001010000100100000000000
100010100010010111010110000000001010000000000001000000
010000000000100001000000010101100000000000000100000000
000000001011000011000011110000000000000001000001000000
000001001011010000000000000000000000000000000110000000
000010000000100001000000001001000000000010000000100000
000000010000000011000111101101000000000010000000000000
000000011100000000000000001001101000000000000001000010
000001010000000000000011000001100000000000000100000000
000010011110000000000000000000000000000001000001000110
000010010000000111100000001011011001000010000000000000
000001011110000000100000000111111111000000000000000100
000010011001000011100111111000001110010000100000100000
000001010010100000000110111011001100010100000000000000

.logic_tile 17 27
000000100000001000000011111001111101011101010000000000
000000000000000101000111000001011110000110100010000011
101000000000001001100010010000011010000100000100000100
100001000001001011000111100000010000000000000000000000
010000000000000000000000010000000001000000100100000100
010000000000001101000010100000001111000000000000000000
000000000000000000000111101001001100001001000000000100
000010000000000000000000001001010000000101000000000000
000000010001001000000111111001001010000100000001000000
000100010000100111000111101001100000001110000000000001
000010110000001101100011101000001101000000000000100000
000001010001001011000011110011001110000110100000000000
000001010000000000000000001101000000000001010000000010
000010010000000000000000000011101101000001100000000000
000000010000000111100011000011101100001001000000000000
000010110000011001100100001011110000000101000000100000

.logic_tile 18 27
000001001001000000000110001000011111010000000011000000
000010000000001101010011100101001001010010100000100000
101000000000000101000110010000000001000000100100000000
100010100011010111100010000000001010000000000001000000
110000000001011001000000000001011010000010000000000001
100000100000101011100000000001110000000111000000000000
000000000001011011100010001001001110000110000000000000
000000000000001111000110110011110000000101000000000000
000000010000010111000010001101011000010001100010000000
000000010000100000100011001011011010110010110010000000
000000010000000001000000000101111001000110100000000000
000000010000100000000010011011101111001111110000000000
000000011101110000000111101000000000000000000100000000
000000010000110000000000000111000000000010000000000000
000000110001011111000000010011000001000000100000000000
000001010100100011100010110011101000000000110010000000

.ramb_tile 19 27
000010000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010010000000000000000000000000000
000000011101110000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000101010010100111100000000000001000000000
000000000000000000000011010000001110000000000000000000
101000001010000111000000000000001000001100111000000000
100000000000001101000000000000001010110011000000000000
010000000000000000010000000001001000001100111000000000
010000000000000101000000000000000000110011000000000000
000001001010000000000010100000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000100000000000000000001000001100110000000000
000000011010000000000000000000001111110011000001000000
000000010000000011100000001000011001000110100000000000
000000010000000111100010010001001011000100000000000010
110000010000100000000000000000000000000000000110000000
100000110000000011000000000111000000000010000000000100

.logic_tile 21 27
000000000000000000000000000101001111000000000010100000
000000000000000001000000000000101100100000000001000100
101000000010000000000000001011011101011001110000000100
100100000000010000000000000111011101000110100000000001
110000000000000000000000001011011100001110000010100001
110000000000000011000010101111000000000110000010000010
000000000000000000000111010000000000000000100100000101
000000000000000001000110000000001010000000000000000000
000000010000101011100000000101111110010100000000000000
000000010000010101100000000000011000100000000000000001
000000010000100101100011110000000000000000000000000000
000000010000000001000011110000000000000000000000000000
000000011110001101100010000101001111000000000000000101
000000010000000011000100000000101100000000010010100100
000000010000000000000111101101101111000110100000000000
000000011110001111000110001101101100001111110000000000

.logic_tile 22 27
000010000000000101100000010011111110000000000000000000
000001001100001101000010100000111010001001010001000000
101000000000000011100011100000000001000000100100000000
100000000010000000100111110000001000000000000000000000
010010000000000001000000001011111011000110100000000000
010001000000000000000010101111011001001111110000000000
000000100100100000000010010101100000000000000100000000
000000000000000000000010100000100000000001000000000100
000000011010000001000000001000000000000000000100000000
000100010000000000000000000011000000000010000000100000
000000010000001001100110100111001110000000000000000101
000000010000001001100011010011011011100000000001100010
000000010000010011100010000001000000000000000100000000
000000010000100000100100000000000000000001000000000000
110000010000000000000010011001011101010100110000000000
000010010000100111000010001001011110100100110010100010

.logic_tile 23 27
000000000000001000000000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
101001000000000101000000000000000001000000100100000001
100000000000000000000000000000001000000000000000000000
110000000000000000000110001000000000000000000100000000
010000000000001101000010000011000000000010000000000000
000000000000000000000000001001011110000110100000000000
000000000000000000000010100111001010001111110000000000
000000010001010000000000010000011010000100000100000000
000000010000100000000011100000010000000000000000000000
000000010000001000000000000000000000000000000100000001
000010010000001001000000001101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
110000010000001001000000000001001010010100000000000000
000000010000001011000000000000111110001000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000011000001010000010000110000000
000000010000000000000011101111001011010010100000000010

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000100010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
001000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000001000110101011000000110000110000001000
000000000000000000100100001001100000110000110000000000
000000000000001101100010011011100000110000110000001000
000000000000001001100111011001100000110000110000000000
000000010000000000000000001001100000110000110000001000
000000010000000000000000001011000000110000110000000000
000000010000000000000010000001100000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000110101001000000110000110000001000
000000000000000000000000000111100000110000110000000100
000000000000000000000000000111000000110000110000001100
000000000000000000000010011111000000110000110000000000
000000000000000001000000001111100000110000110000001000
000000000000000000000010001101000000110000110000000100
000000000000001001000111100111100000110000110000001000
000000000000001101000000000001100000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000011010000100000100100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000101000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110100000000000000000010100000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000000000000001111100000000101011001111111100000100000
000000000000000001100000001001111010111110000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010110000001101000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001111000000000000000100
000100000000000000000111000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
110000000000000000000000001101111000111110100000000010
100000000000000000000000000011011001111110010000000000

.logic_tile 3 28
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000010000110100000
100000000000000000000000000000001000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000001000011100010000100000000000
100000000000000000000000001011001101010100100000000100
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000110010000000001000000100000000000
000000000000000101000110001011001101000010100000000010
000000000000000000000011100000000001000010000100000000
000000000000000000000000000000001101000000000000100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000001110000000000000010111100000000000001000000000
000000000000000000000011010000000000000000000000001000
101000000000000000000010100000000000000000001000000000
100100000000000000000100000000001111000000000000000000
010000000000000000000111010101001000001100111100000000
110000000010000000000110000000100000110011000001000000
000000000000000000000111000111001000001100110100000000
000010000000000000000000000000100000110011000000000010
000000000000000000000011110000011111001100110100000001
000001000000000000000111010000001011110011000000000000
000000000000000000000000000000001100000000000011000011
000000000001010000000000001011010000000010000010000011
000100100000001000000110010111011001000111010000000010
000100000000001101000011111001011110111111110000000000
110000000000001101100000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000

.ramt_tile 6 28
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000010000000101101010100001010000000000
100000000000000000000000001111101101000100100000000000
110000000001000001000110100000000000000000000000000000
010000000000000000000110010000000000000000000000000000
000000000000001111100011100000000000000000000000000000
000000100000001111100100000000000000000000000000000000
000000100001010000000111011000000000000000000110100000
000000000000100011000011001111000000000010000000000000
000000000000000000000011000000011010000100000100100000
000000000000000000000000000000000000000000000000100000
000000000000000000000000011101011100111001110000000100
000000000000000000000011100101111100111101110000000000
110000000000000000000110100000001011010010000010000000
100000000000000000000100000000011010000000000010100011

.logic_tile 8 28
000100000000001000010111001001001110000110000000000000
000100000000001001000000001111100000000101000010000000
101000000000000111000110100101000000000010100000000000
100000000000000101100000001101101110000010010000000000
110001000000000001100010001011011011101001110000000000
010010101100000111000010000101101110010101110000000000
000000000110000001100011101001000000000001000000000000
000000000000001001000111111001000000000000000000000000
000000000000001000000110000101111000000010100000000000
000000001000000101000011100000101100001001000000100000
000000000000000000000000000101101010000110000000000000
000000000000000000000000000000101111000001010000000000
000000000000000000010000011000000000000000000100100000
000000000000100111000010010001000000000010000001000010
000000000000000101000010000101101010001101000000000000
000000001110000000000000000101100000000100000000000100

.logic_tile 9 28
000010100000000001000000011000000000000000000100000000
000001000001010101100011110111000000000010000000000000
101000000000000111100011110101011110000001000000000000
100000000000000000000010000101110000000111000000000000
110000000000000111000110111001001010000000000000100000
100000000001011101100111101001011101011100000000000000
000000101000000000000000000101001101010100000000000100
000000000000000000000000000000101110001001000000000000
000010100000000000000000000000000000000000000100000010
000000100000100101000011110001000000000010000000000000
000000000000000000000110011000001001000000100000000010
000000000000001001000011011011011000010100100000000000
000000001000100000000000000001101111000010100000000000
000010100001010000000011110000111100101000010000000000
000000000000100011100010011101011100000010000000000001
000000000000010001100011001111010000000111000000000000

.logic_tile 10 28
000000001110101001100010100001011000000000000000000000
000000000111001001000010110000110000001000000000000000
101000000000000000000111101000000001000000000000000000
100000000000000000000000001101001001000000100000000000
110001000000000000000010000001100000000001000000000000
010110100000000000000110000001100000000000000000000000
000000000000001111000111100000000000000000000100100000
000001000000001101000110001101000000000010000000000010
000001000000000101100000010000001101000000100000000000
000010000000000000000011000000001011000000000000000000
000000101000000000000000000111011010000010000000000000
000001000000000000000010000000000000001000000001000000
000000000000100001000000000101100001000001000000000000
000000000001000000100000001001001101000011100001000000
000000000000000001000000011111101010010001110000000000
000010000000000000100011011111011000010111110000000000

.logic_tile 11 28
000000000000000011100010101000011000000000000000000000
000000000000001111100111101011010000000100000000000000
101000001000001101100010100111101101001101100000000000
100000000001011011000000000101111111110110000000000000
010000000000001101000010110001001011011101010010000000
010000001000001111000011000001011000001001010001000000
000010000001010111100110101101011110001000000000000000
000010100000000000000110111011000000000000000000000000
000100000001000000000110000111000001000000000100000001
000100000000000101000010000000001010000001000000000000
000000000000001000000110000001011010010100100000000000
000000000000000101000011110000011001000000010010000000
000000000000000000000010100111001100010110100010000000
000000100000000001000010000011111111000110100000000000
000000000000000111100111001101011101000010000000000000
000000000000000000100011000001101011000000000000000000

.logic_tile 12 28
000001001100001101000010000001001010000000000000000000
000010100000001101000100000000010000001000000000000000
101000100001000000000010100111101101111101010000000000
100001001010100000000100001001111001111110110000000000
010000000000101011100111000011000001000000000000000000
110000000000000101000110100000001101000000010000000000
000000000010101001000000000000001110000010000000000000
000000000001010011100000001011010000000100000000000000
000101001110000001000111110000011011010010000000000000
000110000000001001000010000000001100000000000000000000
000000001010000001000110000001000000000000000100000000
000010100111001001100011110000000000000001000000000100
000001000000000000000010001011101010111101110010000000
000010100000000000000000001111101100111100110000000000
000000100000000000000111101101011011110110000000000000
000001000001000000000110001111001100011000110000000000

.logic_tile 13 28
000001001010010111100011001011101111001111000000000000
000010000001100000100011011011111011010111110000000000
101000001100001111000000000000011000000100000100000100
100000000000000111100011010000010000000000000000000010
110001000000100001000111101101111011010001000000000000
110100101000011001000100000101101110001000100000000000
000000000000000001000111010001101010100011100000000000
000000000000000001000111000001001010010100110000000000
000000001010001000000110000111111110000100000000000010
000000000000001001000000000000100000000001000000000000
000010100000000111000011110011001001010111100000000000
000000000101000001100111001011011000001011100000000000
000000000000000111100111010011101000010100100000000000
000000000000100000100111011101011110010100010000100000
110000000000001001000000010011100001000000100000000000
100000000000001001000011100000001110000001000000000010

.logic_tile 14 28
000000000000001000000000001011011110000000000000000000
000100000001011001000010100101001000001100110001000000
101000000000000011000011101001001101111111000000000000
100010100000000011100100000111001101001000010000000000
110000000000000001100010100101101011010010100000000000
010000000001010001000111110000001101000001000001000000
000010100000101001000000011101011000000101000000000000
000001000110001111100011101001100000001001000001000000
000001000000001101100010100101100000000011000000000000
000000100000000011100110010111100000000000000000000000
000000100100000000000011100001000000000000100000000000
000000000010000000000111000000101110000001000000100000
000010000001000011000110000001101010000110100000000000
000000000000100111000100000101011111001111110000000000
000000000000000000000000000000000000000000000100000000
000000000110000111000000001011000000000010000000000010

.logic_tile 15 28
000000000000000000000110110000001111000100000000000100
000000000000000111000110100011011111010100100000000000
101000000000000001100000011000011011000110100000000000
100000100000000000000010001011011100000100000000000000
010010100000101000000111100011101011011100000010000000
110000000001000011000100001111001100101110100000000000
000010100110100111100011011011011000001000000000000000
000000000000010000000010101101110000001110000000000000
000000001110001011100000000000011110000100000100000000
000000000000001111100011100000010000000000000010000000
000001001010001101000010100001001110000110100000000000
000000000000001001000100000000001110000000010000000000
000110000000000111000111010001011000010100000000000000
000101001100001001100011000000101001100000010000000000
000000000000001000000011100101101111011101010001000000
000000001110001001000110010011011110000110100010100000

.logic_tile 16 28
000100001100000101100110100000001010000100000101000000
000100000000000000000011110000010000000000000000000000
101000000000001101100010101101100000000001100001000000
100000000000001111000100001001001010000010100000000000
110000000000000001100000000101100000000000000100100000
010000000000001111000011100000000000000001000000000000
000000000111000101100000000000001000000110000000000000
000000000000000001100000000101011001000010100000000000
000001000000000000000000010000000000000000100101000000
000000100000000000000011000000001111000000000000000010
000000000000000000000000011001111100111111010000100000
000000000000000000000010100001011110011111000000000000
000000100000100000000110000001000000000000000100000001
000000100001010001000000000000000000000001000001100000
001000000010100000000000000000001010000100000100000000
000000000000010000000000000000000000000000000011000000

.logic_tile 17 28
000000000000000000000000011011001110011101100000000000
000000100000000000000011100111111100101101010000000000
101000100000001001100111101000001011000000100100000000
100000000000100101000000000111011000010100100010000001
000000000000001000000111111000011100010000000000000000
000010100000000011000010001101011001010110000000000000
000000000110001101100110000111100000000001000000000000
000000000000000001100000000101100000000000000000000000
000000000000001001100110010001111101011100000000000100
000000000000000011000011011011101100101110100010000000
000000000000100111000011100101101000000000100000000000
000000001100011001100100000000011100101000010000000000
000000000110000000000000010011101111000110100010000000
000000000000001001000011000000001000001000000000000000
000000000000001101000111101000001010000000100100000000
000000000000000111000000000101011011010100100010000000

.logic_tile 18 28
000000001100000111100111100101101100000100000011000000
000000000000000000000110000000010000000000000001100010
101000001011000111000010100000000001000000100100000000
100110100000000000000100000000001000000000000000000010
010010000000000000000011110001000000000000000100000000
010001000000000000000111100000000000000001000000000010
000000000100000000000011101101001110011100100000000100
000000000000000001000100000011111100101100100010000010
000000000001110111100110100000000001000000100100000000
000000000000110111000100000000001110000000000000000010
000010100110000111000000000011111010010111100000000000
000001000000000001000011111111111001001011100000000000
000000000000000000000010001000001010000110100000000000
000000100001010000000010010011011100000000100000000000
000000000000000101000000001000000000000000000100000010
000000000000000000100000001001000000000010000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100100000000000000000000000000000
000010000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 28
000000000000000001100000000000001100000110000000000000
000000000000001001000000001011010000000010000000000100
101001000000000000000110001000000001000000000000000000
100100000001010000000000000101001001000010000000100000
010010000000001111100110011000001011000000000010000000
110001100000001001100011011111001010000110100000000000
000000000100001101000011100111011010101001110000000000
000000000000001011100110010111011000010110100000000000
000000001010010000000110100101011010000110100010000000
000000000000100000000111100000111000001000000000000000
000000000000000000000010001000011101010000100000000000
000000000000000001000000001111001101010100000001000000
000010000000001111000000001111101010001001010010000000
000000000000000001100000000111001010000000000000000000
110000000000001011000110110000001100000100000100000000
000000000000000101000011100000010000000000000000000000

.logic_tile 21 28
000000000000010000000000000000000000000000000100000000
000000100000100101000010101111000000000010000000000000
101000001010001001100000001000000000000000000100000000
100000000000000011100010101111000000000010000000000000
010000000000000000000000010011100000000000000100000000
010000000000000000000010000000000000000001000000000000
000000000000000001000000010001011101010000100001000000
000000000000000000100010000000011011000000010001000000
000000000000001001100000001011011001010111100000000000
000000000000000001000000001001001010000111010000000000
000000000000000111100000000000011100000100000100000000
000010000000001001100010000000000000000000000001000000
000000000000100000000111110001101111000110100000000000
000000000000010000000111100011011001001111110000000000
110000000000110000000000010001111001010111100000000000
000000000001010000000011111101011000000111010000000000

.logic_tile 22 28
000000000001010000010110010111000000000000100010000000
000100000000100000000010000011101110000000110000000000
101000000000001101000000010000011001000000000000000000
100000000000000001010011111101001000000110100000000000
110000000000000000010000000000000001000000100100000000
010000000000000000000010100000001001000000000000000000
000000000000000000010010101001001111010111100000000000
000000000000010000000000001111111000001011100000000000
000000000000001000000000011000000000000000000100000000
000000000000001001000010011101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100011110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
110000000100000000000000010011101100000001000010000000
000000000000000000000010011001000000000110000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010000000000001000000100100000000
010000000000000000000000000000001011000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000010000000000000011100000000000000100000000
000011000000100000000000000000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000100
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
101000000000000000000000000000000000110000110000000000
000000000000000111000000000000000000110000110000001000
000000010000000000100000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101100111000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000100000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000100000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000100000000000010000000000000000000011000100
100000000000000000000010000000000000000000000001100000
110000000000000001000000000101000000000010000000000001
110000001000000001100000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011001011011010110010110000000000
000000000000000000000000001001111010111011110010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000111000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000001100000000101101111010000100000000000
000000000000000000000000000000001010000000010000000010
101000000000000000000010110000001011000000100000000000
100000000000001101000110000101001101010100100000000000
000100000000000011100111101000011010010000000100000000
000100000010101101100100001001011011010110000010000000
000000000001011111100000010111100000000000000100000000
000000000000001101100010110000000000000001000000000000
000000100001000111100110000000001101010000100110000000
000000000000000000100000001101001000010100000000000010
000000000000000000000110000000000000000000000101000000
000000000000000000000000001011000000000010000000000010
000001000000000000000111010001101110001101000000000000
000000100000001011000010000101110000001000000000000000
000000001000000001000000000101001110001000000100000000
000000000000000000000000000001110000001110000000000101

.logic_tile 9 29
000000000000000000000010111101101011011101100000000000
000000000000000000000010001111111011011110100000000000
101000000000010000000011100000000000000000000100000000
100000000000001001000100001001000000000010000000000010
110001000001000111100011111101000001000011110000000000
110000100010000001000010010001001101000000100000000000
000001000110000000000011111011101010001011000000000000
000000000000000000000010001001100000000101000000000000
000000000000000111000110000011011110010010100001000000
000000000000000000100000000000001011000001000000000000
000000000000001111100000000001011111010000010000000000
000000000000000001100010100101101111000000010000000000
000000000000001000000010000111011101000000100000000000
000000000000001001000000000000001100101000010000000000
000000000000000101000110010101011111010000010000000000
000000000000000001000011011011001111000000100000000000

.logic_tile 10 29
000000001010000011100111000111001010011101000000000000
000000100000001101000111111001001111101111010000000000
101000000000000000000111001000000001000000000000000000
100000000000001111000010100111001111000000100000000000
010000000000000001100011100101011100010100100000000000
110010100000000101000011110001101010111101110000000000
000000000000011111000000000101111111010000100000000000
000000000000101011100000000000011010101000000000000000
000000100110000011100111000000000001000000100100000100
000001000000000000100100000000001001000000000000000000
000000000000101101000000000000000001000000000000000000
000000000000010001000000001001001111000000100000000000
000000100000100001000110000001001101000001010000100000
000000001001010101000000000111011000101111010010000000
000000000000000000000110011000011100000110100000000000
000000000000001011000011011001001100000000100000000000

.logic_tile 11 29
000000000000001000000010000001100000000000000100000100
000000001000001111000110000000000000000001000010000000
101000000000001101000110100001001101101000000000000000
100000000000001111000000001011011110010000100000000010
010000101110100000000000000001011010000111000000000000
010000000001010001000010000011100000000001000000000000
000000100110001101100000001111011010011101100000000000
000001000000001011000000001011001101101101010000000000
000001000000000000000111011001011100000010000000000000
000000100010000001000010001011100000001011000001000000
000011000000000001000110000001100000000010100000000000
000010000000000000000011110101001001000001100001000000
000000000000100011100000000101001110000010000000000000
000001000001010111100000000000100000001000000000000000
000000000000001001100000000001011111010000100000000000
000000000100000001000000000000001001101000000000000000

.logic_tile 12 29
000000000000101111010010111101011100100000000000000000
000110000001011011000011110001001100000000000000000000
101000001001000001100000000111000001000010000000000000
100000000000001101010000000000101011000000010000000000
110000001000000111100000010000000001000010000000000000
010010101101010101100010000101001111000000100000000000
000000100000000000000000000000000001000000000000000000
000011100000000000000011100011001000000000100000000000
000001000000001101100000000011100000000000000100000100
000000101000000101000011100000100000000001000000000000
000000000000000011100110110011101110000010000000000000
000000000000000001100010001101101001000000000000000000
000000000000000001100010000001000001000010000000000000
000000000000000001000100000000001100000000010000000000
000000001110101000000011000001001001101011000000000000
000000000110011011000000000111011110001010110000000000

.logic_tile 13 29
000000000000100011100000001101111011000000000000000000
000000000001010000000010100101011110000100100000000000
101011000000000000000111001001011000000001000000000000
100011000000000000000110111111111011000000010000000000
110000000111000000000110010001000000000000000100000010
110000000000000001000111010000000000000001000000000100
000000000000001001100111100011101101001001100010000000
000000000000001001000010000111111001101001110000000000
000001000000000000000000011000000000000000000100000000
000010000000000000000010101111000000000010000000000000
000000001010000000000011111101111100000000000000000000
000010100000000000000111111011111010001100110000000000
000000000000000001000010000000000000000000100100000000
000000000000000001100000000000001011000000000001000001
000000000000000111000111000000001110000100000100000000
000010000001000000100010000000000000000000000000000000

.logic_tile 14 29
000000000000001000000011110001100001000001110000000000
000000100000000001000110111101001111000000100000000000
101000000000000111000111101000000000000000000100000000
100000000001011101100011111001000000000010000001100000
011010100110000001000011010011111010000001000010000000
010011100000000000000011100011100000000110000000000000
000000000110001000000000010001111000000110000000000000
000000000001000111000010000000101110101000000000000000
000000000000001000000000001111111010001001000000000000
000100000000000101000000001011111010010111110010000000
000000000000000001100011111101001110010101000000100000
000000000000000000100011111111011011111110000000100000
000001000000001111100111100101101000000001000000000000
000000100001011001000100000111010000000110000001000000
110000000111010000000010000001011001000000100000000000
000000000000100000000111110000011100101000010000000000

.logic_tile 15 29
000000001010001001100111100001001111000110100000000000
000000000000001111010010011101001110001111110000000000
101000000100001111000000000000000001000000100100000000
100000000001001111100000000000001111000000000000000000
010000000000001000000111110101100000000000000100000000
010000000000000011000011100000000000000001000000000000
000000000000001101100000001000000000000000000100000000
000000100000100101000000000111000000000010000010000000
000000000000000000000000011011111000101001000000000010
000000000001010000000010001011101000100000000000000000
000000000100001000000111010001111100011111110000000000
000000000000000101000011101111001010011001110000100000
000000000000000000000000001101001000000110100000000000
000000000000000001000010100111111101001111110001000000
110000000110000111000000010000011010000100000100000000
000000000000001111100011110000000000000000000000000000

.logic_tile 16 29
000000000110000000000000010011011011010111100000000000
000000000001010000000011101001011001001011100000000000
101000001110000000000011101000011110010000100010000000
100000000000001111010111101001011011000000100001000000
110000001001001000000110011101101101010111100000000000
110000000001000001000010000001101011001011100000000000
000000000000000000000110110000001101010000000000000000
000000000000100001000011110000011101000000000000000000
000000000000001001000010111000000000000000000100000000
000000000001010101000111010011000000000010000000000000
000000000010000001000010000000011111000000000000000000
000000000000011111000100000101011010000110100000000000
000000000000000000000111100111100000000000000100100000
000000000000000000000100000000000000000001000000000000
110000000000000000000111000011001011011101100000000000
100000000000000001000000001011011100011110100000000000

.logic_tile 17 29
000000000000001111100000000000011010010000100000000000
000000000001001001000010010001011111010100000000000000
101000001000000001000000011001100001000000010100000000
100010100000001111100011011011001100000010110001100000
000000000000001111000010000111100000000001000000000000
000010100010001111100000001101101010000001010001000000
000000000000000111100011111101111000000111000000000001
000000000001011001100010010001010000000010000000000000
000001000000000000000000001000001111000100000110000000
000000100000001001000000001111011000010100100010000000
000000000000000111100110000101101101000001010000000000
000000000000000000100011110111101010011111100000000000
000000000000001001100110001001011111000110100000000000
000001000000000011000011100111001101001111110000000000
000000001000000111100110110111001000010000000000000000
000000000000011111000010000000011010101001000000000000

.logic_tile 18 29
000001000000000011100010010000000001000000100100000000
000000100000000101100110000000001010000000000000000000
101000000000001000000000001000000000000000000100000000
100000000000000001000000001011000000000010000001000000
110000000000000111100000010111001011010111100000000000
110000000000000000000011100011011011001011100000000000
000000000000100101100010000000000000000000000100000000
000000000000000001000110000001000000000010000000000010
000000000000010000000011100101111101000110100000000000
000000000000101101000011110000101101001000000001000000
000000001000000011100111000001011000001101000000000000
000010000000000000000110011011000000000100000000000000
000000000000011011100111000000001000000000000000000000
000000000000100001000100001001011010000110100000000101
110000000001011000000000001011001111010000110001000000
000000000000101111000000000111101010011001110000000000

.ramb_tile 19 29
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000010100000010000000000000000000000000000

.logic_tile 20 29
000000001010000000000000001111111100010111100000000000
000100001100000101000011100101001111000111010000000000
101000000000000011100000010000011100000100000100100000
100010000000000000000011010000010000000000000000000000
010000000000001000000000000001100000000000000100000000
010000000000000001000000000000000000000001000000000000
000000000000000111100000000001011110000100000001000000
000000000000000000100000000000010000001001000000000000
000000000000100000000111101000000000000000000100000000
000000000000010001000000001001000000000010000000000000
000000000010000111100000000000000001000000100100000000
000000000000000000100011000000001111000000000000000000
000000000000000000000110110111001010010100000000000100
000000000000000000000010000000101100001000000010000000
000000000000000000000111100000000000000000100100000000
000000000000000001000010010000001101000000000001000000

.logic_tile 21 29
000000000001010000000010000101011101001001100000000100
000000000001111001000000000001101011101001110010000000
101000000010001011000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001011000011110000000000000000000000000000
000000001010001011100011100000000001000000100100000000
000000000000000101100000000000001000000000000000000000
000000000000001000000000011000001000000000000010000110
000000000000000001000011010001010000000100000011000000
000000000000000001100110010011100001000001000000000000
000000000000000000000010000101101010000001010001000000
000010100000000000000000001011101111010111100000000000
000001000000000000000010000101111000000111010000000000
110000000010000000000000000011000000000000000100000000
000010000000000000000000000000000000000001000000000000

.logic_tile 22 29
000000000000000000000011100000001000000100000100000000
000000000000000000000100000000010000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000101000111100111100000000000000100000000
110010000000000000100100000000000000000001000000000000
000000000000000000000000000011101100010000000000000000
000000000000000000000000000000111100101001000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000101000000000000000100000000
000010000000010001000000000000000000000001000010000000

.logic_tile 23 29
000010000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111000000011111000100000000000000
000000000000000000000000000101011110010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000111000001000000010100000000
000000000000000111000000001101001001000010110000100000
000000000000001000000110000000011010010000100100000010
000000000000000111000000000111011001010100000000000000

.logic_tile 24 29
000000000000000000000000000011100000000010000100000000
000000000000000000000000000000100000000000000000100000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000011000000000000110000110000001000
000010000000000000000100000000000000110000110000000000
000000000000000000000000000000011100110000110000001000
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000011100000000000110000110000000000
000000010000000000000000000111100000110000110000001000
000000010000000000000000000000100000110000110000000000
000000000000001000000000000101000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000001000000000000001000000110000110000001000
000000000000000011000000000000100000110000110000000000
000000000000000000000000000101100000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000011100000000000110000110000001000
000000000000000000000100000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000100100000000
000000000000000000010000000000001111000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000011000000000000000000100000000
010000000000000000000010001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000011111001010001000000000000000
000000000001000000000011010001010000001110000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001101000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000011111001100001000000000000000
000000100000000000000011110011010000001110000000000000
101000000000000000000000000011100000000001010000000000
100000000000000000000000001101001110000010010000000010
010000000000000111100010011000011110000110000000000000
000000100000000000000110011111011011010100100000000000
000000000000000000000000000001000000000000000110000100
000000000000000111000000000000100000000001000011000110
000000100000000000000110100101111110000010100000000000
000000000000000000000000000000001110001001000000000000
000000000000001001100000010111011100000100000000000000
000000000000000001000011000000110000000000000010100000
000000100000000001100110011000000000000000100000000000
000000100000000111100010001011001111000000000010100000
000000000000000000000010011101001010000001000000000000
000000000000000011000110000011011111100000010000100000

.logic_tile 11 30
000001000000000000000000011111111011010000000000000000
000010100000000101000011110101001000100100000000000000
101000000000001101100110010001000000000000000100000000
100000000000000001000011100000100000000001000010000001
010000000000000000000010001001111111000001000000000000
110000000000000000010000001001011111010100000000100000
000000000000001101100000010001011110010010100000100000
000000000000001111000010100000001111000001000000000000
000000000000000000000000000101111111010010000000000000
000000000000000000000000000000101101100001010000000000
000000000000000111100000011001111011000000010000000000
000100000000000000000011010011101001001000010000000000
000000000110000000000011101101100001000011010000000000
000000000000000000000011110111101111000001100000000000
000000000000000011100010011000001111010010000000000000
000000000000000001000110001101011100010110000000000000

.logic_tile 12 30
000000000000001111000000010001011010000010000000000000
000000000000001111000010000000000000001000000000000000
101000000000001000000000000101000000000000000100000000
100000100010001001000000000000000000000001000010000000
110000000000000111000000000000000001000010000000000000
010000000000000000100000000111001010000000100000000000
000000000000001111100000010001000001000010000000000000
000000100000001011100011110000001111000000010000000000
000000001110000101100000010011001110000010000000000000
000000000000000000000011001001001111000000000000000000
000001000000000000000111000001100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000001011100110000101100000000000000100000000
000000000000000001100011000000100000000001000010000000
000000000000000001100000010111100001000001010000000000
000000000000000000000011011111001101000010010000000010

.logic_tile 13 30
000000000000000111100010001001001100001101000110000000
000000000000000000100000000111110000001000000000000001
101000000000000111000010001000000001000010000000000000
100000000001010000100110011101001101000000100000000000
000000000001010000000010110011100001000001110110100000
000001000000100000000010001101001100000000100000000000
000000000000000111100000010011001101010000000000000000
000000000000000000000011110000011111100001010000000000
000000000110001111100110000001101010001101000000000000
000000000000000001000010001011010000001000000000000000
000000000000001011100111000111011000110010010000000000
000000000000000001100000000001111100001001110000100000
000000000000000000000111100001100001000010000000000000
000010100001000000000100000000101010000000010000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 14 30
000010100000000000000011100000000000000000000100000100
000001100000000000000100001111001010000000100000000000
101000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000000100000100
000000000000000000000000000101001111000000100000000000
000000000010001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001010000000000011001001011100000010000000000000
000000000000000000000100001011100000000111000000000000
000000000110000111100000001101000000000001000100000000
000000000000000000000011100101000000000000000000000010
000001001000000000000011000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
110000000000000000000011000101000000000000000100000001
100000000000010000000000000000001101000000010000000000

.logic_tile 15 30
000001000000001000000000010000000000000000000000000000
000010100000001011000011110000000000000000000000000000
101000000000000000000111111000001100010010100000000000
100000000000000000000111111011001100010100000000000000
010001001100101000000011100000000000000000100100000000
010000100000011011000000000000001111000000000001000000
000000000000000001000000011001011111001000000000000000
000000000000010000100011111101011001000100100000000000
000000000000000111100000000000000000000000100100000000
000000000000000111000000000000001011000000000010000000
000000000000100000000010001111011001011000000010000000
000000000000000000000000001011011001001000000000000000
000000001000000001100111000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000100000000110000101100000000011010000000000
000000000000010000000000000011001010000010010000000000

.logic_tile 16 30
000001000000000000000000010111000000000000000100000100
000010000000000000000011010000100000000001000000000000
101001100000000111000000001000001101000000100000000000
100001000000000000100000000001001110010100100000000000
010000000001100111100000010000001010000100000100000000
010010100000010000100011100000010000000000000000000100
000001000100000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000001010000100000110000100
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000101111000011110000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000010101000000000000000000000000000000000000

.logic_tile 17 30
000000000000110000000011100001111111000000100100000100
000000000000110000000000000000011110101000010000000000
101000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001111100000000111101000001000000100000000
000000000000000011000000000101110000001110000000100010
000000000000000000000000000011000000000000010000000000
000000100000000000000000000111001100000010110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000011100000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000011100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000001000000000110000000
110000000000001001000000001001001110000000100000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000010100000100000000111100000000000000000000000000000
000001000001010000000111110000000000000000000000000000
101000000000000000000000000000000000000000100100100000
100000000000000000000000000000001001000000000000000000
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001010000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
001000000000000000
000010000000000100
000001110000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000100
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000001111000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000011100
001000000000000100
000000000000000000
000011111000000000
000011111000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000010000000000010
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 $abc$40840$n231_$glb_sr
.sym 6 $abc$40840$n2592_$glb_ce
.sym 7 $abc$40840$n233_$glb_sr
.sym 8 clk12_$glb_clk
.sym 9 VexRiscv.reset_$glb_sr
.sym 10 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 11 sys_rst_$glb_sr
.sym 12 $abc$40840$n8283_$glb_ce
.sym 15 spram_datain10[15]
.sym 16 spram_datain10[8]
.sym 17 spram_datain00[0]
.sym 18 spram_datain10[4]
.sym 19 spram_datain10[9]
.sym 20 spram_datain10[6]
.sym 22 spram_datain10[5]
.sym 23 spram_datain10[12]
.sym 24 spram_datain00[4]
.sym 25 spram_datain10[10]
.sym 26 spram_datain10[11]
.sym 28 spram_datain00[2]
.sym 29 spram_datain10[3]
.sym 30 spram_datain10[2]
.sym 32 spram_datain10[0]
.sym 33 spram_datain10[13]
.sym 34 spram_datain10[14]
.sym 36 spram_datain00[3]
.sym 37 spram_datain00[1]
.sym 38 spram_datain10[7]
.sym 39 spram_datain00[5]
.sym 40 spram_datain10[1]
.sym 41 spram_datain00[7]
.sym 44 spram_datain00[6]
.sym 45 spram_datain00[0]
.sym 46 spram_datain10[8]
.sym 47 spram_datain10[0]
.sym 48 spram_datain00[1]
.sym 49 spram_datain10[9]
.sym 50 spram_datain10[1]
.sym 51 spram_datain00[2]
.sym 52 spram_datain10[10]
.sym 53 spram_datain10[2]
.sym 54 spram_datain00[3]
.sym 55 spram_datain10[11]
.sym 56 spram_datain10[3]
.sym 57 spram_datain00[4]
.sym 58 spram_datain10[12]
.sym 59 spram_datain10[4]
.sym 60 spram_datain00[5]
.sym 61 spram_datain10[13]
.sym 62 spram_datain10[5]
.sym 63 spram_datain00[6]
.sym 64 spram_datain10[14]
.sym 65 spram_datain10[6]
.sym 66 spram_datain00[7]
.sym 67 spram_datain10[15]
.sym 68 spram_datain10[7]
.sym 101 $abc$40840$n6466_1
.sym 102 $abc$40840$n6472_1
.sym 103 $abc$40840$n6492
.sym 104 $abc$40840$n6482_1
.sym 105 $abc$40840$n6454_1
.sym 106 $abc$40840$n6478_1
.sym 107 $abc$40840$n6460_1
.sym 108 $abc$40840$n6484_1
.sym 116 spram_datain00[1]
.sym 117 $abc$40840$n6469_1
.sym 118 spram_datain00[14]
.sym 119 spram_datain10[1]
.sym 120 spram_datain10[14]
.sym 121 $abc$40840$n6490_1
.sym 122 basesoc_dat_w[1]
.sym 123 $abc$40840$n6475_1
.sym 131 spram_dataout10[0]
.sym 132 spram_dataout10[1]
.sym 133 spram_dataout10[2]
.sym 134 spram_dataout10[3]
.sym 135 spram_dataout10[4]
.sym 136 spram_dataout10[5]
.sym 137 spram_dataout10[6]
.sym 138 spram_dataout10[7]
.sym 143 spram_datain10[15]
.sym 205 spram_datain10[12]
.sym 206 spram_datain00[4]
.sym 208 spram_datain10[4]
.sym 211 spram_dataout10[0]
.sym 217 $abc$40840$n6466_1
.sym 218 spram_dataout10[3]
.sym 224 spram_dataout10[6]
.sym 226 spram_datain10[8]
.sym 228 spram_datain00[6]
.sym 230 spram_datain10[7]
.sym 237 spram_datain10[10]
.sym 239 spram_datain10[2]
.sym 245 spram_datain00[3]
.sym 246 spram_datain10[11]
.sym 247 spram_datain10[9]
.sym 248 spram_datain00[2]
.sym 250 $abc$40840$n6492
.sym 255 spram_datain10[13]
.sym 256 spram_dataout00[8]
.sym 257 spram_dataout00[15]
.sym 259 spram_dataout10[10]
.sym 261 spram_datain00[5]
.sym 262 slave_sel_r[2]
.sym 264 spram_dataout10[11]
.sym 266 spram_dataout10[15]
.sym 267 array_muxed0[0]
.sym 268 $abc$40840$n6454_1
.sym 269 basesoc_dat_w[1]
.sym 270 array_muxed0[11]
.sym 271 spram_dataout00[6]
.sym 272 spram_dataout10[8]
.sym 273 spram_dataout00[2]
.sym 276 spram_dataout10[7]
.sym 278 spram_dataout00[4]
.sym 279 array_muxed0[7]
.sym 280 spram_dataout00[5]
.sym 281 spram_dataout10[12]
.sym 282 spram_datain10[14]
.sym 283 $abc$40840$n5880_1
.sym 284 spram_dataout00[7]
.sym 286 spram_dataout00[10]
.sym 287 basesoc_adr[1]
.sym 288 spram_dataout00[11]
.sym 289 spram_dataout10[5]
.sym 290 spram_datain00[7]
.sym 291 array_muxed0[0]
.sym 292 array_muxed0[8]
.sym 293 $abc$40840$n5880_1
.sym 294 spram_dataout10[2]
.sym 298 spram_dataout10[4]
.sym 303 spram_datain00[0]
.sym 306 spram_datain10[6]
.sym 308 spram_datain10[5]
.sym 309 spram_dataout10[1]
.sym 316 spram_datain10[3]
.sym 317 array_muxed0[3]
.sym 319 array_muxed0[9]
.sym 320 array_muxed0[9]
.sym 321 array_muxed0[13]
.sym 324 array_muxed0[12]
.sym 326 spram_wren0
.sym 329 array_muxed0[5]
.sym 330 array_muxed0[1]
.sym 331 array_muxed0[6]
.sym 332 array_muxed0[10]
.sym 334 array_muxed0[2]
.sym 337 spram_datain10[0]
.sym 339 array_muxed0[6]
.sym 359 clk12_$glb_clk
.sym 364 array_muxed0[8]
.sym 366 array_muxed0[12]
.sym 367 array_muxed0[0]
.sym 368 array_muxed0[3]
.sym 369 spram_datain00[10]
.sym 370 spram_datain00[9]
.sym 372 array_muxed0[13]
.sym 374 spram_datain00[8]
.sym 375 spram_datain00[11]
.sym 376 spram_datain00[12]
.sym 377 spram_datain00[15]
.sym 378 array_muxed0[9]
.sym 379 array_muxed0[10]
.sym 380 array_muxed0[1]
.sym 382 array_muxed0[0]
.sym 383 array_muxed0[6]
.sym 385 array_muxed0[2]
.sym 387 array_muxed0[11]
.sym 388 array_muxed0[1]
.sym 389 array_muxed0[5]
.sym 390 spram_datain00[14]
.sym 391 spram_datain00[13]
.sym 394 array_muxed0[4]
.sym 395 array_muxed0[7]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain00[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain00[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain00[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain00[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain00[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain00[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain00[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain00[15]
.sym 451 spram_datain10[7]
.sym 452 spram_datain10[3]
.sym 453 spram_datain00[7]
.sym 454 spram_datain00[13]
.sym 455 spram_datain10[13]
.sym 456 $abc$40840$n4419
.sym 457 spram_datain00[3]
.sym 458 $abc$40840$n6486_1
.sym 466 spram_dataout10[8]
.sym 467 spram_dataout10[9]
.sym 468 spram_dataout10[10]
.sym 469 spram_dataout10[11]
.sym 470 spram_dataout10[12]
.sym 471 spram_dataout10[13]
.sym 472 spram_dataout10[14]
.sym 473 spram_dataout10[15]
.sym 487 basesoc_dat_w[1]
.sym 493 basesoc_dat_w[1]
.sym 515 spram_dataout10[1]
.sym 516 spram_dataout10[13]
.sym 518 spram_dataout10[14]
.sym 520 spram_datain00[9]
.sym 523 basesoc_dat_w[1]
.sym 524 spram_datain00[8]
.sym 525 spram_datain00[11]
.sym 526 spram_datain10[6]
.sym 527 spram_datain00[12]
.sym 528 spram_datain00[10]
.sym 530 array_muxed0[10]
.sym 537 $abc$40840$n6475_1
.sym 538 array_muxed0[4]
.sym 541 basesoc_dat_w[1]
.sym 542 spram_dataout10[9]
.sym 546 spram_dataout10[11]
.sym 548 spram_datain10[5]
.sym 555 spram_dataout10[15]
.sym 557 spram_datain00[15]
.sym 558 slave_sel_r[2]
.sym 559 $abc$40840$n6469_1
.sym 560 spram_datain00[0]
.sym 562 array_muxed1[10]
.sym 563 spram_dataout00[14]
.sym 564 spram_maskwren00[2]
.sym 565 array_muxed1[1]
.sym 567 spram_datain00[3]
.sym 568 $PACKER_GND_NET
.sym 569 spram_dataout00[9]
.sym 570 spram_maskwren10[0]
.sym 572 spram_maskwren00[0]
.sym 573 $PACKER_GND_NET
.sym 591 spram_wren0
.sym 592 spram_wren0
.sym 593 spram_maskwren10[0]
.sym 594 spram_maskwren00[2]
.sym 595 array_muxed0[9]
.sym 596 array_muxed0[6]
.sym 597 spram_maskwren10[2]
.sym 598 array_muxed0[10]
.sym 599 array_muxed0[12]
.sym 600 spram_maskwren00[2]
.sym 601 array_muxed0[4]
.sym 602 array_muxed0[3]
.sym 603 array_muxed0[2]
.sym 604 array_muxed0[13]
.sym 605 spram_maskwren10[2]
.sym 607 array_muxed0[7]
.sym 608 spram_maskwren10[0]
.sym 610 spram_maskwren00[0]
.sym 611 spram_maskwren00[0]
.sym 614 $PACKER_VCC_NET
.sym 618 array_muxed0[5]
.sym 620 array_muxed0[11]
.sym 621 array_muxed0[8]
.sym 622 $PACKER_VCC_NET
.sym 623 spram_maskwren10[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren10[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren10[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren10[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren00[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren00[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren00[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren00[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 678 basesoc_timer0_reload_storage[20]
.sym 680 basesoc_timer0_reload_storage[21]
.sym 681 basesoc_timer0_reload_storage[17]
.sym 682 basesoc_timer0_reload_storage[19]
.sym 683 basesoc_timer0_reload_storage[22]
.sym 685 basesoc_timer0_reload_storage[23]
.sym 693 spram_dataout00[0]
.sym 694 spram_dataout00[1]
.sym 695 spram_dataout00[2]
.sym 696 spram_dataout00[3]
.sym 697 spram_dataout00[4]
.sym 698 spram_dataout00[5]
.sym 699 spram_dataout00[6]
.sym 700 spram_dataout00[7]
.sym 711 array_muxed1[3]
.sym 716 array_muxed0[2]
.sym 741 array_muxed0[12]
.sym 743 array_muxed0[4]
.sym 745 slave_sel_r[2]
.sym 749 spram_wren0
.sym 751 spram_dataout00[1]
.sym 753 array_muxed0[12]
.sym 756 spram_dataout00[3]
.sym 764 array_muxed0[3]
.sym 767 spram_dataout00[0]
.sym 770 array_muxed0[5]
.sym 771 spram_maskwren00[0]
.sym 772 array_muxed0[11]
.sym 775 array_muxed1[7]
.sym 776 array_muxed0[7]
.sym 780 spram_dataout00[6]
.sym 784 array_muxed0[13]
.sym 785 spram_maskwren10[2]
.sym 786 spram_datain10[3]
.sym 787 array_muxed0[3]
.sym 788 spram_maskwren00[2]
.sym 789 spram_dataout00[12]
.sym 790 basesoc_timer0_reload_storage[19]
.sym 791 basesoc_timer0_value[24]
.sym 792 $PACKER_VCC_NET
.sym 793 spram_datain10[13]
.sym 795 spram_dataout00[15]
.sym 796 slave_sel_r[2]
.sym 797 spram_dataout00[8]
.sym 799 array_muxed1[14]
.sym 800 $PACKER_VCC_NET
.sym 802 array_muxed0[9]
.sym 806 array_muxed1[7]
.sym 810 array_muxed0[9]
.sym 820 $PACKER_VCC_NET
.sym 828 $PACKER_VCC_NET
.sym 844 $PACKER_GND_NET
.sym 849 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 909 basesoc_timer0_load_storage[19]
.sym 911 basesoc_timer0_load_storage[22]
.sym 920 spram_dataout00[8]
.sym 921 spram_dataout00[9]
.sym 922 spram_dataout00[10]
.sym 923 spram_dataout00[11]
.sym 924 spram_dataout00[12]
.sym 925 spram_dataout00[13]
.sym 926 spram_dataout00[14]
.sym 927 spram_dataout00[15]
.sym 942 array_muxed0[12]
.sym 949 basesoc_adr[4]
.sym 970 spram_dataout00[13]
.sym 971 basesoc_dat_w[3]
.sym 979 basesoc_timer0_reload_storage[23]
.sym 980 basesoc_timer0_value[6]
.sym 983 $abc$40840$n2441
.sym 991 basesoc_dat_w[4]
.sym 995 basesoc_dat_w[3]
.sym 1011 basesoc_timer0_reload_storage[20]
.sym 1012 basesoc_timer0_value[16]
.sym 1013 basesoc_dat_w[5]
.sym 1016 basesoc_dat_w[6]
.sym 1018 basesoc_dat_w[2]
.sym 1020 basesoc_timer0_reload_storage[19]
.sym 1021 basesoc_dat_w[1]
.sym 1029 array_muxed0[6]
.sym 1036 array_muxed0[1]
.sym 1038 basesoc_dat_w[3]
.sym 1130 basesoc_timer0_value[23]
.sym 1131 basesoc_timer0_value[22]
.sym 1132 basesoc_timer0_value[2]
.sym 1134 $abc$40840$n6160_1
.sym 1136 $abc$40840$n6200_1
.sym 1159 basesoc_timer0_load_storage[3]
.sym 1180 $PACKER_VCC_NET
.sym 1183 basesoc_timer0_load_storage[19]
.sym 1187 basesoc_timer0_load_storage[22]
.sym 1212 $PACKER_VCC_NET
.sym 1222 $abc$40840$n2433
.sym 1226 basesoc_timer0_reload_storage[3]
.sym 1227 basesoc_timer0_reload_storage[20]
.sym 1229 basesoc_dat_w[7]
.sym 1231 basesoc_adr[1]
.sym 1232 $abc$40840$n5880_1
.sym 1234 basesoc_ctrl_reset_reset_r
.sym 1235 basesoc_timer0_load_storage[1]
.sym 1336 basesoc_timer0_reload_storage[0]
.sym 1337 $abc$40840$n6198_1
.sym 1338 $abc$40840$n6196_1
.sym 1339 basesoc_timer0_reload_storage[6]
.sym 1340 $abc$40840$n6194_1
.sym 1341 $abc$40840$n3840
.sym 1342 basesoc_timer0_reload_storage[3]
.sym 1363 $abc$40840$n2447
.sym 1388 basesoc_timer0_en_storage
.sym 1394 basesoc_timer0_eventmanager_status_w
.sym 1407 $abc$40840$n6202_1
.sym 1431 basesoc_timer0_value[2]
.sym 1433 basesoc_timer0_load_storage[2]
.sym 1436 basesoc_timer0_value[4]
.sym 1437 basesoc_timer0_reload_storage[3]
.sym 1438 $PACKER_GND_NET
.sym 1440 basesoc_timer0_load_storage[23]
.sym 1441 basesoc_dat_w[4]
.sym 1442 array_muxed1[1]
.sym 1443 array_muxed1[10]
.sym 1544 basesoc_timer0_value[4]
.sym 1545 basesoc_timer0_value[19]
.sym 1546 basesoc_timer0_value[28]
.sym 1548 basesoc_timer0_value[20]
.sym 1549 $abc$40840$n6164_1
.sym 1550 $abc$40840$n6212_1
.sym 1551 basesoc_timer0_value[21]
.sym 1573 basesoc_timer0_load_storage[5]
.sym 1606 basesoc_timer0_reload_storage[0]
.sym 1610 basesoc_ctrl_reset_reset_r
.sym 1642 basesoc_timer0_value[24]
.sym 1643 $PACKER_VCC_NET
.sym 1644 $PACKER_VCC_NET
.sym 1647 slave_sel_r[2]
.sym 1649 array_muxed1[14]
.sym 1653 array_muxed0[9]
.sym 1661 array_muxed1[7]
.sym 1753 basesoc_timer0_load_storage[2]
.sym 1757 basesoc_timer0_load_storage[1]
.sym 1758 basesoc_timer0_load_storage[4]
.sym 1801 array_muxed0[6]
.sym 1806 basesoc_timer0_value[20]
.sym 1808 basesoc_timer0_en_storage
.sym 1809 basesoc_timer0_load_storage[20]
.sym 1817 basesoc_timer0_value[19]
.sym 1824 basesoc_timer0_value[21]
.sym 1829 basesoc_timer0_load_storage[21]
.sym 1835 basesoc_timer0_en_storage
.sym 1844 $PACKER_VCC_NET
.sym 1849 basesoc_dat_w[6]
.sym 1850 basesoc_timer0_reload_storage[0]
.sym 1853 basesoc_dat_w[4]
.sym 1854 basesoc_dat_w[1]
.sym 1859 basesoc_dat_w[2]
.sym 1860 $PACKER_VCC_NET
.sym 1861 array_muxed0[1]
.sym 1871 basesoc_dat_w[3]
.sym 1965 basesoc_timer0_reload_storage[24]
.sym 1966 $abc$40840$n6156_1
.sym 1968 basesoc_timer0_reload_storage[28]
.sym 1969 basesoc_timer0_reload_storage[30]
.sym 1970 basesoc_timer0_reload_storage[29]
.sym 1971 basesoc_timer0_reload_storage[25]
.sym 1972 $abc$40840$n6836
.sym 1992 basesoc_timer0_value[30]
.sym 2008 VexRiscv._zz_316_[13]
.sym 2029 basesoc_timer0_reload_storage[26]
.sym 2035 basesoc_timer0_reload_storage[5]
.sym 2051 basesoc_timer0_reload_storage[4]
.sym 2053 $abc$40840$n2429
.sym 2072 basesoc_dat_w[2]
.sym 2077 basesoc_adr[1]
.sym 2079 basesoc_dat_w[7]
.sym 2080 basesoc_timer0_load_storage[1]
.sym 2081 basesoc_timer0_load_storage[27]
.sym 2083 basesoc_timer0_load_storage[28]
.sym 2084 basesoc_ctrl_reset_reset_r
.sym 2086 $abc$40840$n5880_1
.sym 2087 basesoc_timer0_load_storage[28]
.sym 2099 basesoc_timer0_reload_storage[4]
.sym 2195 basesoc_ctrl_storage[30]
.sym 2196 basesoc_ctrl_storage[31]
.sym 2200 $abc$40840$n2443
.sym 2239 basesoc_timer0_reload_storage[25]
.sym 2240 basesoc_timer0_value[0]
.sym 2244 basesoc_timer0_eventmanager_status_w
.sym 2252 basesoc_timer0_reload_storage[24]
.sym 2288 basesoc_timer0_reload_storage[28]
.sym 2289 array_muxed1[10]
.sym 2291 basesoc_ctrl_storage[31]
.sym 2292 $PACKER_GND_NET
.sym 2293 basesoc_timer0_load_storage[30]
.sym 2294 basesoc_timer0_load_storage[23]
.sym 2295 array_muxed1[1]
.sym 2296 basesoc_timer0_load_storage[26]
.sym 2398 basesoc_timer0_load_storage[23]
.sym 2406 basesoc_dat_w[6]
.sym 2418 $abc$40840$n2258
.sym 2424 array_muxed1[6]
.sym 2495 $PACKER_VCC_NET
.sym 2496 array_muxed1[14]
.sym 2497 basesoc_timer0_load_storage[24]
.sym 2500 basesoc_timer0_load_storage[30]
.sym 2501 $abc$40840$n2435
.sym 2502 csrbankarray_csrbank2_dat0_w[6]
.sym 2503 slave_sel_r[2]
.sym 2508 array_muxed1[7]
.sym 2512 array_muxed0[9]
.sym 2608 array_muxed1[1]
.sym 2615 VexRiscv._zz_50_[8]
.sym 2655 basesoc_timer0_load_storage[6]
.sym 2657 $abc$40840$n6779
.sym 2659 VexRiscv._zz_214_[0]
.sym 2675 $abc$40840$n4365
.sym 2696 $abc$40840$n4925_1
.sym 2699 $abc$40840$n6782_1
.sym 2704 basesoc_dat_w[4]
.sym 2706 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 2707 $abc$40840$n6789_1
.sym 2709 $abc$40840$n3731
.sym 2710 basesoc_dat_w[2]
.sym 2711 $PACKER_VCC_NET
.sym 2714 basesoc_dat_w[3]
.sym 2723 array_muxed0[1]
.sym 2819 basesoc_uart_tx_old_trigger
.sym 2835 $abc$40840$n4953_1
.sym 2865 VexRiscv._zz_163_[3]
.sym 2889 VexRiscv._zz_160_
.sym 2895 VexRiscv._zz_194_[15]
.sym 2911 basesoc_adr[1]
.sym 2912 basesoc_dat_w[7]
.sym 2913 basesoc_adr[0]
.sym 2914 $abc$40840$n6782_1
.sym 2917 basesoc_ctrl_reset_reset_r
.sym 2918 basesoc_timer0_load_storage[27]
.sym 2919 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 2920 basesoc_timer0_load_storage[28]
.sym 2924 basesoc_timer0_reload_storage[4]
.sym 2926 VexRiscv._zz_194_[15]
.sym 3025 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 3027 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 3028 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 3029 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 3030 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 3032 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 3051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 3057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 3059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 3067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 3069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 3088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 3089 VexRiscv._zz_35_[27]
.sym 3100 VexRiscv._zz_50_[7]
.sym 3103 VexRiscv._zz_50_[11]
.sym 3111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 3115 VexRiscv._zz_194_[18]
.sym 3133 VexRiscv._zz_50_[8]
.sym 3138 basesoc_timer0_load_storage[30]
.sym 3139 array_muxed1[10]
.sym 3141 VexRiscv._zz_35_[19]
.sym 3142 basesoc_uart_phy_rx_reg[4]
.sym 3144 basesoc_uart_tx_old_trigger
.sym 3145 basesoc_timer0_load_storage[26]
.sym 3146 $PACKER_GND_NET
.sym 3252 basesoc_uart_rx_fifo_produce[2]
.sym 3253 basesoc_uart_rx_fifo_produce[3]
.sym 3254 $abc$40840$n5014
.sym 3256 $abc$40840$n2422
.sym 3257 basesoc_uart_rx_fifo_produce[0]
.sym 3260 $abc$40840$n4378
.sym 3261 VexRiscv._zz_193_[24]
.sym 3262 VexRiscv._zz_215_[24]
.sym 3263 VexRiscv._zz_79_[24]
.sym 3272 VexRiscv._zz_35_[22]
.sym 3278 VexRiscv._zz_79_[30]
.sym 3280 basesoc_we
.sym 3300 basesoc_we
.sym 3310 VexRiscv._zz_35_[29]
.sym 3312 $abc$40840$n4378
.sym 3313 VexRiscv._zz_79_[28]
.sym 3319 VexRiscv._zz_35_[28]
.sym 3321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 3326 VexRiscv._zz_160_
.sym 3332 $abc$40840$n4365
.sym 3341 $abc$40840$n6100_1
.sym 3343 VexRiscv._zz_160_
.sym 3345 array_muxed0[9]
.sym 3346 basesoc_timer0_load_storage[30]
.sym 3347 basesoc_uart_rx_fifo_wrport_we
.sym 3348 csrbankarray_csrbank2_dat0_w[6]
.sym 3349 $PACKER_VCC_NET
.sym 3351 basesoc_timer0_load_storage[24]
.sym 3353 $abc$40840$n6779
.sym 3355 $abc$40840$n2435
.sym 3356 basesoc_uart_rx_fifo_produce[1]
.sym 3364 VexRiscv._zz_160_
.sym 3366 array_muxed1[7]
.sym 3456 $abc$40840$n5015
.sym 3458 $abc$40840$n2357
.sym 3460 $abc$40840$n5013
.sym 3462 basesoc_uart_phy_rx_reg[3]
.sym 3478 VexRiscv._zz_79_[18]
.sym 3485 $abc$40840$n4667
.sym 3507 basesoc_dat_w[5]
.sym 3511 $abc$40840$n4938_1
.sym 3513 $abc$40840$n2422
.sym 3515 basesoc_uart_rx_fifo_produce[0]
.sym 3516 $abc$40840$n4365
.sym 3517 basesoc_uart_phy_source_payload_data[4]
.sym 3520 $abc$40840$n2422
.sym 3522 basesoc_uart_rx_fifo_produce[2]
.sym 3531 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 3554 basesoc_counter[1]
.sym 3555 basesoc_dat_w[2]
.sym 3556 basesoc_dat_w[4]
.sym 3557 $abc$40840$n3731
.sym 3558 $PACKER_VCC_NET
.sym 3559 csrbankarray_csrbank2_addr0_w[2]
.sym 3560 led_dat_re
.sym 3562 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 3563 $abc$40840$n6789_1
.sym 3566 basesoc_dat_w[3]
.sym 3570 array_muxed0[1]
.sym 3574 basesoc_dat_w[5]
.sym 3664 $abc$40840$n5054
.sym 3665 VexRiscv._zz_163_[20]
.sym 3666 $abc$40840$n5019
.sym 3667 VexRiscv._zz_163_[29]
.sym 3668 $abc$40840$n5018_1
.sym 3669 VexRiscv._zz_163_[19]
.sym 3670 VexRiscv._zz_163_[26]
.sym 3671 $abc$40840$n2423
.sym 3686 VexRiscv._zz_311_
.sym 3694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 3725 VexRiscv._zz_194_[15]
.sym 3738 VexRiscv._zz_214_[19]
.sym 3746 VexRiscv._zz_194_[15]
.sym 3757 basesoc_vexriscv_ibus_adr[16]
.sym 3758 $abc$40840$n4685
.sym 3759 $abc$40840$n4734_1
.sym 3760 basesoc_adr[0]
.sym 3761 basesoc_dat_w[1]
.sym 3762 $abc$40840$n4938_1
.sym 3763 $abc$40840$n4938_1
.sym 3764 $abc$40840$n5013
.sym 3765 $abc$40840$n6782_1
.sym 3767 basesoc_adr[1]
.sym 3768 basesoc_ctrl_reset_reset_r
.sym 3769 basesoc_timer0_load_storage[27]
.sym 3770 basesoc_dat_w[7]
.sym 3771 basesoc_timer0_load_storage[28]
.sym 3782 basesoc_timer0_reload_storage[4]
.sym 3874 VexRiscv.externalInterruptArray_regNext[0]
.sym 3875 $abc$40840$n6786_1
.sym 3878 $abc$40840$n6789_1
.sym 3880 VexRiscv._zz_51_
.sym 3883 csrbankarray_csrbank2_dat0_w[4]
.sym 3895 VexRiscv._zz_214_[20]
.sym 3902 $abc$40840$n2423
.sym 3904 basesoc_vexriscv_ibus_adr[25]
.sym 3908 csrbankarray_csrbank2_dat0_w[4]
.sym 3921 slave_sel[2]
.sym 3922 VexRiscv._zz_163_[26]
.sym 3924 VexRiscv._zz_163_[29]
.sym 3935 VexRiscv._zz_79_[19]
.sym 3946 VexRiscv._zz_160_
.sym 3948 VexRiscv._zz_163_[26]
.sym 3955 VexRiscv._zz_311_
.sym 3965 $abc$40840$n4373_1
.sym 3966 VexRiscv._zz_79_[26]
.sym 3972 array_muxed1[10]
.sym 3973 basesoc_timer0_load_storage[26]
.sym 3974 basesoc_uart_phy_rx_reg[4]
.sym 3975 basesoc_timer0_load_storage[30]
.sym 3978 $PACKER_GND_NET
.sym 4091 basesoc_uart_eventmanager_storage[1]
.sym 4092 basesoc_uart_eventmanager_storage[0]
.sym 4148 basesoc_counter[0]
.sym 4151 $abc$40840$n2279
.sym 4153 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 4158 VexRiscv._zz_160_
.sym 4160 VexRiscv._zz_160_
.sym 4164 basesoc_adr[2]
.sym 4166 basesoc_uart_eventmanager_pending_w[1]
.sym 4175 basesoc_uart_eventmanager_pending_w[0]
.sym 4182 array_muxed1[7]
.sym 4194 $abc$40840$n5017
.sym 4195 $abc$40840$n4365
.sym 4198 csrbankarray_csrbank2_dat0_w[6]
.sym 4199 $PACKER_VCC_NET
.sym 4200 $abc$40840$n2429
.sym 4201 basesoc_timer0_load_storage[24]
.sym 4204 basesoc_uart_rx_fifo_wrport_we
.sym 4206 $abc$40840$n2435
.sym 4207 basesoc_timer0_load_storage[30]
.sym 4312 basesoc_uart_phy_rx_reg[0]
.sym 4313 basesoc_uart_phy_rx_reg[6]
.sym 4314 basesoc_uart_phy_rx_reg[4]
.sym 4316 basesoc_uart_phy_rx_reg[2]
.sym 4317 basesoc_uart_phy_rx_reg[7]
.sym 4318 basesoc_uart_phy_rx_reg[5]
.sym 4319 basesoc_uart_phy_rx_reg[1]
.sym 4337 VexRiscv._zz_79_[5]
.sym 4338 basesoc_dat_w[7]
.sym 4341 basesoc_ctrl_storage[19]
.sym 4357 basesoc_dat_w[3]
.sym 4377 basesoc_dat_w[3]
.sym 4387 VexRiscv._zz_163_[16]
.sym 4388 VexRiscv._zz_194_[13]
.sym 4398 $abc$40840$n4664
.sym 4409 VexRiscv._zz_35_[16]
.sym 4420 array_muxed0[1]
.sym 4427 basesoc_dat_w[4]
.sym 4428 $abc$40840$n3731
.sym 4429 $PACKER_VCC_NET
.sym 4430 csrbankarray_csrbank2_addr0_w[2]
.sym 4431 led_dat_re
.sym 4433 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 4434 basesoc_dat_w[2]
.sym 4445 basesoc_dat_w[5]
.sym 4540 basesoc_timer0_load_storage[28]
.sym 4541 basesoc_timer0_load_storage[24]
.sym 4543 basesoc_timer0_load_storage[27]
.sym 4544 basesoc_timer0_load_storage[30]
.sym 4545 basesoc_timer0_load_storage[26]
.sym 4611 VexRiscv._zz_195_[32]
.sym 4650 $abc$40840$n5013
.sym 4651 basesoc_timer0_load_storage[27]
.sym 4652 basesoc_dat_w[1]
.sym 4655 basesoc_adr[0]
.sym 4656 basesoc_dat_w[3]
.sym 4658 basesoc_adr[1]
.sym 4660 csrbankarray_csrbank2_addr0_w[2]
.sym 4661 basesoc_timer0_load_storage[28]
.sym 4672 basesoc_timer0_reload_storage[4]
.sym 4769 csrbankarray_csrbank2_addr0_w[2]
.sym 4770 csrbankarray_csrbank2_addr0_w[0]
.sym 4771 csrbankarray_csrbank2_addr0_w[3]
.sym 4772 csrbankarray_csrbank2_addr0_w[1]
.sym 4792 slave_sel[1]
.sym 4878 csrbankarray_csrbank2_addr0_w[0]
.sym 4880 array_muxed1[10]
.sym 4882 csrbankarray_csrbank2_addr0_w[1]
.sym 4883 basesoc_timer0_load_storage[30]
.sym 4885 basesoc_timer0_load_storage[26]
.sym 4886 $PACKER_GND_NET
.sym 4991 basesoc_timer0_load_storage[21]
.sym 4998 $abc$40840$n6026_1
.sym 5005 basesoc_uart_tx_fifo_consume[0]
.sym 5013 array_muxed0[1]
.sym 5018 $abc$40840$n2372
.sym 5022 basesoc_vexriscv_ibus_adr[0]
.sym 5023 $abc$40840$n3734
.sym 5046 $abc$40840$n2537
.sym 5084 $abc$40840$n2372
.sym 5089 csrbankarray_csrbank2_dat0_w[6]
.sym 5093 csrbankarray_csrbank2_addr0_w[3]
.sym 5095 basesoc_uart_rx_fifo_wrport_we
.sym 5096 $abc$40840$n2429
.sym 5097 $PACKER_VCC_NET
.sym 5200 $abc$40840$n6024
.sym 5203 csrbankarray_csrbank2_dat0_w[5]
.sym 5204 csrbankarray_csrbank2_dat0_w[6]
.sym 5225 $abc$40840$n3909
.sym 5251 $abc$40840$n2433
.sym 5255 csrbankarray_csrbank2_dat0_w[0]
.sym 5288 basesoc_dat_w[5]
.sym 5294 led_dat_re
.sym 5405 basesoc_uart_rx_old_trigger
.sym 5416 $abc$40840$n6668_1
.sym 5433 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 5458 basesoc_dat_w[5]
.sym 5476 csrbankarray_csrbank2_dat0_w[6]
.sym 5497 basesoc_timer0_reload_storage[4]
.sym 5505 basesoc_adr[1]
.sym 5507 csrbankarray_csrbank2_addr0_w[2]
.sym 5508 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5509 csrbankarray_csrbank2_dat0_w[5]
.sym 5510 csrbankarray_csrbank2_ctrl0_w[1]
.sym 5515 csrbankarray_csrbank2_dat0_w[6]
.sym 5618 csrbankarray_csrbank2_dat0_w[1]
.sym 5644 basesoc_uart_rx_fifo_level0[3]
.sym 5715 csrbankarray_csrbank2_dat0_w[3]
.sym 5716 csrbankarray_csrbank2_addr0_w[1]
.sym 5719 csrbankarray_csrbank2_addr0_w[0]
.sym 5723 led_rgba_pwm[0]
.sym 5727 led_rgba_pwm[2]
.sym 5829 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5830 csrbankarray_csrbank2_ctrl0_w[1]
.sym 5943 csrbankarray_csrbank2_dat0_w[7]
.sym 5948 csrbankarray_csrbank2_addr0_w[3]
.sym 5955 led_rgba_pwm[1]
.sym 5967 csrbankarray_csrbank2_addr0_w[3]
.sym 5969 csrbankarray_csrbank2_dat0_w[2]
.sym 5970 csrbankarray_csrbank2_dat0_w[1]
.sym 5971 csrbankarray_csrbank2_dat0_w[0]
.sym 5972 csrbankarray_csrbank2_dat0_w[6]
.sym 5973 csrbankarray_csrbank2_dat0_w[7]
.sym 5981 csrbankarray_csrbank2_addr0_w[2]
.sym 5985 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5988 led_dat_re
.sym 5991 csrbankarray_csrbank2_dat0_w[3]
.sym 5992 csrbankarray_csrbank2_addr0_w[1]
.sym 5994 csrbankarray_csrbank2_dat0_w[4]
.sym 5995 csrbankarray_csrbank2_addr0_w[0]
.sym 5997 csrbankarray_csrbank2_dat0_w[5]
.sym 5998 csrbankarray_csrbank2_dat0_w[6]
.sym 5999 csrbankarray_csrbank2_ctrl0_w[0]
.sym 6001 csrbankarray_csrbank2_dat0_w[7]
.sym 6002 led_dat_re
.sym 6004 led_dat_re
.sym 6005 csrbankarray_csrbank2_dat0_w[0]
.sym 6008 csrbankarray_csrbank2_dat0_w[1]
.sym 6010 csrbankarray_csrbank2_addr0_w[0]
.sym 6011 csrbankarray_csrbank2_dat0_w[2]
.sym 6013 csrbankarray_csrbank2_addr0_w[1]
.sym 6014 csrbankarray_csrbank2_dat0_w[3]
.sym 6016 csrbankarray_csrbank2_addr0_w[2]
.sym 6017 csrbankarray_csrbank2_dat0_w[4]
.sym 6019 csrbankarray_csrbank2_addr0_w[3]
.sym 6020 csrbankarray_csrbank2_dat0_w[5]
.sym 6072 led_rgba_pwm[0]
.sym 6073 led_rgba_pwm[1]
.sym 6074 led_rgba_pwm[2]
.sym 6085 basesoc_adr[1]
.sym 6095 csrbankarray_csrbank2_dat0_w[2]
.sym 6096 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 6097 csrbankarray_csrbank2_dat0_w[0]
.sym 6122 $abc$40840$n2539
.sym 6149 csrbankarray_csrbank2_dat0_w[5]
.sym 6166 led_dat_re
.sym 6188 clk12
.sym 6202 clk12
.sym 6305 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 6344 clk12
.sym 6422 led_rgba_pwm[1]
.sym 6428 led_rgba_pwm[0]
.sym 6432 led_rgba_pwm[2]
.sym 6451 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6456 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6459 led_rgba_pwm[0]
.sym 6462 led_rgba_pwm[1]
.sym 6465 led_rgba_pwm[2]
.sym 6544 csrbankarray_csrbank2_dat0_w[7]
.sym 6595 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6673 spram_datain00[12]
.sym 6674 spram_datain10[12]
.sym 6675 spram_datain00[10]
.sym 6676 spram_datain00[9]
.sym 6677 $abc$40840$n6480_1
.sym 6678 $abc$40840$n6463_1
.sym 6679 spram_datain10[10]
.sym 6680 spram_datain10[9]
.sym 6688 basesoc_dat_w[1]
.sym 6697 array_muxed0[0]
.sym 6718 slave_sel_r[2]
.sym 6719 spram_dataout10[11]
.sym 6720 spram_dataout00[8]
.sym 6721 spram_dataout00[15]
.sym 6723 spram_dataout10[10]
.sym 6724 spram_dataout10[4]
.sym 6725 spram_dataout00[0]
.sym 6726 slave_sel_r[2]
.sym 6728 spram_dataout10[2]
.sym 6729 spram_dataout10[15]
.sym 6731 spram_dataout00[10]
.sym 6732 spram_dataout00[4]
.sym 6733 spram_dataout00[11]
.sym 6735 spram_dataout10[8]
.sym 6736 spram_dataout10[0]
.sym 6737 $abc$40840$n5880_1
.sym 6738 $abc$40840$n5880_1
.sym 6740 spram_dataout10[6]
.sym 6742 spram_dataout00[6]
.sym 6744 spram_dataout00[2]
.sym 6745 $abc$40840$n5880_1
.sym 6746 $abc$40840$n5880_1
.sym 6748 slave_sel_r[2]
.sym 6749 $abc$40840$n5880_1
.sym 6750 spram_dataout10[4]
.sym 6751 spram_dataout00[4]
.sym 6754 slave_sel_r[2]
.sym 6755 spram_dataout00[6]
.sym 6756 $abc$40840$n5880_1
.sym 6757 spram_dataout10[6]
.sym 6760 spram_dataout00[15]
.sym 6761 spram_dataout10[15]
.sym 6762 $abc$40840$n5880_1
.sym 6763 slave_sel_r[2]
.sym 6766 $abc$40840$n5880_1
.sym 6767 slave_sel_r[2]
.sym 6768 spram_dataout10[10]
.sym 6769 spram_dataout00[10]
.sym 6772 $abc$40840$n5880_1
.sym 6773 spram_dataout10[0]
.sym 6774 slave_sel_r[2]
.sym 6775 spram_dataout00[0]
.sym 6778 spram_dataout00[8]
.sym 6779 spram_dataout10[8]
.sym 6780 $abc$40840$n5880_1
.sym 6781 slave_sel_r[2]
.sym 6784 spram_dataout10[2]
.sym 6785 $abc$40840$n5880_1
.sym 6786 spram_dataout00[2]
.sym 6787 slave_sel_r[2]
.sym 6790 $abc$40840$n5880_1
.sym 6791 spram_dataout10[11]
.sym 6792 slave_sel_r[2]
.sym 6793 spram_dataout00[11]
.sym 6825 spram_datain00[0]
.sym 6826 spram_datain00[5]
.sym 6827 spram_datain00[6]
.sym 6828 spram_datain10[0]
.sym 6829 basesoc_timer0_reload_storage[16]
.sym 6830 spram_datain10[6]
.sym 6831 spram_datain10[5]
.sym 6832 $abc$40840$n6457_1
.sym 6838 array_muxed1[10]
.sym 6839 $abc$40840$n6478_1
.sym 6840 spram_dataout00[9]
.sym 6842 spram_maskwren10[0]
.sym 6844 spram_maskwren00[0]
.sym 6845 $abc$40840$n6482_1
.sym 6846 $abc$40840$n5880_1
.sym 6847 spram_datain10[2]
.sym 6848 spram_maskwren00[2]
.sym 6850 array_muxed0[2]
.sym 6860 spram_datain10[0]
.sym 6863 array_muxed1[9]
.sym 6865 spram_dataout10[9]
.sym 6866 array_muxed1[6]
.sym 6868 spram_dataout00[0]
.sym 6871 $abc$40840$n6460_1
.sym 6878 $abc$40840$n6472_1
.sym 6880 basesoc_timer0_reload_storage[16]
.sym 6882 $abc$40840$n5880_1
.sym 6885 basesoc_ctrl_reset_reset_r
.sym 6886 $abc$40840$n5880_1
.sym 6891 $abc$40840$n6484_1
.sym 6904 spram_dataout10[7]
.sym 6905 slave_sel_r[2]
.sym 6908 spram_dataout00[5]
.sym 6914 array_muxed1[14]
.sym 6920 spram_dataout00[7]
.sym 6921 $abc$40840$n5880_1
.sym 6924 spram_dataout10[5]
.sym 6927 spram_dataout10[14]
.sym 6928 $abc$40840$n5880_1
.sym 6931 spram_dataout00[14]
.sym 6933 array_muxed1[1]
.sym 6936 $abc$40840$n5880_1
.sym 6937 array_muxed1[1]
.sym 6941 slave_sel_r[2]
.sym 6942 spram_dataout10[5]
.sym 6943 $abc$40840$n5880_1
.sym 6944 spram_dataout00[5]
.sym 6948 $abc$40840$n5880_1
.sym 6950 array_muxed1[14]
.sym 6953 $abc$40840$n5880_1
.sym 6956 array_muxed1[1]
.sym 6960 array_muxed1[14]
.sym 6962 $abc$40840$n5880_1
.sym 6965 $abc$40840$n5880_1
.sym 6966 spram_dataout00[14]
.sym 6967 slave_sel_r[2]
.sym 6968 spram_dataout10[14]
.sym 6973 array_muxed1[1]
.sym 6977 slave_sel_r[2]
.sym 6978 spram_dataout00[7]
.sym 6979 $abc$40840$n5880_1
.sym 6980 spram_dataout10[7]
.sym 6982 clk12_$glb_clk
.sym 6983 sys_rst_$glb_sr
.sym 7010 $abc$40840$n2459
.sym 7012 basesoc_timer0_value[1]
.sym 7022 $abc$40840$n6490_1
.sym 7026 array_muxed1[14]
.sym 7028 $abc$40840$n2447
.sym 7029 spram_datain00[5]
.sym 7030 basesoc_timer0_value[24]
.sym 7032 spram_datain00[6]
.sym 7033 basesoc_timer0_load_storage[1]
.sym 7034 $abc$40840$n4419
.sym 7035 basesoc_timer0_reload_storage[23]
.sym 7036 basesoc_timer0_reload_storage[16]
.sym 7038 $abc$40840$n6486_1
.sym 7039 array_muxed1[0]
.sym 7040 spram_datain10[7]
.sym 7041 basesoc_dat_w[1]
.sym 7043 array_muxed0[2]
.sym 7050 basesoc_adr[1]
.sym 7053 array_muxed1[13]
.sym 7058 array_muxed1[7]
.sym 7060 array_muxed1[3]
.sym 7061 spram_dataout10[12]
.sym 7064 $abc$40840$n5880_1
.sym 7066 slave_sel_r[2]
.sym 7069 spram_dataout00[12]
.sym 7082 $abc$40840$n5880_1
.sym 7084 array_muxed1[7]
.sym 7089 $abc$40840$n5880_1
.sym 7091 array_muxed1[3]
.sym 7094 $abc$40840$n5880_1
.sym 7096 array_muxed1[7]
.sym 7101 $abc$40840$n5880_1
.sym 7103 array_muxed1[13]
.sym 7106 $abc$40840$n5880_1
.sym 7108 array_muxed1[13]
.sym 7114 basesoc_adr[1]
.sym 7118 array_muxed1[3]
.sym 7120 $abc$40840$n5880_1
.sym 7124 slave_sel_r[2]
.sym 7125 spram_dataout00[12]
.sym 7126 spram_dataout10[12]
.sym 7127 $abc$40840$n5880_1
.sym 7129 clk12_$glb_clk
.sym 7155 basesoc_timer0_value[17]
.sym 7156 $abc$40840$n6190_1
.sym 7157 basesoc_ctrl_reset_reset_r
.sym 7158 $abc$40840$n6168_1
.sym 7159 $abc$40840$n6188_1
.sym 7160 basesoc_timer0_value[6]
.sym 7161 $abc$40840$n6158_1
.sym 7162 basesoc_timer0_value[16]
.sym 7167 $abc$40840$n6454_1
.sym 7168 spram_maskwren00[0]
.sym 7169 $abc$40840$n4419
.sym 7172 basesoc_dat_w[2]
.sym 7173 array_muxed1[13]
.sym 7174 array_muxed0[7]
.sym 7176 basesoc_dat_w[1]
.sym 7178 array_muxed0[11]
.sym 7179 sys_rst
.sym 7180 array_muxed1[9]
.sym 7181 basesoc_timer0_reload_storage[22]
.sym 7182 basesoc_timer0_value[0]
.sym 7183 basesoc_timer0_value[1]
.sym 7186 $abc$40840$n4419
.sym 7187 basesoc_dat_w[1]
.sym 7202 basesoc_dat_w[4]
.sym 7203 basesoc_dat_w[7]
.sym 7206 basesoc_dat_w[5]
.sym 7216 basesoc_dat_w[3]
.sym 7223 $abc$40840$n2441
.sym 7224 basesoc_dat_w[6]
.sym 7225 basesoc_dat_w[1]
.sym 7231 basesoc_dat_w[4]
.sym 7244 basesoc_dat_w[5]
.sym 7250 basesoc_dat_w[1]
.sym 7255 basesoc_dat_w[3]
.sym 7261 basesoc_dat_w[6]
.sym 7273 basesoc_dat_w[7]
.sym 7275 $abc$40840$n2441
.sym 7276 clk12_$glb_clk
.sym 7277 sys_rst_$glb_sr
.sym 7304 $abc$40840$n6842
.sym 7305 $abc$40840$n6845
.sym 7306 $abc$40840$n6848
.sym 7307 $abc$40840$n6851
.sym 7308 $abc$40840$n6854
.sym 7309 $abc$40840$n6857
.sym 7314 basesoc_timer0_reload_storage[20]
.sym 7315 basesoc_timer0_load_storage[1]
.sym 7316 basesoc_timer0_reload_storage[22]
.sym 7317 array_muxed0[8]
.sym 7320 basesoc_adr[1]
.sym 7321 basesoc_timer0_value[17]
.sym 7322 basesoc_timer0_reload_storage[17]
.sym 7323 basesoc_dat_w[7]
.sym 7325 basesoc_ctrl_reset_reset_r
.sym 7326 basesoc_ctrl_reset_reset_r
.sym 7327 basesoc_timer0_reload_storage[21]
.sym 7328 basesoc_timer0_value[10]
.sym 7329 $abc$40840$n6887
.sym 7332 basesoc_timer0_reload_storage[6]
.sym 7354 $abc$40840$n2433
.sym 7368 basesoc_dat_w[6]
.sym 7371 basesoc_dat_w[3]
.sym 7401 basesoc_dat_w[3]
.sym 7414 basesoc_dat_w[6]
.sym 7422 $abc$40840$n2433
.sym 7423 clk12_$glb_clk
.sym 7424 sys_rst_$glb_sr
.sym 7449 $abc$40840$n6860
.sym 7450 $abc$40840$n6863
.sym 7451 $abc$40840$n6866
.sym 7452 $abc$40840$n6869
.sym 7453 $abc$40840$n6872
.sym 7454 $abc$40840$n6875
.sym 7455 $abc$40840$n6878
.sym 7456 $abc$40840$n6881
.sym 7463 basesoc_timer0_value[4]
.sym 7464 $abc$40840$n6845
.sym 7467 basesoc_timer0_reload_storage[3]
.sym 7470 basesoc_timer0_value[7]
.sym 7471 basesoc_dat_w[4]
.sym 7472 basesoc_timer0_value[8]
.sym 7473 basesoc_timer0_value[4]
.sym 7475 basesoc_timer0_value[13]
.sym 7476 basesoc_dat_w[3]
.sym 7477 $abc$40840$n6848
.sym 7478 basesoc_timer0_load_storage[19]
.sym 7479 $abc$40840$n2433
.sym 7481 basesoc_dat_w[3]
.sym 7482 $abc$40840$n6860
.sym 7484 basesoc_timer0_reload_storage[6]
.sym 7496 $abc$40840$n6202_1
.sym 7500 $abc$40840$n6842
.sym 7501 basesoc_timer0_reload_storage[22]
.sym 7502 $abc$40840$n6160_1
.sym 7504 basesoc_timer0_load_storage[22]
.sym 7507 basesoc_timer0_en_storage
.sym 7511 basesoc_timer0_reload_storage[2]
.sym 7512 $abc$40840$n6200_1
.sym 7513 basesoc_timer0_eventmanager_status_w
.sym 7515 basesoc_timer0_en_storage
.sym 7518 basesoc_timer0_load_storage[23]
.sym 7519 basesoc_timer0_load_storage[2]
.sym 7520 $abc$40840$n6902
.sym 7521 basesoc_timer0_eventmanager_status_w
.sym 7524 basesoc_timer0_load_storage[23]
.sym 7525 $abc$40840$n6202_1
.sym 7526 basesoc_timer0_en_storage
.sym 7530 $abc$40840$n6200_1
.sym 7531 basesoc_timer0_load_storage[22]
.sym 7532 basesoc_timer0_en_storage
.sym 7535 basesoc_timer0_en_storage
.sym 7536 $abc$40840$n6160_1
.sym 7537 basesoc_timer0_load_storage[2]
.sym 7548 $abc$40840$n6842
.sym 7549 basesoc_timer0_eventmanager_status_w
.sym 7550 basesoc_timer0_reload_storage[2]
.sym 7559 basesoc_timer0_reload_storage[22]
.sym 7560 $abc$40840$n6902
.sym 7562 basesoc_timer0_eventmanager_status_w
.sym 7570 clk12_$glb_clk
.sym 7571 sys_rst_$glb_sr
.sym 7596 $abc$40840$n6884
.sym 7597 $abc$40840$n6887
.sym 7598 $abc$40840$n6890
.sym 7599 $abc$40840$n6893
.sym 7600 $abc$40840$n6896
.sym 7601 $abc$40840$n6899
.sym 7602 $abc$40840$n6902
.sym 7603 $abc$40840$n6905
.sym 7604 sys_rst
.sym 7607 sys_rst
.sym 7608 basesoc_timer0_value[23]
.sym 7609 $abc$40840$n6878
.sym 7610 $PACKER_VCC_NET
.sym 7611 $abc$40840$n3813
.sym 7612 basesoc_timer0_value[22]
.sym 7613 $abc$40840$n6881
.sym 7615 basesoc_timer0_value[15]
.sym 7616 basesoc_timer0_reload_storage[19]
.sym 7617 basesoc_timer0_value[14]
.sym 7620 basesoc_timer0_eventmanager_status_w
.sym 7621 basesoc_timer0_reload_storage[2]
.sym 7622 array_muxed1[0]
.sym 7623 $abc$40840$n2437
.sym 7624 basesoc_timer0_reload_storage[7]
.sym 7625 basesoc_timer0_value[8]
.sym 7626 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 7627 $abc$40840$n3734
.sym 7628 basesoc_timer0_load_storage[1]
.sym 7629 basesoc_dat_w[1]
.sym 7630 basesoc_timer0_value[11]
.sym 7631 eventmanager_status_w[1]
.sym 7637 basesoc_timer0_value[23]
.sym 7638 basesoc_timer0_eventmanager_status_w
.sym 7639 $abc$40840$n2437
.sym 7642 basesoc_timer0_reload_storage[20]
.sym 7643 basesoc_dat_w[6]
.sym 7644 basesoc_timer0_value[21]
.sym 7645 basesoc_timer0_reload_storage[21]
.sym 7646 basesoc_timer0_value[22]
.sym 7649 basesoc_timer0_value[20]
.sym 7650 basesoc_timer0_reload_storage[19]
.sym 7656 $abc$40840$n6893
.sym 7657 $abc$40840$n6896
.sym 7660 basesoc_dat_w[3]
.sym 7665 basesoc_ctrl_reset_reset_r
.sym 7666 $abc$40840$n6899
.sym 7671 basesoc_ctrl_reset_reset_r
.sym 7676 basesoc_timer0_reload_storage[21]
.sym 7678 basesoc_timer0_eventmanager_status_w
.sym 7679 $abc$40840$n6899
.sym 7682 $abc$40840$n6896
.sym 7683 basesoc_timer0_eventmanager_status_w
.sym 7685 basesoc_timer0_reload_storage[20]
.sym 7691 basesoc_dat_w[6]
.sym 7695 basesoc_timer0_eventmanager_status_w
.sym 7696 basesoc_timer0_reload_storage[19]
.sym 7697 $abc$40840$n6893
.sym 7700 basesoc_timer0_value[21]
.sym 7701 basesoc_timer0_value[23]
.sym 7702 basesoc_timer0_value[20]
.sym 7703 basesoc_timer0_value[22]
.sym 7709 basesoc_dat_w[3]
.sym 7716 $abc$40840$n2437
.sym 7717 clk12_$glb_clk
.sym 7718 sys_rst_$glb_sr
.sym 7743 $abc$40840$n6908
.sym 7744 $abc$40840$n6911
.sym 7745 $abc$40840$n6914
.sym 7746 $abc$40840$n6917
.sym 7747 $abc$40840$n6920
.sym 7748 $abc$40840$n6923
.sym 7749 $abc$40840$n6926
.sym 7750 $abc$40840$n6929
.sym 7755 basesoc_timer0_reload_storage[0]
.sym 7756 basesoc_dat_w[6]
.sym 7757 $abc$40840$n3840
.sym 7758 basesoc_dat_w[4]
.sym 7760 $PACKER_VCC_NET
.sym 7761 $abc$40840$n3814
.sym 7762 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 7763 basesoc_dat_w[6]
.sym 7764 $abc$40840$n5939
.sym 7765 $abc$40840$n5997
.sym 7767 basesoc_timer0_load_storage[27]
.sym 7768 basesoc_dat_w[1]
.sym 7770 basesoc_timer0_value[0]
.sym 7772 array_muxed1[9]
.sym 7773 basesoc_timer0_reload_storage[27]
.sym 7774 $abc$40840$n2343
.sym 7775 basesoc_timer0_value[4]
.sym 7776 $abc$40840$n6908
.sym 7777 basesoc_timer0_load_storage[5]
.sym 7778 $abc$40840$n6911
.sym 7785 basesoc_timer0_en_storage
.sym 7786 basesoc_timer0_load_storage[28]
.sym 7788 $abc$40840$n6194_1
.sym 7789 basesoc_timer0_load_storage[4]
.sym 7793 $abc$40840$n6198_1
.sym 7794 $abc$40840$n6196_1
.sym 7796 basesoc_timer0_load_storage[19]
.sym 7797 $abc$40840$n6848
.sym 7802 basesoc_timer0_en_storage
.sym 7804 basesoc_timer0_eventmanager_status_w
.sym 7805 $abc$40840$n6164_1
.sym 7806 $abc$40840$n6212_1
.sym 7807 basesoc_timer0_load_storage[21]
.sym 7812 $abc$40840$n6920
.sym 7813 basesoc_timer0_load_storage[20]
.sym 7814 basesoc_timer0_reload_storage[4]
.sym 7815 basesoc_timer0_reload_storage[28]
.sym 7817 basesoc_timer0_en_storage
.sym 7818 basesoc_timer0_load_storage[4]
.sym 7820 $abc$40840$n6164_1
.sym 7823 basesoc_timer0_en_storage
.sym 7824 $abc$40840$n6194_1
.sym 7825 basesoc_timer0_load_storage[19]
.sym 7829 basesoc_timer0_load_storage[28]
.sym 7830 basesoc_timer0_en_storage
.sym 7831 $abc$40840$n6212_1
.sym 7841 basesoc_timer0_en_storage
.sym 7842 $abc$40840$n6196_1
.sym 7843 basesoc_timer0_load_storage[20]
.sym 7847 basesoc_timer0_reload_storage[4]
.sym 7848 $abc$40840$n6848
.sym 7850 basesoc_timer0_eventmanager_status_w
.sym 7853 basesoc_timer0_eventmanager_status_w
.sym 7854 $abc$40840$n6920
.sym 7855 basesoc_timer0_reload_storage[28]
.sym 7859 basesoc_timer0_en_storage
.sym 7861 basesoc_timer0_load_storage[21]
.sym 7862 $abc$40840$n6198_1
.sym 7864 clk12_$glb_clk
.sym 7865 sys_rst_$glb_sr
.sym 7890 $abc$40840$n6216_1
.sym 7891 basesoc_timer0_value[5]
.sym 7892 basesoc_timer0_value[26]
.sym 7893 basesoc_timer0_value[30]
.sym 7894 $abc$40840$n6208_1
.sym 7895 $abc$40840$n6210_1
.sym 7896 basesoc_timer0_value[27]
.sym 7897 $abc$40840$n6166_1
.sym 7901 basesoc_dat_w[1]
.sym 7902 basesoc_timer0_value_status[19]
.sym 7904 basesoc_timer0_load_storage[28]
.sym 7905 basesoc_timer0_load_storage[28]
.sym 7906 basesoc_timer0_value[19]
.sym 7907 $abc$40840$n6929
.sym 7908 basesoc_timer0_value[28]
.sym 7909 basesoc_timer0_value[31]
.sym 7910 $abc$40840$n3816
.sym 7911 basesoc_timer0_reload_storage[3]
.sym 7912 $abc$40840$n5988
.sym 7913 basesoc_timer0_load_storage[27]
.sym 7914 basesoc_timer0_value[29]
.sym 7916 basesoc_timer0_value[24]
.sym 7918 $abc$40840$n6787
.sym 7919 basesoc_ctrl_reset_reset_r
.sym 7920 $abc$40840$n6923
.sym 7922 basesoc_ctrl_reset_reset_r
.sym 7923 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 7924 basesoc_timer0_reload_storage[4]
.sym 7925 basesoc_timer0_reload_storage[28]
.sym 7931 basesoc_dat_w[4]
.sym 7942 basesoc_dat_w[2]
.sym 7947 basesoc_dat_w[1]
.sym 7949 $abc$40840$n2429
.sym 7964 basesoc_dat_w[2]
.sym 7988 basesoc_dat_w[1]
.sym 7995 basesoc_dat_w[4]
.sym 8010 $abc$40840$n2429
.sym 8011 clk12_$glb_clk
.sym 8012 sys_rst_$glb_sr
.sym 8037 $abc$40840$n6204_1
.sym 8038 basesoc_timer0_value[0]
.sym 8039 basesoc_timer0_zero_old_trigger
.sym 8040 $abc$40840$n6214_1
.sym 8041 basesoc_timer0_value[25]
.sym 8042 $abc$40840$n6206_1
.sym 8043 basesoc_timer0_value[29]
.sym 8044 basesoc_timer0_value[24]
.sym 8049 basesoc_timer0_load_storage[2]
.sym 8050 $abc$40840$n3727_1
.sym 8051 basesoc_timer0_load_storage[4]
.sym 8052 basesoc_timer0_load_storage[26]
.sym 8053 basesoc_timer0_load_storage[23]
.sym 8054 basesoc_timer0_reload_storage[28]
.sym 8055 basesoc_timer0_load_storage[26]
.sym 8056 $abc$40840$n5947
.sym 8057 basesoc_timer0_load_storage[30]
.sym 8059 basesoc_timer0_value_status[26]
.sym 8060 basesoc_ctrl_storage[31]
.sym 8061 basesoc_uart_eventmanager_status_w[0]
.sym 8062 basesoc_timer0_value[25]
.sym 8063 $abc$40840$n2433
.sym 8064 basesoc_adr[2]
.sym 8065 basesoc_dat_w[5]
.sym 8066 basesoc_timer0_load_storage[21]
.sym 8068 basesoc_dat_w[3]
.sym 8071 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 8083 basesoc_dat_w[5]
.sym 8085 $abc$40840$n6836
.sym 8086 basesoc_dat_w[4]
.sym 8087 basesoc_dat_w[1]
.sym 8089 $abc$40840$n2443
.sym 8091 basesoc_timer0_reload_storage[0]
.sym 8093 $PACKER_VCC_NET
.sym 8095 basesoc_timer0_value[0]
.sym 8097 basesoc_timer0_eventmanager_status_w
.sym 8100 basesoc_dat_w[6]
.sym 8103 basesoc_ctrl_reset_reset_r
.sym 8113 basesoc_ctrl_reset_reset_r
.sym 8117 basesoc_timer0_eventmanager_status_w
.sym 8118 basesoc_timer0_reload_storage[0]
.sym 8119 $abc$40840$n6836
.sym 8129 basesoc_dat_w[4]
.sym 8135 basesoc_dat_w[6]
.sym 8141 basesoc_dat_w[5]
.sym 8149 basesoc_dat_w[1]
.sym 8155 basesoc_timer0_value[0]
.sym 8156 $PACKER_VCC_NET
.sym 8157 $abc$40840$n2443
.sym 8158 clk12_$glb_clk
.sym 8159 sys_rst_$glb_sr
.sym 8187 basesoc_uart_phy_source_valid
.sym 8188 eventsourceprocess1_old_trigger
.sym 8190 basesoc_dat_w[6]
.sym 8191 $abc$40840$n4864
.sym 8196 $abc$40840$n3727_1
.sym 8198 basesoc_timer0_reload_storage[29]
.sym 8199 VexRiscv._zz_79_[1]
.sym 8200 basesoc_timer0_load_storage[30]
.sym 8201 basesoc_timer0_value[24]
.sym 8202 csrbankarray_csrbank2_dat0_w[6]
.sym 8205 $PACKER_VCC_NET
.sym 8206 $abc$40840$n2435
.sym 8207 basesoc_timer0_load_storage[24]
.sym 8208 VexRiscv._zz_79_[2]
.sym 8209 basesoc_adr[0]
.sym 8210 $abc$40840$n2437
.sym 8211 $abc$40840$n3734
.sym 8212 basesoc_timer0_reload_storage[7]
.sym 8213 basesoc_timer0_reload_storage[30]
.sym 8215 eventmanager_status_w[1]
.sym 8216 basesoc_timer0_reload_storage[2]
.sym 8217 basesoc_timer0_load_storage[29]
.sym 8218 basesoc_dat_w[1]
.sym 8219 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 8227 $abc$40840$n2258
.sym 8240 basesoc_dat_w[7]
.sym 8247 basesoc_dat_w[6]
.sym 8289 basesoc_dat_w[6]
.sym 8296 basesoc_dat_w[7]
.sym 8304 $abc$40840$n2258
.sym 8305 clk12_$glb_clk
.sym 8306 sys_rst_$glb_sr
.sym 8331 $abc$40840$n4364_1
.sym 8332 $abc$40840$n4932_1
.sym 8333 $abc$40840$n4926
.sym 8334 VexRiscv._zz_163_[2]
.sym 8335 $abc$40840$n4363
.sym 8336 VexRiscv._zz_162_[4]
.sym 8337 VexRiscv._zz_163_[0]
.sym 8338 $abc$40840$n4925_1
.sym 8342 basesoc_uart_phy_rx_reg[3]
.sym 8344 basesoc_dat_w[6]
.sym 8345 basesoc_ctrl_storage[30]
.sym 8347 $abc$40840$n2258
.sym 8349 VexRiscv._zz_50_[10]
.sym 8351 $abc$40840$n6789_1
.sym 8352 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 8353 $abc$40840$n3731
.sym 8355 basesoc_dat_w[3]
.sym 8356 basesoc_dat_w[1]
.sym 8357 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 8359 basesoc_timer0_load_storage[27]
.sym 8361 $abc$40840$n2343
.sym 8362 $abc$40840$n2343
.sym 8363 basesoc_dat_w[6]
.sym 8364 array_muxed1[9]
.sym 8366 VexRiscv._zz_253_[1]
.sym 8379 basesoc_dat_w[7]
.sym 8383 $abc$40840$n2433
.sym 8420 basesoc_dat_w[7]
.sym 8451 $abc$40840$n2433
.sym 8452 clk12_$glb_clk
.sym 8453 sys_rst_$glb_sr
.sym 8478 $abc$40840$n4951_1
.sym 8479 $abc$40840$n4415_1
.sym 8480 VexRiscv._zz_163_[3]
.sym 8481 $abc$40840$n4414_1
.sym 8482 $abc$40840$n4946_1
.sym 8483 $abc$40840$n4702_1
.sym 8485 $abc$40840$n4947_1
.sym 8486 array_muxed0[0]
.sym 8491 $abc$40840$n4938_1
.sym 8493 $abc$40840$n5880_1
.sym 8494 $abc$40840$n4362
.sym 8496 $abc$40840$n6782_1
.sym 8497 basesoc_adr[0]
.sym 8499 basesoc_dat_w[7]
.sym 8500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 8501 VexRiscv._zz_214_[5]
.sym 8503 VexRiscv._zz_194_[13]
.sym 8504 VexRiscv._zz_50_[11]
.sym 8505 $abc$40840$n6787
.sym 8506 VexRiscv._zz_35_[24]
.sym 8507 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 8508 VexRiscv._zz_194_[15]
.sym 8509 VexRiscv._zz_160_
.sym 8510 basesoc_ctrl_reset_reset_r
.sym 8511 basesoc_timer0_reload_storage[4]
.sym 8512 $abc$40840$n4880
.sym 8513 VexRiscv._zz_160_
.sym 8549 VexRiscv._zz_129_[1]
.sym 8577 VexRiscv._zz_129_[1]
.sym 8598 $abc$40840$n8283_$glb_ce
.sym 8599 clk12_$glb_clk
.sym 8625 $abc$40840$n4669
.sym 8626 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 8627 $abc$40840$n4847
.sym 8628 $abc$40840$n4950
.sym 8629 $abc$40840$n4718_1
.sym 8630 VexRiscv._zz_50_[7]
.sym 8631 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 8632 VexRiscv._zz_50_[11]
.sym 8637 $abc$40840$n4374
.sym 8640 VexRiscv._zz_79_[3]
.sym 8648 $abc$40840$n4365
.sym 8651 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 8653 basesoc_adr[2]
.sym 8654 basesoc_timer0_load_storage[21]
.sym 8655 $abc$40840$n4702_1
.sym 8656 VexRiscv._zz_50_[11]
.sym 8657 basesoc_uart_eventmanager_status_w[0]
.sym 8658 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 8659 VexRiscv._zz_129_[1]
.sym 8660 basesoc_dat_w[3]
.sym 8668 basesoc_uart_eventmanager_status_w[0]
.sym 8735 basesoc_uart_eventmanager_status_w[0]
.sym 8746 clk12_$glb_clk
.sym 8747 sys_rst_$glb_sr
.sym 8772 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 8773 basesoc_we
.sym 8774 led_dat_re
.sym 8775 $abc$40840$n2326
.sym 8776 $abc$40840$n5050
.sym 8777 VexRiscv._zz_79_[27]
.sym 8778 VexRiscv._zz_79_[19]
.sym 8779 VexRiscv._zz_79_[28]
.sym 8780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 8785 VexRiscv._zz_79_[3]
.sym 8786 slave_sel_r[2]
.sym 8787 $abc$40840$n4950
.sym 8788 VexRiscv._zz_50_[10]
.sym 8789 VexRiscv._zz_50_[11]
.sym 8790 VexRiscv._zz_253_[1]
.sym 8791 array_muxed1[14]
.sym 8792 $abc$40840$n6779
.sym 8793 VexRiscv._zz_50_[10]
.sym 8794 VexRiscv._zz_170_[1]
.sym 8796 basesoc_timer0_reload_storage[2]
.sym 8797 basesoc_adr[0]
.sym 8798 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 8799 $abc$40840$n3734
.sym 8800 basesoc_timer0_reload_storage[7]
.sym 8801 $abc$40840$n4365
.sym 8802 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 8803 $abc$40840$n2437
.sym 8804 VexRiscv._zz_35_[20]
.sym 8805 basesoc_timer0_load_storage[29]
.sym 8806 basesoc_dat_w[1]
.sym 8807 VexRiscv._zz_160_
.sym 8820 VexRiscv._zz_35_[29]
.sym 8821 VexRiscv._zz_35_[17]
.sym 8826 VexRiscv._zz_35_[22]
.sym 8830 VexRiscv._zz_35_[20]
.sym 8838 VexRiscv._zz_35_[28]
.sym 8841 VexRiscv._zz_35_[19]
.sym 8847 VexRiscv._zz_35_[19]
.sym 8858 VexRiscv._zz_35_[28]
.sym 8867 VexRiscv._zz_35_[22]
.sym 8873 VexRiscv._zz_35_[29]
.sym 8876 VexRiscv._zz_35_[20]
.sym 8888 VexRiscv._zz_35_[17]
.sym 8893 clk12_$glb_clk
.sym 8894 VexRiscv.reset_$glb_sr
.sym 8919 basesoc_uart_phy_source_payload_data[3]
.sym 8920 $abc$40840$n5049_1
.sym 8921 $abc$40840$n5047
.sym 8922 $abc$40840$n5045
.sym 8923 $abc$40840$n5602
.sym 8924 $abc$40840$n5046_1
.sym 8925 basesoc_uart_phy_source_payload_data[4]
.sym 8926 VexRiscv._zz_79_[18]
.sym 8927 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 8928 VexRiscv._zz_79_[27]
.sym 8931 VexRiscv._zz_35_[17]
.sym 8935 $abc$40840$n4700_1
.sym 8938 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 8939 csrbankarray_csrbank2_addr0_w[2]
.sym 8940 basesoc_we
.sym 8941 basesoc_counter[1]
.sym 8942 led_dat_re
.sym 8943 basesoc_dat_w[3]
.sym 8944 basesoc_dat_w[6]
.sym 8945 $abc$40840$n2343
.sym 8946 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 8947 basesoc_timer0_load_storage[27]
.sym 8948 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 8949 basesoc_uart_rx_fifo_produce[0]
.sym 8950 $abc$40840$n2343
.sym 8951 VexRiscv._zz_194_[18]
.sym 8952 $abc$40840$n2357
.sym 8953 basesoc_uart_phy_rx_reg[4]
.sym 8962 basesoc_uart_rx_fifo_produce[2]
.sym 8966 VexRiscv._zz_79_[19]
.sym 8967 basesoc_uart_rx_fifo_produce[0]
.sym 8971 basesoc_uart_rx_fifo_produce[3]
.sym 8978 $abc$40840$n2422
.sym 8979 basesoc_uart_rx_fifo_produce[1]
.sym 8980 sys_rst
.sym 8984 basesoc_uart_rx_fifo_wrport_we
.sym 8986 $PACKER_VCC_NET
.sym 8990 $abc$40840$n6779
.sym 8992 $nextpnr_ICESTORM_LC_14$O
.sym 8994 basesoc_uart_rx_fifo_produce[0]
.sym 8998 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 9001 basesoc_uart_rx_fifo_produce[1]
.sym 9004 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 9007 basesoc_uart_rx_fifo_produce[2]
.sym 9008 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 9012 basesoc_uart_rx_fifo_produce[3]
.sym 9014 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 9017 VexRiscv._zz_79_[19]
.sym 9020 $abc$40840$n6779
.sym 9031 sys_rst
.sym 9032 basesoc_uart_rx_fifo_wrport_we
.sym 9035 basesoc_uart_rx_fifo_produce[0]
.sym 9037 $PACKER_VCC_NET
.sym 9039 $abc$40840$n2422
.sym 9040 clk12_$glb_clk
.sym 9041 sys_rst_$glb_sr
.sym 9066 VexRiscv._zz_79_[20]
.sym 9067 VexRiscv._zz_79_[29]
.sym 9068 VexRiscv._zz_194_[18]
.sym 9069 VexRiscv._zz_194_[28]
.sym 9070 VexRiscv._zz_194_[13]
.sym 9071 VexRiscv._zz_194_[27]
.sym 9072 VexRiscv._zz_194_[15]
.sym 9073 $abc$40840$n5638_1
.sym 9074 $abc$40840$n4815_1
.sym 9075 VexRiscv._zz_215_[22]
.sym 9078 VexRiscv._zz_35_[27]
.sym 9081 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 9082 $abc$40840$n4938_1
.sym 9083 $abc$40840$n4938_1
.sym 9084 $abc$40840$n4938_1
.sym 9085 VexRiscv._zz_35_[27]
.sym 9086 basesoc_uart_rx_fifo_produce[3]
.sym 9088 $abc$40840$n4862
.sym 9089 $abc$40840$n6782_1
.sym 9090 VexRiscv._zz_35_[28]
.sym 9091 VexRiscv._zz_194_[13]
.sym 9093 $abc$40840$n4373_1
.sym 9094 basesoc_timer0_reload_storage[4]
.sym 9095 VexRiscv._zz_194_[15]
.sym 9096 $abc$40840$n4880
.sym 9097 $abc$40840$n6787
.sym 9098 basesoc_ctrl_reset_reset_r
.sym 9099 $abc$40840$n4373_1
.sym 9100 VexRiscv._zz_35_[29]
.sym 9101 VexRiscv._zz_160_
.sym 9108 basesoc_uart_tx_old_trigger
.sym 9110 $abc$40840$n6779
.sym 9111 VexRiscv._zz_35_[19]
.sym 9119 $abc$40840$n5014
.sym 9120 VexRiscv._zz_163_[19]
.sym 9122 basesoc_uart_phy_rx_reg[4]
.sym 9123 $abc$40840$n5015
.sym 9128 VexRiscv._zz_214_[19]
.sym 9130 $abc$40840$n4938_1
.sym 9131 basesoc_uart_eventmanager_status_w[0]
.sym 9132 $abc$40840$n6782_1
.sym 9134 $abc$40840$n2343
.sym 9140 VexRiscv._zz_163_[19]
.sym 9141 $abc$40840$n6779
.sym 9142 $abc$40840$n6782_1
.sym 9143 VexRiscv._zz_214_[19]
.sym 9153 basesoc_uart_tx_old_trigger
.sym 9155 basesoc_uart_eventmanager_status_w[0]
.sym 9164 $abc$40840$n5015
.sym 9165 $abc$40840$n4938_1
.sym 9166 VexRiscv._zz_35_[19]
.sym 9167 $abc$40840$n5014
.sym 9178 basesoc_uart_phy_rx_reg[4]
.sym 9186 $abc$40840$n2343
.sym 9187 clk12_$glb_clk
.sym 9188 sys_rst_$glb_sr
.sym 9213 $abc$40840$n5055_1
.sym 9214 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 9215 $abc$40840$n5053
.sym 9216 $abc$40840$n4735_1
.sym 9217 $abc$40840$n4732_1
.sym 9218 VexRiscv._zz_79_[16]
.sym 9219 $abc$40840$n5596
.sym 9220 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 9222 VexRiscv._zz_194_[27]
.sym 9225 $abc$40840$n5612_1
.sym 9226 VexRiscv._zz_194_[15]
.sym 9227 basesoc_vexriscv_ibus_adr[14]
.sym 9228 VexRiscv._zz_194_[28]
.sym 9229 VexRiscv._zz_311_
.sym 9231 VexRiscv._zz_35_[19]
.sym 9233 $abc$40840$n5597
.sym 9234 VexRiscv._zz_79_[29]
.sym 9236 VexRiscv._zz_194_[19]
.sym 9237 VexRiscv._zz_194_[18]
.sym 9238 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 9239 VexRiscv._zz_129_[1]
.sym 9240 basesoc_dat_w[3]
.sym 9241 basesoc_uart_eventmanager_status_w[0]
.sym 9242 basesoc_timer0_load_storage[21]
.sym 9243 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 9245 $abc$40840$n2275
.sym 9246 basesoc_adr[2]
.sym 9247 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 9248 $abc$40840$n2364
.sym 9254 VexRiscv._zz_79_[20]
.sym 9255 basesoc_uart_rx_fifo_wrport_we
.sym 9259 VexRiscv._zz_214_[20]
.sym 9263 VexRiscv._zz_79_[29]
.sym 9264 VexRiscv._zz_79_[26]
.sym 9268 $abc$40840$n6779
.sym 9269 basesoc_uart_rx_fifo_produce[0]
.sym 9270 VexRiscv._zz_79_[19]
.sym 9272 VexRiscv._zz_160_
.sym 9274 $abc$40840$n6782_1
.sym 9278 sys_rst
.sym 9279 VexRiscv._zz_163_[20]
.sym 9280 $abc$40840$n5019
.sym 9281 $abc$40840$n4938_1
.sym 9287 VexRiscv._zz_79_[29]
.sym 9290 $abc$40840$n6779
.sym 9294 VexRiscv._zz_79_[20]
.sym 9299 VexRiscv._zz_163_[20]
.sym 9301 $abc$40840$n6782_1
.sym 9302 VexRiscv._zz_214_[20]
.sym 9308 VexRiscv._zz_79_[29]
.sym 9311 VexRiscv._zz_79_[20]
.sym 9312 $abc$40840$n5019
.sym 9313 $abc$40840$n4938_1
.sym 9314 $abc$40840$n6779
.sym 9318 VexRiscv._zz_79_[19]
.sym 9324 VexRiscv._zz_79_[26]
.sym 9329 sys_rst
.sym 9331 basesoc_uart_rx_fifo_wrport_we
.sym 9332 basesoc_uart_rx_fifo_produce[0]
.sym 9333 VexRiscv._zz_160_
.sym 9334 clk12_$glb_clk
.sym 9360 $abc$40840$n5017
.sym 9361 $abc$40840$n4731_1
.sym 9362 $abc$40840$n2275
.sym 9363 $abc$40840$n6787
.sym 9364 basesoc_counter[0]
.sym 9365 VexRiscv._zz_160_
.sym 9366 $abc$40840$n6785_1
.sym 9367 basesoc_counter[1]
.sym 9372 $abc$40840$n6779
.sym 9374 VexRiscv._zz_163_[19]
.sym 9375 $abc$40840$n2429
.sym 9380 basesoc_uart_rx_fifo_produce[1]
.sym 9381 VexRiscv._zz_35_[16]
.sym 9383 basesoc_uart_rx_fifo_wrport_we
.sym 9384 basesoc_timer0_reload_storage[2]
.sym 9385 basesoc_timer0_load_storage[29]
.sym 9386 VexRiscv._zz_35_[20]
.sym 9387 VexRiscv._zz_160_
.sym 9388 basesoc_uart_rx_fifo_readable
.sym 9389 $abc$40840$n4365
.sym 9390 basesoc_dat_w[1]
.sym 9391 $abc$40840$n2437
.sym 9392 basesoc_timer0_reload_storage[7]
.sym 9393 basesoc_adr[0]
.sym 9394 VexRiscv.externalInterruptArray_regNext[0]
.sym 9395 $abc$40840$n3734
.sym 9404 basesoc_adr[1]
.sym 9413 basesoc_adr[0]
.sym 9414 basesoc_uart_rx_fifo_readable
.sym 9415 basesoc_uart_eventmanager_storage[1]
.sym 9416 basesoc_uart_eventmanager_storage[0]
.sym 9419 basesoc_adr[2]
.sym 9421 basesoc_uart_eventmanager_pending_w[1]
.sym 9427 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 9429 basesoc_uart_eventmanager_pending_w[0]
.sym 9440 basesoc_uart_eventmanager_pending_w[0]
.sym 9441 basesoc_uart_eventmanager_pending_w[1]
.sym 9442 basesoc_uart_eventmanager_storage[1]
.sym 9443 basesoc_uart_eventmanager_storage[0]
.sym 9446 basesoc_uart_eventmanager_storage[0]
.sym 9447 basesoc_uart_eventmanager_pending_w[0]
.sym 9448 basesoc_adr[2]
.sym 9449 basesoc_adr[0]
.sym 9464 basesoc_adr[1]
.sym 9465 basesoc_uart_rx_fifo_readable
.sym 9466 basesoc_uart_eventmanager_storage[1]
.sym 9467 basesoc_adr[2]
.sym 9478 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 9481 clk12_$glb_clk
.sym 9507 csrbankarray_csrbank2_dat0_re
.sym 9508 basesoc_dat_w[3]
.sym 9509 $abc$40840$n3785_1
.sym 9512 $abc$40840$n2364
.sym 9513 $abc$40840$n2535
.sym 9522 VexRiscv._zz_194_[19]
.sym 9524 basesoc_counter[1]
.sym 9525 VexRiscv.lastStageIsFiring
.sym 9527 $abc$40840$n5682
.sym 9528 $abc$40840$n4731_1
.sym 9529 basesoc_uart_phy_storage[27]
.sym 9531 sys_rst
.sym 9532 basesoc_dat_w[6]
.sym 9533 basesoc_dat_w[6]
.sym 9536 $abc$40840$n2357
.sym 9537 VexRiscv._zz_160_
.sym 9538 $abc$40840$n2343
.sym 9539 basesoc_timer0_load_storage[27]
.sym 9540 basesoc_uart_phy_rx_reg[4]
.sym 9542 basesoc_dat_w[3]
.sym 9549 basesoc_ctrl_reset_reset_r
.sym 9564 basesoc_dat_w[1]
.sym 9566 $abc$40840$n2364
.sym 9617 basesoc_dat_w[1]
.sym 9623 basesoc_ctrl_reset_reset_r
.sym 9627 $abc$40840$n2364
.sym 9628 clk12_$glb_clk
.sym 9629 sys_rst_$glb_sr
.sym 9654 basesoc_uart_phy_source_payload_data[6]
.sym 9655 basesoc_uart_phy_source_payload_data[2]
.sym 9657 basesoc_uart_phy_source_payload_data[7]
.sym 9658 basesoc_uart_phy_source_payload_data[5]
.sym 9659 basesoc_uart_phy_source_payload_data[1]
.sym 9660 basesoc_uart_phy_source_payload_data[0]
.sym 9662 slave_sel_r[0]
.sym 9665 basesoc_dat_w[1]
.sym 9666 basesoc_dat_w[1]
.sym 9674 basesoc_dat_w[7]
.sym 9675 basesoc_dat_w[3]
.sym 9678 $abc$40840$n3785_1
.sym 9679 basesoc_ctrl_reset_reset_r
.sym 9680 basesoc_uart_eventmanager_pending_w[0]
.sym 9681 basesoc_timer0_reload_storage[4]
.sym 9684 basesoc_uart_eventmanager_pending_w[1]
.sym 9686 $abc$40840$n2535
.sym 9699 basesoc_uart_phy_rx
.sym 9700 basesoc_uart_phy_rx_reg[7]
.sym 9704 basesoc_uart_phy_rx_reg[6]
.sym 9710 basesoc_uart_phy_rx_reg[1]
.sym 9715 basesoc_uart_phy_rx_reg[2]
.sym 9717 basesoc_uart_phy_rx_reg[5]
.sym 9722 $abc$40840$n2343
.sym 9723 basesoc_uart_phy_rx_reg[3]
.sym 9730 basesoc_uart_phy_rx_reg[1]
.sym 9734 basesoc_uart_phy_rx_reg[7]
.sym 9740 basesoc_uart_phy_rx_reg[5]
.sym 9753 basesoc_uart_phy_rx_reg[3]
.sym 9759 basesoc_uart_phy_rx
.sym 9764 basesoc_uart_phy_rx_reg[6]
.sym 9771 basesoc_uart_phy_rx_reg[2]
.sym 9774 $abc$40840$n2343
.sym 9775 clk12_$glb_clk
.sym 9776 sys_rst_$glb_sr
.sym 9803 $abc$40840$n2358
.sym 9808 basesoc_uart_eventmanager_pending_w[0]
.sym 9814 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 9819 basesoc_uart_phy_rx
.sym 9821 $abc$40840$n4057
.sym 9825 basesoc_timer0_load_storage[21]
.sym 9826 VexRiscv._zz_129_[1]
.sym 9827 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 9828 basesoc_ctrl_reset_reset_r
.sym 9829 basesoc_uart_phy_source_payload_data[5]
.sym 9832 $abc$40840$n6030_1
.sym 9833 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 9835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 9842 basesoc_dat_w[4]
.sym 9850 basesoc_dat_w[6]
.sym 9853 $abc$40840$n2435
.sym 9857 basesoc_dat_w[2]
.sym 9860 basesoc_dat_w[3]
.sym 9863 basesoc_ctrl_reset_reset_r
.sym 9882 basesoc_dat_w[4]
.sym 9888 basesoc_ctrl_reset_reset_r
.sym 9899 basesoc_dat_w[3]
.sym 9907 basesoc_dat_w[6]
.sym 9911 basesoc_dat_w[2]
.sym 9921 $abc$40840$n2435
.sym 9922 clk12_$glb_clk
.sym 9923 sys_rst_$glb_sr
.sym 9950 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 9951 $abc$40840$n2539
.sym 9952 $abc$40840$n2537
.sym 9955 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 9963 spiflash_bus_dat_r[2]
.sym 9964 spiflash_bus_dat_r[4]
.sym 9972 csrbankarray_csrbank2_dat0_w[1]
.sym 9974 basesoc_dat_w[1]
.sym 9975 $abc$40840$n2437
.sym 9977 basesoc_timer0_load_storage[29]
.sym 9979 basesoc_timer0_reload_storage[7]
.sym 9980 basesoc_uart_rx_fifo_readable
.sym 9982 basesoc_adr[0]
.sym 9983 basesoc_timer0_reload_storage[2]
.sym 9991 basesoc_dat_w[3]
.sym 9999 basesoc_dat_w[2]
.sym 10003 basesoc_dat_w[1]
.sym 10007 $abc$40840$n2537
.sym 10012 basesoc_ctrl_reset_reset_r
.sym 10042 basesoc_dat_w[2]
.sym 10047 basesoc_ctrl_reset_reset_r
.sym 10055 basesoc_dat_w[3]
.sym 10061 basesoc_dat_w[1]
.sym 10068 $abc$40840$n2537
.sym 10069 clk12_$glb_clk
.sym 10070 sys_rst_$glb_sr
.sym 10097 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 10100 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 10109 $abc$40840$n3731
.sym 10110 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 10111 $PACKER_VCC_NET
.sym 10120 basesoc_dat_w[6]
.sym 10121 $abc$40840$n2539
.sym 10124 sys_rst
.sym 10126 basesoc_dat_w[3]
.sym 10128 $abc$40840$n2362
.sym 10136 basesoc_dat_w[5]
.sym 10142 csrbankarray_csrbank2_addr0_w[1]
.sym 10144 csrbankarray_csrbank2_ctrl0_w[1]
.sym 10145 basesoc_adr[1]
.sym 10148 basesoc_adr[0]
.sym 10163 $abc$40840$n2433
.sym 10169 basesoc_dat_w[5]
.sym 10211 basesoc_adr[0]
.sym 10212 basesoc_adr[1]
.sym 10213 csrbankarray_csrbank2_ctrl0_w[1]
.sym 10214 csrbankarray_csrbank2_addr0_w[1]
.sym 10215 $abc$40840$n2433
.sym 10216 clk12_$glb_clk
.sym 10217 sys_rst_$glb_sr
.sym 10242 basesoc_timer0_reload_storage[1]
.sym 10243 basesoc_timer0_reload_storage[5]
.sym 10245 basesoc_timer0_reload_storage[7]
.sym 10247 basesoc_timer0_reload_storage[2]
.sym 10249 basesoc_timer0_reload_storage[4]
.sym 10255 $abc$40840$n5013
.sym 10259 $abc$40840$n4076
.sym 10263 basesoc_dat_w[3]
.sym 10264 csrbankarray_csrbank2_ctrl0_w[1]
.sym 10265 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 10267 $abc$40840$n2535
.sym 10268 $abc$40840$n2535
.sym 10270 csrbankarray_csrbank2_dat0_w[5]
.sym 10271 $abc$40840$n3785_1
.sym 10272 basesoc_uart_eventmanager_pending_w[1]
.sym 10273 basesoc_timer0_reload_storage[4]
.sym 10274 $abc$40840$n2535
.sym 10285 $abc$40840$n2535
.sym 10291 csrbankarray_csrbank2_addr0_w[0]
.sym 10299 basesoc_adr[1]
.sym 10302 basesoc_adr[0]
.sym 10304 basesoc_dat_w[6]
.sym 10307 basesoc_dat_w[5]
.sym 10310 csrbankarray_csrbank2_ctrl0_w[0]
.sym 10334 csrbankarray_csrbank2_addr0_w[0]
.sym 10335 basesoc_adr[1]
.sym 10336 basesoc_adr[0]
.sym 10337 csrbankarray_csrbank2_ctrl0_w[0]
.sym 10355 basesoc_dat_w[5]
.sym 10360 basesoc_dat_w[6]
.sym 10362 $abc$40840$n2535
.sym 10363 clk12_$glb_clk
.sym 10364 sys_rst_$glb_sr
.sym 10390 basesoc_uart_eventmanager_pending_w[1]
.sym 10392 $abc$40840$n3790_1
.sym 10393 $abc$40840$n2362
.sym 10394 $abc$40840$n2361
.sym 10397 VexRiscv._zz_199_[18]
.sym 10406 $PACKER_GND_NET
.sym 10412 array_muxed1[10]
.sym 10417 basesoc_ctrl_reset_reset_r
.sym 10420 $abc$40840$n6030_1
.sym 10453 basesoc_uart_rx_fifo_readable
.sym 10464 basesoc_uart_rx_fifo_readable
.sym 10510 clk12_$glb_clk
.sym 10511 sys_rst_$glb_sr
.sym 10541 $abc$40840$n2399
.sym 10543 basesoc_uart_rx_fifo_readable
.sym 10545 $PACKER_VCC_NET
.sym 10550 basesoc_uart_rx_fifo_level0[2]
.sym 10551 $PACKER_VCC_NET
.sym 10552 $abc$40840$n2429
.sym 10554 basesoc_uart_rx_fifo_wrport_we
.sym 10559 basesoc_uart_rx_fifo_level0[0]
.sym 10560 csrbankarray_csrbank2_dat0_w[1]
.sym 10562 basesoc_dat_w[1]
.sym 10567 basesoc_uart_rx_fifo_readable
.sym 10588 $abc$40840$n2535
.sym 10604 basesoc_dat_w[1]
.sym 10634 basesoc_dat_w[1]
.sym 10656 $abc$40840$n2535
.sym 10657 clk12_$glb_clk
.sym 10658 sys_rst_$glb_sr
.sym 10686 $abc$40840$n6030_1
.sym 10687 csrbankarray_csrbank2_ctrl0_w[3]
.sym 10688 csrbankarray_csrbank2_ctrl0_w[2]
.sym 10690 $abc$40840$n6028_1
.sym 10696 basesoc_vexriscv_ibus_adr[1]
.sym 10703 basesoc_uart_rx_fifo_do_read
.sym 10709 $abc$40840$n2539
.sym 10710 csrbankarray_csrbank2_ctrl0_w[2]
.sym 10714 basesoc_dat_w[3]
.sym 10737 basesoc_ctrl_reset_reset_r
.sym 10748 basesoc_dat_w[1]
.sym 10751 $abc$40840$n2539
.sym 10778 basesoc_ctrl_reset_reset_r
.sym 10784 basesoc_dat_w[1]
.sym 10803 $abc$40840$n2539
.sym 10804 clk12_$glb_clk
.sym 10805 sys_rst_$glb_sr
.sym 10833 csrbankarray_csrbank2_dat0_w[3]
.sym 10838 csrbankarray_csrbank2_ctrl0_w[1]
.sym 10847 basesoc_adr[0]
.sym 10852 csrbankarray_csrbank2_dat0_w[2]
.sym 10856 $abc$40840$n2535
.sym 10992 csrbankarray_csrbank2_dat0_w[3]
.sym 11140 csrbankarray_csrbank2_dat0_w[7]
.sym 11229 spram_datain10[2]
.sym 11230 spram_datain00[8]
.sym 11231 spram_datain10[4]
.sym 11232 spram_datain10[8]
.sym 11233 spram_datain10[11]
.sym 11234 spram_datain00[2]
.sym 11235 spram_datain00[11]
.sym 11236 spram_datain00[4]
.sym 11246 array_muxed1[5]
.sym 11247 $abc$40840$n6851
.sym 11253 basesoc_timer0_value[17]
.sym 11272 slave_sel_r[2]
.sym 11276 array_muxed1[9]
.sym 11277 spram_dataout00[9]
.sym 11278 spram_dataout10[9]
.sym 11282 array_muxed1[12]
.sym 11283 array_muxed1[10]
.sym 11284 spram_dataout00[3]
.sym 11289 $abc$40840$n5880_1
.sym 11293 spram_dataout10[3]
.sym 11297 $abc$40840$n5880_1
.sym 11305 $abc$40840$n5880_1
.sym 11306 array_muxed1[12]
.sym 11311 array_muxed1[12]
.sym 11313 $abc$40840$n5880_1
.sym 11316 $abc$40840$n5880_1
.sym 11317 array_muxed1[10]
.sym 11324 array_muxed1[9]
.sym 11325 $abc$40840$n5880_1
.sym 11328 spram_dataout00[9]
.sym 11329 slave_sel_r[2]
.sym 11330 $abc$40840$n5880_1
.sym 11331 spram_dataout10[9]
.sym 11334 $abc$40840$n5880_1
.sym 11335 spram_dataout10[3]
.sym 11336 slave_sel_r[2]
.sym 11337 spram_dataout00[3]
.sym 11340 $abc$40840$n5880_1
.sym 11341 array_muxed1[10]
.sym 11347 $abc$40840$n5880_1
.sym 11348 array_muxed1[9]
.sym 11357 basesoc_timer0_load_storage[17]
.sym 11364 basesoc_timer0_load_storage[16]
.sym 11369 array_muxed1[4]
.sym 11371 $abc$40840$n6463_1
.sym 11372 array_muxed1[12]
.sym 11378 $abc$40840$n6486_1
.sym 11385 spram_datain00[11]
.sym 11390 spram_datain00[12]
.sym 11391 spram_datain00[8]
.sym 11392 array_muxed0[10]
.sym 11395 spram_datain00[10]
.sym 11397 spram_datain00[9]
.sym 11399 array_muxed0[5]
.sym 11400 $abc$40840$n6457_1
.sym 11403 spram_dataout00[3]
.sym 11406 spram_dataout00[1]
.sym 11407 array_muxed1[11]
.sym 11409 slave_sel_r[2]
.sym 11411 basesoc_timer0_value[17]
.sym 11414 $abc$40840$n2433
.sym 11416 basesoc_ctrl_reset_reset_r
.sym 11417 $abc$40840$n6480_1
.sym 11419 basesoc_timer0_load_storage[16]
.sym 11420 basesoc_timer0_en_storage
.sym 11421 basesoc_timer0_load_storage[17]
.sym 11439 array_muxed1[6]
.sym 11445 $abc$40840$n2441
.sym 11451 spram_dataout10[1]
.sym 11452 $abc$40840$n5880_1
.sym 11453 array_muxed1[0]
.sym 11456 slave_sel_r[2]
.sym 11460 spram_dataout00[1]
.sym 11462 basesoc_ctrl_reset_reset_r
.sym 11464 array_muxed1[5]
.sym 11465 $abc$40840$n5880_1
.sym 11467 $abc$40840$n5880_1
.sym 11468 array_muxed1[0]
.sym 11474 $abc$40840$n5880_1
.sym 11475 array_muxed1[5]
.sym 11481 $abc$40840$n5880_1
.sym 11482 array_muxed1[6]
.sym 11486 $abc$40840$n5880_1
.sym 11487 array_muxed1[0]
.sym 11494 basesoc_ctrl_reset_reset_r
.sym 11499 array_muxed1[6]
.sym 11500 $abc$40840$n5880_1
.sym 11503 $abc$40840$n5880_1
.sym 11506 array_muxed1[5]
.sym 11509 spram_dataout10[1]
.sym 11510 $abc$40840$n5880_1
.sym 11511 spram_dataout00[1]
.sym 11512 slave_sel_r[2]
.sym 11513 $abc$40840$n2441
.sym 11514 clk12_$glb_clk
.sym 11515 sys_rst_$glb_sr
.sym 11518 basesoc_timer0_en_storage
.sym 11527 basesoc_ctrl_reset_reset_r
.sym 11528 basesoc_dat_w[1]
.sym 11530 array_muxed0[4]
.sym 11531 $abc$40840$n2391
.sym 11533 $abc$40840$n2441
.sym 11537 $abc$40840$n2391
.sym 11542 $abc$40840$n2439
.sym 11545 basesoc_timer0_load_storage[22]
.sym 11546 basesoc_timer0_reload_storage[1]
.sym 11547 $abc$40840$n3818
.sym 11549 basesoc_ctrl_reset_reset_r
.sym 11550 basesoc_timer0_load_storage[6]
.sym 11559 $abc$40840$n2459
.sym 11563 $abc$40840$n6158_1
.sym 11573 basesoc_timer0_load_storage[1]
.sym 11577 sys_rst
.sym 11580 basesoc_timer0_value[0]
.sym 11583 basesoc_timer0_en_storage
.sym 11603 basesoc_timer0_value[0]
.sym 11604 sys_rst
.sym 11605 basesoc_timer0_en_storage
.sym 11614 basesoc_timer0_load_storage[1]
.sym 11615 basesoc_timer0_en_storage
.sym 11616 $abc$40840$n6158_1
.sym 11636 $abc$40840$n2459
.sym 11637 clk12_$glb_clk
.sym 11638 sys_rst_$glb_sr
.sym 11639 $abc$40840$n5954
.sym 11640 $abc$40840$n2433
.sym 11641 $abc$40840$n5958
.sym 11642 $abc$40840$n6797
.sym 11643 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 11644 $abc$40840$n6005
.sym 11645 $abc$40840$n3846
.sym 11646 $abc$40840$n2439
.sym 11647 basesoc_timer0_value[1]
.sym 11650 array_muxed0[2]
.sym 11654 $abc$40840$n6460_1
.sym 11658 $abc$40840$n6472_1
.sym 11659 basesoc_ctrl_reset_reset_r
.sym 11660 array_muxed1[6]
.sym 11661 array_muxed0[5]
.sym 11662 basesoc_timer0_en_storage
.sym 11663 basesoc_timer0_en_storage
.sym 11664 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 11665 basesoc_timer0_value[0]
.sym 11666 basesoc_timer0_value[5]
.sym 11668 basesoc_dat_w[1]
.sym 11669 basesoc_timer0_eventmanager_status_w
.sym 11670 $abc$40840$n2439
.sym 11671 $abc$40840$n3909
.sym 11674 $abc$40840$n6452_1
.sym 11680 basesoc_timer0_reload_storage[16]
.sym 11682 basesoc_timer0_en_storage
.sym 11683 basesoc_timer0_reload_storage[17]
.sym 11684 basesoc_timer0_value[1]
.sym 11686 $abc$40840$n6854
.sym 11690 basesoc_timer0_en_storage
.sym 11691 array_muxed1[0]
.sym 11694 basesoc_timer0_load_storage[16]
.sym 11696 basesoc_timer0_load_storage[17]
.sym 11697 basesoc_timer0_eventmanager_status_w
.sym 11698 basesoc_timer0_reload_storage[6]
.sym 11700 $abc$40840$n6884
.sym 11705 $abc$40840$n6190_1
.sym 11706 basesoc_timer0_reload_storage[1]
.sym 11707 $abc$40840$n6168_1
.sym 11708 $abc$40840$n6188_1
.sym 11710 basesoc_timer0_load_storage[6]
.sym 11711 $abc$40840$n6887
.sym 11713 basesoc_timer0_load_storage[17]
.sym 11715 $abc$40840$n6190_1
.sym 11716 basesoc_timer0_en_storage
.sym 11719 basesoc_timer0_reload_storage[17]
.sym 11721 basesoc_timer0_eventmanager_status_w
.sym 11722 $abc$40840$n6887
.sym 11727 array_muxed1[0]
.sym 11731 basesoc_timer0_eventmanager_status_w
.sym 11732 $abc$40840$n6854
.sym 11734 basesoc_timer0_reload_storage[6]
.sym 11737 basesoc_timer0_reload_storage[16]
.sym 11738 basesoc_timer0_eventmanager_status_w
.sym 11739 $abc$40840$n6884
.sym 11744 $abc$40840$n6168_1
.sym 11745 basesoc_timer0_load_storage[6]
.sym 11746 basesoc_timer0_en_storage
.sym 11750 basesoc_timer0_eventmanager_status_w
.sym 11751 basesoc_timer0_value[1]
.sym 11752 basesoc_timer0_reload_storage[1]
.sym 11755 $abc$40840$n6188_1
.sym 11756 basesoc_timer0_en_storage
.sym 11757 basesoc_timer0_load_storage[16]
.sym 11760 clk12_$glb_clk
.sym 11761 sys_rst_$glb_sr
.sym 11762 $abc$40840$n3848
.sym 11763 basesoc_timer0_eventmanager_status_w
.sym 11764 $abc$40840$n6170_1
.sym 11765 basesoc_timer0_reload_storage[13]
.sym 11766 basesoc_timer0_reload_storage[9]
.sym 11767 $abc$40840$n3844
.sym 11768 $abc$40840$n3845
.sym 11769 basesoc_timer0_reload_storage[11]
.sym 11771 basesoc_dat_w[4]
.sym 11772 basesoc_dat_w[4]
.sym 11774 basesoc_timer0_reload_storage[16]
.sym 11775 $abc$40840$n6860
.sym 11776 $abc$40840$n6484_1
.sym 11777 $abc$40840$n5956
.sym 11778 $abc$40840$n5880_1
.sym 11779 $abc$40840$n3813
.sym 11780 $abc$40840$n3825
.sym 11783 $abc$40840$n2433
.sym 11785 basesoc_dat_w[3]
.sym 11786 $abc$40840$n6884
.sym 11787 basesoc_ctrl_reset_reset_r
.sym 11789 basesoc_uart_tx_fifo_consume[3]
.sym 11790 $abc$40840$n5955
.sym 11792 slave_sel_r[2]
.sym 11794 basesoc_we
.sym 11795 array_muxed1[11]
.sym 11796 basesoc_uart_tx_fifo_consume[2]
.sym 11797 basesoc_timer0_value[16]
.sym 11803 basesoc_timer0_value[1]
.sym 11805 basesoc_timer0_value[7]
.sym 11808 basesoc_timer0_value[6]
.sym 11810 basesoc_timer0_value[0]
.sym 11811 basesoc_timer0_value[3]
.sym 11821 $PACKER_VCC_NET
.sym 11823 basesoc_timer0_value[4]
.sym 11826 basesoc_timer0_value[5]
.sym 11829 basesoc_timer0_value[2]
.sym 11831 $PACKER_VCC_NET
.sym 11835 $nextpnr_ICESTORM_LC_6$O
.sym 11837 basesoc_timer0_value[0]
.sym 11841 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 11843 basesoc_timer0_value[1]
.sym 11844 $PACKER_VCC_NET
.sym 11847 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 11849 basesoc_timer0_value[2]
.sym 11850 $PACKER_VCC_NET
.sym 11851 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 11853 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 11855 $PACKER_VCC_NET
.sym 11856 basesoc_timer0_value[3]
.sym 11857 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 11859 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 11861 $PACKER_VCC_NET
.sym 11862 basesoc_timer0_value[4]
.sym 11863 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 11865 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 11867 $PACKER_VCC_NET
.sym 11868 basesoc_timer0_value[5]
.sym 11869 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 11871 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 11873 basesoc_timer0_value[6]
.sym 11874 $PACKER_VCC_NET
.sym 11875 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 11877 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 11879 basesoc_timer0_value[7]
.sym 11880 $PACKER_VCC_NET
.sym 11881 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 11885 $abc$40840$n5955
.sym 11886 $abc$40840$n6180_1
.sym 11887 basesoc_timer0_value[12]
.sym 11888 $abc$40840$n6202_1
.sym 11889 $abc$40840$n3847
.sym 11890 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 11891 basesoc_timer0_value[9]
.sym 11892 $abc$40840$n6174_1
.sym 11897 $abc$40840$n3734
.sym 11898 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 11899 eventmanager_status_w[1]
.sym 11900 basesoc_timer0_value[11]
.sym 11901 basesoc_timer0_reload_storage[23]
.sym 11903 basesoc_timer0_value[8]
.sym 11904 basesoc_timer0_reload_storage[7]
.sym 11906 basesoc_timer0_eventmanager_status_w
.sym 11907 basesoc_timer0_value[3]
.sym 11908 $abc$40840$n4419
.sym 11910 basesoc_dat_w[6]
.sym 11912 $abc$40840$n6796_1
.sym 11913 basesoc_timer0_load_storage[20]
.sym 11914 basesoc_timer0_value[17]
.sym 11915 basesoc_timer0_value[13]
.sym 11916 basesoc_timer0_reload_storage[23]
.sym 11917 basesoc_timer0_en_storage
.sym 11919 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 11920 basesoc_timer0_value[19]
.sym 11921 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 11933 $PACKER_VCC_NET
.sym 11934 basesoc_timer0_value[15]
.sym 11936 basesoc_timer0_value[14]
.sym 11940 basesoc_timer0_value[10]
.sym 11941 $PACKER_VCC_NET
.sym 11948 basesoc_timer0_value[9]
.sym 11951 basesoc_timer0_value[8]
.sym 11952 basesoc_timer0_value[12]
.sym 11953 basesoc_timer0_value[13]
.sym 11956 basesoc_timer0_value[11]
.sym 11958 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 11960 $PACKER_VCC_NET
.sym 11961 basesoc_timer0_value[8]
.sym 11962 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 11964 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 11966 basesoc_timer0_value[9]
.sym 11967 $PACKER_VCC_NET
.sym 11968 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 11970 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 11972 basesoc_timer0_value[10]
.sym 11973 $PACKER_VCC_NET
.sym 11974 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 11976 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 11978 $PACKER_VCC_NET
.sym 11979 basesoc_timer0_value[11]
.sym 11980 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 11982 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 11984 basesoc_timer0_value[12]
.sym 11985 $PACKER_VCC_NET
.sym 11986 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 11988 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 11990 basesoc_timer0_value[13]
.sym 11991 $PACKER_VCC_NET
.sym 11992 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 11994 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 11996 basesoc_timer0_value[14]
.sym 11997 $PACKER_VCC_NET
.sym 11998 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 12000 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 12002 $PACKER_VCC_NET
.sym 12003 basesoc_timer0_value[15]
.sym 12004 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 12008 basesoc_timer0_load_storage[20]
.sym 12009 $abc$40840$n3839
.sym 12010 $abc$40840$n5996
.sym 12011 $abc$40840$n5995
.sym 12012 $abc$40840$n5990
.sym 12013 $abc$40840$n3841
.sym 12014 $abc$40840$n5994
.sym 12015 $abc$40840$n6182_1
.sym 12016 $abc$40840$n6651
.sym 12017 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 12018 $abc$40840$n4864
.sym 12019 $abc$40840$n6651
.sym 12020 $abc$40840$n2343
.sym 12021 sys_rst
.sym 12023 basesoc_timer0_load_storage[5]
.sym 12026 $abc$40840$n6866
.sym 12028 $abc$40840$n4419
.sym 12030 $abc$40840$n6872
.sym 12031 basesoc_timer0_value[4]
.sym 12033 basesoc_timer0_load_storage[19]
.sym 12034 basesoc_timer0_load_storage[6]
.sym 12035 $abc$40840$n6869
.sym 12036 basesoc_timer0_reload_storage[5]
.sym 12038 basesoc_timer0_reload_storage[1]
.sym 12039 $abc$40840$n3843
.sym 12042 $abc$40840$n2447
.sym 12043 basesoc_dat_w[3]
.sym 12044 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 12052 basesoc_timer0_value[18]
.sym 12055 $PACKER_VCC_NET
.sym 12063 $PACKER_VCC_NET
.sym 12066 basesoc_timer0_value[19]
.sym 12067 basesoc_timer0_value[16]
.sym 12069 basesoc_timer0_value[20]
.sym 12073 basesoc_timer0_value[23]
.sym 12074 basesoc_timer0_value[22]
.sym 12076 basesoc_timer0_value[17]
.sym 12080 basesoc_timer0_value[21]
.sym 12081 $auto$alumacc.cc:474:replace_alu$4030.C[17]
.sym 12083 $PACKER_VCC_NET
.sym 12084 basesoc_timer0_value[16]
.sym 12085 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 12087 $auto$alumacc.cc:474:replace_alu$4030.C[18]
.sym 12089 basesoc_timer0_value[17]
.sym 12090 $PACKER_VCC_NET
.sym 12091 $auto$alumacc.cc:474:replace_alu$4030.C[17]
.sym 12093 $auto$alumacc.cc:474:replace_alu$4030.C[19]
.sym 12095 basesoc_timer0_value[18]
.sym 12096 $PACKER_VCC_NET
.sym 12097 $auto$alumacc.cc:474:replace_alu$4030.C[18]
.sym 12099 $auto$alumacc.cc:474:replace_alu$4030.C[20]
.sym 12101 $PACKER_VCC_NET
.sym 12102 basesoc_timer0_value[19]
.sym 12103 $auto$alumacc.cc:474:replace_alu$4030.C[19]
.sym 12105 $auto$alumacc.cc:474:replace_alu$4030.C[21]
.sym 12107 $PACKER_VCC_NET
.sym 12108 basesoc_timer0_value[20]
.sym 12109 $auto$alumacc.cc:474:replace_alu$4030.C[20]
.sym 12111 $auto$alumacc.cc:474:replace_alu$4030.C[22]
.sym 12113 basesoc_timer0_value[21]
.sym 12114 $PACKER_VCC_NET
.sym 12115 $auto$alumacc.cc:474:replace_alu$4030.C[21]
.sym 12117 $auto$alumacc.cc:474:replace_alu$4030.C[23]
.sym 12119 $PACKER_VCC_NET
.sym 12120 basesoc_timer0_value[22]
.sym 12121 $auto$alumacc.cc:474:replace_alu$4030.C[22]
.sym 12123 $auto$alumacc.cc:474:replace_alu$4030.C[24]
.sym 12125 $PACKER_VCC_NET
.sym 12126 basesoc_timer0_value[23]
.sym 12127 $auto$alumacc.cc:474:replace_alu$4030.C[23]
.sym 12131 basesoc_timer0_value_status[5]
.sym 12132 $abc$40840$n5993
.sym 12133 $abc$40840$n5991
.sym 12134 $abc$40840$n5972
.sym 12135 basesoc_timer0_value_status[19]
.sym 12136 $abc$40840$n3842
.sym 12137 basesoc_timer0_value_status[29]
.sym 12138 $abc$40840$n5986
.sym 12139 VexRiscv._zz_170_[0]
.sym 12142 VexRiscv._zz_194_[18]
.sym 12146 basesoc_timer0_value[18]
.sym 12148 basesoc_timer0_value[10]
.sym 12149 $abc$40840$n6890
.sym 12150 $abc$40840$n6787
.sym 12151 basesoc_timer0_reload_storage[21]
.sym 12153 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 12155 basesoc_timer0_en_storage
.sym 12156 $abc$40840$n3909
.sym 12157 basesoc_timer0_value[0]
.sym 12158 $abc$40840$n6452_1
.sym 12160 basesoc_timer0_en_storage
.sym 12161 basesoc_adr[4]
.sym 12162 basesoc_timer0_value[5]
.sym 12163 basesoc_timer0_reload_storage[7]
.sym 12166 basesoc_timer0_eventmanager_status_w
.sym 12167 $auto$alumacc.cc:474:replace_alu$4030.C[24]
.sym 12172 basesoc_timer0_value[25]
.sym 12174 basesoc_timer0_value[28]
.sym 12180 basesoc_timer0_value[31]
.sym 12182 basesoc_timer0_value[26]
.sym 12183 basesoc_timer0_value[30]
.sym 12186 basesoc_timer0_value[27]
.sym 12193 $PACKER_VCC_NET
.sym 12200 basesoc_timer0_value[29]
.sym 12201 $PACKER_VCC_NET
.sym 12202 basesoc_timer0_value[24]
.sym 12204 $auto$alumacc.cc:474:replace_alu$4030.C[25]
.sym 12206 basesoc_timer0_value[24]
.sym 12207 $PACKER_VCC_NET
.sym 12208 $auto$alumacc.cc:474:replace_alu$4030.C[24]
.sym 12210 $auto$alumacc.cc:474:replace_alu$4030.C[26]
.sym 12212 basesoc_timer0_value[25]
.sym 12213 $PACKER_VCC_NET
.sym 12214 $auto$alumacc.cc:474:replace_alu$4030.C[25]
.sym 12216 $auto$alumacc.cc:474:replace_alu$4030.C[27]
.sym 12218 basesoc_timer0_value[26]
.sym 12219 $PACKER_VCC_NET
.sym 12220 $auto$alumacc.cc:474:replace_alu$4030.C[26]
.sym 12222 $auto$alumacc.cc:474:replace_alu$4030.C[28]
.sym 12224 $PACKER_VCC_NET
.sym 12225 basesoc_timer0_value[27]
.sym 12226 $auto$alumacc.cc:474:replace_alu$4030.C[27]
.sym 12228 $auto$alumacc.cc:474:replace_alu$4030.C[29]
.sym 12230 $PACKER_VCC_NET
.sym 12231 basesoc_timer0_value[28]
.sym 12232 $auto$alumacc.cc:474:replace_alu$4030.C[28]
.sym 12234 $auto$alumacc.cc:474:replace_alu$4030.C[30]
.sym 12236 $PACKER_VCC_NET
.sym 12237 basesoc_timer0_value[29]
.sym 12238 $auto$alumacc.cc:474:replace_alu$4030.C[29]
.sym 12240 $auto$alumacc.cc:474:replace_alu$4030.C[31]
.sym 12242 $PACKER_VCC_NET
.sym 12243 basesoc_timer0_value[30]
.sym 12244 $auto$alumacc.cc:474:replace_alu$4030.C[30]
.sym 12248 $PACKER_VCC_NET
.sym 12249 basesoc_timer0_value[31]
.sym 12250 $auto$alumacc.cc:474:replace_alu$4030.C[31]
.sym 12254 basesoc_timer0_value_status[26]
.sym 12255 $abc$40840$n5983
.sym 12256 $abc$40840$n2437
.sym 12257 $abc$40840$n3843
.sym 12258 basesoc_timer0_value_status[27]
.sym 12259 $abc$40840$n5987
.sym 12260 $abc$40840$n6799
.sym 12261 basesoc_timer0_value_status[20]
.sym 12265 csrbankarray_csrbank2_dat0_re
.sym 12266 basesoc_timer0_value[25]
.sym 12267 basesoc_uart_eventmanager_status_w[0]
.sym 12268 basesoc_timer0_value[13]
.sym 12269 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 12272 basesoc_timer0_reload_storage[6]
.sym 12276 basesoc_adr[2]
.sym 12277 basesoc_timer0_load_storage[21]
.sym 12278 basesoc_timer0_reload_storage[0]
.sym 12279 basesoc_timer0_value[29]
.sym 12280 basesoc_ctrl_reset_reset_r
.sym 12281 basesoc_uart_tx_fifo_consume[3]
.sym 12282 basesoc_adr[2]
.sym 12283 basesoc_uart_phy_storage[24]
.sym 12284 slave_sel_r[2]
.sym 12285 basesoc_we
.sym 12286 basesoc_adr[1]
.sym 12287 $abc$40840$n3909
.sym 12288 basesoc_uart_tx_fifo_consume[2]
.sym 12289 basesoc_timer0_load_storage[25]
.sym 12296 basesoc_timer0_eventmanager_status_w
.sym 12297 $abc$40840$n6914
.sym 12298 $abc$40840$n6917
.sym 12300 $abc$40840$n6210_1
.sym 12301 basesoc_timer0_load_storage[5]
.sym 12302 $abc$40840$n6166_1
.sym 12303 $abc$40840$n6216_1
.sym 12304 basesoc_timer0_load_storage[26]
.sym 12305 basesoc_timer0_reload_storage[27]
.sym 12306 basesoc_timer0_load_storage[30]
.sym 12307 basesoc_timer0_load_storage[27]
.sym 12309 $abc$40840$n6926
.sym 12312 basesoc_timer0_reload_storage[26]
.sym 12313 $abc$40840$n6851
.sym 12315 basesoc_timer0_reload_storage[30]
.sym 12318 basesoc_timer0_reload_storage[5]
.sym 12320 basesoc_timer0_en_storage
.sym 12323 $abc$40840$n6208_1
.sym 12326 basesoc_timer0_eventmanager_status_w
.sym 12329 basesoc_timer0_eventmanager_status_w
.sym 12330 basesoc_timer0_reload_storage[30]
.sym 12331 $abc$40840$n6926
.sym 12335 basesoc_timer0_en_storage
.sym 12336 $abc$40840$n6166_1
.sym 12337 basesoc_timer0_load_storage[5]
.sym 12340 basesoc_timer0_en_storage
.sym 12341 $abc$40840$n6208_1
.sym 12342 basesoc_timer0_load_storage[26]
.sym 12347 basesoc_timer0_load_storage[30]
.sym 12348 $abc$40840$n6216_1
.sym 12349 basesoc_timer0_en_storage
.sym 12353 basesoc_timer0_eventmanager_status_w
.sym 12354 $abc$40840$n6914
.sym 12355 basesoc_timer0_reload_storage[26]
.sym 12358 $abc$40840$n6917
.sym 12360 basesoc_timer0_reload_storage[27]
.sym 12361 basesoc_timer0_eventmanager_status_w
.sym 12365 $abc$40840$n6210_1
.sym 12366 basesoc_timer0_en_storage
.sym 12367 basesoc_timer0_load_storage[27]
.sym 12370 basesoc_timer0_eventmanager_status_w
.sym 12372 basesoc_timer0_reload_storage[5]
.sym 12373 $abc$40840$n6851
.sym 12375 clk12_$glb_clk
.sym 12376 sys_rst_$glb_sr
.sym 12377 $abc$40840$n2435
.sym 12378 basesoc_timer0_eventmanager_storage
.sym 12379 $abc$40840$n6828_1
.sym 12380 $abc$40840$n6794_1
.sym 12381 $abc$40840$n6827_1
.sym 12382 $abc$40840$n2453
.sym 12383 $abc$40840$n5992
.sym 12384 $abc$40840$n6796_1
.sym 12387 array_muxed1[5]
.sym 12390 VexRiscv._zz_79_[2]
.sym 12392 $abc$40840$n2429
.sym 12393 basesoc_timer0_reload_storage[2]
.sym 12394 array_muxed1[0]
.sym 12395 basesoc_timer0_reload_storage[30]
.sym 12397 basesoc_adr[0]
.sym 12400 $abc$40840$n2437
.sym 12402 basesoc_dat_w[6]
.sym 12403 VexRiscv._zz_35_[0]
.sym 12404 VexRiscv._zz_50_[9]
.sym 12405 basesoc_timer0_value[20]
.sym 12406 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 12407 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 12408 $abc$40840$n6796_1
.sym 12409 basesoc_timer0_load_storage[0]
.sym 12418 basesoc_timer0_reload_storage[24]
.sym 12419 $abc$40840$n6156_1
.sym 12420 $abc$40840$n6923
.sym 12421 $abc$40840$n6214_1
.sym 12422 basesoc_timer0_load_storage[24]
.sym 12423 basesoc_timer0_reload_storage[29]
.sym 12424 basesoc_timer0_reload_storage[25]
.sym 12426 $abc$40840$n6908
.sym 12427 basesoc_timer0_en_storage
.sym 12428 $abc$40840$n6911
.sym 12430 basesoc_timer0_en_storage
.sym 12434 $abc$40840$n6204_1
.sym 12435 basesoc_timer0_load_storage[0]
.sym 12436 basesoc_timer0_eventmanager_status_w
.sym 12439 basesoc_timer0_load_storage[29]
.sym 12447 $abc$40840$n6206_1
.sym 12449 basesoc_timer0_load_storage[25]
.sym 12451 basesoc_timer0_reload_storage[24]
.sym 12453 basesoc_timer0_eventmanager_status_w
.sym 12454 $abc$40840$n6908
.sym 12457 $abc$40840$n6156_1
.sym 12459 basesoc_timer0_load_storage[0]
.sym 12460 basesoc_timer0_en_storage
.sym 12463 basesoc_timer0_eventmanager_status_w
.sym 12470 $abc$40840$n6923
.sym 12471 basesoc_timer0_reload_storage[29]
.sym 12472 basesoc_timer0_eventmanager_status_w
.sym 12475 basesoc_timer0_load_storage[25]
.sym 12477 $abc$40840$n6206_1
.sym 12478 basesoc_timer0_en_storage
.sym 12482 basesoc_timer0_reload_storage[25]
.sym 12483 $abc$40840$n6911
.sym 12484 basesoc_timer0_eventmanager_status_w
.sym 12488 $abc$40840$n6214_1
.sym 12489 basesoc_timer0_en_storage
.sym 12490 basesoc_timer0_load_storage[29]
.sym 12494 $abc$40840$n6204_1
.sym 12495 basesoc_timer0_en_storage
.sym 12496 basesoc_timer0_load_storage[24]
.sym 12498 clk12_$glb_clk
.sym 12499 sys_rst_$glb_sr
.sym 12500 VexRiscv._zz_162_[1]
.sym 12501 VexRiscv._zz_162_[2]
.sym 12502 VexRiscv._zz_163_[13]
.sym 12503 $abc$40840$n4880
.sym 12504 VexRiscv._zz_163_[7]
.sym 12505 VexRiscv._zz_162_[0]
.sym 12506 $abc$40840$n4798
.sym 12507 VexRiscv._zz_162_[3]
.sym 12511 $abc$40840$n4669
.sym 12512 $abc$40840$n4530_1
.sym 12513 $abc$40840$n2343
.sym 12515 $abc$40840$n2450
.sym 12516 basesoc_timer0_reload_storage[27]
.sym 12517 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 12518 basesoc_timer0_zero_old_trigger
.sym 12520 basesoc_dat_w[3]
.sym 12522 basesoc_timer0_value[25]
.sym 12523 $abc$40840$n6828_1
.sym 12524 $abc$40840$n3786_1
.sym 12525 VexRiscv._zz_163_[7]
.sym 12526 basesoc_timer0_load_storage[6]
.sym 12527 basesoc_timer0_reload_storage[5]
.sym 12528 VexRiscv._zz_79_[0]
.sym 12529 basesoc_timer0_reload_storage[1]
.sym 12531 $abc$40840$n2429
.sym 12532 VexRiscv._zz_215_[0]
.sym 12535 basesoc_dat_w[3]
.sym 12549 array_muxed1[6]
.sym 12563 eventmanager_status_w[1]
.sym 12564 $abc$40840$n6651
.sym 12566 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 12572 VexRiscv._zz_253_[1]
.sym 12594 $abc$40840$n6651
.sym 12600 eventmanager_status_w[1]
.sym 12611 array_muxed1[6]
.sym 12617 VexRiscv._zz_253_[1]
.sym 12619 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 12621 clk12_$glb_clk
.sym 12622 sys_rst_$glb_sr
.sym 12623 $abc$40840$n4366
.sym 12624 $abc$40840$n4367_1
.sym 12625 $abc$40840$n4935
.sym 12626 $abc$40840$n6781
.sym 12627 $abc$40840$n6780_1
.sym 12628 $abc$40840$n4362
.sym 12629 $abc$40840$n6782_1
.sym 12630 basesoc_timer0_load_storage[6]
.sym 12633 $abc$40840$n6028_1
.sym 12634 basesoc_counter[0]
.sym 12635 VexRiscv._zz_194_[15]
.sym 12637 $abc$40840$n2477
.sym 12638 $abc$40840$n4880
.sym 12640 VexRiscv._zz_160_
.sym 12641 VexRiscv._zz_79_[13]
.sym 12642 VexRiscv._zz_194_[13]
.sym 12643 VexRiscv._zz_160_
.sym 12644 VexRiscv._zz_52_
.sym 12645 eventsourceprocess1_old_trigger
.sym 12646 VexRiscv._zz_163_[13]
.sym 12647 basesoc_timer0_reload_storage[7]
.sym 12648 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 12649 $abc$40840$n3909
.sym 12650 basesoc_uart_phy_source_valid
.sym 12651 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 12652 $abc$40840$n6782_1
.sym 12653 VexRiscv._zz_215_[2]
.sym 12654 $abc$40840$n6452_1
.sym 12655 $abc$40840$n4374
.sym 12656 VexRiscv._zz_79_[13]
.sym 12657 VexRiscv._zz_50_[7]
.sym 12658 VexRiscv._zz_253_[1]
.sym 12666 $abc$40840$n4374
.sym 12668 VexRiscv._zz_79_[2]
.sym 12670 VexRiscv._zz_163_[0]
.sym 12672 $abc$40840$n4364_1
.sym 12673 $abc$40840$n4932_1
.sym 12675 VexRiscv._zz_35_[0]
.sym 12676 $abc$40840$n4938_1
.sym 12678 VexRiscv._zz_163_[0]
.sym 12683 $abc$40840$n4365
.sym 12686 VexRiscv._zz_50_[11]
.sym 12688 VexRiscv._zz_79_[0]
.sym 12690 $abc$40840$n4926
.sym 12691 VexRiscv._zz_160_
.sym 12692 VexRiscv._zz_215_[0]
.sym 12693 $abc$40840$n6779
.sym 12694 $abc$40840$n6782_1
.sym 12695 VexRiscv._zz_214_[0]
.sym 12697 VexRiscv._zz_163_[0]
.sym 12698 $abc$40840$n4365
.sym 12700 VexRiscv._zz_215_[0]
.sym 12703 VexRiscv._zz_163_[0]
.sym 12704 VexRiscv._zz_214_[0]
.sym 12705 $abc$40840$n6782_1
.sym 12709 $abc$40840$n4932_1
.sym 12710 VexRiscv._zz_79_[0]
.sym 12711 $abc$40840$n6779
.sym 12716 VexRiscv._zz_79_[2]
.sym 12721 $abc$40840$n4374
.sym 12722 $abc$40840$n4364_1
.sym 12724 VexRiscv._zz_79_[0]
.sym 12730 VexRiscv._zz_50_[11]
.sym 12736 VexRiscv._zz_79_[0]
.sym 12739 $abc$40840$n4938_1
.sym 12740 VexRiscv._zz_35_[0]
.sym 12741 $abc$40840$n4926
.sym 12743 VexRiscv._zz_160_
.sym 12744 clk12_$glb_clk
.sym 12746 $abc$40840$n4616_1
.sym 12747 VexRiscv._zz_161_
.sym 12748 $abc$40840$n4506
.sym 12749 $abc$40840$n4617_1
.sym 12750 $abc$40840$n4413_1
.sym 12751 $abc$40840$n4507_1
.sym 12752 $abc$40840$n4766_1
.sym 12753 $abc$40840$n4945_1
.sym 12756 basesoc_we
.sym 12759 $abc$40840$n6782_1
.sym 12760 basesoc_dat_w[3]
.sym 12761 VexRiscv._zz_50_[11]
.sym 12763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 12765 basesoc_dat_w[5]
.sym 12767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 12769 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 12770 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 12771 $abc$40840$n2287
.sym 12772 basesoc_we
.sym 12773 $abc$40840$n4378
.sym 12774 basesoc_adr[2]
.sym 12775 basesoc_uart_phy_storage[24]
.sym 12776 slave_sel_r[2]
.sym 12777 basesoc_uart_tx_fifo_consume[3]
.sym 12778 basesoc_adr[1]
.sym 12779 basesoc_uart_tx_fifo_consume[2]
.sym 12780 $abc$40840$n3909
.sym 12781 basesoc_timer0_load_storage[25]
.sym 12789 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 12790 VexRiscv._zz_163_[2]
.sym 12791 $abc$40840$n4365
.sym 12793 $abc$40840$n6782_1
.sym 12794 VexRiscv._zz_253_[1]
.sym 12796 VexRiscv._zz_79_[2]
.sym 12797 VexRiscv._zz_163_[3]
.sym 12800 $abc$40840$n4374
.sym 12801 VexRiscv._zz_79_[3]
.sym 12802 $abc$40840$n4947_1
.sym 12804 $abc$40840$n4415_1
.sym 12805 VexRiscv._zz_160_
.sym 12807 VexRiscv._zz_214_[2]
.sym 12810 $abc$40840$n6779
.sym 12811 VexRiscv._zz_214_[3]
.sym 12813 VexRiscv._zz_215_[2]
.sym 12821 VexRiscv._zz_163_[3]
.sym 12822 $abc$40840$n6782_1
.sym 12823 VexRiscv._zz_214_[3]
.sym 12826 VexRiscv._zz_163_[2]
.sym 12827 $abc$40840$n4365
.sym 12828 VexRiscv._zz_215_[2]
.sym 12835 VexRiscv._zz_79_[3]
.sym 12839 VexRiscv._zz_79_[2]
.sym 12840 $abc$40840$n4415_1
.sym 12841 $abc$40840$n4374
.sym 12844 $abc$40840$n4947_1
.sym 12846 VexRiscv._zz_79_[2]
.sym 12847 $abc$40840$n6779
.sym 12852 VexRiscv._zz_253_[1]
.sym 12853 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 12862 VexRiscv._zz_163_[2]
.sym 12863 VexRiscv._zz_214_[2]
.sym 12865 $abc$40840$n6782_1
.sym 12866 VexRiscv._zz_160_
.sym 12867 clk12_$glb_clk
.sym 12869 $abc$40840$n4375
.sym 12870 slave_sel_r[2]
.sym 12871 $abc$40840$n6778_1
.sym 12872 $abc$40840$n6777_1
.sym 12873 $abc$40840$n4929_1
.sym 12874 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 12875 $abc$40840$n4685
.sym 12876 $abc$40840$n6779
.sym 12878 $abc$40840$n4526
.sym 12879 $abc$40840$n5049_1
.sym 12882 VexRiscv._zz_214_[1]
.sym 12883 $abc$40840$n4942_1
.sym 12886 VexRiscv._zz_160_
.sym 12887 $abc$40840$n4365
.sym 12889 VexRiscv._zz_160_
.sym 12893 VexRiscv._zz_214_[2]
.sym 12894 VexRiscv._zz_79_[19]
.sym 12895 VexRiscv._zz_50_[7]
.sym 12896 $abc$40840$n4938_1
.sym 12897 VexRiscv._zz_214_[3]
.sym 12898 csrbankarray_csrbank2_dat0_w[4]
.sym 12899 VexRiscv._zz_215_[18]
.sym 12900 $abc$40840$n6779
.sym 12901 $abc$40840$n4766_1
.sym 12902 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12903 VexRiscv._zz_50_[9]
.sym 12904 $abc$40840$n2422
.sym 12910 VexRiscv._zz_35_[24]
.sym 12911 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 12913 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 12918 $abc$40840$n4951_1
.sym 12919 VexRiscv._zz_253_[1]
.sym 12922 VexRiscv._zz_79_[3]
.sym 12923 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 12926 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12927 VexRiscv._zz_35_[27]
.sym 12937 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 12941 $abc$40840$n6779
.sym 12943 VexRiscv._zz_253_[1]
.sym 12945 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 12950 VexRiscv._zz_35_[24]
.sym 12955 VexRiscv._zz_253_[1]
.sym 12956 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 12961 VexRiscv._zz_79_[3]
.sym 12963 $abc$40840$n4951_1
.sym 12964 $abc$40840$n6779
.sym 12967 VexRiscv._zz_253_[1]
.sym 12968 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 12974 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 12982 VexRiscv._zz_35_[27]
.sym 12988 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 12990 clk12_$glb_clk
.sym 12991 VexRiscv.reset_$glb_sr
.sym 12992 VexRiscv._zz_163_[27]
.sym 12993 $abc$40840$n4848_1
.sym 12994 $abc$40840$n4845
.sym 12995 VexRiscv._zz_163_[18]
.sym 12996 VexRiscv._zz_79_[24]
.sym 12997 $abc$40840$n4700_1
.sym 12998 VexRiscv._zz_163_[28]
.sym 12999 $abc$40840$n4703_1
.sym 13000 VexRiscv._zz_194_[7]
.sym 13001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 13002 $abc$40840$n2326
.sym 13003 basesoc_ctrl_reset_reset_r
.sym 13004 VexRiscv._zz_194_[18]
.sym 13006 VexRiscv._zz_50_[7]
.sym 13007 VexRiscv._zz_52_
.sym 13008 VexRiscv._zz_170_[0]
.sym 13009 $abc$40840$n6779
.sym 13010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 13011 VexRiscv._zz_253_[1]
.sym 13012 basesoc_dat_w[1]
.sym 13014 array_muxed1[9]
.sym 13016 $abc$40840$n3786_1
.sym 13017 sys_rst
.sym 13018 VexRiscv._zz_160_
.sym 13019 basesoc_dat_w[3]
.sym 13020 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 13021 basesoc_timer0_reload_storage[1]
.sym 13022 VexRiscv._zz_79_[28]
.sym 13023 $abc$40840$n4530_1
.sym 13024 VexRiscv._zz_194_[13]
.sym 13025 VexRiscv._zz_311_
.sym 13026 basesoc_timer0_reload_storage[5]
.sym 13027 VexRiscv._zz_214_[27]
.sym 13033 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 13035 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 13038 basesoc_counter[1]
.sym 13039 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 13040 $abc$40840$n4373_1
.sym 13041 sys_rst
.sym 13043 $abc$40840$n4847
.sym 13044 csrbankarray_csrbank2_addr0_w[2]
.sym 13045 $abc$40840$n4718_1
.sym 13048 $abc$40840$n6779
.sym 13049 basesoc_counter[0]
.sym 13050 $abc$40840$n6028_1
.sym 13051 $abc$40840$n3734
.sym 13052 $abc$40840$n3909
.sym 13056 $abc$40840$n6651
.sym 13058 $abc$40840$n4667
.sym 13060 csrbankarray_csrbank2_dat0_re
.sym 13062 $abc$40840$n6100_1
.sym 13063 $abc$40840$n4864
.sym 13064 VexRiscv._zz_79_[28]
.sym 13066 $abc$40840$n3734
.sym 13067 $abc$40840$n6028_1
.sym 13068 csrbankarray_csrbank2_addr0_w[2]
.sym 13069 $abc$40840$n3909
.sym 13072 basesoc_counter[1]
.sym 13073 $abc$40840$n6100_1
.sym 13075 basesoc_counter[0]
.sym 13078 csrbankarray_csrbank2_dat0_re
.sym 13084 sys_rst
.sym 13086 $abc$40840$n6651
.sym 13090 $abc$40840$n6779
.sym 13092 VexRiscv._zz_79_[28]
.sym 13096 $abc$40840$n4847
.sym 13097 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 13098 $abc$40840$n4373_1
.sym 13099 $abc$40840$n4667
.sym 13102 $abc$40840$n4667
.sym 13103 $abc$40840$n4718_1
.sym 13104 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 13105 $abc$40840$n4373_1
.sym 13108 $abc$40840$n4864
.sym 13109 $abc$40840$n4667
.sym 13110 $abc$40840$n4373_1
.sym 13111 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 13113 clk12_$glb_clk
.sym 13114 sys_rst_$glb_sr
.sym 13115 $abc$40840$n4862
.sym 13116 $abc$40840$n4667
.sym 13117 $abc$40840$n4716_1
.sym 13118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 13119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 13120 VexRiscv._zz_79_[22]
.sym 13121 $abc$40840$n5051
.sym 13122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 13125 $abc$40840$n5045
.sym 13126 array_muxed0[2]
.sym 13128 VexRiscv._zz_35_[28]
.sym 13129 VexRiscv._zz_79_[27]
.sym 13130 VexRiscv._zz_35_[29]
.sym 13132 VexRiscv._zz_160_
.sym 13134 VexRiscv._zz_35_[24]
.sym 13135 VexRiscv._zz_160_
.sym 13136 $abc$40840$n4373_1
.sym 13137 $abc$40840$n4373_1
.sym 13139 basesoc_timer0_reload_storage[7]
.sym 13140 VexRiscv._zz_214_[18]
.sym 13141 $abc$40840$n4374
.sym 13142 VexRiscv._zz_79_[22]
.sym 13143 basesoc_uart_phy_source_valid
.sym 13144 $abc$40840$n6782_1
.sym 13145 VexRiscv._zz_79_[18]
.sym 13146 $abc$40840$n6452_1
.sym 13147 $abc$40840$n4374
.sym 13148 VexRiscv._zz_79_[19]
.sym 13149 $abc$40840$n3909
.sym 13150 $abc$40840$n4667
.sym 13156 VexRiscv._zz_163_[27]
.sym 13157 VexRiscv._zz_194_[16]
.sym 13158 $abc$40840$n5047
.sym 13160 $abc$40840$n5050
.sym 13161 VexRiscv._zz_79_[27]
.sym 13162 VexRiscv._zz_194_[15]
.sym 13163 $abc$40840$n4938_1
.sym 13165 $abc$40840$n4938_1
.sym 13167 $abc$40840$n2326
.sym 13168 $abc$40840$n6782_1
.sym 13169 VexRiscv._zz_35_[27]
.sym 13170 $abc$40840$n6779
.sym 13171 $abc$40840$n4702_1
.sym 13175 basesoc_uart_phy_rx_reg[4]
.sym 13176 VexRiscv._zz_35_[28]
.sym 13177 $abc$40840$n5046_1
.sym 13178 basesoc_uart_phy_rx_reg[3]
.sym 13179 $abc$40840$n4373_1
.sym 13181 $abc$40840$n4667
.sym 13182 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 13185 VexRiscv._zz_311_
.sym 13186 $abc$40840$n5051
.sym 13187 VexRiscv._zz_214_[27]
.sym 13189 basesoc_uart_phy_rx_reg[3]
.sym 13195 $abc$40840$n4938_1
.sym 13196 $abc$40840$n5050
.sym 13197 $abc$40840$n5051
.sym 13198 VexRiscv._zz_35_[28]
.sym 13201 VexRiscv._zz_214_[27]
.sym 13202 $abc$40840$n6782_1
.sym 13203 VexRiscv._zz_163_[27]
.sym 13208 VexRiscv._zz_35_[27]
.sym 13209 $abc$40840$n5046_1
.sym 13210 $abc$40840$n4938_1
.sym 13213 VexRiscv._zz_311_
.sym 13214 VexRiscv._zz_194_[16]
.sym 13215 VexRiscv._zz_194_[15]
.sym 13219 $abc$40840$n6779
.sym 13220 $abc$40840$n5047
.sym 13221 VexRiscv._zz_79_[27]
.sym 13222 $abc$40840$n4938_1
.sym 13228 basesoc_uart_phy_rx_reg[4]
.sym 13231 $abc$40840$n4373_1
.sym 13232 $abc$40840$n4702_1
.sym 13233 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 13234 $abc$40840$n4667
.sym 13235 $abc$40840$n2326
.sym 13236 clk12_$glb_clk
.sym 13237 sys_rst_$glb_sr
.sym 13238 $abc$40840$n5011_1
.sym 13239 basesoc_vexriscv_ibus_adr[14]
.sym 13240 $abc$40840$n5641
.sym 13241 VexRiscv._zz_79_[17]
.sym 13242 $abc$40840$n5611
.sym 13243 basesoc_vexriscv_ibus_adr[16]
.sym 13244 basesoc_vexriscv_ibus_adr[26]
.sym 13245 $abc$40840$n5010
.sym 13247 VexRiscv._zz_79_[22]
.sym 13248 basesoc_dat_w[4]
.sym 13249 $abc$40840$n5053
.sym 13250 basesoc_uart_phy_source_payload_data[3]
.sym 13251 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 13252 $abc$40840$n4844_1
.sym 13253 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 13254 $abc$40840$n2275
.sym 13255 VexRiscv._zz_214_[28]
.sym 13256 basesoc_uart_rx_fifo_produce[2]
.sym 13257 $abc$40840$n5033
.sym 13258 VexRiscv._zz_194_[18]
.sym 13259 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 13261 VexRiscv._zz_194_[16]
.sym 13262 $abc$40840$n4378
.sym 13263 basesoc_uart_tx_fifo_consume[2]
.sym 13264 $abc$40840$n2287
.sym 13265 basesoc_vexriscv_ibus_adr[16]
.sym 13266 basesoc_adr[2]
.sym 13267 basesoc_uart_phy_storage[24]
.sym 13268 $abc$40840$n2516
.sym 13269 basesoc_uart_tx_fifo_consume[3]
.sym 13270 basesoc_adr[1]
.sym 13271 VexRiscv._zz_35_[18]
.sym 13272 VexRiscv._zz_79_[29]
.sym 13273 $abc$40840$n4378
.sym 13280 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 13282 $abc$40840$n5597
.sym 13283 $abc$40840$n5602
.sym 13284 $abc$40840$n5612_1
.sym 13285 $abc$40840$n5596
.sym 13288 $abc$40840$n4667
.sym 13290 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 13292 VexRiscv._zz_194_[27]
.sym 13293 VexRiscv._zz_311_
.sym 13294 $abc$40840$n5638_1
.sym 13296 $abc$40840$n4734_1
.sym 13297 $abc$40840$n5641
.sym 13299 $abc$40840$n5611
.sym 13302 $abc$40840$n5639
.sym 13303 $abc$40840$n4373_1
.sym 13305 $abc$40840$n5603
.sym 13306 VexRiscv._zz_194_[28]
.sym 13308 $abc$40840$n5642_1
.sym 13309 VexRiscv._zz_319_
.sym 13310 $abc$40840$n4880
.sym 13312 $abc$40840$n4667
.sym 13313 $abc$40840$n4373_1
.sym 13314 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 13315 $abc$40840$n4734_1
.sym 13318 $abc$40840$n4373_1
.sym 13319 $abc$40840$n4667
.sym 13320 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 13321 $abc$40840$n4880
.sym 13325 $abc$40840$n5612_1
.sym 13326 $abc$40840$n5611
.sym 13327 VexRiscv._zz_319_
.sym 13330 VexRiscv._zz_319_
.sym 13331 $abc$40840$n5641
.sym 13333 $abc$40840$n5642_1
.sym 13337 $abc$40840$n5597
.sym 13338 $abc$40840$n5596
.sym 13339 VexRiscv._zz_319_
.sym 13342 $abc$40840$n5639
.sym 13343 $abc$40840$n5638_1
.sym 13344 VexRiscv._zz_319_
.sym 13348 $abc$40840$n5602
.sym 13349 VexRiscv._zz_319_
.sym 13351 $abc$40840$n5603
.sym 13354 VexRiscv._zz_311_
.sym 13355 VexRiscv._zz_194_[28]
.sym 13357 VexRiscv._zz_194_[27]
.sym 13359 clk12_$glb_clk
.sym 13360 $abc$40840$n233_$glb_sr
.sym 13361 $abc$40840$n4881_1
.sym 13362 $abc$40840$n4877_1
.sym 13363 $abc$40840$n5603
.sym 13364 $abc$40840$n6452_1
.sym 13365 $abc$40840$n4878
.sym 13366 $abc$40840$n5042
.sym 13367 $abc$40840$n5043_1
.sym 13368 basesoc_uart_rx_fifo_produce[1]
.sym 13371 basesoc_dat_w[3]
.sym 13373 VexRiscv._zz_79_[20]
.sym 13374 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 13375 VexRiscv._zz_194_[27]
.sym 13376 VexRiscv._zz_79_[17]
.sym 13377 VexRiscv._zz_160_
.sym 13379 VexRiscv._zz_194_[18]
.sym 13380 VexRiscv._zz_214_[19]
.sym 13381 VexRiscv._zz_194_[28]
.sym 13382 VexRiscv._zz_160_
.sym 13383 VexRiscv._zz_194_[13]
.sym 13384 VexRiscv._zz_35_[20]
.sym 13385 VexRiscv._zz_194_[14]
.sym 13387 VexRiscv._zz_215_[20]
.sym 13388 $abc$40840$n5639
.sym 13389 basesoc_uart_phy_storage[27]
.sym 13390 VexRiscv._zz_194_[13]
.sym 13391 $abc$40840$n4938_1
.sym 13392 VexRiscv._zz_194_[27]
.sym 13393 basesoc_uart_phy_source_payload_data[4]
.sym 13394 $abc$40840$n5642_1
.sym 13395 VexRiscv._zz_319_
.sym 13396 $abc$40840$n4938_1
.sym 13402 VexRiscv._zz_79_[20]
.sym 13403 VexRiscv._zz_163_[20]
.sym 13404 VexRiscv._zz_35_[16]
.sym 13405 VexRiscv._zz_215_[20]
.sym 13407 VexRiscv._zz_194_[13]
.sym 13408 VexRiscv._zz_35_[29]
.sym 13409 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 13410 $abc$40840$n5054
.sym 13411 VexRiscv._zz_194_[14]
.sym 13412 VexRiscv._zz_214_[29]
.sym 13413 VexRiscv._zz_163_[29]
.sym 13414 $abc$40840$n6782_1
.sym 13415 $abc$40840$n6779
.sym 13417 $abc$40840$n4938_1
.sym 13418 $abc$40840$n4669
.sym 13419 $abc$40840$n4374
.sym 13420 $abc$40840$n4667
.sym 13421 $abc$40840$n4735_1
.sym 13422 $abc$40840$n4378
.sym 13426 $abc$40840$n5055_1
.sym 13427 $abc$40840$n4365
.sym 13430 VexRiscv._zz_311_
.sym 13431 VexRiscv._zz_35_[18]
.sym 13432 $abc$40840$n4373_1
.sym 13435 $abc$40840$n6779
.sym 13436 $abc$40840$n6782_1
.sym 13437 VexRiscv._zz_163_[29]
.sym 13438 VexRiscv._zz_214_[29]
.sym 13442 VexRiscv._zz_35_[18]
.sym 13447 VexRiscv._zz_35_[29]
.sym 13448 $abc$40840$n5054
.sym 13449 $abc$40840$n4938_1
.sym 13450 $abc$40840$n5055_1
.sym 13453 VexRiscv._zz_215_[20]
.sym 13454 $abc$40840$n4365
.sym 13455 VexRiscv._zz_163_[20]
.sym 13459 $abc$40840$n4378
.sym 13460 $abc$40840$n4374
.sym 13461 VexRiscv._zz_79_[20]
.sym 13462 $abc$40840$n4735_1
.sym 13465 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 13466 $abc$40840$n4669
.sym 13467 $abc$40840$n4373_1
.sym 13468 $abc$40840$n4667
.sym 13471 VexRiscv._zz_194_[14]
.sym 13472 VexRiscv._zz_194_[13]
.sym 13474 VexRiscv._zz_311_
.sym 13480 VexRiscv._zz_35_[16]
.sym 13482 clk12_$glb_clk
.sym 13483 VexRiscv.reset_$glb_sr
.sym 13484 basesoc_uart_phy_storage[27]
.sym 13485 $abc$40840$n4665
.sym 13486 basesoc_uart_phy_storage[24]
.sym 13487 basesoc_uart_phy_storage[31]
.sym 13488 $abc$40840$n4670
.sym 13489 basesoc_uart_phy_storage[29]
.sym 13490 $abc$40840$n5002_1
.sym 13491 $abc$40840$n2279
.sym 13493 VexRiscv._zz_321_[15]
.sym 13496 $abc$40840$n7847
.sym 13498 VexRiscv._zz_79_[16]
.sym 13499 $abc$40840$n6452_1
.sym 13500 VexRiscv._zz_214_[29]
.sym 13501 basesoc_uart_rx_fifo_produce[1]
.sym 13503 VexRiscv._zz_163_[26]
.sym 13505 sys_rst
.sym 13506 $abc$40840$n233
.sym 13508 basesoc_timer0_reload_storage[1]
.sym 13509 array_muxed1[3]
.sym 13510 VexRiscv._zz_160_
.sym 13511 $abc$40840$n3710
.sym 13514 VexRiscv._zz_214_[26]
.sym 13515 basesoc_dat_w[3]
.sym 13516 $abc$40840$n3786_1
.sym 13517 sys_rst
.sym 13518 basesoc_timer0_reload_storage[5]
.sym 13519 VexRiscv._zz_195_[32]
.sym 13527 $abc$40840$n6786_1
.sym 13528 sys_rst
.sym 13529 $abc$40840$n4732_1
.sym 13533 basesoc_uart_eventmanager_status_w[0]
.sym 13534 VexRiscv.lastStageIsFiring
.sym 13537 basesoc_counter[0]
.sym 13538 basesoc_adr[2]
.sym 13539 $abc$40840$n6785_1
.sym 13540 VexRiscv._zz_51_
.sym 13542 basesoc_adr[1]
.sym 13543 $abc$40840$n4378
.sym 13544 VexRiscv._zz_35_[20]
.sym 13545 $abc$40840$n5018_1
.sym 13546 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 13548 basesoc_counter[1]
.sym 13551 $abc$40840$n4938_1
.sym 13552 $abc$40840$n2279
.sym 13554 basesoc_uart_rx_fifo_readable
.sym 13558 $abc$40840$n5018_1
.sym 13559 VexRiscv._zz_35_[20]
.sym 13561 $abc$40840$n4938_1
.sym 13564 VexRiscv._zz_35_[20]
.sym 13565 $abc$40840$n4378
.sym 13567 $abc$40840$n4732_1
.sym 13571 sys_rst
.sym 13573 basesoc_counter[1]
.sym 13576 basesoc_uart_eventmanager_status_w[0]
.sym 13577 basesoc_adr[2]
.sym 13578 $abc$40840$n6785_1
.sym 13579 $abc$40840$n6786_1
.sym 13583 basesoc_counter[0]
.sym 13589 VexRiscv._zz_51_
.sym 13591 VexRiscv.lastStageIsFiring
.sym 13594 basesoc_adr[2]
.sym 13595 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 13596 basesoc_uart_rx_fifo_readable
.sym 13597 basesoc_adr[1]
.sym 13600 basesoc_counter[0]
.sym 13602 basesoc_counter[1]
.sym 13604 $abc$40840$n2279
.sym 13605 clk12_$glb_clk
.sym 13606 sys_rst_$glb_sr
.sym 13607 $abc$40840$n5003
.sym 13608 $abc$40840$n5639
.sym 13609 $abc$40840$n5001
.sym 13610 $abc$40840$n4664
.sym 13611 $abc$40840$n5642_1
.sym 13612 $abc$40840$n5635
.sym 13613 slave_sel_r[0]
.sym 13614 basesoc_dat_w[7]
.sym 13615 VexRiscv._zz_194_[18]
.sym 13616 basesoc_uart_phy_storage[29]
.sym 13621 VexRiscv._zz_160_
.sym 13622 basesoc_uart_phy_storage[31]
.sym 13624 basesoc_ctrl_reset_reset_r
.sym 13625 VexRiscv._zz_215_[16]
.sym 13628 basesoc_uart_eventmanager_pending_w[1]
.sym 13630 basesoc_uart_phy_storage[24]
.sym 13631 basesoc_uart_phy_source_valid
.sym 13633 basesoc_vexriscv_ibus_adr[27]
.sym 13634 $abc$40840$n3909
.sym 13635 $abc$40840$n2535
.sym 13638 VexRiscv._zz_160_
.sym 13639 basesoc_dat_w[2]
.sym 13641 VexRiscv._zz_214_[16]
.sym 13642 basesoc_timer0_reload_storage[7]
.sym 13648 basesoc_adr[2]
.sym 13650 $abc$40840$n3909
.sym 13656 basesoc_adr[2]
.sym 13663 $abc$40840$n3734
.sym 13669 array_muxed1[3]
.sym 13671 $abc$40840$n3710
.sym 13672 csrbankarray_csrbank2_dat0_re
.sym 13673 basesoc_we
.sym 13676 $abc$40840$n3786_1
.sym 13677 sys_rst
.sym 13681 basesoc_we
.sym 13682 $abc$40840$n3710
.sym 13683 $abc$40840$n3909
.sym 13689 array_muxed1[3]
.sym 13693 basesoc_adr[2]
.sym 13694 $abc$40840$n3710
.sym 13696 $abc$40840$n3786_1
.sym 13711 $abc$40840$n3786_1
.sym 13712 sys_rst
.sym 13713 basesoc_adr[2]
.sym 13714 $abc$40840$n3734
.sym 13717 sys_rst
.sym 13720 csrbankarray_csrbank2_dat0_re
.sym 13728 clk12_$glb_clk
.sym 13729 sys_rst_$glb_sr
.sym 13730 slave_sel[0]
.sym 13731 slave_sel[2]
.sym 13732 basesoc_vexriscv_ibus_adr[24]
.sym 13733 $abc$40840$n3754_1
.sym 13734 $abc$40840$n3898_1
.sym 13735 $abc$40840$n3755
.sym 13736 basesoc_vexriscv_ibus_adr[28]
.sym 13737 basesoc_vexriscv_ibus_adr[27]
.sym 13739 $abc$40840$n5635
.sym 13742 VexRiscv._zz_195_[26]
.sym 13743 slave_sel_r[0]
.sym 13744 basesoc_uart_phy_source_payload_data[5]
.sym 13745 VexRiscv._zz_194_[19]
.sym 13746 basesoc_dat_w[3]
.sym 13747 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 13749 $abc$40840$n5615
.sym 13750 VexRiscv._zz_195_[27]
.sym 13752 VexRiscv._zz_194_[20]
.sym 13753 $abc$40840$n5001
.sym 13755 $abc$40840$n4378
.sym 13757 basesoc_vexriscv_dbus_adr[27]
.sym 13759 basesoc_uart_tx_fifo_consume[2]
.sym 13760 $abc$40840$n2516
.sym 13761 basesoc_uart_tx_fifo_consume[3]
.sym 13762 $abc$40840$n2537
.sym 13764 basesoc_dat_w[7]
.sym 13771 basesoc_uart_phy_rx_reg[0]
.sym 13776 basesoc_uart_phy_rx_reg[7]
.sym 13778 basesoc_uart_phy_rx_reg[1]
.sym 13780 basesoc_uart_phy_rx_reg[6]
.sym 13783 basesoc_uart_phy_rx_reg[2]
.sym 13785 basesoc_uart_phy_rx_reg[5]
.sym 13789 $abc$40840$n2326
.sym 13804 basesoc_uart_phy_rx_reg[6]
.sym 13812 basesoc_uart_phy_rx_reg[2]
.sym 13824 basesoc_uart_phy_rx_reg[7]
.sym 13831 basesoc_uart_phy_rx_reg[5]
.sym 13834 basesoc_uart_phy_rx_reg[1]
.sym 13840 basesoc_uart_phy_rx_reg[0]
.sym 13850 $abc$40840$n2326
.sym 13851 clk12_$glb_clk
.sym 13852 sys_rst_$glb_sr
.sym 13854 $abc$40840$n3753
.sym 13855 $abc$40840$n3750
.sym 13856 spiflash_bus_dat_r[3]
.sym 13857 $abc$40840$n3899_1
.sym 13858 spiflash_bus_dat_r[4]
.sym 13860 slave_sel[1]
.sym 13861 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 13862 array_muxed1[5]
.sym 13865 basesoc_uart_phy_source_payload_data[6]
.sym 13867 basesoc_uart_phy_source_payload_data[1]
.sym 13869 basesoc_uart_phy_source_payload_data[2]
.sym 13872 VexRiscv.externalInterruptArray_regNext[0]
.sym 13875 VexRiscv._zz_335_
.sym 13876 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 13878 $abc$40840$n3909
.sym 13879 $abc$40840$n2433
.sym 13880 basesoc_uart_phy_source_payload_data[7]
.sym 13881 basesoc_vexriscv_dbus_adr[25]
.sym 13883 basesoc_uart_rx_fifo_wrport_we
.sym 13886 basesoc_uart_phy_source_payload_data[0]
.sym 13888 $abc$40840$n2539
.sym 13895 sys_rst
.sym 13896 $abc$40840$n2358
.sym 13898 $abc$40840$n2357
.sym 13906 $abc$40840$n3785_1
.sym 13910 basesoc_ctrl_reset_reset_r
.sym 13939 $abc$40840$n2357
.sym 13940 sys_rst
.sym 13941 basesoc_ctrl_reset_reset_r
.sym 13942 $abc$40840$n3785_1
.sym 13972 $abc$40840$n2357
.sym 13973 $abc$40840$n2358
.sym 13974 clk12_$glb_clk
.sym 13975 sys_rst_$glb_sr
.sym 13978 basesoc_uart_tx_fifo_consume[2]
.sym 13979 basesoc_uart_tx_fifo_consume[3]
.sym 13985 $abc$40840$n3660_1
.sym 13988 $abc$40840$n7847
.sym 13989 $abc$40840$n233
.sym 13992 VexRiscv._zz_192_
.sym 13993 VexRiscv.CsrPlugin_mtval[28]
.sym 13999 basesoc_dat_w[6]
.sym 14000 basesoc_timer0_reload_storage[1]
.sym 14001 basesoc_dat_w[5]
.sym 14002 basesoc_timer0_reload_storage[5]
.sym 14003 $abc$40840$n3710
.sym 14005 sys_rst
.sym 14006 $abc$40840$n3895_1
.sym 14008 array_muxed1[3]
.sym 14010 slave_sel[1]
.sym 14011 $abc$40840$n3710
.sym 14021 $abc$40840$n3734
.sym 14022 csrbankarray_csrbank2_addr0_w[3]
.sym 14027 $abc$40840$n3710
.sym 14028 $abc$40840$n6030_1
.sym 14029 sys_rst
.sym 14030 csrbankarray_csrbank2_dat0_w[5]
.sym 14032 $abc$40840$n3731
.sym 14035 basesoc_we
.sym 14038 $abc$40840$n3909
.sym 14062 csrbankarray_csrbank2_dat0_w[5]
.sym 14063 $abc$40840$n3909
.sym 14065 $abc$40840$n3710
.sym 14068 sys_rst
.sym 14069 $abc$40840$n3731
.sym 14070 $abc$40840$n3909
.sym 14071 basesoc_we
.sym 14074 basesoc_we
.sym 14075 sys_rst
.sym 14076 $abc$40840$n3734
.sym 14077 $abc$40840$n3909
.sym 14092 $abc$40840$n3909
.sym 14093 $abc$40840$n6030_1
.sym 14094 csrbankarray_csrbank2_addr0_w[3]
.sym 14095 $abc$40840$n3734
.sym 14097 clk12_$glb_clk
.sym 14098 sys_rst_$glb_sr
.sym 14102 basesoc_timer0_load_storage[18]
.sym 14108 $abc$40840$n5734
.sym 14109 $abc$40840$n6028_1
.sym 14111 VexRiscv._zz_129_[6]
.sym 14112 basesoc_vexriscv_ibus_adr[2]
.sym 14115 VexRiscv._zz_151_[19]
.sym 14116 VexRiscv._zz_47_[1]
.sym 14118 csrbankarray_csrbank2_dat0_w[5]
.sym 14120 basesoc_uart_tx_fifo_consume[1]
.sym 14121 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 14122 $abc$40840$n2535
.sym 14124 basesoc_dat_w[1]
.sym 14127 basesoc_dat_w[2]
.sym 14131 basesoc_uart_phy_source_valid
.sym 14134 basesoc_timer0_reload_storage[7]
.sym 14144 csrbankarray_csrbank2_dat0_w[1]
.sym 14147 $abc$40840$n6026_1
.sym 14148 $abc$40840$n3909
.sym 14158 csrbankarray_csrbank2_dat0_w[0]
.sym 14159 $abc$40840$n6024
.sym 14171 $abc$40840$n3710
.sym 14185 csrbankarray_csrbank2_dat0_w[0]
.sym 14186 $abc$40840$n3909
.sym 14187 $abc$40840$n3710
.sym 14188 $abc$40840$n6024
.sym 14203 $abc$40840$n6026_1
.sym 14204 $abc$40840$n3710
.sym 14205 $abc$40840$n3909
.sym 14206 csrbankarray_csrbank2_dat0_w[1]
.sym 14220 clk12_$glb_clk
.sym 14221 sys_rst_$glb_sr
.sym 14222 basesoc_timer0_load_storage[25]
.sym 14225 basesoc_timer0_load_storage[29]
.sym 14228 basesoc_timer0_load_storage[31]
.sym 14231 VexRiscv.decode_to_execute_RS2[8]
.sym 14234 VexRiscv._zz_129_[1]
.sym 14235 VexRiscv._zz_47_[1]
.sym 14236 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 14237 basesoc_timer0_load_storage[18]
.sym 14238 VexRiscv._zz_49_[1]
.sym 14241 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 14243 $abc$40840$n6684_1
.sym 14244 basesoc_ctrl_reset_reset_r
.sym 14245 $abc$40840$n4072
.sym 14249 basesoc_vexriscv_dbus_adr[27]
.sym 14252 basesoc_dat_w[7]
.sym 14265 $abc$40840$n2437
.sym 14270 basesoc_dat_w[7]
.sym 14271 basesoc_dat_w[5]
.sym 14284 basesoc_dat_w[1]
.sym 14285 basesoc_dat_w[4]
.sym 14287 basesoc_dat_w[2]
.sym 14297 basesoc_dat_w[1]
.sym 14302 basesoc_dat_w[5]
.sym 14314 basesoc_dat_w[7]
.sym 14328 basesoc_dat_w[2]
.sym 14341 basesoc_dat_w[4]
.sym 14342 $abc$40840$n2437
.sym 14343 clk12_$glb_clk
.sym 14344 sys_rst_$glb_sr
.sym 14350 basesoc_timer0_load_storage[0]
.sym 14351 basesoc_uart_rx_fifo_wrport_we
.sym 14354 $abc$40840$n5049_1
.sym 14360 basesoc_timer0_load_storage[29]
.sym 14362 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 14368 VexRiscv._zz_129_[1]
.sym 14372 basesoc_uart_rx_fifo_consume[1]
.sym 14374 basesoc_uart_rx_fifo_wrport_we
.sym 14377 basesoc_vexriscv_dbus_adr[25]
.sym 14380 $abc$40840$n2539
.sym 14386 basesoc_uart_rx_old_trigger
.sym 14387 $abc$40840$n3785_1
.sym 14388 $abc$40840$n2362
.sym 14393 basesoc_uart_rx_fifo_readable
.sym 14394 basesoc_dat_w[1]
.sym 14398 sys_rst
.sym 14405 $abc$40840$n3790_1
.sym 14415 $abc$40840$n2361
.sym 14428 $abc$40840$n2361
.sym 14437 $abc$40840$n3785_1
.sym 14439 basesoc_dat_w[1]
.sym 14443 $abc$40840$n2361
.sym 14444 $abc$40840$n3790_1
.sym 14446 sys_rst
.sym 14449 basesoc_uart_rx_fifo_readable
.sym 14450 basesoc_uart_rx_old_trigger
.sym 14465 $abc$40840$n2362
.sym 14466 clk12_$glb_clk
.sym 14467 sys_rst_$glb_sr
.sym 14469 basesoc_vexriscv_dbus_adr[27]
.sym 14470 basesoc_vexriscv_dbus_adr[25]
.sym 14473 basesoc_vexriscv_dbus_adr[8]
.sym 14475 basesoc_uart_rx_fifo_do_read
.sym 14476 basesoc_ctrl_reset_reset_r
.sym 14480 $abc$40840$n7006
.sym 14482 VexRiscv._zz_151_[18]
.sym 14484 $abc$40840$n2362
.sym 14488 basesoc_dat_w[3]
.sym 14493 sys_rst
.sym 14498 basesoc_dat_w[2]
.sym 14509 sys_rst
.sym 14511 $abc$40840$n2399
.sym 14520 $abc$40840$n3790_1
.sym 14532 basesoc_uart_rx_fifo_do_read
.sym 14573 sys_rst
.sym 14574 basesoc_uart_rx_fifo_do_read
.sym 14575 $abc$40840$n3790_1
.sym 14586 basesoc_uart_rx_fifo_do_read
.sym 14588 $abc$40840$n2399
.sym 14589 clk12_$glb_clk
.sym 14590 sys_rst_$glb_sr
.sym 14592 basesoc_uart_rx_fifo_consume[1]
.sym 14599 array_muxed0[2]
.sym 14600 $abc$40840$n5045
.sym 14605 $abc$40840$n2399
.sym 14608 basesoc_uart_rx_fifo_do_read
.sym 14609 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 14613 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 14635 basesoc_adr[1]
.sym 14638 basesoc_adr[0]
.sym 14643 csrbankarray_csrbank2_dat0_w[3]
.sym 14644 csrbankarray_csrbank2_ctrl0_w[3]
.sym 14645 csrbankarray_csrbank2_dat0_w[2]
.sym 14650 basesoc_dat_w[3]
.sym 14653 csrbankarray_csrbank2_ctrl0_w[2]
.sym 14658 basesoc_dat_w[2]
.sym 14659 $abc$40840$n2539
.sym 14683 basesoc_adr[1]
.sym 14684 csrbankarray_csrbank2_dat0_w[3]
.sym 14685 csrbankarray_csrbank2_ctrl0_w[3]
.sym 14686 basesoc_adr[0]
.sym 14691 basesoc_dat_w[3]
.sym 14697 basesoc_dat_w[2]
.sym 14707 csrbankarray_csrbank2_ctrl0_w[2]
.sym 14708 csrbankarray_csrbank2_dat0_w[2]
.sym 14709 basesoc_adr[1]
.sym 14710 basesoc_adr[0]
.sym 14711 $abc$40840$n2539
.sym 14712 clk12_$glb_clk
.sym 14713 sys_rst_$glb_sr
.sym 14722 $abc$40840$n5053
.sym 14723 basesoc_dat_w[4]
.sym 14727 basesoc_uart_rx_fifo_consume[2]
.sym 14735 basesoc_uart_rx_fifo_consume[1]
.sym 14780 basesoc_dat_w[3]
.sym 14782 $abc$40840$n2535
.sym 14809 basesoc_dat_w[3]
.sym 14834 $abc$40840$n2535
.sym 14835 clk12_$glb_clk
.sym 14836 sys_rst_$glb_sr
.sym 14846 $PACKER_GND_NET
.sym 14860 basesoc_dat_w[1]
.sym 14968 basesoc_dat_w[3]
.sym 15060 spram_datain00[15]
.sym 15061 $abc$40840$n6488_1
.sym 15062 basesoc_timer0_reload_storage[8]
.sym 15063 spram_maskwren10[0]
.sym 15064 spram_maskwren00[0]
.sym 15065 spram_datain10[15]
.sym 15066 spram_maskwren00[2]
.sym 15067 spram_maskwren10[2]
.sym 15105 array_muxed1[2]
.sym 15107 array_muxed1[4]
.sym 15118 array_muxed1[8]
.sym 15126 array_muxed1[11]
.sym 15133 $abc$40840$n5880_1
.sym 15135 $abc$40840$n5880_1
.sym 15136 array_muxed1[2]
.sym 15142 array_muxed1[8]
.sym 15144 $abc$40840$n5880_1
.sym 15148 array_muxed1[4]
.sym 15149 $abc$40840$n5880_1
.sym 15154 $abc$40840$n5880_1
.sym 15156 array_muxed1[8]
.sym 15161 $abc$40840$n5880_1
.sym 15162 array_muxed1[11]
.sym 15166 $abc$40840$n5880_1
.sym 15167 array_muxed1[2]
.sym 15173 $abc$40840$n5880_1
.sym 15174 array_muxed1[11]
.sym 15178 $abc$40840$n5880_1
.sym 15179 array_muxed1[4]
.sym 15188 basesoc_timer0_value_status[3]
.sym 15191 basesoc_timer0_value_status[24]
.sym 15192 basesoc_timer0_value_status[6]
.sym 15198 $abc$40840$n2433
.sym 15199 basesoc_timer0_load_storage[25]
.sym 15201 basesoc_ctrl_reset_reset_r
.sym 15203 array_muxed1[2]
.sym 15206 spram_datain10[4]
.sym 15210 $abc$40840$n6466_1
.sym 15220 spram_datain00[15]
.sym 15221 spram_dataout10[13]
.sym 15222 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 15225 slave_sel_r[2]
.sym 15228 array_muxed1[15]
.sym 15233 spram_maskwren00[2]
.sym 15234 $abc$40840$n6100_1
.sym 15236 spram_maskwren10[2]
.sym 15242 basesoc_timer0_reload_storage[8]
.sym 15244 $abc$40840$n2433
.sym 15245 basesoc_timer0_value[6]
.sym 15248 spram_dataout00[13]
.sym 15249 basesoc_timer0_load_storage[16]
.sym 15252 basesoc_timer0_en_storage
.sym 15253 basesoc_dat_w[3]
.sym 15257 spram_wren0
.sym 15258 array_muxed1[8]
.sym 15278 basesoc_dat_w[1]
.sym 15283 $abc$40840$n2433
.sym 15286 basesoc_ctrl_reset_reset_r
.sym 15300 basesoc_dat_w[1]
.sym 15342 basesoc_ctrl_reset_reset_r
.sym 15344 $abc$40840$n2433
.sym 15345 clk12_$glb_clk
.sym 15346 sys_rst_$glb_sr
.sym 15348 $abc$40840$n2445
.sym 15351 basesoc_uart_phy_storage[3]
.sym 15352 $abc$40840$n6006
.sym 15353 $abc$40840$n5973
.sym 15354 $abc$40840$n3812
.sym 15358 basesoc_dat_w[1]
.sym 15359 basesoc_dat_w[1]
.sym 15360 array_muxed0[10]
.sym 15361 array_muxed0[10]
.sym 15364 $abc$40840$n6452_1
.sym 15366 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 15367 $abc$40840$n2439
.sym 15369 $PACKER_VCC_NET
.sym 15370 $abc$40840$n3909
.sym 15371 $abc$40840$n5949
.sym 15372 $abc$40840$n3814
.sym 15373 basesoc_timer0_value_status[24]
.sym 15374 $abc$40840$n2439
.sym 15375 array_muxed1[8]
.sym 15377 $abc$40840$n5948
.sym 15378 $abc$40840$n2433
.sym 15379 $abc$40840$n3828
.sym 15380 basesoc_timer0_value[11]
.sym 15382 $abc$40840$n2445
.sym 15406 $abc$40840$n2445
.sym 15414 basesoc_ctrl_reset_reset_r
.sym 15434 basesoc_ctrl_reset_reset_r
.sym 15467 $abc$40840$n2445
.sym 15468 clk12_$glb_clk
.sym 15469 sys_rst_$glb_sr
.sym 15470 $abc$40840$n6004
.sym 15471 basesoc_timer0_value_status[17]
.sym 15472 basesoc_timer0_value_status[0]
.sym 15473 $abc$40840$n5957
.sym 15474 $abc$40840$n5959
.sym 15475 basesoc_timer0_value_status[15]
.sym 15476 $abc$40840$n5938
.sym 15477 $abc$40840$n6172_1
.sym 15480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 15483 array_muxed0[5]
.sym 15486 spram_wren0
.sym 15487 $abc$40840$n3812
.sym 15488 basesoc_uart_tx_fifo_consume[2]
.sym 15489 $abc$40840$n2301
.sym 15490 $abc$40840$n3813
.sym 15491 basesoc_uart_tx_fifo_consume[3]
.sym 15492 $abc$40840$n6457_1
.sym 15493 basesoc_we
.sym 15495 basesoc_timer0_en_storage
.sym 15496 basesoc_timer0_reload_storage[14]
.sym 15498 sys_rst
.sym 15500 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 15501 slave_sel_r[2]
.sym 15502 basesoc_timer0_value[2]
.sym 15503 basesoc_timer0_reload_storage[14]
.sym 15504 $abc$40840$n3812
.sym 15505 basesoc_timer0_value[0]
.sym 15511 basesoc_timer0_load_storage[17]
.sym 15512 $abc$40840$n3825
.sym 15513 basesoc_adr[4]
.sym 15514 $abc$40840$n3818
.sym 15515 basesoc_timer0_reload_storage[9]
.sym 15516 sys_rst
.sym 15517 $abc$40840$n5956
.sym 15518 $abc$40840$n6796_1
.sym 15519 $abc$40840$n5954
.sym 15520 basesoc_timer0_load_storage[22]
.sym 15522 $abc$40840$n6797
.sym 15525 $abc$40840$n3813
.sym 15526 $abc$40840$n3812
.sym 15527 basesoc_timer0_value[3]
.sym 15528 basesoc_timer0_value[2]
.sym 15529 basesoc_timer0_reload_storage[22]
.sym 15530 basesoc_timer0_value[0]
.sym 15531 basesoc_timer0_value[1]
.sym 15532 $abc$40840$n3814
.sym 15533 basesoc_timer0_reload_storage[17]
.sym 15535 $abc$40840$n5955
.sym 15536 basesoc_timer0_load_storage[1]
.sym 15538 $abc$40840$n5957
.sym 15539 $abc$40840$n3828
.sym 15544 basesoc_timer0_reload_storage[17]
.sym 15545 $abc$40840$n3828
.sym 15546 basesoc_timer0_load_storage[1]
.sym 15547 $abc$40840$n3814
.sym 15550 $abc$40840$n3818
.sym 15552 sys_rst
.sym 15553 $abc$40840$n3812
.sym 15556 basesoc_timer0_reload_storage[9]
.sym 15557 $abc$40840$n3825
.sym 15558 basesoc_timer0_load_storage[17]
.sym 15559 $abc$40840$n3818
.sym 15562 $abc$40840$n6796_1
.sym 15563 $abc$40840$n5956
.sym 15564 $abc$40840$n5955
.sym 15565 basesoc_adr[4]
.sym 15568 $abc$40840$n5957
.sym 15569 $abc$40840$n5954
.sym 15570 $abc$40840$n6797
.sym 15571 $abc$40840$n3813
.sym 15574 $abc$40840$n3828
.sym 15575 basesoc_timer0_reload_storage[22]
.sym 15576 $abc$40840$n3818
.sym 15577 basesoc_timer0_load_storage[22]
.sym 15580 basesoc_timer0_value[1]
.sym 15581 basesoc_timer0_value[0]
.sym 15582 basesoc_timer0_value[3]
.sym 15583 basesoc_timer0_value[2]
.sym 15586 sys_rst
.sym 15587 $abc$40840$n3812
.sym 15588 $abc$40840$n3825
.sym 15591 clk12_$glb_clk
.sym 15592 sys_rst_$glb_sr
.sym 15593 basesoc_timer0_value[3]
.sym 15594 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 15595 $abc$40840$n6178_1
.sym 15596 $abc$40840$n6184_1
.sym 15597 $abc$40840$n6162_1
.sym 15598 basesoc_timer0_value[7]
.sym 15599 basesoc_timer0_value[8]
.sym 15600 basesoc_timer0_value[14]
.sym 15602 $abc$40840$n5946
.sym 15603 basesoc_timer0_load_storage[29]
.sym 15605 basesoc_dat_w[6]
.sym 15606 $abc$40840$n5948
.sym 15608 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 15611 $abc$40840$n6480_1
.sym 15612 basesoc_timer0_value_status[14]
.sym 15613 $abc$40840$n2447
.sym 15614 $abc$40840$n6796_1
.sym 15615 $abc$40840$n2441
.sym 15616 basesoc_timer0_value_status[0]
.sym 15617 $abc$40840$n3816
.sym 15618 basesoc_timer0_value[9]
.sym 15619 $abc$40840$n3839
.sym 15620 array_muxed0[3]
.sym 15621 $abc$40840$n5999
.sym 15622 basesoc_timer0_value[10]
.sym 15623 basesoc_timer0_value_status[15]
.sym 15625 array_muxed0[3]
.sym 15627 basesoc_timer0_eventmanager_status_w
.sym 15628 basesoc_timer0_load_storage[14]
.sym 15634 basesoc_timer0_reload_storage[7]
.sym 15637 $abc$40840$n3839
.sym 15638 $abc$40840$n3847
.sym 15640 basesoc_timer0_value[9]
.sym 15641 basesoc_timer0_value[5]
.sym 15643 basesoc_dat_w[1]
.sym 15644 basesoc_dat_w[3]
.sym 15645 $abc$40840$n2439
.sym 15646 basesoc_timer0_value[10]
.sym 15647 $abc$40840$n3844
.sym 15648 $abc$40840$n3846
.sym 15649 $abc$40840$n6857
.sym 15650 basesoc_timer0_value[11]
.sym 15651 basesoc_timer0_eventmanager_status_w
.sym 15652 basesoc_timer0_value[4]
.sym 15655 basesoc_timer0_value[7]
.sym 15656 $abc$40840$n3845
.sym 15658 $abc$40840$n3848
.sym 15660 basesoc_dat_w[5]
.sym 15663 basesoc_timer0_value[6]
.sym 15664 basesoc_timer0_value[8]
.sym 15667 basesoc_timer0_value[11]
.sym 15668 basesoc_timer0_value[8]
.sym 15669 basesoc_timer0_value[9]
.sym 15670 basesoc_timer0_value[10]
.sym 15673 $abc$40840$n3839
.sym 15676 $abc$40840$n3844
.sym 15679 $abc$40840$n6857
.sym 15680 basesoc_timer0_eventmanager_status_w
.sym 15681 basesoc_timer0_reload_storage[7]
.sym 15687 basesoc_dat_w[5]
.sym 15693 basesoc_dat_w[1]
.sym 15697 $abc$40840$n3848
.sym 15698 $abc$40840$n3847
.sym 15699 $abc$40840$n3846
.sym 15700 $abc$40840$n3845
.sym 15703 basesoc_timer0_value[6]
.sym 15704 basesoc_timer0_value[7]
.sym 15705 basesoc_timer0_value[4]
.sym 15706 basesoc_timer0_value[5]
.sym 15711 basesoc_dat_w[3]
.sym 15713 $abc$40840$n2439
.sym 15714 clk12_$glb_clk
.sym 15715 sys_rst_$glb_sr
.sym 15716 basesoc_timer0_value_status[7]
.sym 15717 basesoc_timer0_value_status[31]
.sym 15718 $abc$40840$n6011
.sym 15719 basesoc_timer0_value_status[22]
.sym 15720 basesoc_timer0_value_status[4]
.sym 15721 basesoc_timer0_value_status[12]
.sym 15722 basesoc_timer0_value_status[23]
.sym 15723 $abc$40840$n5984
.sym 15727 $abc$40840$n4798
.sym 15730 basesoc_dat_w[3]
.sym 15731 $abc$40840$n2447
.sym 15732 basesoc_ctrl_reset_reset_r
.sym 15733 basesoc_timer0_value[14]
.sym 15736 $abc$40840$n3818
.sym 15737 $abc$40840$n6869
.sym 15739 $abc$40840$n2439
.sym 15740 basesoc_timer0_reload_storage[31]
.sym 15741 $abc$40840$n3820
.sym 15742 basesoc_timer0_value[21]
.sym 15743 basesoc_timer0_reload_storage[13]
.sym 15744 basesoc_timer0_reload_storage[20]
.sym 15745 basesoc_timer0_en_storage
.sym 15746 basesoc_dat_w[5]
.sym 15747 $abc$40840$n2433
.sym 15748 basesoc_dat_w[4]
.sym 15749 basesoc_timer0_value[31]
.sym 15750 $PACKER_VCC_NET
.sym 15751 basesoc_timer0_reload_storage[11]
.sym 15758 $abc$40840$n6863
.sym 15761 basesoc_timer0_reload_storage[9]
.sym 15764 basesoc_timer0_value[14]
.sym 15765 basesoc_timer0_en_storage
.sym 15766 $abc$40840$n6180_1
.sym 15767 basesoc_timer0_value[12]
.sym 15768 $abc$40840$n5995
.sym 15769 $abc$40840$n5990
.sym 15770 $abc$40840$n6872
.sym 15772 $abc$40840$n6174_1
.sym 15774 basesoc_timer0_load_storage[9]
.sym 15775 basesoc_timer0_load_storage[12]
.sym 15777 $abc$40840$n3816
.sym 15779 basesoc_timer0_reload_storage[23]
.sym 15780 $abc$40840$n6905
.sym 15781 basesoc_timer0_reload_storage[12]
.sym 15782 $abc$40840$n3822
.sym 15783 basesoc_timer0_reload_storage[1]
.sym 15784 $abc$40840$n3813
.sym 15786 basesoc_timer0_value[15]
.sym 15787 basesoc_timer0_eventmanager_status_w
.sym 15788 basesoc_timer0_value[13]
.sym 15790 $abc$40840$n3822
.sym 15791 basesoc_timer0_reload_storage[1]
.sym 15792 $abc$40840$n3816
.sym 15793 basesoc_timer0_load_storage[9]
.sym 15796 basesoc_timer0_reload_storage[12]
.sym 15797 $abc$40840$n6872
.sym 15798 basesoc_timer0_eventmanager_status_w
.sym 15802 $abc$40840$n6180_1
.sym 15803 basesoc_timer0_en_storage
.sym 15804 basesoc_timer0_load_storage[12]
.sym 15808 basesoc_timer0_eventmanager_status_w
.sym 15809 basesoc_timer0_reload_storage[23]
.sym 15810 $abc$40840$n6905
.sym 15814 basesoc_timer0_value[13]
.sym 15815 basesoc_timer0_value[14]
.sym 15816 basesoc_timer0_value[15]
.sym 15817 basesoc_timer0_value[12]
.sym 15821 $abc$40840$n5995
.sym 15822 $abc$40840$n5990
.sym 15823 $abc$40840$n3813
.sym 15827 basesoc_timer0_en_storage
.sym 15828 $abc$40840$n6174_1
.sym 15829 basesoc_timer0_load_storage[9]
.sym 15832 basesoc_timer0_eventmanager_status_w
.sym 15833 basesoc_timer0_reload_storage[9]
.sym 15834 $abc$40840$n6863
.sym 15837 clk12_$glb_clk
.sym 15838 sys_rst_$glb_sr
.sym 15839 $abc$40840$n5981
.sym 15840 basesoc_timer0_load_storage[9]
.sym 15841 basesoc_timer0_load_storage[12]
.sym 15842 $abc$40840$n5982
.sym 15843 $abc$40840$n5980
.sym 15844 basesoc_timer0_load_storage[14]
.sym 15845 basesoc_timer0_load_storage[10]
.sym 15846 $abc$40840$n5985
.sym 15847 basesoc_timer0_value_status[10]
.sym 15849 VexRiscv._zz_163_[18]
.sym 15850 $abc$40840$n2435
.sym 15852 basesoc_timer0_eventmanager_status_w
.sym 15860 basesoc_adr[4]
.sym 15862 basesoc_timer0_reload_storage[7]
.sym 15863 $abc$40840$n5948
.sym 15864 $abc$40840$n3814
.sym 15865 $abc$40840$n5983
.sym 15866 array_muxed1[8]
.sym 15867 basesoc_timer0_reload_storage[12]
.sym 15868 $abc$40840$n3822
.sym 15869 $abc$40840$n5949
.sym 15870 basesoc_dat_w[2]
.sym 15871 $abc$40840$n3828
.sym 15872 $abc$40840$n5991
.sym 15873 $abc$40840$n3825
.sym 15874 $PACKER_VCC_NET
.sym 15880 $abc$40840$n3825
.sym 15882 basesoc_timer0_value[16]
.sym 15883 $abc$40840$n5991
.sym 15884 $abc$40840$n3822
.sym 15885 $abc$40840$n3841
.sym 15886 basesoc_timer0_value_status[29]
.sym 15887 basesoc_timer0_value[19]
.sym 15889 basesoc_timer0_value[17]
.sym 15890 basesoc_timer0_load_storage[5]
.sym 15891 basesoc_timer0_reload_storage[21]
.sym 15893 $abc$40840$n3842
.sym 15894 basesoc_timer0_value[18]
.sym 15896 $abc$40840$n5997
.sym 15897 $abc$40840$n3828
.sym 15898 $abc$40840$n5996
.sym 15899 basesoc_timer0_eventmanager_status_w
.sym 15900 $abc$40840$n3814
.sym 15901 basesoc_timer0_reload_storage[5]
.sym 15902 $abc$40840$n3843
.sym 15903 basesoc_timer0_reload_storage[13]
.sym 15906 $abc$40840$n3840
.sym 15907 $abc$40840$n2433
.sym 15908 basesoc_dat_w[4]
.sym 15909 $abc$40840$n6875
.sym 15910 $abc$40840$n5994
.sym 15911 $abc$40840$n5939
.sym 15914 basesoc_dat_w[4]
.sym 15919 $abc$40840$n3840
.sym 15920 $abc$40840$n3842
.sym 15921 $abc$40840$n3841
.sym 15922 $abc$40840$n3843
.sym 15925 $abc$40840$n5997
.sym 15926 $abc$40840$n3828
.sym 15927 basesoc_timer0_reload_storage[21]
.sym 15931 basesoc_timer0_reload_storage[5]
.sym 15932 $abc$40840$n3822
.sym 15934 $abc$40840$n5996
.sym 15937 $abc$40840$n5939
.sym 15938 $abc$40840$n5991
.sym 15939 basesoc_timer0_value_status[29]
.sym 15940 $abc$40840$n5994
.sym 15943 basesoc_timer0_value[19]
.sym 15944 basesoc_timer0_value[16]
.sym 15945 basesoc_timer0_value[18]
.sym 15946 basesoc_timer0_value[17]
.sym 15949 $abc$40840$n3825
.sym 15950 basesoc_timer0_load_storage[5]
.sym 15951 $abc$40840$n3814
.sym 15952 basesoc_timer0_reload_storage[13]
.sym 15955 basesoc_timer0_reload_storage[13]
.sym 15956 $abc$40840$n6875
.sym 15957 basesoc_timer0_eventmanager_status_w
.sym 15959 $abc$40840$n2433
.sym 15960 clk12_$glb_clk
.sym 15961 sys_rst_$glb_sr
.sym 15962 $abc$40840$n6003
.sym 15963 basesoc_timer0_value[13]
.sym 15964 $abc$40840$n6218_1
.sym 15965 $abc$40840$n5971
.sym 15966 basesoc_timer0_value[31]
.sym 15967 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 15968 $abc$40840$n5977
.sym 15969 $abc$40840$n6803
.sym 15970 basesoc_uart_phy_storage[27]
.sym 15972 basesoc_timer0_load_storage[0]
.sym 15973 basesoc_uart_phy_storage[27]
.sym 15977 basesoc_adr[2]
.sym 15978 $abc$40840$n3909
.sym 15980 basesoc_uart_phy_storage[24]
.sym 15981 basesoc_timer0_reload_storage[18]
.sym 15982 basesoc_timer0_value[18]
.sym 15984 array_muxed1[11]
.sym 15985 basesoc_adr[1]
.sym 15986 $abc$40840$n3708
.sym 15987 sys_rst
.sym 15988 slave_sel_r[2]
.sym 15989 $abc$40840$n3812
.sym 15990 sys_rst
.sym 15991 basesoc_timer0_reload_storage[14]
.sym 15992 $abc$40840$n3708
.sym 15995 basesoc_timer0_en_storage
.sym 15996 $abc$40840$n3812
.sym 15997 basesoc_timer0_value[0]
.sym 16003 basesoc_timer0_value_status[5]
.sym 16004 $abc$40840$n5993
.sym 16007 basesoc_timer0_load_storage[21]
.sym 16008 $abc$40840$n5987
.sym 16011 $abc$40840$n3820
.sym 16014 $abc$40840$n2447
.sym 16016 basesoc_timer0_load_storage[19]
.sym 16019 $abc$40840$n5988
.sym 16020 basesoc_timer0_value[5]
.sym 16021 basesoc_timer0_value[19]
.sym 16022 basesoc_timer0_value[30]
.sym 16023 basesoc_timer0_value[31]
.sym 16024 $abc$40840$n5992
.sym 16025 $abc$40840$n3816
.sym 16027 $abc$40840$n3818
.sym 16028 basesoc_timer0_load_storage[27]
.sym 16029 $abc$40840$n5949
.sym 16030 basesoc_timer0_load_storage[28]
.sym 16031 basesoc_timer0_value[28]
.sym 16032 basesoc_timer0_value[29]
.sym 16034 basesoc_timer0_load_storage[13]
.sym 16039 basesoc_timer0_value[5]
.sym 16042 $abc$40840$n5949
.sym 16043 basesoc_timer0_value_status[5]
.sym 16044 $abc$40840$n3818
.sym 16045 basesoc_timer0_load_storage[21]
.sym 16048 $abc$40840$n3816
.sym 16049 $abc$40840$n5993
.sym 16050 basesoc_timer0_load_storage[13]
.sym 16051 $abc$40840$n5992
.sym 16054 $abc$40840$n3818
.sym 16055 basesoc_timer0_load_storage[27]
.sym 16056 $abc$40840$n3820
.sym 16057 basesoc_timer0_load_storage[19]
.sym 16062 basesoc_timer0_value[19]
.sym 16066 basesoc_timer0_value[28]
.sym 16067 basesoc_timer0_value[29]
.sym 16068 basesoc_timer0_value[30]
.sym 16069 basesoc_timer0_value[31]
.sym 16072 basesoc_timer0_value[29]
.sym 16078 $abc$40840$n3820
.sym 16079 basesoc_timer0_load_storage[28]
.sym 16080 $abc$40840$n5987
.sym 16081 $abc$40840$n5988
.sym 16082 $abc$40840$n2447
.sym 16083 clk12_$glb_clk
.sym 16084 sys_rst_$glb_sr
.sym 16085 $abc$40840$n5978
.sym 16086 $abc$40840$n6002
.sym 16087 $abc$40840$n3822
.sym 16088 $abc$40840$n6001
.sym 16089 $abc$40840$n6801_1
.sym 16090 $abc$40840$n5999
.sym 16091 $abc$40840$n6000
.sym 16092 basesoc_timer0_load_storage[13]
.sym 16094 $abc$40840$n6439
.sym 16097 sys_rst
.sym 16102 $abc$40840$n2447
.sym 16103 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 16105 basesoc_timer0_value_status[18]
.sym 16106 basesoc_timer0_value[13]
.sym 16108 $abc$40840$n3725
.sym 16109 basesoc_timer0_load_storage[31]
.sym 16110 $abc$40840$n5992
.sym 16112 $abc$40840$n5999
.sym 16113 $abc$40840$n3818
.sym 16114 $abc$40840$n6100_1
.sym 16115 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 16116 basesoc_timer0_eventmanager_storage
.sym 16117 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 16119 basesoc_timer0_eventmanager_status_w
.sym 16120 basesoc_adr[2]
.sym 16128 basesoc_timer0_value[26]
.sym 16133 basesoc_timer0_value_status[20]
.sym 16136 $abc$40840$n3814
.sym 16137 $abc$40840$n2447
.sym 16140 basesoc_timer0_value[27]
.sym 16142 basesoc_timer0_value[20]
.sym 16144 $abc$40840$n3822
.sym 16145 basesoc_timer0_load_storage[26]
.sym 16146 $abc$40840$n3708
.sym 16147 sys_rst
.sym 16148 basesoc_timer0_reload_storage[4]
.sym 16149 $abc$40840$n3831
.sym 16150 basesoc_timer0_load_storage[2]
.sym 16151 $abc$40840$n3727_1
.sym 16152 basesoc_timer0_load_storage[4]
.sym 16153 basesoc_timer0_reload_storage[28]
.sym 16154 basesoc_timer0_value[25]
.sym 16155 $abc$40840$n5947
.sym 16156 $abc$40840$n3812
.sym 16157 basesoc_timer0_value[24]
.sym 16159 basesoc_timer0_value[26]
.sym 16165 basesoc_timer0_value_status[20]
.sym 16166 basesoc_timer0_reload_storage[28]
.sym 16167 $abc$40840$n3831
.sym 16168 $abc$40840$n5947
.sym 16171 $abc$40840$n3822
.sym 16172 sys_rst
.sym 16174 $abc$40840$n3812
.sym 16177 basesoc_timer0_value[27]
.sym 16178 basesoc_timer0_value[24]
.sym 16179 basesoc_timer0_value[25]
.sym 16180 basesoc_timer0_value[26]
.sym 16184 basesoc_timer0_value[27]
.sym 16189 basesoc_timer0_load_storage[4]
.sym 16190 basesoc_timer0_reload_storage[4]
.sym 16191 $abc$40840$n3814
.sym 16192 $abc$40840$n3822
.sym 16195 $abc$40840$n3708
.sym 16196 basesoc_timer0_load_storage[26]
.sym 16197 $abc$40840$n3727_1
.sym 16198 basesoc_timer0_load_storage[2]
.sym 16204 basesoc_timer0_value[20]
.sym 16205 $abc$40840$n2447
.sym 16206 clk12_$glb_clk
.sym 16207 sys_rst_$glb_sr
.sym 16208 $abc$40840$n2443
.sym 16209 basesoc_timer0_reload_storage[31]
.sym 16210 basesoc_timer0_reload_storage[26]
.sym 16211 $abc$40840$n6826
.sym 16213 basesoc_timer0_reload_storage[27]
.sym 16214 $abc$40840$n3820
.sym 16215 $abc$40840$n3831
.sym 16216 $abc$40840$n3829
.sym 16218 $abc$40840$n6779
.sym 16221 $abc$40840$n3786_1
.sym 16222 $abc$40840$n3814
.sym 16223 basesoc_timer0_value_status[30]
.sym 16224 $abc$40840$n5974
.sym 16225 basesoc_dat_w[3]
.sym 16226 $abc$40840$n3829
.sym 16227 VexRiscv._zz_79_[0]
.sym 16228 $abc$40840$n2429
.sym 16230 basesoc_timer0_value_status[27]
.sym 16233 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 16234 $abc$40840$n3710
.sym 16235 basesoc_dat_w[5]
.sym 16236 basesoc_timer0_load_storage[6]
.sym 16237 $abc$40840$n3820
.sym 16238 basesoc_dat_w[5]
.sym 16241 $abc$40840$n6799
.sym 16242 $PACKER_VCC_NET
.sym 16243 basesoc_timer0_reload_storage[31]
.sym 16250 $abc$40840$n3725
.sym 16251 $abc$40840$n2453
.sym 16252 $abc$40840$n6794_1
.sym 16253 basesoc_timer0_reload_storage[0]
.sym 16256 basesoc_adr[4]
.sym 16258 $abc$40840$n3708
.sym 16259 $abc$40840$n3812
.sym 16262 sys_rst
.sym 16263 basesoc_ctrl_reset_reset_r
.sym 16264 basesoc_adr[4]
.sym 16266 basesoc_timer0_load_storage[24]
.sym 16267 basesoc_timer0_reload_storage[29]
.sym 16268 $abc$40840$n6826
.sym 16269 basesoc_timer0_reload_storage[25]
.sym 16270 basesoc_timer0_load_storage[29]
.sym 16272 basesoc_timer0_load_storage[25]
.sym 16273 $abc$40840$n3727_1
.sym 16274 basesoc_timer0_eventmanager_storage
.sym 16275 basesoc_timer0_load_storage[0]
.sym 16277 $abc$40840$n6827_1
.sym 16278 $abc$40840$n3823
.sym 16279 $abc$40840$n3820
.sym 16280 $abc$40840$n3831
.sym 16283 $abc$40840$n3812
.sym 16284 sys_rst
.sym 16285 $abc$40840$n3820
.sym 16290 basesoc_ctrl_reset_reset_r
.sym 16294 $abc$40840$n3708
.sym 16295 basesoc_timer0_load_storage[24]
.sym 16296 basesoc_adr[4]
.sym 16297 $abc$40840$n6827_1
.sym 16300 basesoc_timer0_load_storage[0]
.sym 16301 $abc$40840$n3823
.sym 16302 $abc$40840$n3727_1
.sym 16303 basesoc_timer0_reload_storage[0]
.sym 16306 basesoc_adr[4]
.sym 16307 $abc$40840$n6794_1
.sym 16308 basesoc_timer0_eventmanager_storage
.sym 16309 $abc$40840$n6826
.sym 16312 basesoc_adr[4]
.sym 16313 $abc$40840$n3708
.sym 16314 $abc$40840$n3812
.sym 16315 sys_rst
.sym 16318 basesoc_timer0_reload_storage[29]
.sym 16319 basesoc_timer0_load_storage[29]
.sym 16320 $abc$40840$n3831
.sym 16321 $abc$40840$n3820
.sym 16324 $abc$40840$n3725
.sym 16325 basesoc_timer0_reload_storage[25]
.sym 16326 basesoc_timer0_load_storage[25]
.sym 16327 $abc$40840$n3708
.sym 16328 $abc$40840$n2453
.sym 16329 clk12_$glb_clk
.sym 16330 sys_rst_$glb_sr
.sym 16331 $abc$40840$n4983_1
.sym 16332 $abc$40840$n2477
.sym 16333 $abc$40840$n4830
.sym 16334 VexRiscv._zz_163_[8]
.sym 16335 $abc$40840$n4912
.sym 16336 VexRiscv._zz_163_[11]
.sym 16337 $abc$40840$n4896
.sym 16338 $abc$40840$n4971
.sym 16339 basesoc_vexriscv_ibus_adr[23]
.sym 16341 slave_sel[2]
.sym 16342 basesoc_vexriscv_ibus_adr[23]
.sym 16344 basesoc_dat_w[2]
.sym 16345 $abc$40840$n2453
.sym 16346 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 16349 basesoc_timer0_reload_storage[24]
.sym 16351 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 16353 VexRiscv._zz_79_[13]
.sym 16354 $abc$40840$n3725
.sym 16355 basesoc_timer0_reload_storage[26]
.sym 16356 $abc$40840$n6782_1
.sym 16358 basesoc_dat_w[7]
.sym 16359 basesoc_dat_w[7]
.sym 16360 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 16363 VexRiscv._zz_35_[11]
.sym 16364 $abc$40840$n3823
.sym 16365 array_muxed1[8]
.sym 16366 $PACKER_VCC_NET
.sym 16374 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 16381 VexRiscv._zz_79_[13]
.sym 16383 VexRiscv._zz_160_
.sym 16387 VexRiscv._zz_50_[9]
.sym 16389 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 16394 VexRiscv._zz_50_[7]
.sym 16396 VexRiscv._zz_79_[7]
.sym 16397 VexRiscv._zz_50_[8]
.sym 16400 VexRiscv._zz_50_[10]
.sym 16403 VexRiscv._zz_253_[1]
.sym 16407 VexRiscv._zz_50_[8]
.sym 16412 VexRiscv._zz_50_[9]
.sym 16417 VexRiscv._zz_79_[13]
.sym 16425 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 16426 VexRiscv._zz_253_[1]
.sym 16430 VexRiscv._zz_79_[7]
.sym 16438 VexRiscv._zz_50_[7]
.sym 16441 VexRiscv._zz_253_[1]
.sym 16443 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 16447 VexRiscv._zz_50_[10]
.sym 16451 VexRiscv._zz_160_
.sym 16452 clk12_$glb_clk
.sym 16454 $abc$40840$n4970
.sym 16455 $abc$40840$n4982_1
.sym 16456 $abc$40840$n4527_1
.sym 16457 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 16458 $abc$40840$n4967_1
.sym 16459 $abc$40840$n4981_1
.sym 16460 $abc$40840$n4368
.sym 16461 $abc$40840$n4528_1
.sym 16464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 16466 $abc$40840$n2287
.sym 16467 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 16469 VexRiscv._zz_214_[8]
.sym 16470 $abc$40840$n4530_1
.sym 16471 VexRiscv._zz_94_[17]
.sym 16472 VexRiscv._zz_79_[6]
.sym 16473 VexRiscv._zz_214_[11]
.sym 16476 basesoc_we
.sym 16478 VexRiscv._zz_215_[7]
.sym 16479 VexRiscv._zz_163_[13]
.sym 16480 slave_sel_r[2]
.sym 16481 $abc$40840$n4981_1
.sym 16482 VexRiscv._zz_79_[7]
.sym 16483 VexRiscv._zz_50_[8]
.sym 16484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 16485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 16486 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16487 $abc$40840$n4668
.sym 16488 $abc$40840$n2256
.sym 16489 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 16495 VexRiscv._zz_162_[1]
.sym 16496 VexRiscv._zz_162_[2]
.sym 16497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 16498 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 16499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 16500 VexRiscv._zz_162_[0]
.sym 16502 VexRiscv._zz_162_[3]
.sym 16504 VexRiscv._zz_161_
.sym 16505 VexRiscv._zz_35_[0]
.sym 16506 $abc$40840$n2429
.sym 16507 $abc$40840$n4363
.sym 16508 VexRiscv._zz_162_[4]
.sym 16509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16510 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 16512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16514 $abc$40840$n6781
.sym 16515 $abc$40840$n6780_1
.sym 16517 basesoc_dat_w[6]
.sym 16519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 16520 $abc$40840$n4367_1
.sym 16521 $abc$40840$n4935
.sym 16525 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 16526 $abc$40840$n4378
.sym 16528 $abc$40840$n4367_1
.sym 16529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 16530 VexRiscv._zz_161_
.sym 16531 VexRiscv._zz_162_[0]
.sym 16534 VexRiscv._zz_162_[2]
.sym 16535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 16536 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 16537 VexRiscv._zz_162_[4]
.sym 16541 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16542 VexRiscv._zz_161_
.sym 16543 VexRiscv._zz_162_[0]
.sym 16546 VexRiscv._zz_162_[3]
.sym 16547 VexRiscv._zz_162_[4]
.sym 16548 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 16549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 16552 VexRiscv._zz_162_[1]
.sym 16553 VexRiscv._zz_162_[2]
.sym 16554 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 16555 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 16558 VexRiscv._zz_35_[0]
.sym 16560 $abc$40840$n4363
.sym 16561 $abc$40840$n4378
.sym 16565 $abc$40840$n4935
.sym 16566 $abc$40840$n6780_1
.sym 16567 $abc$40840$n6781
.sym 16571 basesoc_dat_w[6]
.sym 16574 $abc$40840$n2429
.sym 16575 clk12_$glb_clk
.sym 16576 sys_rst_$glb_sr
.sym 16577 $abc$40840$n4966_1
.sym 16578 $abc$40840$n4942_1
.sym 16579 $abc$40840$n4593_1
.sym 16580 $abc$40840$n4943
.sym 16581 $abc$40840$n4594_1
.sym 16582 $abc$40840$n4592_1
.sym 16583 $abc$40840$n4365
.sym 16584 VexRiscv._zz_163_[1]
.sym 16591 VexRiscv._zz_35_[0]
.sym 16592 VexRiscv._zz_214_[0]
.sym 16593 VexRiscv._zz_163_[14]
.sym 16594 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 16596 VexRiscv._zz_214_[3]
.sym 16598 VexRiscv._zz_214_[2]
.sym 16599 VexRiscv._zz_79_[5]
.sym 16601 VexRiscv._zz_35_[2]
.sym 16602 $abc$40840$n6100_1
.sym 16603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 16604 $abc$40840$n6779
.sym 16605 basesoc_timer0_load_storage[31]
.sym 16606 $abc$40840$n4365
.sym 16607 $abc$40840$n4945_1
.sym 16608 basesoc_adr[2]
.sym 16609 $abc$40840$n4374
.sym 16610 $abc$40840$n6782_1
.sym 16619 VexRiscv._zz_215_[13]
.sym 16621 $abc$40840$n4414_1
.sym 16622 $abc$40840$n4946_1
.sym 16624 VexRiscv._zz_160_
.sym 16626 VexRiscv._zz_163_[7]
.sym 16627 VexRiscv._zz_35_[2]
.sym 16631 VexRiscv._zz_79_[13]
.sym 16633 VexRiscv._zz_253_[1]
.sym 16636 $abc$40840$n4378
.sym 16637 $abc$40840$n4617_1
.sym 16638 VexRiscv._zz_215_[7]
.sym 16639 VexRiscv._zz_163_[13]
.sym 16640 $abc$40840$n4365
.sym 16641 $abc$40840$n4938_1
.sym 16642 VexRiscv._zz_79_[7]
.sym 16644 $abc$40840$n4374
.sym 16647 $abc$40840$n4507_1
.sym 16649 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 16652 $abc$40840$n4374
.sym 16653 VexRiscv._zz_79_[13]
.sym 16654 $abc$40840$n4617_1
.sym 16660 VexRiscv._zz_160_
.sym 16663 $abc$40840$n4507_1
.sym 16664 VexRiscv._zz_79_[7]
.sym 16666 $abc$40840$n4374
.sym 16669 VexRiscv._zz_163_[13]
.sym 16671 VexRiscv._zz_215_[13]
.sym 16672 $abc$40840$n4365
.sym 16675 $abc$40840$n4378
.sym 16677 VexRiscv._zz_35_[2]
.sym 16678 $abc$40840$n4414_1
.sym 16682 $abc$40840$n4365
.sym 16683 VexRiscv._zz_163_[7]
.sym 16684 VexRiscv._zz_215_[7]
.sym 16687 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 16689 VexRiscv._zz_253_[1]
.sym 16694 VexRiscv._zz_35_[2]
.sym 16695 $abc$40840$n4938_1
.sym 16696 $abc$40840$n4946_1
.sym 16698 clk12_$glb_clk
.sym 16699 VexRiscv.reset_$glb_sr
.sym 16700 array_muxed1[9]
.sym 16701 $abc$40840$n4750_1
.sym 16702 $abc$40840$n4374
.sym 16703 $abc$40840$n4505_1
.sym 16704 array_muxed1[14]
.sym 16705 $abc$40840$n4376_1
.sym 16706 $abc$40840$n4615_1
.sym 16707 $abc$40840$n4377
.sym 16709 $abc$40840$n4592_1
.sym 16710 $abc$40840$n2433
.sym 16711 basesoc_timer0_load_storage[25]
.sym 16712 sys_rst
.sym 16713 VexRiscv._zz_215_[13]
.sym 16714 VexRiscv._zz_79_[14]
.sym 16715 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 16716 VexRiscv._zz_194_[13]
.sym 16717 VexRiscv._zz_160_
.sym 16718 VexRiscv._zz_215_[0]
.sym 16719 VexRiscv._zz_215_[11]
.sym 16720 $abc$40840$n4530_1
.sym 16722 VexRiscv._zz_311_
.sym 16723 VexRiscv._zz_163_[3]
.sym 16724 VexRiscv._zz_35_[7]
.sym 16725 $abc$40840$n4715_1
.sym 16726 $abc$40840$n3710
.sym 16727 $abc$40840$n6782_1
.sym 16728 $abc$40840$n4699_1
.sym 16729 $abc$40840$n4413_1
.sym 16730 $abc$40840$n6779
.sym 16731 $abc$40840$n4925_1
.sym 16732 $abc$40840$n4365
.sym 16733 VexRiscv._zz_35_[30]
.sym 16734 basesoc_dat_w[5]
.sym 16735 VexRiscv._zz_35_[7]
.sym 16741 VexRiscv._zz_253_[1]
.sym 16743 $abc$40840$n6778_1
.sym 16744 $abc$40840$n3909
.sym 16745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16749 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 16750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 16751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 16752 $abc$40840$n3710
.sym 16754 VexRiscv._zz_50_[7]
.sym 16755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 16756 VexRiscv._zz_50_[11]
.sym 16758 slave_sel[2]
.sym 16759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 16760 VexRiscv._zz_50_[9]
.sym 16761 csrbankarray_csrbank2_dat0_w[4]
.sym 16763 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 16764 VexRiscv._zz_50_[10]
.sym 16767 VexRiscv._zz_50_[8]
.sym 16768 $abc$40840$n6777_1
.sym 16769 $abc$40840$n4929_1
.sym 16771 VexRiscv._zz_160_
.sym 16774 VexRiscv._zz_50_[7]
.sym 16775 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 16777 VexRiscv._zz_160_
.sym 16782 slave_sel[2]
.sym 16786 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 16787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 16788 VexRiscv._zz_50_[11]
.sym 16789 VexRiscv._zz_50_[10]
.sym 16792 VexRiscv._zz_50_[9]
.sym 16793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 16794 VexRiscv._zz_50_[8]
.sym 16795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 16798 VexRiscv._zz_50_[7]
.sym 16799 VexRiscv._zz_160_
.sym 16800 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 16805 csrbankarray_csrbank2_dat0_w[4]
.sym 16806 $abc$40840$n3909
.sym 16807 $abc$40840$n3710
.sym 16810 VexRiscv._zz_253_[1]
.sym 16813 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 16816 $abc$40840$n4929_1
.sym 16817 $abc$40840$n6777_1
.sym 16819 $abc$40840$n6778_1
.sym 16821 clk12_$glb_clk
.sym 16822 sys_rst_$glb_sr
.sym 16823 $abc$40840$n4699_1
.sym 16824 $abc$40840$n4799_1
.sym 16825 VexRiscv._zz_79_[30]
.sym 16826 $abc$40840$n4965_1
.sym 16827 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 16828 $abc$40840$n4894
.sym 16829 $abc$40840$n4796
.sym 16830 $abc$40840$n4865
.sym 16832 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16833 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16834 basesoc_dat_w[1]
.sym 16835 $abc$40840$n4283
.sym 16836 $PACKER_VCC_NET
.sym 16837 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 16838 VexRiscv._zz_50_[11]
.sym 16840 $abc$40840$n4377
.sym 16842 VexRiscv._zz_253_[1]
.sym 16844 VexRiscv._zz_215_[2]
.sym 16845 eventmanager_pending_w[1]
.sym 16846 $abc$40840$n4374
.sym 16847 VexRiscv._zz_79_[24]
.sym 16848 $abc$40840$n6782_1
.sym 16849 array_muxed1[8]
.sym 16850 basesoc_dat_w[7]
.sym 16851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 16853 $PACKER_VCC_NET
.sym 16854 VexRiscv.decode_to_execute_RS2[14]
.sym 16855 VexRiscv.decode_to_execute_RS2[9]
.sym 16856 $abc$40840$n4685
.sym 16857 VexRiscv._zz_214_[24]
.sym 16858 $abc$40840$n6779
.sym 16864 $abc$40840$n4378
.sym 16866 VexRiscv._zz_215_[18]
.sym 16869 VexRiscv._zz_79_[27]
.sym 16872 VexRiscv._zz_163_[27]
.sym 16873 $abc$40840$n4667
.sym 16874 $abc$40840$n4374
.sym 16875 VexRiscv._zz_163_[18]
.sym 16876 $abc$40840$n4365
.sym 16877 VexRiscv._zz_215_[27]
.sym 16879 VexRiscv._zz_79_[28]
.sym 16881 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 16882 VexRiscv._zz_160_
.sym 16886 $abc$40840$n4373_1
.sym 16887 $abc$40840$n4703_1
.sym 16889 $abc$40840$n4848_1
.sym 16892 $abc$40840$n4798
.sym 16895 VexRiscv._zz_79_[18]
.sym 16898 VexRiscv._zz_79_[27]
.sym 16903 VexRiscv._zz_163_[27]
.sym 16905 $abc$40840$n4365
.sym 16906 VexRiscv._zz_215_[27]
.sym 16909 $abc$40840$n4378
.sym 16910 $abc$40840$n4374
.sym 16911 $abc$40840$n4848_1
.sym 16912 VexRiscv._zz_79_[27]
.sym 16916 VexRiscv._zz_79_[18]
.sym 16921 $abc$40840$n4373_1
.sym 16922 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 16923 $abc$40840$n4667
.sym 16924 $abc$40840$n4798
.sym 16927 $abc$40840$n4703_1
.sym 16928 VexRiscv._zz_79_[18]
.sym 16929 $abc$40840$n4374
.sym 16935 VexRiscv._zz_79_[28]
.sym 16939 $abc$40840$n4365
.sym 16940 VexRiscv._zz_215_[18]
.sym 16942 VexRiscv._zz_163_[18]
.sym 16943 VexRiscv._zz_160_
.sym 16944 clk12_$glb_clk
.sym 16946 $abc$40840$n4715_1
.sym 16947 $abc$40840$n4844_1
.sym 16948 $abc$40840$n4861
.sym 16949 $abc$40840$n5034_1
.sym 16950 $abc$40840$n4719_1
.sym 16951 VexRiscv._zz_163_[24]
.sym 16952 $abc$40840$n4767_1
.sym 16953 $abc$40840$n5035
.sym 16954 $abc$40840$n4893_1
.sym 16955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 16956 $abc$40840$n4877_1
.sym 16958 $abc$40840$n4378
.sym 16959 $abc$40840$n2516
.sym 16960 $abc$40840$n4378
.sym 16961 VexRiscv._zz_79_[28]
.sym 16962 basesoc_vexriscv_ibus_adr[16]
.sym 16963 VexRiscv._zz_215_[28]
.sym 16964 VexRiscv._zz_79_[29]
.sym 16965 VexRiscv._zz_215_[27]
.sym 16966 VexRiscv.memory_arbitration_isValid
.sym 16967 $abc$40840$n4378
.sym 16968 VexRiscv._zz_35_[18]
.sym 16969 VexRiscv._zz_79_[30]
.sym 16971 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 16972 $abc$40840$n4373_1
.sym 16973 $abc$40840$n2256
.sym 16974 $abc$40840$n4981_1
.sym 16975 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 16976 VexRiscv._zz_79_[26]
.sym 16977 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 16978 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 16979 $abc$40840$n4373_1
.sym 16980 $abc$40840$n4668
.sym 16981 VexRiscv._zz_214_[22]
.sym 16988 $abc$40840$n4766_1
.sym 16989 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 16990 $abc$40840$n4373_1
.sym 16993 VexRiscv._zz_163_[28]
.sym 16995 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 16996 $abc$40840$n4667
.sym 16997 $abc$40840$n6782_1
.sym 16998 $abc$40840$n4530_1
.sym 17001 VexRiscv._zz_214_[28]
.sym 17002 $abc$40840$n6779
.sym 17006 $abc$40840$n4668
.sym 17010 VexRiscv._zz_79_[28]
.sym 17011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17012 $abc$40840$n4374
.sym 17014 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 17017 VexRiscv._zz_79_[19]
.sym 17020 $abc$40840$n4374
.sym 17021 VexRiscv._zz_79_[28]
.sym 17026 $abc$40840$n4668
.sym 17027 $abc$40840$n4530_1
.sym 17034 $abc$40840$n4374
.sym 17035 VexRiscv._zz_79_[19]
.sym 17038 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 17047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 17050 $abc$40840$n4766_1
.sym 17051 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 17052 $abc$40840$n4373_1
.sym 17053 $abc$40840$n4667
.sym 17056 VexRiscv._zz_163_[28]
.sym 17057 $abc$40840$n6782_1
.sym 17058 $abc$40840$n6779
.sym 17059 VexRiscv._zz_214_[28]
.sym 17065 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 17066 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 17067 clk12_$glb_clk
.sym 17069 VexRiscv._zz_163_[22]
.sym 17070 VexRiscv._zz_79_[26]
.sym 17071 $abc$40840$n4764_1
.sym 17072 VexRiscv._zz_79_[31]
.sym 17073 $abc$40840$n5026
.sym 17074 VexRiscv._zz_163_[31]
.sym 17075 VexRiscv._zz_79_[21]
.sym 17076 $abc$40840$n5027
.sym 17077 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 17078 $abc$40840$n4302
.sym 17079 basesoc_timer0_load_storage[29]
.sym 17081 VexRiscv._zz_79_[19]
.sym 17083 $abc$40840$n4938_1
.sym 17084 VexRiscv._zz_50_[9]
.sym 17085 $abc$40840$n4938_1
.sym 17086 VexRiscv._zz_215_[20]
.sym 17087 csrbankarray_csrbank2_dat0_w[4]
.sym 17088 VexRiscv._zz_215_[19]
.sym 17089 basesoc_uart_rx_fifo_produce[0]
.sym 17090 VexRiscv._zz_215_[18]
.sym 17091 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 17092 VexRiscv._zz_50_[7]
.sym 17094 $abc$40840$n4374
.sym 17095 $abc$40840$n4945_1
.sym 17096 VexRiscv._zz_215_[26]
.sym 17097 basesoc_vexriscv_ibus_adr[26]
.sym 17098 $abc$40840$n4365
.sym 17099 VexRiscv._zz_160_
.sym 17100 basesoc_adr[2]
.sym 17101 basesoc_timer0_load_storage[31]
.sym 17102 $abc$40840$n6782_1
.sym 17103 VexRiscv._zz_35_[29]
.sym 17104 $abc$40840$n6779
.sym 17111 $abc$40840$n4667
.sym 17113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 17114 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 17115 VexRiscv._zz_214_[18]
.sym 17118 $abc$40840$n5011_1
.sym 17119 VexRiscv._zz_311_
.sym 17120 VexRiscv._zz_194_[18]
.sym 17121 VexRiscv._zz_194_[28]
.sym 17122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 17123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 17124 VexRiscv._zz_194_[29]
.sym 17126 $abc$40840$n6782_1
.sym 17127 VexRiscv._zz_194_[19]
.sym 17128 $abc$40840$n6779
.sym 17131 $abc$40840$n4685
.sym 17136 VexRiscv._zz_163_[18]
.sym 17137 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17139 $abc$40840$n4373_1
.sym 17141 VexRiscv._zz_79_[18]
.sym 17144 VexRiscv._zz_163_[18]
.sym 17145 $abc$40840$n6782_1
.sym 17146 VexRiscv._zz_214_[18]
.sym 17149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 17155 VexRiscv._zz_194_[28]
.sym 17157 VexRiscv._zz_311_
.sym 17158 VexRiscv._zz_194_[29]
.sym 17161 $abc$40840$n4667
.sym 17162 $abc$40840$n4373_1
.sym 17163 $abc$40840$n4685
.sym 17164 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 17168 VexRiscv._zz_194_[19]
.sym 17169 VexRiscv._zz_311_
.sym 17170 VexRiscv._zz_194_[18]
.sym 17173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 17181 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 17185 $abc$40840$n5011_1
.sym 17186 $abc$40840$n6779
.sym 17188 VexRiscv._zz_79_[18]
.sym 17189 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17190 clk12_$glb_clk
.sym 17192 $abc$40840$n4683
.sym 17193 VexRiscv._zz_163_[17]
.sym 17194 VexRiscv._zz_163_[21]
.sym 17195 $abc$40840$n4831
.sym 17196 $abc$40840$n4828
.sym 17197 VexRiscv._zz_163_[16]
.sym 17198 $abc$40840$n5009
.sym 17199 $abc$40840$n5006
.sym 17200 VexRiscv._zz_129_[5]
.sym 17205 VexRiscv._zz_79_[28]
.sym 17207 VexRiscv._zz_79_[31]
.sym 17208 basesoc_vexriscv_ibus_adr[14]
.sym 17209 VexRiscv.decode_to_execute_RS2[13]
.sym 17211 VexRiscv._zz_214_[27]
.sym 17212 VexRiscv._zz_194_[29]
.sym 17213 VexRiscv._zz_214_[26]
.sym 17214 $abc$40840$n3710
.sym 17215 VexRiscv._zz_194_[15]
.sym 17217 $abc$40840$n4715_1
.sym 17218 $abc$40840$n3710
.sym 17219 VexRiscv._zz_163_[16]
.sym 17220 $PACKER_VCC_NET
.sym 17221 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 17222 $abc$40840$n4365
.sym 17223 $abc$40840$n4925_1
.sym 17224 VexRiscv._zz_79_[21]
.sym 17225 $abc$40840$n4699_1
.sym 17226 basesoc_dat_w[5]
.sym 17227 basesoc_uart_phy_storage[31]
.sym 17234 $abc$40840$n3612_1
.sym 17235 $abc$40840$n2423
.sym 17236 $abc$40840$n4374
.sym 17237 $abc$40840$n6782_1
.sym 17240 $abc$40840$n4365
.sym 17241 VexRiscv._zz_195_[14]
.sym 17242 VexRiscv._zz_79_[26]
.sym 17245 $abc$40840$n4878
.sym 17246 VexRiscv._zz_215_[29]
.sym 17247 $abc$40840$n5043_1
.sym 17248 $abc$40840$n4378
.sym 17249 $abc$40840$n4881_1
.sym 17250 VexRiscv._zz_194_[14]
.sym 17251 VexRiscv._zz_214_[26]
.sym 17253 $abc$40840$n6779
.sym 17254 slave_sel[2]
.sym 17255 VexRiscv._zz_163_[29]
.sym 17256 basesoc_uart_rx_fifo_produce[1]
.sym 17258 VexRiscv._zz_79_[29]
.sym 17261 VexRiscv._zz_163_[26]
.sym 17263 VexRiscv._zz_35_[29]
.sym 17264 VexRiscv._zz_195_[32]
.sym 17266 VexRiscv._zz_215_[29]
.sym 17267 $abc$40840$n4374
.sym 17268 VexRiscv._zz_163_[29]
.sym 17269 $abc$40840$n4365
.sym 17272 VexRiscv._zz_35_[29]
.sym 17273 $abc$40840$n4378
.sym 17274 $abc$40840$n4878
.sym 17275 $abc$40840$n4881_1
.sym 17279 VexRiscv._zz_194_[14]
.sym 17280 VexRiscv._zz_195_[32]
.sym 17281 VexRiscv._zz_195_[14]
.sym 17284 $abc$40840$n3612_1
.sym 17286 slave_sel[2]
.sym 17290 VexRiscv._zz_79_[29]
.sym 17293 $abc$40840$n4374
.sym 17296 $abc$40840$n5043_1
.sym 17297 $abc$40840$n6779
.sym 17299 VexRiscv._zz_79_[26]
.sym 17302 VexRiscv._zz_214_[26]
.sym 17303 VexRiscv._zz_163_[26]
.sym 17304 $abc$40840$n6782_1
.sym 17308 basesoc_uart_rx_fifo_produce[1]
.sym 17312 $abc$40840$n2423
.sym 17313 clk12_$glb_clk
.sym 17314 sys_rst_$glb_sr
.sym 17315 $abc$40840$n4686
.sym 17316 $abc$40840$n5007
.sym 17317 $abc$40840$n4827_1
.sym 17318 $abc$40840$n5041
.sym 17319 VexRiscv.decode_to_execute_RS2[19]
.sym 17320 $abc$40840$n5005
.sym 17321 $abc$40840$n5922_1
.sym 17322 $abc$40840$n4682
.sym 17323 VexRiscv._zz_195_[14]
.sym 17324 $abc$40840$n3612_1
.sym 17325 $abc$40840$n3612_1
.sym 17326 $abc$40840$n2435
.sym 17327 $PACKER_VCC_NET
.sym 17328 VexRiscv._zz_79_[18]
.sym 17329 $abc$40840$n2535
.sym 17330 VexRiscv._zz_214_[16]
.sym 17331 VexRiscv._zz_79_[22]
.sym 17332 basesoc_vexriscv_ibus_adr[27]
.sym 17333 $abc$40840$n6782_1
.sym 17334 VexRiscv._zz_215_[29]
.sym 17335 $abc$40840$n5332
.sym 17336 VexRiscv._zz_214_[18]
.sym 17337 VexRiscv._zz_79_[19]
.sym 17338 basesoc_dat_w[2]
.sym 17339 $abc$40840$n6779
.sym 17340 $abc$40840$n6782_1
.sym 17342 basesoc_dat_w[7]
.sym 17343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 17344 VexRiscv.decode_to_execute_RS2[9]
.sym 17345 basesoc_vexriscv_ibus_adr[16]
.sym 17346 VexRiscv.decode_to_execute_RS2[14]
.sym 17347 $abc$40840$n5009
.sym 17348 grant
.sym 17349 $PACKER_VCC_NET
.sym 17361 VexRiscv._zz_163_[16]
.sym 17363 basesoc_dat_w[7]
.sym 17364 $abc$40840$n4374
.sym 17365 VexRiscv._zz_215_[16]
.sym 17366 $abc$40840$n2275
.sym 17367 $abc$40840$n2287
.sym 17368 basesoc_counter[0]
.sym 17370 basesoc_ctrl_reset_reset_r
.sym 17373 basesoc_dat_w[3]
.sym 17376 $abc$40840$n4365
.sym 17377 $abc$40840$n6779
.sym 17378 $abc$40840$n3612_1
.sym 17381 slave_sel[0]
.sym 17385 VexRiscv._zz_79_[16]
.sym 17386 basesoc_dat_w[5]
.sym 17392 basesoc_dat_w[3]
.sym 17395 $abc$40840$n4374
.sym 17398 VexRiscv._zz_79_[16]
.sym 17402 basesoc_ctrl_reset_reset_r
.sym 17409 basesoc_dat_w[7]
.sym 17413 $abc$40840$n4365
.sym 17414 VexRiscv._zz_163_[16]
.sym 17415 VexRiscv._zz_215_[16]
.sym 17416 $abc$40840$n4374
.sym 17419 basesoc_dat_w[5]
.sym 17425 VexRiscv._zz_79_[16]
.sym 17428 $abc$40840$n6779
.sym 17431 basesoc_counter[0]
.sym 17432 slave_sel[0]
.sym 17433 $abc$40840$n2275
.sym 17434 $abc$40840$n3612_1
.sym 17435 $abc$40840$n2287
.sym 17436 clk12_$glb_clk
.sym 17437 sys_rst_$glb_sr
.sym 17438 basesoc_ctrl_storage[17]
.sym 17439 $abc$40840$n4468_1
.sym 17440 $abc$40840$n4957_1
.sym 17441 $abc$40840$n4470
.sym 17442 $abc$40840$n4958
.sym 17443 $abc$40840$n4959_1
.sym 17444 basesoc_ctrl_storage[19]
.sym 17445 $abc$40840$n4469_1
.sym 17446 $abc$40840$n7866
.sym 17448 basesoc_timer0_load_storage[0]
.sym 17450 VexRiscv._zz_214_[17]
.sym 17451 VexRiscv._zz_215_[17]
.sym 17453 $abc$40840$n5041
.sym 17456 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 17458 $abc$40840$n4378
.sym 17459 VexRiscv._zz_160_
.sym 17460 $abc$40840$n7899
.sym 17461 $abc$40840$n4827_1
.sym 17463 basesoc_vexriscv_ibus_adr[28]
.sym 17464 basesoc_vexriscv_ibus_adr[25]
.sym 17465 VexRiscv._zz_311_
.sym 17466 VexRiscv.decode_to_execute_RS2[19]
.sym 17467 slave_sel[0]
.sym 17468 spiflash_bus_dat_r[3]
.sym 17469 slave_sel[2]
.sym 17470 basesoc_vexriscv_dbus_adr[23]
.sym 17471 $abc$40840$n4981_1
.sym 17473 $abc$40840$n2256
.sym 17479 slave_sel[0]
.sym 17481 $abc$40840$n4938_1
.sym 17483 VexRiscv._zz_194_[26]
.sym 17485 $abc$40840$n5002_1
.sym 17486 VexRiscv._zz_195_[32]
.sym 17487 VexRiscv._zz_194_[27]
.sym 17488 $abc$40840$n4665
.sym 17489 VexRiscv._zz_311_
.sym 17490 VexRiscv._zz_195_[27]
.sym 17491 $abc$40840$n4670
.sym 17492 VexRiscv._zz_195_[26]
.sym 17496 VexRiscv._zz_35_[16]
.sym 17500 $abc$40840$n6782_1
.sym 17503 $abc$40840$n5003
.sym 17504 array_muxed1[7]
.sym 17505 $abc$40840$n6779
.sym 17506 VexRiscv._zz_214_[16]
.sym 17508 $abc$40840$n4378
.sym 17510 VexRiscv._zz_163_[16]
.sym 17512 VexRiscv._zz_214_[16]
.sym 17513 $abc$40840$n6779
.sym 17514 VexRiscv._zz_163_[16]
.sym 17515 $abc$40840$n6782_1
.sym 17519 VexRiscv._zz_194_[26]
.sym 17520 VexRiscv._zz_195_[32]
.sym 17521 VexRiscv._zz_195_[26]
.sym 17524 $abc$40840$n4938_1
.sym 17525 VexRiscv._zz_35_[16]
.sym 17526 $abc$40840$n5002_1
.sym 17527 $abc$40840$n5003
.sym 17530 $abc$40840$n4670
.sym 17531 $abc$40840$n4378
.sym 17532 VexRiscv._zz_35_[16]
.sym 17533 $abc$40840$n4665
.sym 17536 VexRiscv._zz_195_[27]
.sym 17537 VexRiscv._zz_194_[27]
.sym 17539 VexRiscv._zz_195_[32]
.sym 17542 VexRiscv._zz_311_
.sym 17543 VexRiscv._zz_194_[26]
.sym 17544 VexRiscv._zz_194_[27]
.sym 17548 slave_sel[0]
.sym 17557 array_muxed1[7]
.sym 17559 clk12_$glb_clk
.sym 17560 sys_rst_$glb_sr
.sym 17561 $abc$40840$n5708
.sym 17562 $abc$40840$n5698
.sym 17563 $abc$40840$n4065
.sym 17564 $abc$40840$n4062_1
.sym 17565 $abc$40840$n5706
.sym 17566 VexRiscv._zz_200_[19]
.sym 17567 VexRiscv._zz_200_[3]
.sym 17568 $abc$40840$n5690
.sym 17569 VexRiscv._zz_194_[26]
.sym 17573 VexRiscv._zz_194_[27]
.sym 17574 VexRiscv._zz_194_[14]
.sym 17575 VexRiscv._zz_35_[5]
.sym 17576 basesoc_uart_phy_storage[27]
.sym 17577 basesoc_uart_phy_source_payload_data[7]
.sym 17578 basesoc_uart_phy_source_payload_data[4]
.sym 17579 VexRiscv._zz_194_[26]
.sym 17580 VexRiscv._zz_194_[13]
.sym 17581 VexRiscv._zz_319_
.sym 17582 basesoc_uart_rx_fifo_wrport_we
.sym 17583 basesoc_uart_phy_source_payload_data[0]
.sym 17584 $abc$40840$n4957_1
.sym 17585 basesoc_timer0_load_storage[31]
.sym 17587 basesoc_uart_rx_fifo_wrport_we
.sym 17588 $abc$40840$n233
.sym 17589 $abc$40840$n4061
.sym 17590 array_muxed1[7]
.sym 17591 $abc$40840$n3904
.sym 17592 $abc$40840$n4945_1
.sym 17593 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 17594 basesoc_vexriscv_ibus_adr[26]
.sym 17595 basesoc_vexriscv_dbus_adr[28]
.sym 17596 basesoc_dat_w[7]
.sym 17604 basesoc_vexriscv_ibus_adr[24]
.sym 17606 $abc$40840$n3898_1
.sym 17607 $abc$40840$n3755
.sym 17611 $abc$40840$n3753
.sym 17612 $abc$40840$n3750
.sym 17614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 17615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 17618 grant
.sym 17620 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17621 basesoc_vexriscv_ibus_adr[23]
.sym 17622 $abc$40840$n3756
.sym 17623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 17624 basesoc_vexriscv_ibus_adr[25]
.sym 17629 $abc$40840$n4062_1
.sym 17630 basesoc_vexriscv_dbus_adr[23]
.sym 17632 $abc$40840$n4057
.sym 17636 $abc$40840$n3755
.sym 17637 $abc$40840$n3753
.sym 17638 $abc$40840$n3750
.sym 17641 $abc$40840$n4057
.sym 17642 $abc$40840$n4062_1
.sym 17643 $abc$40840$n3750
.sym 17644 $abc$40840$n3898_1
.sym 17649 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 17654 basesoc_vexriscv_ibus_adr[25]
.sym 17656 basesoc_vexriscv_ibus_adr[24]
.sym 17659 $abc$40840$n3753
.sym 17660 basesoc_vexriscv_dbus_adr[23]
.sym 17661 grant
.sym 17662 basesoc_vexriscv_ibus_adr[23]
.sym 17665 basesoc_vexriscv_ibus_adr[23]
.sym 17666 grant
.sym 17667 basesoc_vexriscv_dbus_adr[23]
.sym 17668 $abc$40840$n3756
.sym 17674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 17677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 17681 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 17682 clk12_$glb_clk
.sym 17684 $abc$40840$n3752
.sym 17685 $abc$40840$n5684
.sym 17686 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 17687 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 17688 $abc$40840$n7847
.sym 17689 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 17690 $abc$40840$n4064
.sym 17691 $abc$40840$n3751_1
.sym 17696 basesoc_dat_w[5]
.sym 17697 $abc$40840$n3895_1
.sym 17698 $abc$40840$n5680
.sym 17699 slave_sel[1]
.sym 17700 $abc$40840$n4063
.sym 17701 $abc$40840$n5690
.sym 17702 basesoc_vexriscv_ibus_adr[24]
.sym 17703 $abc$40840$n5708
.sym 17704 $abc$40840$n5710
.sym 17705 $abc$40840$n5698
.sym 17706 VexRiscv._zz_195_[32]
.sym 17708 $abc$40840$n3756
.sym 17710 basesoc_vexriscv_dbus_adr[16]
.sym 17711 VexRiscv.decode_to_execute_RS2[18]
.sym 17712 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 17713 VexRiscv._zz_129_[0]
.sym 17714 array_muxed0[1]
.sym 17715 $abc$40840$n4925_1
.sym 17716 $PACKER_VCC_NET
.sym 17717 $abc$40840$n4699_1
.sym 17718 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 17719 $abc$40840$n4350
.sym 17727 $abc$40840$n2516
.sym 17728 spiflash_bus_dat_r[3]
.sym 17732 basesoc_vexriscv_dbus_adr[27]
.sym 17734 $abc$40840$n3756
.sym 17736 $abc$40840$n3754_1
.sym 17737 $abc$40840$n3898_1
.sym 17740 basesoc_vexriscv_ibus_adr[27]
.sym 17743 $abc$40840$n3895_1
.sym 17745 $abc$40840$n3899_1
.sym 17746 grant
.sym 17747 $abc$40840$n4064
.sym 17748 basesoc_vexriscv_dbus_adr[24]
.sym 17749 $abc$40840$n4061
.sym 17751 $abc$40840$n3904
.sym 17752 spiflash_bus_dat_r[2]
.sym 17754 basesoc_vexriscv_dbus_adr[25]
.sym 17756 $abc$40840$n3751_1
.sym 17764 basesoc_vexriscv_dbus_adr[24]
.sym 17765 $abc$40840$n3754_1
.sym 17766 grant
.sym 17767 basesoc_vexriscv_dbus_adr[25]
.sym 17770 $abc$40840$n3751_1
.sym 17771 grant
.sym 17772 basesoc_vexriscv_ibus_adr[27]
.sym 17773 basesoc_vexriscv_dbus_adr[27]
.sym 17776 $abc$40840$n3904
.sym 17777 spiflash_bus_dat_r[2]
.sym 17778 $abc$40840$n4061
.sym 17779 $abc$40840$n3895_1
.sym 17782 basesoc_vexriscv_ibus_adr[27]
.sym 17783 grant
.sym 17784 $abc$40840$n3756
.sym 17785 basesoc_vexriscv_dbus_adr[27]
.sym 17788 spiflash_bus_dat_r[3]
.sym 17789 $abc$40840$n3895_1
.sym 17790 $abc$40840$n3904
.sym 17791 $abc$40840$n4064
.sym 17801 $abc$40840$n3899_1
.sym 17802 $abc$40840$n3898_1
.sym 17803 $abc$40840$n3751_1
.sym 17804 $abc$40840$n2516
.sym 17805 clk12_$glb_clk
.sym 17806 sys_rst_$glb_sr
.sym 17807 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 17808 array_muxed0[1]
.sym 17809 VexRiscv._zz_36_[19]
.sym 17810 array_muxed0[8]
.sym 17811 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 17812 $abc$40840$n4722_1
.sym 17813 $abc$40840$n4721_1
.sym 17814 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 17815 VexRiscv._zz_288_[19]
.sym 17816 $abc$40840$n5457_1
.sym 17820 $PACKER_GND_NET
.sym 17821 spiflash_bus_dat_r[4]
.sym 17822 $abc$40840$n2535
.sym 17824 $PACKER_VCC_NET
.sym 17825 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 17827 VexRiscv._zz_160_
.sym 17828 $abc$40840$n5684
.sym 17831 VexRiscv.decode_to_execute_RS2[9]
.sym 17832 grant
.sym 17834 basesoc_vexriscv_dbus_adr[24]
.sym 17835 $abc$40840$n5009
.sym 17837 VexRiscv.decode_to_execute_RS2[18]
.sym 17841 $PACKER_VCC_NET
.sym 17842 VexRiscv._zz_129_[7]
.sym 17850 basesoc_uart_tx_fifo_consume[1]
.sym 17858 basesoc_uart_tx_fifo_consume[2]
.sym 17859 basesoc_uart_tx_fifo_consume[0]
.sym 17866 $abc$40840$n2372
.sym 17867 basesoc_uart_tx_fifo_consume[3]
.sym 17880 $nextpnr_ICESTORM_LC_16$O
.sym 17883 basesoc_uart_tx_fifo_consume[0]
.sym 17886 $auto$alumacc.cc:474:replace_alu$4087.C[2]
.sym 17888 basesoc_uart_tx_fifo_consume[1]
.sym 17892 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 17894 basesoc_uart_tx_fifo_consume[2]
.sym 17896 $auto$alumacc.cc:474:replace_alu$4087.C[2]
.sym 17899 basesoc_uart_tx_fifo_consume[3]
.sym 17902 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 17927 $abc$40840$n2372
.sym 17928 clk12_$glb_clk
.sym 17929 sys_rst_$glb_sr
.sym 17930 $abc$40840$n4069
.sym 17931 VexRiscv.decode_to_execute_RS2[18]
.sym 17932 VexRiscv._zz_129_[0]
.sym 17933 $abc$40840$n4076
.sym 17934 VexRiscv._zz_199_[0]
.sym 17935 VexRiscv._zz_49_[1]
.sym 17936 VexRiscv._zz_199_[19]
.sym 17937 VexRiscv._zz_36_[0]
.sym 17943 $abc$40840$n4726_1
.sym 17944 $abc$40840$n4841
.sym 17947 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 17949 $abc$40840$n4357
.sym 17952 $abc$40840$n3932
.sym 17953 VexRiscv._zz_170_[0]
.sym 17955 VexRiscv._zz_170_[1]
.sym 17956 basesoc_vexriscv_dbus_adr[1]
.sym 17957 VexRiscv._zz_49_[1]
.sym 17959 $abc$40840$n4981_1
.sym 17961 VexRiscv._zz_149_
.sym 17962 basesoc_vexriscv_dbus_adr[8]
.sym 17989 $abc$40840$n2433
.sym 17992 basesoc_dat_w[2]
.sym 18022 basesoc_dat_w[2]
.sym 18050 $abc$40840$n2433
.sym 18051 clk12_$glb_clk
.sym 18052 sys_rst_$glb_sr
.sym 18053 $abc$40840$n4070
.sym 18054 basesoc_vexriscv_dbus_adr[24]
.sym 18055 array_muxed1[3]
.sym 18056 $abc$40840$n4071
.sym 18058 basesoc_vexriscv_dbus_adr[16]
.sym 18059 array_muxed1[10]
.sym 18060 basesoc_vexriscv_dbus_adr[1]
.sym 18061 basesoc_vexriscv_ibus_adr[8]
.sym 18067 $abc$40840$n4348
.sym 18068 VexRiscv._zz_170_[1]
.sym 18069 basesoc_uart_rx_fifo_consume[1]
.sym 18071 csrbankarray_csrbank2_dat0_w[0]
.sym 18074 $abc$40840$n3909
.sym 18076 VexRiscv.decode_to_execute_RS2[9]
.sym 18077 $abc$40840$n4965_1
.sym 18078 basesoc_uart_rx_fifo_wrport_we
.sym 18079 $PACKER_VCC_NET
.sym 18081 basesoc_timer0_load_storage[31]
.sym 18082 basesoc_vexriscv_ibus_adr[1]
.sym 18084 basesoc_dat_w[7]
.sym 18087 basesoc_vexriscv_dbus_adr[28]
.sym 18088 $abc$40840$n2413
.sym 18102 basesoc_dat_w[5]
.sym 18113 basesoc_dat_w[1]
.sym 18117 basesoc_dat_w[7]
.sym 18121 $abc$40840$n2435
.sym 18130 basesoc_dat_w[1]
.sym 18145 basesoc_dat_w[5]
.sym 18166 basesoc_dat_w[7]
.sym 18173 $abc$40840$n2435
.sym 18174 clk12_$glb_clk
.sym 18175 sys_rst_$glb_sr
.sym 18178 $abc$40840$n7000
.sym 18179 $abc$40840$n7003
.sym 18180 $abc$40840$n7006
.sym 18182 basesoc_timer0_load_storage[7]
.sym 18183 $PACKER_VCC_NET
.sym 18184 VexRiscv._zz_129_[5]
.sym 18185 $abc$40840$n5772
.sym 18188 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 18190 $abc$40840$n4919_1
.sym 18193 VexRiscv._zz_170_[0]
.sym 18194 VexRiscv._zz_170_[0]
.sym 18197 VexRiscv._zz_151_[19]
.sym 18198 VexRiscv._zz_32_[0]
.sym 18199 array_muxed1[3]
.sym 18203 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 18206 basesoc_vexriscv_dbus_adr[16]
.sym 18207 $PACKER_VCC_NET
.sym 18218 basesoc_uart_phy_source_valid
.sym 18220 basesoc_ctrl_reset_reset_r
.sym 18232 basesoc_uart_rx_fifo_level0[4]
.sym 18235 $abc$40840$n2429
.sym 18236 $abc$40840$n3802_1
.sym 18280 basesoc_ctrl_reset_reset_r
.sym 18286 basesoc_uart_rx_fifo_level0[4]
.sym 18287 basesoc_uart_phy_source_valid
.sym 18289 $abc$40840$n3802_1
.sym 18296 $abc$40840$n2429
.sym 18297 clk12_$glb_clk
.sym 18298 sys_rst_$glb_sr
.sym 18301 basesoc_vexriscv_ibus_adr[1]
.sym 18302 $abc$40840$n3802_1
.sym 18304 $abc$40840$n2413
.sym 18307 VexRiscv.CsrPlugin_mtval[3]
.sym 18316 $PACKER_VCC_NET
.sym 18319 $abc$40840$n6998
.sym 18320 basesoc_uart_rx_fifo_level0[4]
.sym 18321 VexRiscv._zz_49_[0]
.sym 18322 $abc$40840$n7000
.sym 18323 basesoc_uart_rx_fifo_level0[1]
.sym 18331 basesoc_uart_rx_fifo_level0[4]
.sym 18333 $PACKER_VCC_NET
.sym 18342 basesoc_uart_rx_fifo_level0[4]
.sym 18345 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 18346 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 18347 basesoc_uart_rx_fifo_readable
.sym 18349 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 18359 $abc$40840$n3790_1
.sym 18367 $abc$40840$n3802_1
.sym 18382 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 18386 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 18404 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 18415 basesoc_uart_rx_fifo_readable
.sym 18416 $abc$40840$n3802_1
.sym 18417 $abc$40840$n3790_1
.sym 18418 basesoc_uart_rx_fifo_level0[4]
.sym 18419 $abc$40840$n8283_$glb_ce
.sym 18420 clk12_$glb_clk
.sym 18423 $abc$40840$n2427
.sym 18427 $abc$40840$n2403
.sym 18428 basesoc_uart_rx_fifo_level0[1]
.sym 18430 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 18431 $abc$40840$n4877_1
.sym 18439 $abc$40840$n2465
.sym 18442 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 18448 VexRiscv._zz_149_
.sym 18453 basesoc_vexriscv_dbus_adr[8]
.sym 18456 sys_rst
.sym 18457 $abc$40840$n2427
.sym 18464 basesoc_uart_rx_fifo_consume[1]
.sym 18481 $abc$40840$n2427
.sym 18504 basesoc_uart_rx_fifo_consume[1]
.sym 18542 $abc$40840$n2427
.sym 18543 clk12_$glb_clk
.sym 18544 sys_rst_$glb_sr
.sym 18552 VexRiscv._zz_149_
.sym 18561 $abc$40840$n4345
.sym 18562 VexRiscv._zz_47_[1]
.sym 18576 $abc$40840$n2413
.sym 18684 basesoc_dat_w[2]
.sym 18897 basesoc_uart_tx_fifo_produce[1]
.sym 18907 $abc$40840$n5973
.sym 18909 $abc$40840$n6002
.sym 18921 basesoc_timer0_value[3]
.sym 18934 spram_dataout10[13]
.sym 18935 $abc$40840$n2439
.sym 18937 basesoc_ctrl_reset_reset_r
.sym 18940 array_muxed1[15]
.sym 18943 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 18944 $abc$40840$n5880_1
.sym 18945 slave_sel_r[2]
.sym 18952 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 18958 spram_dataout00[13]
.sym 18962 $abc$40840$n6100_1
.sym 18963 $abc$40840$n6348_1
.sym 18966 $abc$40840$n5880_1
.sym 18967 array_muxed1[15]
.sym 18972 spram_dataout10[13]
.sym 18973 $abc$40840$n5880_1
.sym 18974 slave_sel_r[2]
.sym 18975 spram_dataout00[13]
.sym 18980 basesoc_ctrl_reset_reset_r
.sym 18984 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 18985 $abc$40840$n5880_1
.sym 18986 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 18987 $abc$40840$n6100_1
.sym 18990 $abc$40840$n5880_1
.sym 18991 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 18992 $abc$40840$n6100_1
.sym 18993 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 18997 $abc$40840$n5880_1
.sym 18998 array_muxed1[15]
.sym 19002 $abc$40840$n5880_1
.sym 19003 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 19004 $abc$40840$n6100_1
.sym 19005 $abc$40840$n6348_1
.sym 19008 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 19009 $abc$40840$n5880_1
.sym 19010 $abc$40840$n6348_1
.sym 19011 $abc$40840$n6100_1
.sym 19012 $abc$40840$n2439
.sym 19013 clk12_$glb_clk
.sym 19014 sys_rst_$glb_sr
.sym 19021 basesoc_uart_tx_fifo_produce[2]
.sym 19022 basesoc_uart_tx_fifo_produce[3]
.sym 19023 $abc$40840$n2392
.sym 19024 basesoc_uart_tx_fifo_produce[0]
.sym 19026 $abc$40840$n2391
.sym 19035 $abc$40840$n2439
.sym 19040 spram_wren0
.sym 19042 $abc$40840$n6492
.sym 19046 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 19054 $abc$40840$n6488_1
.sym 19058 $abc$40840$n6348_1
.sym 19061 spram_maskwren00[0]
.sym 19065 basesoc_timer0_value_status[11]
.sym 19066 $abc$40840$n5880_1
.sym 19117 basesoc_timer0_value[24]
.sym 19122 basesoc_timer0_value[6]
.sym 19123 $abc$40840$n2447
.sym 19127 basesoc_timer0_value[3]
.sym 19129 basesoc_timer0_value[3]
.sym 19147 basesoc_timer0_value[24]
.sym 19156 basesoc_timer0_value[6]
.sym 19175 $abc$40840$n2447
.sym 19176 clk12_$glb_clk
.sym 19177 sys_rst_$glb_sr
.sym 19178 basesoc_uart_phy_tx_reg[3]
.sym 19179 basesoc_uart_phy_tx_reg[6]
.sym 19180 basesoc_uart_phy_tx_reg[4]
.sym 19181 basesoc_uart_phy_tx_reg[0]
.sym 19182 basesoc_uart_phy_tx_reg[5]
.sym 19183 basesoc_uart_phy_tx_reg[1]
.sym 19184 basesoc_uart_phy_tx_reg[2]
.sym 19185 basesoc_uart_phy_tx_reg[7]
.sym 19192 array_muxed1[15]
.sym 19193 $abc$40840$n6475_1
.sym 19194 basesoc_timer0_reload_storage[14]
.sym 19197 sys_rst
.sym 19199 $abc$40840$n6469_1
.sym 19201 basesoc_timer0_reload_storage[14]
.sym 19202 basesoc_uart_phy_storage[3]
.sym 19204 basesoc_dat_w[4]
.sym 19205 $abc$40840$n2281
.sym 19206 $abc$40840$n2441
.sym 19208 $abc$40840$n5880_1
.sym 19209 $abc$40840$n3825
.sym 19211 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 19212 $abc$40840$n3833
.sym 19213 $abc$40840$n5947
.sym 19219 basesoc_timer0_value_status[3]
.sym 19221 $abc$40840$n2281
.sym 19222 $abc$40840$n3813
.sym 19223 basesoc_timer0_value_status[6]
.sym 19231 basesoc_we
.sym 19232 basesoc_timer0_value_status[11]
.sym 19233 basesoc_dat_w[3]
.sym 19235 sys_rst
.sym 19236 $abc$40840$n5949
.sym 19238 $abc$40840$n3833
.sym 19242 $abc$40840$n5948
.sym 19250 $abc$40840$n3812
.sym 19259 sys_rst
.sym 19260 $abc$40840$n3833
.sym 19261 $abc$40840$n3812
.sym 19277 basesoc_dat_w[3]
.sym 19283 basesoc_timer0_value_status[6]
.sym 19284 $abc$40840$n5949
.sym 19288 basesoc_timer0_value_status[3]
.sym 19289 $abc$40840$n5948
.sym 19290 basesoc_timer0_value_status[11]
.sym 19291 $abc$40840$n5949
.sym 19294 basesoc_we
.sym 19296 $abc$40840$n3813
.sym 19298 $abc$40840$n2281
.sym 19299 clk12_$glb_clk
.sym 19300 sys_rst_$glb_sr
.sym 19301 $abc$40840$n2441
.sym 19302 $abc$40840$n5932
.sym 19303 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 19304 $abc$40840$n6832
.sym 19305 $abc$40840$n5944
.sym 19306 $abc$40840$n6829_1
.sym 19307 $abc$40840$n6831_1
.sym 19308 basesoc_dat_w[4]
.sym 19312 array_muxed1[3]
.sym 19313 basesoc_timer0_value[9]
.sym 19316 array_muxed0[12]
.sym 19317 array_muxed0[13]
.sym 19319 array_muxed0[12]
.sym 19320 $abc$40840$n6100_1
.sym 19321 $abc$40840$n2298
.sym 19322 array_muxed0[4]
.sym 19323 basesoc_uart_phy_storage[3]
.sym 19325 $abc$40840$n6878
.sym 19326 $abc$40840$n2447
.sym 19327 basesoc_adr[3]
.sym 19328 basesoc_timer0_value[14]
.sym 19329 basesoc_timer0_value[15]
.sym 19330 $abc$40840$n3813
.sym 19332 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 19333 $abc$40840$n6881
.sym 19334 basesoc_timer0_reload_storage[15]
.sym 19336 $abc$40840$n3812
.sym 19343 basesoc_timer0_value_status[17]
.sym 19344 $abc$40840$n5958
.sym 19346 $abc$40840$n5948
.sym 19347 $abc$40840$n6006
.sym 19350 basesoc_timer0_value_status[14]
.sym 19351 basesoc_timer0_reload_storage[8]
.sym 19352 basesoc_timer0_value_status[9]
.sym 19353 $abc$40840$n2447
.sym 19355 $abc$40840$n6005
.sym 19356 basesoc_timer0_value_status[24]
.sym 19358 basesoc_timer0_value[15]
.sym 19359 $abc$40840$n6860
.sym 19360 basesoc_timer0_value[0]
.sym 19363 $abc$40840$n5939
.sym 19366 basesoc_timer0_value[17]
.sym 19367 basesoc_timer0_eventmanager_status_w
.sym 19369 $abc$40840$n3825
.sym 19370 $abc$40840$n5959
.sym 19373 $abc$40840$n5947
.sym 19375 $abc$40840$n6005
.sym 19376 basesoc_timer0_value_status[14]
.sym 19377 $abc$40840$n5948
.sym 19378 $abc$40840$n6006
.sym 19383 basesoc_timer0_value[17]
.sym 19389 basesoc_timer0_value[0]
.sym 19393 basesoc_timer0_value_status[9]
.sym 19394 $abc$40840$n5948
.sym 19395 $abc$40840$n5959
.sym 19396 $abc$40840$n5958
.sym 19399 $abc$40840$n5947
.sym 19400 basesoc_timer0_value_status[17]
.sym 19406 basesoc_timer0_value[15]
.sym 19411 $abc$40840$n3825
.sym 19412 basesoc_timer0_value_status[24]
.sym 19413 basesoc_timer0_reload_storage[8]
.sym 19414 $abc$40840$n5939
.sym 19418 basesoc_timer0_eventmanager_status_w
.sym 19419 $abc$40840$n6860
.sym 19420 basesoc_timer0_reload_storage[8]
.sym 19421 $abc$40840$n2447
.sym 19422 clk12_$glb_clk
.sym 19423 sys_rst_$glb_sr
.sym 19424 basesoc_timer0_value[15]
.sym 19425 $abc$40840$n6186_1
.sym 19428 $abc$40840$n6012
.sym 19429 $abc$40840$n5939
.sym 19431 basesoc_timer0_value[11]
.sym 19437 basesoc_timer0_load_storage[16]
.sym 19438 basesoc_timer0_value_status[9]
.sym 19439 basesoc_adr[2]
.sym 19440 basesoc_timer0_en_storage
.sym 19441 basesoc_dat_w[4]
.sym 19442 $PACKER_VCC_NET
.sym 19443 $abc$40840$n3731
.sym 19444 basesoc_timer0_value[16]
.sym 19445 $abc$40840$n6434
.sym 19446 basesoc_timer0_value[21]
.sym 19447 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 19449 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 19450 basesoc_timer0_load_storage[11]
.sym 19451 $abc$40840$n5939
.sym 19452 $abc$40840$n3818
.sym 19453 basesoc_timer0_load_storage[8]
.sym 19454 basesoc_dat_w[1]
.sym 19455 basesoc_dat_w[2]
.sym 19457 $abc$40840$n3864
.sym 19458 basesoc_dat_w[4]
.sym 19459 array_muxed1[13]
.sym 19467 $abc$40840$n6869
.sym 19468 $abc$40840$n6184_1
.sym 19470 basesoc_timer0_load_storage[3]
.sym 19472 basesoc_timer0_reload_storage[11]
.sym 19473 $abc$40840$n6004
.sym 19474 basesoc_timer0_eventmanager_status_w
.sym 19475 $abc$40840$n6170_1
.sym 19477 basesoc_timer0_load_storage[8]
.sym 19478 basesoc_timer0_en_storage
.sym 19479 basesoc_timer0_reload_storage[14]
.sym 19480 $abc$40840$n6172_1
.sym 19482 basesoc_timer0_reload_storage[3]
.sym 19483 $abc$40840$n6002
.sym 19485 $abc$40840$n6878
.sym 19486 $abc$40840$n5999
.sym 19487 basesoc_timer0_load_storage[7]
.sym 19490 $abc$40840$n3813
.sym 19491 basesoc_timer0_load_storage[14]
.sym 19493 $abc$40840$n6162_1
.sym 19495 $abc$40840$n6845
.sym 19498 basesoc_timer0_en_storage
.sym 19499 $abc$40840$n6162_1
.sym 19501 basesoc_timer0_load_storage[3]
.sym 19504 $abc$40840$n6004
.sym 19505 $abc$40840$n6002
.sym 19506 $abc$40840$n5999
.sym 19507 $abc$40840$n3813
.sym 19510 $abc$40840$n6869
.sym 19511 basesoc_timer0_reload_storage[11]
.sym 19512 basesoc_timer0_eventmanager_status_w
.sym 19517 basesoc_timer0_eventmanager_status_w
.sym 19518 basesoc_timer0_reload_storage[14]
.sym 19519 $abc$40840$n6878
.sym 19523 basesoc_timer0_reload_storage[3]
.sym 19524 basesoc_timer0_eventmanager_status_w
.sym 19525 $abc$40840$n6845
.sym 19528 $abc$40840$n6170_1
.sym 19529 basesoc_timer0_load_storage[7]
.sym 19531 basesoc_timer0_en_storage
.sym 19534 $abc$40840$n6172_1
.sym 19536 basesoc_timer0_en_storage
.sym 19537 basesoc_timer0_load_storage[8]
.sym 19540 basesoc_timer0_load_storage[14]
.sym 19541 basesoc_timer0_en_storage
.sym 19542 $abc$40840$n6184_1
.sym 19545 clk12_$glb_clk
.sym 19546 sys_rst_$glb_sr
.sym 19547 $abc$40840$n6804_1
.sym 19548 $abc$40840$n6015
.sym 19549 $abc$40840$n6176_1
.sym 19550 $abc$40840$n6805_1
.sym 19551 basesoc_ctrl_storage[15]
.sym 19552 $abc$40840$n6016
.sym 19553 basesoc_ctrl_storage[13]
.sym 19554 $abc$40840$n6013
.sym 19557 $abc$40840$n4505_1
.sym 19558 $abc$40840$n4896
.sym 19560 $abc$40840$n5949
.sym 19562 $abc$40840$n2472
.sym 19563 basesoc_adr[2]
.sym 19564 basesoc_timer0_value[11]
.sym 19566 basesoc_timer0_reload_storage[12]
.sym 19567 basesoc_dat_w[2]
.sym 19568 $abc$40840$n5948
.sym 19571 $abc$40840$n3816
.sym 19573 basesoc_timer0_load_storage[7]
.sym 19574 basesoc_adr[4]
.sym 19575 array_muxed0[8]
.sym 19576 basesoc_timer0_value[28]
.sym 19578 $abc$40840$n6096_1
.sym 19580 basesoc_adr[4]
.sym 19582 basesoc_dat_w[7]
.sym 19590 basesoc_timer0_value_status[15]
.sym 19593 basesoc_timer0_value_status[12]
.sym 19598 basesoc_timer0_value[12]
.sym 19599 $abc$40840$n2447
.sym 19600 basesoc_timer0_reload_storage[7]
.sym 19601 basesoc_timer0_value[7]
.sym 19604 basesoc_timer0_value[31]
.sym 19605 $abc$40840$n3822
.sym 19608 $abc$40840$n5948
.sym 19611 basesoc_timer0_value[22]
.sym 19612 basesoc_timer0_reload_storage[12]
.sym 19613 basesoc_timer0_value[4]
.sym 19615 $abc$40840$n3825
.sym 19617 basesoc_timer0_value[23]
.sym 19623 basesoc_timer0_value[7]
.sym 19628 basesoc_timer0_value[31]
.sym 19633 basesoc_timer0_value_status[15]
.sym 19634 $abc$40840$n3822
.sym 19635 $abc$40840$n5948
.sym 19636 basesoc_timer0_reload_storage[7]
.sym 19639 basesoc_timer0_value[22]
.sym 19645 basesoc_timer0_value[4]
.sym 19651 basesoc_timer0_value[12]
.sym 19657 basesoc_timer0_value[23]
.sym 19663 basesoc_timer0_value_status[12]
.sym 19664 $abc$40840$n3825
.sym 19665 basesoc_timer0_reload_storage[12]
.sym 19666 $abc$40840$n5948
.sym 19667 $abc$40840$n2447
.sym 19668 clk12_$glb_clk
.sym 19669 sys_rst_$glb_sr
.sym 19670 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 19671 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 19672 $abc$40840$n5968
.sym 19673 basesoc_timer0_value[10]
.sym 19674 $abc$40840$n6192_1
.sym 19675 $abc$40840$n5967
.sym 19676 $abc$40840$n3816
.sym 19677 basesoc_timer0_value[18]
.sym 19678 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 19679 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 19681 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 19682 sys_rst
.sym 19686 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 19687 slave_sel_r[2]
.sym 19689 sys_rst
.sym 19691 $abc$40840$n3708
.sym 19692 $abc$40840$n5949
.sym 19693 basesoc_timer0_value[2]
.sym 19695 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 19696 $abc$40840$n3734
.sym 19697 basesoc_timer0_value_status[22]
.sym 19698 $abc$40840$n5947
.sym 19699 basesoc_uart_phy_storage[3]
.sym 19700 $abc$40840$n3730_1
.sym 19701 $abc$40840$n3825
.sym 19702 VexRiscv.decode_to_execute_RS2[12]
.sym 19703 basesoc_timer0_load_storage[23]
.sym 19704 $abc$40840$n5880_1
.sym 19705 $abc$40840$n5939
.sym 19711 basesoc_timer0_load_storage[20]
.sym 19713 basesoc_timer0_load_storage[12]
.sym 19715 basesoc_timer0_value_status[4]
.sym 19716 $abc$40840$n3818
.sym 19718 $abc$40840$n5984
.sym 19719 basesoc_timer0_reload_storage[20]
.sym 19722 $abc$40840$n5982
.sym 19725 basesoc_dat_w[2]
.sym 19726 basesoc_dat_w[1]
.sym 19727 $abc$40840$n5981
.sym 19730 $abc$40840$n5983
.sym 19733 basesoc_dat_w[4]
.sym 19734 $abc$40840$n5949
.sym 19736 $abc$40840$n3828
.sym 19738 $abc$40840$n2431
.sym 19739 basesoc_dat_w[6]
.sym 19741 $abc$40840$n3816
.sym 19742 $abc$40840$n5985
.sym 19744 $abc$40840$n5982
.sym 19745 basesoc_timer0_reload_storage[20]
.sym 19746 $abc$40840$n3828
.sym 19751 basesoc_dat_w[1]
.sym 19758 basesoc_dat_w[4]
.sym 19762 $abc$40840$n3816
.sym 19763 basesoc_timer0_load_storage[20]
.sym 19764 $abc$40840$n3818
.sym 19765 basesoc_timer0_load_storage[12]
.sym 19768 $abc$40840$n5985
.sym 19769 $abc$40840$n5983
.sym 19770 $abc$40840$n5981
.sym 19771 $abc$40840$n5984
.sym 19774 basesoc_dat_w[6]
.sym 19783 basesoc_dat_w[2]
.sym 19786 $abc$40840$n5949
.sym 19789 basesoc_timer0_value_status[4]
.sym 19790 $abc$40840$n2431
.sym 19791 clk12_$glb_clk
.sym 19792 sys_rst_$glb_sr
.sym 19793 $abc$40840$n5975
.sym 19794 $abc$40840$n5966
.sym 19795 $abc$40840$n5976
.sym 19796 $abc$40840$n2431
.sym 19797 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 19798 $abc$40840$n5965
.sym 19799 $abc$40840$n6800_1
.sym 19800 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 19801 $abc$40840$n6046_1
.sym 19804 $abc$40840$n4365
.sym 19805 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 19806 $abc$40840$n3816
.sym 19807 basesoc_adr[2]
.sym 19808 basesoc_timer0_value[10]
.sym 19810 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 19811 $abc$40840$n6100_1
.sym 19812 $abc$40840$n3818
.sym 19816 array_muxed0[3]
.sym 19817 $abc$40840$n3812
.sym 19819 $abc$40840$n2429
.sym 19821 $abc$40840$n3813
.sym 19822 csrbankarray_csrbank2_dat0_w[6]
.sym 19823 $abc$40840$n3727_1
.sym 19824 basesoc_timer0_reload_storage[19]
.sym 19825 VexRiscv._zz_170_[1]
.sym 19826 basesoc_timer0_load_storage[30]
.sym 19827 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 19835 basesoc_timer0_reload_storage[31]
.sym 19836 basesoc_timer0_reload_storage[11]
.sym 19837 $abc$40840$n5972
.sym 19838 $abc$40840$n5980
.sym 19839 basesoc_timer0_load_storage[14]
.sym 19840 $abc$40840$n3816
.sym 19841 $abc$40840$n5986
.sym 19843 basesoc_timer0_reload_storage[31]
.sym 19844 $abc$40840$n3822
.sym 19846 $abc$40840$n3725
.sym 19847 $abc$40840$n3813
.sym 19849 basesoc_timer0_load_storage[13]
.sym 19850 basesoc_timer0_en_storage
.sym 19852 basesoc_timer0_reload_storage[3]
.sym 19853 $abc$40840$n3825
.sym 19854 basesoc_timer0_reload_storage[6]
.sym 19856 basesoc_timer0_eventmanager_status_w
.sym 19857 $abc$40840$n6182_1
.sym 19858 $abc$40840$n5947
.sym 19859 $abc$40840$n3708
.sym 19860 $abc$40840$n6218_1
.sym 19861 $abc$40840$n5973
.sym 19862 basesoc_timer0_load_storage[31]
.sym 19863 basesoc_timer0_value_status[19]
.sym 19864 $abc$40840$n6929
.sym 19867 basesoc_timer0_reload_storage[6]
.sym 19868 $abc$40840$n3822
.sym 19869 $abc$40840$n3816
.sym 19870 basesoc_timer0_load_storage[14]
.sym 19874 basesoc_timer0_en_storage
.sym 19875 $abc$40840$n6182_1
.sym 19876 basesoc_timer0_load_storage[13]
.sym 19879 basesoc_timer0_eventmanager_status_w
.sym 19880 basesoc_timer0_reload_storage[31]
.sym 19882 $abc$40840$n6929
.sym 19885 $abc$40840$n5972
.sym 19886 basesoc_timer0_reload_storage[11]
.sym 19887 $abc$40840$n3825
.sym 19888 $abc$40840$n5973
.sym 19891 basesoc_timer0_en_storage
.sym 19892 basesoc_timer0_load_storage[31]
.sym 19894 $abc$40840$n6218_1
.sym 19898 $abc$40840$n5980
.sym 19899 $abc$40840$n5986
.sym 19900 $abc$40840$n3813
.sym 19903 basesoc_timer0_reload_storage[3]
.sym 19904 $abc$40840$n5947
.sym 19905 basesoc_timer0_value_status[19]
.sym 19906 $abc$40840$n3822
.sym 19909 basesoc_timer0_load_storage[31]
.sym 19910 basesoc_timer0_reload_storage[31]
.sym 19911 $abc$40840$n3725
.sym 19912 $abc$40840$n3708
.sym 19914 clk12_$glb_clk
.sym 19915 sys_rst_$glb_sr
.sym 19916 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 19917 $abc$40840$n3814
.sym 19918 $abc$40840$n3828
.sym 19919 $abc$40840$n3825
.sym 19920 array_muxed1[12]
.sym 19921 $abc$40840$n5974
.sym 19922 $abc$40840$n3829
.sym 19923 $abc$40840$n2429
.sym 19927 $abc$40840$n4615_1
.sym 19928 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 19929 $abc$40840$n6799
.sym 19931 $PACKER_VCC_NET
.sym 19932 basesoc_timer0_load_storage[11]
.sym 19933 $abc$40840$n3710
.sym 19934 basesoc_timer0_reload_storage[18]
.sym 19936 $abc$40840$n5971
.sym 19939 array_muxed0[6]
.sym 19940 basesoc_timer0_load_storage[8]
.sym 19942 $abc$40840$n2431
.sym 19945 $abc$40840$n3864
.sym 19946 $abc$40840$n4980
.sym 19947 $abc$40840$n6789_1
.sym 19950 VexRiscv._zz_35_[13]
.sym 19951 $abc$40840$n3814
.sym 19957 $abc$40840$n3823
.sym 19959 basesoc_timer0_reload_storage[26]
.sym 19960 $abc$40840$n6001
.sym 19962 basesoc_timer0_reload_storage[27]
.sym 19963 $abc$40840$n3820
.sym 19964 $abc$40840$n3831
.sym 19965 $abc$40840$n6003
.sym 19966 basesoc_timer0_reload_storage[14]
.sym 19967 basesoc_timer0_value_status[22]
.sym 19968 $abc$40840$n2431
.sym 19970 $abc$40840$n5947
.sym 19971 basesoc_timer0_value_status[30]
.sym 19972 $abc$40840$n3831
.sym 19973 basesoc_timer0_load_storage[6]
.sym 19974 $abc$40840$n3814
.sym 19975 $abc$40840$n5939
.sym 19976 $abc$40840$n3825
.sym 19978 basesoc_timer0_value_status[26]
.sym 19979 $abc$40840$n6000
.sym 19980 basesoc_dat_w[5]
.sym 19982 basesoc_adr[4]
.sym 19983 $abc$40840$n3828
.sym 19984 basesoc_timer0_reload_storage[19]
.sym 19985 basesoc_timer0_reload_storage[30]
.sym 19986 basesoc_timer0_load_storage[30]
.sym 19990 $abc$40840$n3831
.sym 19991 $abc$40840$n3828
.sym 19992 basesoc_timer0_reload_storage[19]
.sym 19993 basesoc_timer0_reload_storage[27]
.sym 19997 $abc$40840$n3820
.sym 19998 $abc$40840$n6003
.sym 19999 basesoc_timer0_load_storage[30]
.sym 20002 basesoc_adr[4]
.sym 20004 $abc$40840$n3823
.sym 20008 basesoc_timer0_value_status[22]
.sym 20009 $abc$40840$n5939
.sym 20010 basesoc_timer0_value_status[30]
.sym 20011 $abc$40840$n5947
.sym 20014 basesoc_timer0_reload_storage[26]
.sym 20015 basesoc_timer0_value_status[26]
.sym 20016 $abc$40840$n5939
.sym 20017 $abc$40840$n3831
.sym 20020 basesoc_timer0_reload_storage[30]
.sym 20021 $abc$40840$n6000
.sym 20022 $abc$40840$n6001
.sym 20023 $abc$40840$n3831
.sym 20026 basesoc_timer0_reload_storage[14]
.sym 20027 $abc$40840$n3814
.sym 20028 basesoc_timer0_load_storage[6]
.sym 20029 $abc$40840$n3825
.sym 20032 basesoc_dat_w[5]
.sym 20036 $abc$40840$n2431
.sym 20037 clk12_$glb_clk
.sym 20038 sys_rst_$glb_sr
.sym 20039 VexRiscv._zz_79_[13]
.sym 20042 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 20045 $abc$40840$n6045_1
.sym 20046 $abc$40840$n2450
.sym 20049 $PACKER_VCC_NET
.sym 20050 $abc$40840$n4830
.sym 20052 $abc$40840$n3829
.sym 20054 $abc$40840$n3825
.sym 20057 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 20058 basesoc_dat_w[7]
.sym 20060 $abc$40840$n3814
.sym 20061 $abc$40840$n3823
.sym 20062 $abc$40840$n3828
.sym 20063 $abc$40840$n4938_1
.sym 20064 basesoc_timer0_load_storage[7]
.sym 20065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 20066 array_muxed0[8]
.sym 20067 $abc$40840$n3730_1
.sym 20068 basesoc_adr[4]
.sym 20069 basesoc_dat_w[7]
.sym 20070 $abc$40840$n5922_1
.sym 20071 $abc$40840$n2443
.sym 20072 basesoc_adr[4]
.sym 20074 $abc$40840$n6096_1
.sym 20080 sys_rst
.sym 20081 basesoc_timer0_reload_storage[24]
.sym 20082 $abc$40840$n2443
.sym 20084 basesoc_dat_w[2]
.sym 20087 $abc$40840$n3708
.sym 20090 $abc$40840$n3812
.sym 20092 $abc$40840$n3725
.sym 20093 $abc$40840$n3730_1
.sym 20096 basesoc_adr[4]
.sym 20100 basesoc_timer0_load_storage[8]
.sym 20103 basesoc_dat_w[7]
.sym 20110 basesoc_dat_w[3]
.sym 20111 $abc$40840$n3831
.sym 20113 $abc$40840$n3831
.sym 20114 $abc$40840$n3812
.sym 20115 sys_rst
.sym 20121 basesoc_dat_w[7]
.sym 20127 basesoc_dat_w[2]
.sym 20131 $abc$40840$n3725
.sym 20132 $abc$40840$n3730_1
.sym 20133 basesoc_timer0_reload_storage[24]
.sym 20134 basesoc_timer0_load_storage[8]
.sym 20145 basesoc_dat_w[3]
.sym 20149 basesoc_adr[4]
.sym 20150 $abc$40840$n3708
.sym 20156 basesoc_adr[4]
.sym 20157 $abc$40840$n3725
.sym 20159 $abc$40840$n2443
.sym 20160 clk12_$glb_clk
.sym 20161 sys_rst_$glb_sr
.sym 20162 $abc$40840$n4962
.sym 20163 $abc$40840$n4990_1
.sym 20164 VexRiscv._zz_79_[8]
.sym 20165 $abc$40840$n4963_1
.sym 20166 $abc$40840$n4991_1
.sym 20167 VexRiscv._zz_52_
.sym 20168 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 20169 $abc$40840$n4975
.sym 20175 $abc$40840$n4530_1
.sym 20177 VexRiscv._zz_79_[7]
.sym 20178 $abc$40840$n4668
.sym 20179 $abc$40840$n4373_1
.sym 20180 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 20181 $abc$40840$n2256
.sym 20185 $abc$40840$n4373_1
.sym 20186 $abc$40840$n4912
.sym 20187 basesoc_uart_phy_storage[3]
.sym 20188 VexRiscv._zz_163_[11]
.sym 20189 eventmanager_status_w[1]
.sym 20191 $abc$40840$n4619_1
.sym 20192 basesoc_ctrl_storage[17]
.sym 20193 VexRiscv._zz_35_[8]
.sym 20194 VexRiscv.decode_to_execute_RS2[12]
.sym 20195 VexRiscv._zz_215_[8]
.sym 20196 VexRiscv._zz_79_[3]
.sym 20197 $abc$40840$n102
.sym 20203 VexRiscv._zz_214_[11]
.sym 20208 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 20209 VexRiscv._zz_214_[8]
.sym 20213 eventmanager_status_w[1]
.sym 20214 VexRiscv._zz_163_[8]
.sym 20219 eventsourceprocess1_old_trigger
.sym 20221 VexRiscv._zz_79_[8]
.sym 20223 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 20224 VexRiscv._zz_163_[11]
.sym 20229 VexRiscv._zz_79_[11]
.sym 20230 VexRiscv._zz_160_
.sym 20232 VexRiscv._zz_253_[1]
.sym 20233 $abc$40840$n6782_1
.sym 20234 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 20236 VexRiscv._zz_214_[11]
.sym 20237 $abc$40840$n6782_1
.sym 20239 VexRiscv._zz_163_[11]
.sym 20244 eventmanager_status_w[1]
.sym 20245 eventsourceprocess1_old_trigger
.sym 20249 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 20250 VexRiscv._zz_253_[1]
.sym 20257 VexRiscv._zz_79_[8]
.sym 20260 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 20262 VexRiscv._zz_253_[1]
.sym 20268 VexRiscv._zz_79_[11]
.sym 20272 VexRiscv._zz_253_[1]
.sym 20274 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 20279 VexRiscv._zz_163_[8]
.sym 20280 $abc$40840$n6782_1
.sym 20281 VexRiscv._zz_214_[8]
.sym 20282 VexRiscv._zz_160_
.sym 20283 clk12_$glb_clk
.sym 20285 VexRiscv._zz_163_[6]
.sym 20286 $abc$40840$n4547_1
.sym 20287 VexRiscv._zz_79_[11]
.sym 20288 $abc$40840$n4546_1
.sym 20289 $abc$40840$n4969
.sym 20290 VexRiscv._zz_163_[14]
.sym 20291 VexRiscv._zz_163_[9]
.sym 20292 $abc$40840$n4989_1
.sym 20295 $abc$40840$n4750_1
.sym 20296 VexRiscv._zz_163_[5]
.sym 20297 basesoc_timer0_eventmanager_storage
.sym 20298 VexRiscv._zz_35_[2]
.sym 20302 $abc$40840$n4975
.sym 20306 $abc$40840$n6779
.sym 20307 $abc$40840$n6782_1
.sym 20309 VexRiscv._zz_170_[1]
.sym 20310 $abc$40840$n7847
.sym 20311 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 20312 $abc$40840$n4532
.sym 20313 $abc$40840$n4374
.sym 20314 VexRiscv._zz_79_[1]
.sym 20315 VexRiscv._zz_129_[1]
.sym 20316 $abc$40840$n2429
.sym 20318 VexRiscv._zz_253_[1]
.sym 20326 $abc$40840$n4983_1
.sym 20329 VexRiscv._zz_163_[8]
.sym 20332 $abc$40840$n6782_1
.sym 20333 $abc$40840$n4528_1
.sym 20334 VexRiscv._zz_214_[7]
.sym 20335 $abc$40840$n4938_1
.sym 20336 VexRiscv._zz_79_[8]
.sym 20337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 20338 VexRiscv._zz_35_[11]
.sym 20339 $abc$40840$n4374
.sym 20340 $abc$40840$n4365
.sym 20341 $abc$40840$n4971
.sym 20349 $abc$40840$n6779
.sym 20350 VexRiscv._zz_162_[1]
.sym 20351 $abc$40840$n4982_1
.sym 20352 VexRiscv._zz_79_[11]
.sym 20354 VexRiscv._zz_163_[7]
.sym 20355 VexRiscv._zz_215_[8]
.sym 20356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 20357 VexRiscv._zz_162_[3]
.sym 20360 VexRiscv._zz_79_[8]
.sym 20361 $abc$40840$n4971
.sym 20362 $abc$40840$n6779
.sym 20365 $abc$40840$n6779
.sym 20366 $abc$40840$n4983_1
.sym 20367 VexRiscv._zz_79_[11]
.sym 20372 $abc$40840$n4528_1
.sym 20373 $abc$40840$n4374
.sym 20374 VexRiscv._zz_79_[8]
.sym 20377 VexRiscv._zz_35_[11]
.sym 20384 VexRiscv._zz_163_[7]
.sym 20385 $abc$40840$n6782_1
.sym 20386 VexRiscv._zz_214_[7]
.sym 20390 $abc$40840$n4938_1
.sym 20391 VexRiscv._zz_35_[11]
.sym 20392 $abc$40840$n4982_1
.sym 20395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 20396 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 20397 VexRiscv._zz_162_[3]
.sym 20398 VexRiscv._zz_162_[1]
.sym 20401 $abc$40840$n4365
.sym 20402 VexRiscv._zz_215_[8]
.sym 20403 VexRiscv._zz_163_[8]
.sym 20406 clk12_$glb_clk
.sym 20407 VexRiscv.reset_$glb_sr
.sym 20408 $abc$40840$n4447_1
.sym 20409 $abc$40840$n4955_1
.sym 20410 $abc$40840$n4394_1
.sym 20411 $abc$40840$n4489_1
.sym 20412 VexRiscv._zz_163_[4]
.sym 20413 $abc$40840$n4446
.sym 20414 VexRiscv._zz_163_[10]
.sym 20415 $abc$40840$n4526
.sym 20417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 20418 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 20419 $abc$40840$n4374
.sym 20420 VexRiscv._zz_79_[6]
.sym 20422 $abc$40840$n4596_1
.sym 20423 $abc$40840$n4546_1
.sym 20425 $abc$40840$n4989_1
.sym 20426 VexRiscv._zz_35_[7]
.sym 20427 $PACKER_VCC_NET
.sym 20429 VexRiscv._zz_35_[7]
.sym 20430 VexRiscv._zz_214_[7]
.sym 20432 VexRiscv._zz_129_[6]
.sym 20434 VexRiscv._zz_35_[13]
.sym 20436 VexRiscv.memory_arbitration_isValid
.sym 20437 $abc$40840$n3864
.sym 20438 $abc$40840$n4980
.sym 20439 $abc$40840$n4378
.sym 20440 $abc$40840$n4966_1
.sym 20441 $abc$40840$n4374
.sym 20442 basesoc_uart_phy_storage[27]
.sym 20443 $abc$40840$n2642
.sym 20449 VexRiscv._zz_215_[11]
.sym 20451 $abc$40840$n4374
.sym 20452 VexRiscv._zz_79_[7]
.sym 20453 $abc$40840$n4967_1
.sym 20455 $abc$40840$n4368
.sym 20458 VexRiscv._zz_35_[11]
.sym 20459 VexRiscv._zz_79_[11]
.sym 20460 VexRiscv._zz_163_[11]
.sym 20461 $abc$40840$n4594_1
.sym 20463 $abc$40840$n4378
.sym 20465 $abc$40840$n4366
.sym 20466 VexRiscv._zz_214_[1]
.sym 20467 $abc$40840$n4593_1
.sym 20468 $abc$40840$n4943
.sym 20471 $abc$40840$n6782_1
.sym 20472 VexRiscv._zz_163_[1]
.sym 20474 VexRiscv._zz_79_[1]
.sym 20476 VexRiscv._zz_160_
.sym 20477 $abc$40840$n4365
.sym 20480 $abc$40840$n6779
.sym 20482 $abc$40840$n4967_1
.sym 20484 $abc$40840$n6779
.sym 20485 VexRiscv._zz_79_[7]
.sym 20489 $abc$40840$n6779
.sym 20490 $abc$40840$n4943
.sym 20491 VexRiscv._zz_79_[1]
.sym 20494 $abc$40840$n4374
.sym 20495 VexRiscv._zz_79_[11]
.sym 20497 $abc$40840$n4594_1
.sym 20500 VexRiscv._zz_214_[1]
.sym 20502 VexRiscv._zz_163_[1]
.sym 20503 $abc$40840$n6782_1
.sym 20506 VexRiscv._zz_163_[11]
.sym 20507 $abc$40840$n4365
.sym 20508 VexRiscv._zz_215_[11]
.sym 20512 $abc$40840$n4378
.sym 20513 VexRiscv._zz_35_[11]
.sym 20515 $abc$40840$n4593_1
.sym 20518 $abc$40840$n4366
.sym 20520 $abc$40840$n4368
.sym 20525 VexRiscv._zz_79_[1]
.sym 20528 VexRiscv._zz_160_
.sym 20529 clk12_$glb_clk
.sym 20531 eventmanager_pending_w[1]
.sym 20532 $abc$40840$n2478
.sym 20533 $abc$40840$n4563_1
.sym 20534 $abc$40840$n4564_1
.sym 20535 $abc$40840$n4979_1
.sym 20536 VexRiscv._zz_79_[10]
.sym 20537 $abc$40840$n4978_1
.sym 20538 VexRiscv._zz_35_[13]
.sym 20540 $abc$40840$n4488
.sym 20542 VexRiscv._zz_36_[19]
.sym 20543 $abc$40840$n6782_1
.sym 20545 $abc$40840$n6779
.sym 20546 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 20548 VexRiscv._zz_79_[7]
.sym 20549 VexRiscv._zz_194_[15]
.sym 20552 $abc$40840$n4955_1
.sym 20554 VexRiscv._zz_35_[11]
.sym 20555 $abc$40840$n4938_1
.sym 20556 VexRiscv._zz_50_[9]
.sym 20557 $abc$40840$n5922_1
.sym 20558 VexRiscv._zz_214_[5]
.sym 20559 VexRiscv._zz_35_[18]
.sym 20560 basesoc_timer0_load_storage[7]
.sym 20561 $abc$40840$n4362
.sym 20562 array_muxed0[8]
.sym 20563 $abc$40840$n6782_1
.sym 20564 $abc$40840$n4365
.sym 20565 $abc$40840$n5880_1
.sym 20566 $abc$40840$n2478
.sym 20572 VexRiscv._zz_50_[9]
.sym 20573 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 20575 VexRiscv._zz_50_[8]
.sym 20577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 20579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 20580 $abc$40840$n4375
.sym 20581 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 20583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 20585 $abc$40840$n4376_1
.sym 20586 $abc$40840$n4377
.sym 20587 VexRiscv._zz_129_[1]
.sym 20589 VexRiscv._zz_35_[7]
.sym 20590 VexRiscv._zz_170_[0]
.sym 20591 VexRiscv.decode_to_execute_RS2[14]
.sym 20592 VexRiscv._zz_129_[6]
.sym 20593 VexRiscv._zz_170_[1]
.sym 20595 VexRiscv._zz_35_[13]
.sym 20596 $abc$40840$n4616_1
.sym 20598 $abc$40840$n4506
.sym 20599 $abc$40840$n4378
.sym 20600 VexRiscv.decode_to_execute_RS2[9]
.sym 20601 VexRiscv._zz_253_[1]
.sym 20602 VexRiscv._zz_50_[11]
.sym 20603 VexRiscv._zz_50_[10]
.sym 20605 VexRiscv._zz_170_[0]
.sym 20606 VexRiscv._zz_170_[1]
.sym 20607 VexRiscv._zz_129_[1]
.sym 20608 VexRiscv.decode_to_execute_RS2[9]
.sym 20611 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 20614 VexRiscv._zz_253_[1]
.sym 20617 $abc$40840$n4376_1
.sym 20618 $abc$40840$n4375
.sym 20620 $abc$40840$n4377
.sym 20623 VexRiscv._zz_35_[7]
.sym 20625 $abc$40840$n4506
.sym 20626 $abc$40840$n4378
.sym 20629 VexRiscv._zz_129_[6]
.sym 20630 VexRiscv._zz_170_[1]
.sym 20631 VexRiscv._zz_170_[0]
.sym 20632 VexRiscv.decode_to_execute_RS2[14]
.sym 20635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 20636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 20637 VexRiscv._zz_50_[8]
.sym 20638 VexRiscv._zz_50_[10]
.sym 20641 $abc$40840$n4378
.sym 20642 VexRiscv._zz_35_[13]
.sym 20644 $abc$40840$n4616_1
.sym 20647 VexRiscv._zz_50_[11]
.sym 20648 VexRiscv._zz_50_[9]
.sym 20649 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 20650 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 20651 $abc$40840$n8283_$glb_ce
.sym 20652 clk12_$glb_clk
.sym 20654 VexRiscv._zz_35_[18]
.sym 20655 $abc$40840$n4977_1
.sym 20656 VexRiscv._zz_163_[30]
.sym 20657 $abc$40840$n5880_1
.sym 20658 VexRiscv._zz_35_[24]
.sym 20659 $abc$40840$n4298_1
.sym 20660 $abc$40840$n4893_1
.sym 20661 $abc$40840$n4897_1
.sym 20662 $abc$40840$n4274_1
.sym 20663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 20664 $abc$40840$n4965_1
.sym 20667 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 20668 VexRiscv._zz_35_[27]
.sym 20669 VexRiscv._zz_50_[8]
.sym 20670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 20671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 20673 VexRiscv._zz_50_[7]
.sym 20674 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 20675 VexRiscv._zz_50_[8]
.sym 20676 VexRiscv._zz_215_[7]
.sym 20677 VexRiscv.execute_to_memory_IS_DIV
.sym 20678 VexRiscv.decode_to_execute_RS2[12]
.sym 20679 $abc$40840$n4374
.sym 20680 basesoc_uart_phy_storage[3]
.sym 20681 $abc$40840$n4365
.sym 20683 $abc$40840$n4912
.sym 20684 basesoc_ctrl_storage[17]
.sym 20685 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 20686 $abc$40840$n4365
.sym 20687 $abc$40840$n4861
.sym 20688 VexRiscv._zz_35_[19]
.sym 20689 basesoc_vexriscv_ibus_adr[14]
.sym 20697 VexRiscv._zz_215_[24]
.sym 20699 $abc$40840$n4365
.sym 20700 VexRiscv._zz_163_[24]
.sym 20701 VexRiscv._zz_163_[28]
.sym 20702 VexRiscv._zz_35_[7]
.sym 20703 $abc$40840$n4378
.sym 20704 $abc$40840$n4799_1
.sym 20705 $abc$40840$n4374
.sym 20707 VexRiscv._zz_79_[24]
.sym 20708 VexRiscv._zz_35_[30]
.sym 20709 VexRiscv._zz_215_[28]
.sym 20710 $abc$40840$n4378
.sym 20711 VexRiscv._zz_35_[18]
.sym 20712 $abc$40840$n4966_1
.sym 20715 $abc$40840$n4938_1
.sym 20718 $abc$40840$n4700_1
.sym 20719 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 20720 $abc$40840$n4667
.sym 20721 VexRiscv._zz_79_[30]
.sym 20723 $abc$40840$n4896
.sym 20724 $abc$40840$n4373_1
.sym 20729 $abc$40840$n4700_1
.sym 20730 VexRiscv._zz_35_[18]
.sym 20731 $abc$40840$n4378
.sym 20735 $abc$40840$n4365
.sym 20736 VexRiscv._zz_163_[24]
.sym 20737 VexRiscv._zz_215_[24]
.sym 20740 $abc$40840$n4373_1
.sym 20741 $abc$40840$n4896
.sym 20742 $abc$40840$n4667
.sym 20743 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 20746 VexRiscv._zz_35_[7]
.sym 20748 $abc$40840$n4966_1
.sym 20749 $abc$40840$n4938_1
.sym 20754 VexRiscv._zz_35_[30]
.sym 20758 VexRiscv._zz_79_[30]
.sym 20760 $abc$40840$n4374
.sym 20764 $abc$40840$n4378
.sym 20765 VexRiscv._zz_79_[24]
.sym 20766 $abc$40840$n4799_1
.sym 20767 $abc$40840$n4374
.sym 20770 VexRiscv._zz_215_[28]
.sym 20771 VexRiscv._zz_163_[28]
.sym 20772 $abc$40840$n4374
.sym 20773 $abc$40840$n4365
.sym 20775 clk12_$glb_clk
.sym 20776 VexRiscv.reset_$glb_sr
.sym 20777 $abc$40840$n5058_1
.sym 20778 $abc$40840$n5059
.sym 20779 $abc$40840$n4795_1
.sym 20780 VexRiscv._zz_35_[19]
.sym 20781 $abc$40840$n5033
.sym 20782 $abc$40840$n5057
.sym 20783 $abc$40840$n4301_1
.sym 20784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 20785 $abc$40840$n2516
.sym 20788 array_muxed1[3]
.sym 20789 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 20790 VexRiscv._zz_35_[10]
.sym 20791 $abc$40840$n4365
.sym 20792 VexRiscv._zz_35_[29]
.sym 20793 VexRiscv._zz_215_[26]
.sym 20794 $abc$40840$n4316_1
.sym 20796 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 20797 basesoc_we
.sym 20798 $abc$40840$n4365
.sym 20799 $abc$40840$n6782_1
.sym 20800 array_muxed0[9]
.sym 20802 VexRiscv._zz_79_[21]
.sym 20803 VexRiscv._zz_215_[5]
.sym 20804 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 20805 VexRiscv._zz_170_[1]
.sym 20806 VexRiscv._zz_163_[19]
.sym 20808 $abc$40840$n2429
.sym 20809 $abc$40840$n7847
.sym 20810 VexRiscv._zz_170_[1]
.sym 20811 $abc$40840$n6779
.sym 20818 VexRiscv._zz_215_[19]
.sym 20819 VexRiscv._zz_35_[28]
.sym 20822 $abc$40840$n4719_1
.sym 20823 VexRiscv._zz_163_[24]
.sym 20824 VexRiscv._zz_214_[24]
.sym 20825 $abc$40840$n6779
.sym 20826 VexRiscv._zz_163_[22]
.sym 20827 $abc$40840$n4365
.sym 20828 $abc$40840$n4716_1
.sym 20830 VexRiscv._zz_163_[19]
.sym 20832 VexRiscv._zz_215_[22]
.sym 20833 $abc$40840$n4865
.sym 20834 VexRiscv._zz_35_[27]
.sym 20835 $abc$40840$n6782_1
.sym 20836 VexRiscv._zz_160_
.sym 20838 VexRiscv._zz_79_[24]
.sym 20839 $abc$40840$n4374
.sym 20844 $abc$40840$n4845
.sym 20845 VexRiscv._zz_35_[19]
.sym 20846 $abc$40840$n4378
.sym 20847 $abc$40840$n4862
.sym 20849 $abc$40840$n5035
.sym 20851 VexRiscv._zz_35_[19]
.sym 20852 $abc$40840$n4378
.sym 20853 $abc$40840$n4719_1
.sym 20854 $abc$40840$n4716_1
.sym 20857 $abc$40840$n4378
.sym 20859 $abc$40840$n4845
.sym 20860 VexRiscv._zz_35_[27]
.sym 20863 $abc$40840$n4865
.sym 20864 VexRiscv._zz_35_[28]
.sym 20865 $abc$40840$n4862
.sym 20866 $abc$40840$n4378
.sym 20869 $abc$40840$n6779
.sym 20870 VexRiscv._zz_79_[24]
.sym 20872 $abc$40840$n5035
.sym 20875 VexRiscv._zz_215_[19]
.sym 20876 $abc$40840$n4374
.sym 20877 $abc$40840$n4365
.sym 20878 VexRiscv._zz_163_[19]
.sym 20882 VexRiscv._zz_79_[24]
.sym 20888 VexRiscv._zz_215_[22]
.sym 20889 $abc$40840$n4365
.sym 20890 VexRiscv._zz_163_[22]
.sym 20893 $abc$40840$n6782_1
.sym 20894 VexRiscv._zz_214_[24]
.sym 20895 VexRiscv._zz_163_[24]
.sym 20897 VexRiscv._zz_160_
.sym 20898 clk12_$glb_clk
.sym 20900 array_muxed1[13]
.sym 20901 array_muxed1[0]
.sym 20902 basesoc_vexriscv_dbus_adr[14]
.sym 20903 $abc$40840$n4913_1
.sym 20904 $abc$40840$n5063
.sym 20905 $abc$40840$n4763_1
.sym 20906 $abc$40840$n5025_1
.sym 20907 array_muxed1[8]
.sym 20908 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 20909 $abc$40840$n5057
.sym 20912 VexRiscv._zz_50_[8]
.sym 20914 $PACKER_VCC_NET
.sym 20915 basesoc_dat_w[5]
.sym 20916 VexRiscv._zz_79_[21]
.sym 20917 VexRiscv._zz_35_[30]
.sym 20918 $abc$40840$n4413_1
.sym 20919 $PACKER_VCC_NET
.sym 20921 $abc$40840$n6779
.sym 20923 VexRiscv._zz_35_[28]
.sym 20924 $abc$40840$n3647_1
.sym 20925 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 20926 VexRiscv._zz_35_[17]
.sym 20927 $PACKER_VCC_NET
.sym 20928 VexRiscv.memory_arbitration_isValid
.sym 20929 VexRiscv.lastStageIsFiring
.sym 20930 basesoc_we
.sym 20931 $abc$40840$n2642
.sym 20932 $abc$40840$n4378
.sym 20933 basesoc_uart_phy_storage[27]
.sym 20934 VexRiscv._zz_79_[26]
.sym 20935 $abc$40840$n4980
.sym 20941 VexRiscv._zz_163_[22]
.sym 20942 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 20943 $abc$40840$n4378
.sym 20946 $abc$40840$n4373_1
.sym 20947 $abc$40840$n4373_1
.sym 20949 $abc$40840$n4374
.sym 20951 $abc$40840$n6779
.sym 20952 VexRiscv._zz_79_[31]
.sym 20953 $abc$40840$n4912
.sym 20954 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 20955 $abc$40840$n4767_1
.sym 20956 VexRiscv._zz_214_[22]
.sym 20957 $abc$40840$n4830
.sym 20959 VexRiscv._zz_160_
.sym 20962 $abc$40840$n4750_1
.sym 20964 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 20965 $abc$40840$n6782_1
.sym 20966 $abc$40840$n4667
.sym 20970 VexRiscv._zz_79_[22]
.sym 20972 $abc$40840$n5027
.sym 20976 VexRiscv._zz_79_[22]
.sym 20980 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 20981 $abc$40840$n4830
.sym 20982 $abc$40840$n4373_1
.sym 20983 $abc$40840$n4667
.sym 20986 VexRiscv._zz_79_[22]
.sym 20987 $abc$40840$n4374
.sym 20988 $abc$40840$n4378
.sym 20989 $abc$40840$n4767_1
.sym 20992 $abc$40840$n4912
.sym 20993 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 20994 $abc$40840$n4373_1
.sym 20995 $abc$40840$n4667
.sym 20998 VexRiscv._zz_79_[22]
.sym 21000 $abc$40840$n5027
.sym 21001 $abc$40840$n6779
.sym 21005 VexRiscv._zz_79_[31]
.sym 21010 $abc$40840$n4667
.sym 21011 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 21012 $abc$40840$n4373_1
.sym 21013 $abc$40840$n4750_1
.sym 21017 VexRiscv._zz_163_[22]
.sym 21018 $abc$40840$n6782_1
.sym 21019 VexRiscv._zz_214_[22]
.sym 21020 VexRiscv._zz_160_
.sym 21021 clk12_$glb_clk
.sym 21023 $abc$40840$n4751_1
.sym 21024 $abc$40840$n5023_1
.sym 21025 $abc$40840$n4748_1
.sym 21026 $abc$40840$n5022_1
.sym 21027 $abc$40840$n5062
.sym 21028 VexRiscv._zz_321_[16]
.sym 21029 $abc$40840$n4910
.sym 21030 VexRiscv._zz_321_[15]
.sym 21032 $abc$40840$n4505_1
.sym 21035 $abc$40840$n6782_1
.sym 21036 $abc$40840$n4734_1
.sym 21037 $abc$40840$n6779
.sym 21038 $PACKER_VCC_NET
.sym 21039 VexRiscv._zz_79_[26]
.sym 21040 array_muxed1[8]
.sym 21041 $PACKER_VCC_NET
.sym 21043 VexRiscv._zz_214_[24]
.sym 21044 VexRiscv._zz_79_[24]
.sym 21046 VexRiscv.decode_to_execute_RS2[9]
.sym 21047 VexRiscv._zz_129_[0]
.sym 21048 $abc$40840$n5922_1
.sym 21049 $abc$40840$n4362
.sym 21050 VexRiscv._zz_214_[5]
.sym 21051 VexRiscv._zz_35_[18]
.sym 21052 basesoc_timer0_load_storage[7]
.sym 21053 $abc$40840$n4938_1
.sym 21055 $abc$40840$n5025_1
.sym 21056 $abc$40840$n4365
.sym 21057 basesoc_uart_rx_fifo_produce[3]
.sym 21058 array_muxed0[8]
.sym 21065 $abc$40840$n4365
.sym 21066 VexRiscv._zz_160_
.sym 21067 $abc$40840$n4831
.sym 21069 VexRiscv._zz_35_[18]
.sym 21070 VexRiscv._zz_79_[21]
.sym 21071 VexRiscv._zz_215_[26]
.sym 21073 VexRiscv._zz_79_[26]
.sym 21077 $abc$40840$n4374
.sym 21079 $abc$40840$n4938_1
.sym 21082 VexRiscv._zz_79_[16]
.sym 21083 $abc$40840$n6779
.sym 21084 $abc$40840$n4374
.sym 21091 VexRiscv._zz_79_[17]
.sym 21092 $abc$40840$n4378
.sym 21093 VexRiscv._zz_163_[26]
.sym 21095 $abc$40840$n5010
.sym 21097 VexRiscv._zz_79_[17]
.sym 21099 $abc$40840$n4374
.sym 21104 VexRiscv._zz_79_[17]
.sym 21111 VexRiscv._zz_79_[21]
.sym 21115 VexRiscv._zz_215_[26]
.sym 21117 $abc$40840$n4365
.sym 21118 VexRiscv._zz_163_[26]
.sym 21121 VexRiscv._zz_79_[26]
.sym 21122 $abc$40840$n4378
.sym 21123 $abc$40840$n4374
.sym 21124 $abc$40840$n4831
.sym 21130 VexRiscv._zz_79_[16]
.sym 21133 $abc$40840$n4938_1
.sym 21134 VexRiscv._zz_35_[18]
.sym 21135 $abc$40840$n5010
.sym 21139 $abc$40840$n6779
.sym 21142 VexRiscv._zz_79_[17]
.sym 21143 VexRiscv._zz_160_
.sym 21144 clk12_$glb_clk
.sym 21146 $abc$40840$n7899
.sym 21147 $abc$40840$n5021_1
.sym 21148 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 21149 $abc$40840$n4909_1
.sym 21150 $abc$40840$n5061_1
.sym 21151 $abc$40840$n5287
.sym 21152 $abc$40840$n7866
.sym 21153 $abc$40840$n4747_1
.sym 21158 spiflash_bus_dat_r[3]
.sym 21159 VexRiscv._zz_321_[17]
.sym 21160 VexRiscv._zz_214_[22]
.sym 21161 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 21162 VexRiscv._zz_50_[8]
.sym 21163 $abc$40840$n4373_1
.sym 21164 $abc$40840$n5335
.sym 21165 basesoc_vexriscv_ibus_adr[28]
.sym 21167 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 21168 VexRiscv._zz_311_
.sym 21169 basesoc_vexriscv_ibus_adr[25]
.sym 21170 VexRiscv._zz_197_
.sym 21171 $abc$40840$n7847
.sym 21172 VexRiscv._zz_194_[19]
.sym 21173 VexRiscv._zz_311_
.sym 21174 VexRiscv.decode_to_execute_RS2[12]
.sym 21175 basesoc_ctrl_storage[17]
.sym 21176 $abc$40840$n5670
.sym 21177 VexRiscv._zz_197_
.sym 21178 $abc$40840$n5706
.sym 21179 $abc$40840$n4374
.sym 21180 $abc$40840$n4861
.sym 21181 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 21187 $abc$40840$n6782_1
.sym 21188 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 21189 VexRiscv._zz_35_[26]
.sym 21190 $abc$40840$n4378
.sym 21191 VexRiscv._zz_215_[17]
.sym 21192 VexRiscv._zz_214_[17]
.sym 21193 $abc$40840$n3710
.sym 21194 $abc$40840$n5006
.sym 21195 $abc$40840$n4683
.sym 21196 VexRiscv._zz_163_[17]
.sym 21197 $abc$40840$n6779
.sym 21198 VexRiscv._zz_35_[17]
.sym 21199 $abc$40840$n4828
.sym 21200 $abc$40840$n4715_1
.sym 21201 basesoc_adr[2]
.sym 21203 $abc$40840$n4686
.sym 21206 $abc$40840$n4374
.sym 21208 $abc$40840$n5042
.sym 21209 $abc$40840$n4379_1
.sym 21211 $abc$40840$n4365
.sym 21212 $abc$40840$n5007
.sym 21213 $abc$40840$n4938_1
.sym 21215 VexRiscv._zz_36_[19]
.sym 21218 basesoc_uart_eventmanager_pending_w[1]
.sym 21220 VexRiscv._zz_215_[17]
.sym 21221 $abc$40840$n4374
.sym 21222 VexRiscv._zz_163_[17]
.sym 21223 $abc$40840$n4365
.sym 21226 $abc$40840$n6779
.sym 21227 $abc$40840$n6782_1
.sym 21228 VexRiscv._zz_214_[17]
.sym 21229 VexRiscv._zz_163_[17]
.sym 21233 $abc$40840$n4828
.sym 21234 VexRiscv._zz_35_[26]
.sym 21235 $abc$40840$n4378
.sym 21238 $abc$40840$n5042
.sym 21239 VexRiscv._zz_35_[26]
.sym 21240 $abc$40840$n4938_1
.sym 21244 $abc$40840$n4715_1
.sym 21245 VexRiscv._zz_36_[19]
.sym 21246 $abc$40840$n4379_1
.sym 21250 $abc$40840$n5006
.sym 21251 VexRiscv._zz_35_[17]
.sym 21252 $abc$40840$n4938_1
.sym 21253 $abc$40840$n5007
.sym 21256 $abc$40840$n3710
.sym 21257 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 21258 basesoc_uart_eventmanager_pending_w[1]
.sym 21259 basesoc_adr[2]
.sym 21262 $abc$40840$n4683
.sym 21263 VexRiscv._zz_35_[17]
.sym 21264 $abc$40840$n4378
.sym 21265 $abc$40840$n4686
.sym 21266 $abc$40840$n2592_$glb_ce
.sym 21267 clk12_$glb_clk
.sym 21269 $abc$40840$n5694
.sym 21270 $abc$40840$n5670
.sym 21271 $abc$40840$n5686
.sym 21272 $abc$40840$n5614_1
.sym 21273 $abc$40840$n5696
.sym 21274 $abc$40840$n5692
.sym 21275 VexRiscv._zz_194_[26]
.sym 21276 VexRiscv._zz_194_[19]
.sym 21277 VexRiscv.decode_to_execute_RS2[19]
.sym 21281 basesoc_counter[0]
.sym 21282 $abc$40840$n3904
.sym 21283 VexRiscv._zz_35_[26]
.sym 21285 VexRiscv._zz_160_
.sym 21286 basesoc_uart_rx_fifo_wrport_we
.sym 21287 $abc$40840$n5017
.sym 21288 basesoc_vexriscv_ibus_adr[26]
.sym 21289 $abc$40840$n2653
.sym 21291 $abc$40840$n233
.sym 21292 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 21294 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 21295 $abc$40840$n4379_1
.sym 21296 $abc$40840$n2429
.sym 21297 VexRiscv._zz_170_[1]
.sym 21298 $abc$40840$n9
.sym 21300 $abc$40840$n5005
.sym 21301 $abc$40840$n7847
.sym 21302 spiflash_bus_dat_r[4]
.sym 21303 VexRiscv._zz_215_[5]
.sym 21304 $abc$40840$n4682
.sym 21314 $abc$40840$n6779
.sym 21315 $abc$40840$n4959_1
.sym 21317 VexRiscv._zz_35_[5]
.sym 21318 VexRiscv._zz_79_[5]
.sym 21320 VexRiscv._zz_214_[5]
.sym 21323 $abc$40840$n6782_1
.sym 21325 $abc$40840$n4938_1
.sym 21326 $abc$40840$n4365
.sym 21328 $abc$40840$n2256
.sym 21329 VexRiscv._zz_215_[5]
.sym 21330 $abc$40840$n4958
.sym 21331 basesoc_dat_w[1]
.sym 21333 VexRiscv._zz_163_[5]
.sym 21334 $abc$40840$n4378
.sym 21336 basesoc_dat_w[3]
.sym 21337 $abc$40840$n4470
.sym 21339 $abc$40840$n4374
.sym 21341 $abc$40840$n4469_1
.sym 21346 basesoc_dat_w[1]
.sym 21349 $abc$40840$n4378
.sym 21351 VexRiscv._zz_35_[5]
.sym 21352 $abc$40840$n4469_1
.sym 21355 $abc$40840$n4958
.sym 21356 VexRiscv._zz_35_[5]
.sym 21357 $abc$40840$n4938_1
.sym 21361 VexRiscv._zz_215_[5]
.sym 21363 VexRiscv._zz_163_[5]
.sym 21364 $abc$40840$n4365
.sym 21368 VexRiscv._zz_79_[5]
.sym 21369 $abc$40840$n6779
.sym 21370 $abc$40840$n4959_1
.sym 21373 VexRiscv._zz_214_[5]
.sym 21375 VexRiscv._zz_163_[5]
.sym 21376 $abc$40840$n6782_1
.sym 21382 basesoc_dat_w[3]
.sym 21385 VexRiscv._zz_79_[5]
.sym 21386 $abc$40840$n4374
.sym 21388 $abc$40840$n4470
.sym 21389 $abc$40840$n2256
.sym 21390 clk12_$glb_clk
.sym 21391 sys_rst_$glb_sr
.sym 21392 $abc$40840$n5674
.sym 21393 $abc$40840$n5680
.sym 21394 $abc$40840$n5672
.sym 21395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 21396 $abc$40840$n5682
.sym 21397 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 21398 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 21399 $abc$40840$n5710
.sym 21400 $abc$40840$n4615_1
.sym 21401 VexRiscv.decode_to_execute_RS2[13]
.sym 21404 array_muxed0[1]
.sym 21405 VexRiscv._zz_194_[26]
.sym 21406 basesoc_uart_phy_storage[31]
.sym 21407 $abc$40840$n4664
.sym 21408 $abc$40840$n4468_1
.sym 21409 VexRiscv._zz_194_[19]
.sym 21410 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 21411 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 21413 $abc$40840$n5670
.sym 21414 VexRiscv._zz_35_[16]
.sym 21415 VexRiscv._zz_129_[0]
.sym 21416 $abc$40840$n4980
.sym 21417 $abc$40840$n5682
.sym 21418 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 21419 $PACKER_VCC_NET
.sym 21420 $abc$40840$n4378
.sym 21422 VexRiscv._zz_129_[2]
.sym 21423 $abc$40840$n2642
.sym 21424 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 21425 basesoc_vexriscv_dbus_adr[26]
.sym 21426 VexRiscv._zz_194_[19]
.sym 21427 $abc$40840$n2572
.sym 21433 VexRiscv.decode_to_execute_RS2[19]
.sym 21435 $abc$40840$n4065
.sym 21439 grant
.sym 21440 basesoc_vexriscv_ibus_adr[16]
.sym 21441 VexRiscv._zz_197_
.sym 21442 VexRiscv.decode_to_execute_RS2[14]
.sym 21447 $abc$40840$n4064
.sym 21448 $abc$40840$n4063
.sym 21449 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 21451 $abc$40840$n2572
.sym 21455 basesoc_vexriscv_dbus_adr[16]
.sym 21456 VexRiscv.decode_to_execute_RS2[18]
.sym 21457 VexRiscv._zz_335_
.sym 21461 $abc$40840$n3756
.sym 21463 VexRiscv.decode_to_execute_RS2[10]
.sym 21468 VexRiscv.decode_to_execute_RS2[19]
.sym 21469 VexRiscv._zz_197_
.sym 21472 VexRiscv._zz_197_
.sym 21475 VexRiscv.decode_to_execute_RS2[14]
.sym 21478 basesoc_vexriscv_dbus_adr[16]
.sym 21480 grant
.sym 21481 basesoc_vexriscv_ibus_adr[16]
.sym 21484 $abc$40840$n4064
.sym 21485 $abc$40840$n4063
.sym 21486 $abc$40840$n3756
.sym 21487 $abc$40840$n4065
.sym 21491 VexRiscv._zz_197_
.sym 21493 VexRiscv.decode_to_execute_RS2[18]
.sym 21497 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 21505 VexRiscv._zz_335_
.sym 21508 VexRiscv._zz_197_
.sym 21510 VexRiscv.decode_to_execute_RS2[10]
.sym 21512 $abc$40840$n2572
.sym 21513 clk12_$glb_clk
.sym 21514 VexRiscv.reset_$glb_sr
.sym 21515 $abc$40840$n5479
.sym 21516 $abc$40840$n5458_1
.sym 21517 VexRiscv.CsrPlugin_mtval[19]
.sym 21518 VexRiscv.CsrPlugin_mtval[28]
.sym 21519 VexRiscv.CsrPlugin_mtval[26]
.sym 21520 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 21521 $abc$40840$n5730
.sym 21522 VexRiscv.CsrPlugin_mtval[21]
.sym 21523 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 21524 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 21525 $PACKER_VCC_NET
.sym 21527 VexRiscv.decode_to_execute_RS2[18]
.sym 21528 VexRiscv.decode_to_execute_RS2[14]
.sym 21531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 21532 grant
.sym 21533 $abc$40840$n4065
.sym 21534 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 21535 grant
.sym 21536 VexRiscv.decode_to_execute_RS2[20]
.sym 21537 VexRiscv._zz_197_
.sym 21538 $abc$40840$n5672
.sym 21539 basesoc_timer0_load_storage[7]
.sym 21540 $abc$40840$n235
.sym 21541 $abc$40840$n4362
.sym 21542 $abc$40840$n4939
.sym 21543 VexRiscv._zz_129_[0]
.sym 21544 $abc$40840$n4358_1
.sym 21545 basesoc_adr[0]
.sym 21546 VexRiscv._zz_200_[19]
.sym 21547 $abc$40840$n5025_1
.sym 21548 VexRiscv._zz_200_[3]
.sym 21549 VexRiscv.decode_to_execute_RS2[10]
.sym 21550 array_muxed0[8]
.sym 21558 $abc$40840$n5457_1
.sym 21559 VexRiscv._zz_160_
.sym 21562 basesoc_vexriscv_dbus_adr[28]
.sym 21563 basesoc_vexriscv_dbus_adr[18]
.sym 21566 $abc$40840$n5478_1
.sym 21568 $PACKER_GND_NET
.sym 21569 basesoc_vexriscv_ibus_adr[26]
.sym 21570 VexRiscv._zz_149_
.sym 21572 $abc$40840$n5479
.sym 21573 $abc$40840$n5458_1
.sym 21577 grant
.sym 21578 basesoc_vexriscv_ibus_adr[18]
.sym 21579 VexRiscv._zz_129_[7]
.sym 21580 $abc$40840$n3752
.sym 21583 $abc$40840$n2642
.sym 21585 basesoc_vexriscv_dbus_adr[26]
.sym 21586 basesoc_vexriscv_ibus_adr[28]
.sym 21587 VexRiscv._zz_197_
.sym 21590 grant
.sym 21591 basesoc_vexriscv_dbus_adr[28]
.sym 21592 basesoc_vexriscv_ibus_adr[28]
.sym 21595 VexRiscv._zz_129_[7]
.sym 21598 VexRiscv._zz_197_
.sym 21602 $PACKER_GND_NET
.sym 21608 $abc$40840$n5479
.sym 21609 $abc$40840$n5478_1
.sym 21614 VexRiscv._zz_160_
.sym 21616 VexRiscv._zz_149_
.sym 21620 $abc$40840$n5457_1
.sym 21621 $abc$40840$n5458_1
.sym 21625 basesoc_vexriscv_ibus_adr[18]
.sym 21626 grant
.sym 21628 basesoc_vexriscv_dbus_adr[18]
.sym 21631 $abc$40840$n3752
.sym 21632 basesoc_vexriscv_ibus_adr[26]
.sym 21633 grant
.sym 21634 basesoc_vexriscv_dbus_adr[26]
.sym 21635 $abc$40840$n2642
.sym 21636 clk12_$glb_clk
.sym 21640 basesoc_vexriscv_ibus_adr[2]
.sym 21641 $abc$40840$n2566
.sym 21642 basesoc_vexriscv_ibus_adr[0]
.sym 21643 $abc$40840$n6742_1
.sym 21644 $abc$40840$n6741_1
.sym 21645 $abc$40840$n4725_1
.sym 21646 $abc$40840$n4212
.sym 21647 $abc$40840$n6754_1
.sym 21651 $abc$40840$n5730
.sym 21652 $abc$40840$n5478_1
.sym 21653 VexRiscv.decode_to_execute_RS2[19]
.sym 21654 VexRiscv._zz_49_[1]
.sym 21655 $abc$40840$n4068
.sym 21656 basesoc_vexriscv_dbus_adr[23]
.sym 21658 VexRiscv._zz_149_
.sym 21659 basesoc_vexriscv_dbus_adr[18]
.sym 21662 VexRiscv._zz_151_[31]
.sym 21663 VexRiscv._zz_199_[19]
.sym 21664 basesoc_vexriscv_ibus_adr[18]
.sym 21665 $abc$40840$n4861
.sym 21667 $abc$40840$n7847
.sym 21668 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 21669 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 21670 VexRiscv.decode_to_execute_RS2[12]
.sym 21671 VexRiscv._zz_129_[0]
.sym 21673 VexRiscv._zz_197_
.sym 21679 $abc$40840$n4357
.sym 21681 $abc$40840$n233
.sym 21683 basesoc_vexriscv_ibus_adr[1]
.sym 21684 $abc$40840$n4722_1
.sym 21685 $abc$40840$n4721_1
.sym 21686 $abc$40840$n4350
.sym 21687 VexRiscv.CsrPlugin_mepc[19]
.sym 21689 VexRiscv.CsrPlugin_mtval[19]
.sym 21691 VexRiscv._zz_170_[0]
.sym 21694 VexRiscv._zz_36_[0]
.sym 21697 VexRiscv._zz_36_[19]
.sym 21699 $abc$40840$n3926
.sym 21700 $abc$40840$n6742_1
.sym 21701 basesoc_vexriscv_ibus_adr[8]
.sym 21703 grant
.sym 21704 $abc$40840$n4358_1
.sym 21705 VexRiscv._zz_151_[19]
.sym 21706 VexRiscv._zz_200_[19]
.sym 21707 basesoc_vexriscv_dbus_adr[8]
.sym 21708 VexRiscv._zz_170_[1]
.sym 21709 basesoc_vexriscv_dbus_adr[1]
.sym 21712 $abc$40840$n4721_1
.sym 21713 VexRiscv._zz_151_[19]
.sym 21714 VexRiscv._zz_170_[1]
.sym 21715 VexRiscv._zz_170_[0]
.sym 21718 basesoc_vexriscv_dbus_adr[1]
.sym 21720 grant
.sym 21721 basesoc_vexriscv_ibus_adr[1]
.sym 21724 $abc$40840$n4721_1
.sym 21725 $abc$40840$n6742_1
.sym 21726 $abc$40840$n3926
.sym 21730 grant
.sym 21731 basesoc_vexriscv_ibus_adr[8]
.sym 21732 basesoc_vexriscv_dbus_adr[8]
.sym 21738 VexRiscv._zz_36_[19]
.sym 21742 VexRiscv.CsrPlugin_mepc[19]
.sym 21743 $abc$40840$n4357
.sym 21744 $abc$40840$n4350
.sym 21745 VexRiscv._zz_200_[19]
.sym 21748 $abc$40840$n4358_1
.sym 21749 VexRiscv.CsrPlugin_mtval[19]
.sym 21751 $abc$40840$n4722_1
.sym 21757 VexRiscv._zz_36_[0]
.sym 21758 $abc$40840$n233
.sym 21759 clk12_$glb_clk
.sym 21761 $abc$40840$n6685_1
.sym 21762 $abc$40840$n4207
.sym 21763 $abc$40840$n4208
.sym 21764 $abc$40840$n4075
.sym 21765 $abc$40840$n6683_1
.sym 21766 $abc$40840$n4209
.sym 21767 basesoc_vexriscv_ibus_adr[8]
.sym 21768 basesoc_vexriscv_ibus_adr[18]
.sym 21769 VexRiscv._zz_163_[5]
.sym 21773 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 21776 array_muxed1[7]
.sym 21778 $PACKER_VCC_NET
.sym 21779 basesoc_vexriscv_ibus_adr[1]
.sym 21780 $abc$40840$n4061
.sym 21781 $abc$40840$n4945_1
.sym 21782 $abc$40840$n2372
.sym 21783 VexRiscv.CsrPlugin_mepc[19]
.sym 21785 $abc$40840$n3926
.sym 21786 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 21787 $abc$40840$n4379_1
.sym 21788 $abc$40840$n4209
.sym 21789 VexRiscv._zz_170_[1]
.sym 21790 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 21791 VexRiscv._zz_49_[0]
.sym 21792 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 21793 VexRiscv._zz_47_[0]
.sym 21794 $abc$40840$n9
.sym 21795 VexRiscv._zz_129_[3]
.sym 21796 $abc$40840$n2429
.sym 21802 $abc$40840$n4070
.sym 21804 VexRiscv._zz_36_[19]
.sym 21805 $abc$40840$n4379_1
.sym 21806 VexRiscv.decode_to_execute_RS2[9]
.sym 21809 VexRiscv._zz_129_[7]
.sym 21810 $abc$40840$n4699_1
.sym 21811 $abc$40840$n3926
.sym 21812 $abc$40840$n4939
.sym 21813 $abc$40840$n4362
.sym 21815 VexRiscv.decode_to_execute_RS2[8]
.sym 21816 $abc$40840$n4925_1
.sym 21817 $abc$40840$n4348
.sym 21820 VexRiscv._zz_36_[18]
.sym 21821 $abc$40840$n4075
.sym 21822 $abc$40840$n5013
.sym 21826 $abc$40840$n6685_1
.sym 21827 $abc$40840$n4072
.sym 21828 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 21830 VexRiscv._zz_129_[6]
.sym 21832 $abc$40840$n4076
.sym 21833 VexRiscv._zz_36_[0]
.sym 21835 $abc$40840$n4070
.sym 21836 $abc$40840$n4075
.sym 21837 $abc$40840$n4072
.sym 21838 $abc$40840$n4076
.sym 21841 $abc$40840$n4699_1
.sym 21842 VexRiscv._zz_36_[18]
.sym 21843 $abc$40840$n4379_1
.sym 21847 $abc$40840$n4362
.sym 21848 $abc$40840$n4379_1
.sym 21849 VexRiscv._zz_36_[0]
.sym 21853 VexRiscv._zz_129_[6]
.sym 21854 VexRiscv.decode_to_execute_RS2[8]
.sym 21855 VexRiscv._zz_129_[7]
.sym 21856 VexRiscv.decode_to_execute_RS2[9]
.sym 21859 VexRiscv._zz_36_[0]
.sym 21860 $abc$40840$n4925_1
.sym 21862 $abc$40840$n4939
.sym 21865 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 21871 VexRiscv._zz_36_[19]
.sym 21873 $abc$40840$n5013
.sym 21874 $abc$40840$n4939
.sym 21878 $abc$40840$n3926
.sym 21879 $abc$40840$n6685_1
.sym 21880 $abc$40840$n4348
.sym 21881 $abc$40840$n2592_$glb_ce
.sym 21882 clk12_$glb_clk
.sym 21884 $abc$40840$n6670_1
.sym 21885 $abc$40840$n4919_1
.sym 21886 VexRiscv._zz_36_[18]
.sym 21887 $abc$40840$n4711_1
.sym 21888 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 21889 VexRiscv.execute_to_memory_BRANCH_DO
.sym 21890 $abc$40840$n6672
.sym 21891 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 21892 VexRiscv._zz_199_[0]
.sym 21896 $abc$40840$n4069
.sym 21898 VexRiscv._zz_49_[1]
.sym 21899 $PACKER_VCC_NET
.sym 21900 VexRiscv.decode_to_execute_RS2[18]
.sym 21902 VexRiscv._zz_129_[0]
.sym 21903 $abc$40840$n4350
.sym 21904 VexRiscv.decode_to_execute_RS2[13]
.sym 21906 $abc$40840$n3756
.sym 21907 $abc$40840$n5864_1
.sym 21908 $abc$40840$n4980
.sym 21909 $abc$40840$n4168
.sym 21911 $PACKER_VCC_NET
.sym 21912 basesoc_vexriscv_ibus_adr[1]
.sym 21913 VexRiscv._zz_199_[0]
.sym 21914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 21915 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 21916 VexRiscv._zz_129_[6]
.sym 21917 VexRiscv._zz_129_[2]
.sym 21918 $abc$40840$n4118
.sym 21919 VexRiscv._zz_170_[2]
.sym 21927 VexRiscv._zz_129_[0]
.sym 21928 $abc$40840$n4071
.sym 21935 VexRiscv._zz_129_[4]
.sym 21936 VexRiscv._zz_129_[5]
.sym 21938 VexRiscv._zz_170_[1]
.sym 21939 VexRiscv._zz_170_[0]
.sym 21941 VexRiscv._zz_129_[2]
.sym 21942 VexRiscv._zz_129_[1]
.sym 21944 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 21946 VexRiscv.decode_to_execute_RS2[10]
.sym 21948 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 21955 VexRiscv._zz_129_[3]
.sym 21956 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 21959 $abc$40840$n4071
.sym 21960 VexRiscv._zz_129_[0]
.sym 21961 VexRiscv._zz_129_[1]
.sym 21964 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 21971 VexRiscv._zz_129_[3]
.sym 21976 VexRiscv._zz_129_[3]
.sym 21977 VexRiscv._zz_129_[2]
.sym 21978 VexRiscv._zz_129_[4]
.sym 21979 VexRiscv._zz_129_[5]
.sym 21989 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 21994 VexRiscv._zz_170_[1]
.sym 21995 VexRiscv.decode_to_execute_RS2[10]
.sym 21996 VexRiscv._zz_129_[2]
.sym 21997 VexRiscv._zz_170_[0]
.sym 22002 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 22004 $abc$40840$n8283_$glb_ce
.sym 22005 clk12_$glb_clk
.sym 22007 $abc$40840$n6738_1
.sym 22008 $abc$40840$n4708_1
.sym 22010 $abc$40840$n4710_1
.sym 22011 $abc$40840$n9
.sym 22012 $abc$40840$n6739_1
.sym 22013 VexRiscv.CsrPlugin_mtval[3]
.sym 22014 $abc$40840$n6998
.sym 22016 VexRiscv.execute_to_memory_BRANCH_DO
.sym 22020 VexRiscv._zz_199_[22]
.sym 22021 VexRiscv._zz_129_[4]
.sym 22022 $abc$40840$n5009
.sym 22024 basesoc_uart_rx_fifo_level0[4]
.sym 22026 VexRiscv._zz_129_[7]
.sym 22027 $abc$40840$n4379_1
.sym 22029 VexRiscv.decode_to_execute_RS2[9]
.sym 22030 VexRiscv._zz_36_[18]
.sym 22032 VexRiscv.decode_to_execute_RS2[10]
.sym 22035 basesoc_timer0_load_storage[7]
.sym 22036 $abc$40840$n4361_1
.sym 22037 $PACKER_VCC_NET
.sym 22038 $abc$40840$n4347
.sym 22039 $abc$40840$n6671_1
.sym 22041 $abc$40840$n2403
.sym 22042 basesoc_adr[0]
.sym 22051 basesoc_dat_w[7]
.sym 22058 basesoc_uart_rx_fifo_level0[4]
.sym 22062 basesoc_uart_rx_fifo_level0[3]
.sym 22063 $PACKER_VCC_NET
.sym 22066 $abc$40840$n2429
.sym 22068 basesoc_uart_rx_fifo_level0[1]
.sym 22071 $PACKER_VCC_NET
.sym 22076 basesoc_uart_rx_fifo_level0[0]
.sym 22079 basesoc_uart_rx_fifo_level0[2]
.sym 22080 $nextpnr_ICESTORM_LC_5$O
.sym 22082 basesoc_uart_rx_fifo_level0[0]
.sym 22086 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 22088 basesoc_uart_rx_fifo_level0[1]
.sym 22089 $PACKER_VCC_NET
.sym 22092 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 22094 $PACKER_VCC_NET
.sym 22095 basesoc_uart_rx_fifo_level0[2]
.sym 22096 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 22098 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 22100 $PACKER_VCC_NET
.sym 22101 basesoc_uart_rx_fifo_level0[3]
.sym 22102 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 22105 $PACKER_VCC_NET
.sym 22106 basesoc_uart_rx_fifo_level0[4]
.sym 22108 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 22118 basesoc_dat_w[7]
.sym 22127 $abc$40840$n2429
.sym 22128 clk12_$glb_clk
.sym 22129 sys_rst_$glb_sr
.sym 22132 $abc$40840$n7001
.sym 22133 $abc$40840$n7004
.sym 22134 $abc$40840$n7007
.sym 22135 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 22136 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 22137 $abc$40840$n2565
.sym 22138 $abc$40840$n233
.sym 22139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 22145 sys_rst
.sym 22146 VexRiscv._zz_49_[1]
.sym 22147 $abc$40840$n4678
.sym 22148 $abc$40840$n4981_1
.sym 22150 $abc$40840$n7003
.sym 22151 VexRiscv._zz_170_[1]
.sym 22152 VexRiscv._zz_49_[1]
.sym 22156 $PACKER_GND_NET
.sym 22165 $PACKER_VCC_NET
.sym 22172 basesoc_uart_rx_fifo_level0[0]
.sym 22180 basesoc_uart_rx_fifo_level0[0]
.sym 22182 $abc$40840$n2565
.sym 22185 basesoc_uart_rx_fifo_level0[1]
.sym 22186 basesoc_uart_rx_fifo_do_read
.sym 22189 basesoc_vexriscv_ibus_adr[1]
.sym 22191 basesoc_uart_rx_fifo_level0[2]
.sym 22193 basesoc_uart_rx_fifo_wrport_we
.sym 22195 basesoc_uart_rx_fifo_level0[3]
.sym 22201 sys_rst
.sym 22216 basesoc_vexriscv_ibus_adr[1]
.sym 22222 basesoc_uart_rx_fifo_level0[1]
.sym 22223 basesoc_uart_rx_fifo_level0[2]
.sym 22224 basesoc_uart_rx_fifo_level0[3]
.sym 22225 basesoc_uart_rx_fifo_level0[0]
.sym 22234 basesoc_uart_rx_fifo_level0[0]
.sym 22235 basesoc_uart_rx_fifo_wrport_we
.sym 22236 sys_rst
.sym 22237 basesoc_uart_rx_fifo_do_read
.sym 22250 $abc$40840$n2565
.sym 22251 clk12_$glb_clk
.sym 22252 VexRiscv.reset_$glb_sr
.sym 22255 basesoc_uart_rx_fifo_consume[2]
.sym 22256 basesoc_uart_rx_fifo_consume[3]
.sym 22257 basesoc_uart_rx_fifo_consume[0]
.sym 22258 $abc$40840$n4345
.sym 22259 $abc$40840$n6096_1
.sym 22262 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 22265 basesoc_uart_rx_fifo_wrport_we
.sym 22266 $abc$40840$n4965_1
.sym 22268 VexRiscv._zz_135_[24]
.sym 22270 $abc$40840$n2565
.sym 22271 $abc$40840$n4973
.sym 22273 basesoc_vexriscv_dbus_adr[28]
.sym 22274 $abc$40840$n2641
.sym 22276 basesoc_uart_rx_fifo_level0[0]
.sym 22277 basesoc_uart_rx_fifo_level0[2]
.sym 22279 $abc$40840$n233
.sym 22281 basesoc_uart_rx_fifo_level0[3]
.sym 22282 VexRiscv._zz_49_[0]
.sym 22283 basesoc_dat_w[4]
.sym 22288 VexRiscv._zz_47_[0]
.sym 22313 sys_rst
.sym 22314 basesoc_uart_rx_fifo_consume[0]
.sym 22316 basesoc_uart_rx_fifo_level0[1]
.sym 22317 basesoc_uart_rx_fifo_do_read
.sym 22321 $abc$40840$n2413
.sym 22333 basesoc_uart_rx_fifo_do_read
.sym 22335 sys_rst
.sym 22336 basesoc_uart_rx_fifo_consume[0]
.sym 22357 sys_rst
.sym 22359 basesoc_uart_rx_fifo_do_read
.sym 22365 basesoc_uart_rx_fifo_level0[1]
.sym 22373 $abc$40840$n2413
.sym 22374 clk12_$glb_clk
.sym 22375 sys_rst_$glb_sr
.sym 22383 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 22385 $abc$40840$n4345
.sym 22394 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 22426 VexRiscv.reset
.sym 22493 VexRiscv.reset
.sym 22497 clk12_$glb_clk
.sym 22503 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 22512 VexRiscv.reset
.sym 22513 clk12
.sym 22733 $abc$40840$n2392
.sym 22743 $abc$40840$n3828
.sym 22744 basesoc_dat_w[4]
.sym 22770 basesoc_uart_tx_fifo_produce[1]
.sym 22791 $abc$40840$n2392
.sym 22833 basesoc_uart_tx_fifo_produce[1]
.sym 22843 $abc$40840$n2392
.sym 22844 clk12_$glb_clk
.sym 22845 sys_rst_$glb_sr
.sym 22863 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 22864 $abc$40840$n2441
.sym 22870 $abc$40840$n6478_1
.sym 22871 $abc$40840$n5880_1
.sym 22873 $abc$40840$n6482_1
.sym 22878 sys_rst
.sym 22899 basesoc_uart_phy_tx_reg[0]
.sym 22906 basesoc_uart_tx_fifo_produce[0]
.sym 22910 basesoc_dat_w[5]
.sym 22914 basesoc_uart_tx_fifo_produce[1]
.sym 22919 basesoc_uart_phy_tx_reg[0]
.sym 22927 sys_rst
.sym 22929 basesoc_uart_tx_fifo_produce[2]
.sym 22932 basesoc_uart_tx_fifo_produce[0]
.sym 22933 basesoc_uart_tx_fifo_produce[1]
.sym 22936 sys_rst
.sym 22938 basesoc_uart_tx_fifo_produce[3]
.sym 22943 $PACKER_VCC_NET
.sym 22945 $abc$40840$n2391
.sym 22953 basesoc_uart_tx_fifo_wrport_we
.sym 22959 $nextpnr_ICESTORM_LC_17$O
.sym 22961 basesoc_uart_tx_fifo_produce[0]
.sym 22965 $auto$alumacc.cc:474:replace_alu$4090.C[2]
.sym 22967 basesoc_uart_tx_fifo_produce[1]
.sym 22971 $auto$alumacc.cc:474:replace_alu$4090.C[3]
.sym 22974 basesoc_uart_tx_fifo_produce[2]
.sym 22975 $auto$alumacc.cc:474:replace_alu$4090.C[2]
.sym 22979 basesoc_uart_tx_fifo_produce[3]
.sym 22981 $auto$alumacc.cc:474:replace_alu$4090.C[3]
.sym 22985 basesoc_uart_tx_fifo_produce[0]
.sym 22986 sys_rst
.sym 22987 basesoc_uart_tx_fifo_wrport_we
.sym 22990 basesoc_uart_tx_fifo_produce[0]
.sym 22993 $PACKER_VCC_NET
.sym 23003 sys_rst
.sym 23004 basesoc_uart_tx_fifo_wrport_we
.sym 23006 $abc$40840$n2391
.sym 23007 clk12_$glb_clk
.sym 23008 sys_rst_$glb_sr
.sym 23021 $abc$40840$n6488_1
.sym 23023 $abc$40840$n6490_1
.sym 23024 $abc$40840$n6348_1
.sym 23031 basesoc_timer0_reload_storage[15]
.sym 23033 basesoc_timer0_eventmanager_status_w
.sym 23034 basesoc_uart_tx_fifo_produce[2]
.sym 23035 $abc$40840$n3833
.sym 23036 basesoc_uart_tx_fifo_produce[3]
.sym 23037 array_muxed1[12]
.sym 23039 basesoc_uart_tx_fifo_wrport_we
.sym 23040 array_muxed1[4]
.sym 23041 $abc$40840$n5949
.sym 23044 eventmanager_status_w[1]
.sym 23054 basesoc_uart_phy_tx_reg[5]
.sym 23055 basesoc_uart_phy_tx_reg[1]
.sym 23056 basesoc_uart_phy_tx_reg[2]
.sym 23059 basesoc_uart_phy_tx_reg[6]
.sym 23061 $abc$40840$n2298
.sym 23065 basesoc_uart_phy_tx_reg[7]
.sym 23066 basesoc_uart_phy_tx_reg[3]
.sym 23068 basesoc_uart_phy_tx_reg[4]
.sym 23069 basesoc_uart_phy_sink_payload_data[4]
.sym 23070 basesoc_uart_phy_sink_payload_data[3]
.sym 23071 $abc$40840$n2301
.sym 23074 basesoc_uart_phy_sink_payload_data[7]
.sym 23075 basesoc_uart_phy_sink_payload_data[6]
.sym 23076 basesoc_uart_phy_sink_payload_data[5]
.sym 23079 basesoc_uart_phy_sink_payload_data[2]
.sym 23080 basesoc_uart_phy_sink_payload_data[1]
.sym 23081 basesoc_uart_phy_sink_payload_data[0]
.sym 23083 basesoc_uart_phy_tx_reg[4]
.sym 23084 $abc$40840$n2301
.sym 23085 basesoc_uart_phy_sink_payload_data[3]
.sym 23089 $abc$40840$n2301
.sym 23090 basesoc_uart_phy_tx_reg[7]
.sym 23092 basesoc_uart_phy_sink_payload_data[6]
.sym 23096 $abc$40840$n2301
.sym 23097 basesoc_uart_phy_tx_reg[5]
.sym 23098 basesoc_uart_phy_sink_payload_data[4]
.sym 23101 $abc$40840$n2301
.sym 23102 basesoc_uart_phy_sink_payload_data[0]
.sym 23103 basesoc_uart_phy_tx_reg[1]
.sym 23108 $abc$40840$n2301
.sym 23109 basesoc_uart_phy_tx_reg[6]
.sym 23110 basesoc_uart_phy_sink_payload_data[5]
.sym 23113 basesoc_uart_phy_sink_payload_data[1]
.sym 23114 basesoc_uart_phy_tx_reg[2]
.sym 23115 $abc$40840$n2301
.sym 23119 basesoc_uart_phy_tx_reg[3]
.sym 23121 basesoc_uart_phy_sink_payload_data[2]
.sym 23122 $abc$40840$n2301
.sym 23125 $abc$40840$n2301
.sym 23127 basesoc_uart_phy_sink_payload_data[7]
.sym 23129 $abc$40840$n2298
.sym 23130 clk12_$glb_clk
.sym 23131 sys_rst_$glb_sr
.sym 23132 basesoc_uart_phy_sink_payload_data[7]
.sym 23133 basesoc_uart_phy_sink_payload_data[6]
.sym 23134 basesoc_uart_phy_sink_payload_data[5]
.sym 23135 basesoc_uart_phy_sink_payload_data[4]
.sym 23136 basesoc_uart_phy_sink_payload_data[3]
.sym 23137 basesoc_uart_phy_sink_payload_data[2]
.sym 23138 basesoc_uart_phy_sink_payload_data[1]
.sym 23139 basesoc_uart_phy_sink_payload_data[0]
.sym 23144 basesoc_dat_w[2]
.sym 23145 $abc$40840$n4419
.sym 23148 array_muxed0[7]
.sym 23149 $abc$40840$n6454_1
.sym 23151 basesoc_timer0_value_status[11]
.sym 23152 basesoc_uart_tx_fifo_do_read
.sym 23153 $abc$40840$n3731
.sym 23154 $abc$40840$n3864
.sym 23155 array_muxed0[11]
.sym 23156 sys_rst
.sym 23157 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 23158 $abc$40840$n6828_1
.sym 23160 basesoc_dat_w[1]
.sym 23162 basesoc_dat_w[4]
.sym 23163 basesoc_dat_w[3]
.sym 23164 $abc$40840$n2441
.sym 23165 $abc$40840$n3829
.sym 23166 $abc$40840$n2450
.sym 23174 sys_rst
.sym 23175 basesoc_adr[3]
.sym 23176 $abc$40840$n6828_1
.sym 23177 $abc$40840$n5944
.sym 23178 $abc$40840$n5946
.sym 23179 $abc$40840$n5938
.sym 23181 $abc$40840$n3731
.sym 23182 $abc$40840$n5945
.sym 23183 basesoc_adr[4]
.sym 23184 $abc$40840$n3813
.sym 23185 basesoc_timer0_load_storage[16]
.sym 23186 $abc$40840$n6829_1
.sym 23187 basesoc_adr[2]
.sym 23188 basesoc_timer0_en_storage
.sym 23189 $abc$40840$n3829
.sym 23190 $abc$40840$n5932
.sym 23192 $abc$40840$n6832
.sym 23193 basesoc_timer0_eventmanager_status_w
.sym 23195 $abc$40840$n3833
.sym 23196 $abc$40840$n3812
.sym 23197 $abc$40840$n3818
.sym 23198 basesoc_timer0_value_status[0]
.sym 23200 array_muxed1[4]
.sym 23201 $abc$40840$n5949
.sym 23202 basesoc_timer0_reload_storage[16]
.sym 23203 $abc$40840$n6831_1
.sym 23204 $abc$40840$n3828
.sym 23207 sys_rst
.sym 23208 $abc$40840$n3828
.sym 23209 $abc$40840$n3812
.sym 23212 $abc$40840$n3818
.sym 23213 basesoc_timer0_en_storage
.sym 23214 basesoc_timer0_load_storage[16]
.sym 23215 $abc$40840$n3833
.sym 23218 $abc$40840$n6829_1
.sym 23219 $abc$40840$n6832
.sym 23220 $abc$40840$n3813
.sym 23221 $abc$40840$n5932
.sym 23224 $abc$40840$n6831_1
.sym 23225 basesoc_timer0_reload_storage[16]
.sym 23226 basesoc_adr[4]
.sym 23227 $abc$40840$n3829
.sym 23230 basesoc_timer0_value_status[0]
.sym 23231 $abc$40840$n5946
.sym 23232 $abc$40840$n5945
.sym 23233 $abc$40840$n5949
.sym 23237 $abc$40840$n5938
.sym 23238 $abc$40840$n6828_1
.sym 23239 $abc$40840$n5944
.sym 23242 basesoc_adr[3]
.sym 23243 basesoc_adr[2]
.sym 23244 basesoc_timer0_eventmanager_status_w
.sym 23245 $abc$40840$n3731
.sym 23249 array_muxed1[4]
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23263 basesoc_adr[1]
.sym 23265 $abc$40840$n2429
.sym 23266 basesoc_adr[1]
.sym 23267 basesoc_ctrl_reset_reset_r
.sym 23268 $abc$40840$n5945
.sym 23269 basesoc_adr[3]
.sym 23270 $abc$40840$n6096_1
.sym 23271 basesoc_adr[4]
.sym 23272 $abc$40840$n3813
.sym 23273 basesoc_adr[1]
.sym 23274 array_muxed0[8]
.sym 23275 basesoc_adr[2]
.sym 23276 basesoc_dat_w[7]
.sym 23278 basesoc_timer0_value[28]
.sym 23281 $abc$40840$n3787_1
.sym 23282 basesoc_timer0_en_storage
.sym 23283 $abc$40840$n2450
.sym 23286 basesoc_uart_tx_fifo_consume[1]
.sym 23287 basesoc_timer0_load_storage[15]
.sym 23288 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 23289 $abc$40840$n3813
.sym 23290 basesoc_dat_w[4]
.sym 23298 $abc$40840$n6178_1
.sym 23301 basesoc_timer0_reload_storage[15]
.sym 23302 $abc$40840$n3825
.sym 23303 basesoc_adr[2]
.sym 23306 basesoc_timer0_en_storage
.sym 23307 $abc$40840$n3731
.sym 23308 $abc$40840$n6881
.sym 23310 basesoc_adr[3]
.sym 23313 basesoc_timer0_load_storage[15]
.sym 23314 basesoc_timer0_eventmanager_status_w
.sym 23315 basesoc_timer0_load_storage[11]
.sym 23316 $abc$40840$n3828
.sym 23319 basesoc_timer0_reload_storage[23]
.sym 23321 $abc$40840$n6186_1
.sym 23327 basesoc_adr[4]
.sym 23330 basesoc_timer0_load_storage[15]
.sym 23331 $abc$40840$n6186_1
.sym 23332 basesoc_timer0_en_storage
.sym 23335 $abc$40840$n6881
.sym 23336 basesoc_timer0_eventmanager_status_w
.sym 23337 basesoc_timer0_reload_storage[15]
.sym 23353 $abc$40840$n3828
.sym 23354 basesoc_timer0_reload_storage[23]
.sym 23355 $abc$40840$n3825
.sym 23356 basesoc_timer0_reload_storage[15]
.sym 23359 basesoc_adr[3]
.sym 23360 basesoc_adr[4]
.sym 23361 basesoc_adr[2]
.sym 23362 $abc$40840$n3731
.sym 23371 basesoc_timer0_en_storage
.sym 23373 basesoc_timer0_load_storage[11]
.sym 23374 $abc$40840$n6178_1
.sym 23376 clk12_$glb_clk
.sym 23377 sys_rst_$glb_sr
.sym 23386 $abc$40840$n5892_1
.sym 23389 array_muxed1[13]
.sym 23390 basesoc_timer0_value[8]
.sym 23391 $abc$40840$n3730_1
.sym 23392 $abc$40840$n5939
.sym 23393 $abc$40840$n3731
.sym 23394 $abc$40840$n2281
.sym 23395 basesoc_dat_w[4]
.sym 23396 $abc$40840$n3725
.sym 23397 $abc$40840$n5947
.sym 23398 $abc$40840$n3833
.sym 23399 basesoc_uart_eventmanager_status_w[0]
.sym 23401 $abc$40840$n3734
.sym 23403 slave_sel_r[0]
.sym 23404 basesoc_adr[2]
.sym 23405 $abc$40840$n5880_1
.sym 23408 basesoc_timer0_load_storage[18]
.sym 23410 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 23411 basesoc_dat_w[5]
.sym 23413 $abc$40840$n3825
.sym 23419 basesoc_timer0_value_status[7]
.sym 23420 basesoc_timer0_value_status[31]
.sym 23421 $abc$40840$n2254
.sym 23422 basesoc_dat_w[5]
.sym 23424 $abc$40840$n5939
.sym 23425 $abc$40840$n3816
.sym 23427 $abc$40840$n3818
.sym 23428 $abc$40840$n6015
.sym 23429 $abc$40840$n6011
.sym 23431 $abc$40840$n6012
.sym 23432 $abc$40840$n5949
.sym 23433 basesoc_timer0_value_status[23]
.sym 23435 $abc$40840$n6804_1
.sym 23436 basesoc_timer0_eventmanager_status_w
.sym 23440 $abc$40840$n6016
.sym 23441 $abc$40840$n3814
.sym 23442 $abc$40840$n6013
.sym 23443 $abc$40840$n5947
.sym 23444 $abc$40840$n6866
.sym 23445 basesoc_dat_w[7]
.sym 23446 basesoc_timer0_load_storage[7]
.sym 23447 basesoc_timer0_load_storage[15]
.sym 23448 basesoc_timer0_load_storage[23]
.sym 23449 basesoc_timer0_reload_storage[10]
.sym 23452 $abc$40840$n3814
.sym 23453 $abc$40840$n6013
.sym 23454 basesoc_timer0_load_storage[7]
.sym 23455 $abc$40840$n6016
.sym 23458 $abc$40840$n3818
.sym 23459 basesoc_timer0_load_storage[23]
.sym 23460 basesoc_timer0_load_storage[15]
.sym 23461 $abc$40840$n3816
.sym 23465 basesoc_timer0_reload_storage[10]
.sym 23466 $abc$40840$n6866
.sym 23467 basesoc_timer0_eventmanager_status_w
.sym 23470 $abc$40840$n6012
.sym 23471 $abc$40840$n6804_1
.sym 23472 $abc$40840$n6011
.sym 23473 $abc$40840$n6015
.sym 23479 basesoc_dat_w[7]
.sym 23482 basesoc_timer0_value_status[23]
.sym 23484 $abc$40840$n5947
.sym 23489 basesoc_dat_w[5]
.sym 23494 basesoc_timer0_value_status[31]
.sym 23495 basesoc_timer0_value_status[7]
.sym 23496 $abc$40840$n5939
.sym 23497 $abc$40840$n5949
.sym 23498 $abc$40840$n2254
.sym 23499 clk12_$glb_clk
.sym 23500 sys_rst_$glb_sr
.sym 23509 $abc$40840$n9
.sym 23510 $abc$40840$n5880_1
.sym 23511 $abc$40840$n5880_1
.sym 23512 $abc$40840$n9
.sym 23513 $abc$40840$n2447
.sym 23514 $abc$40840$n3727_1
.sym 23515 basesoc_adr[3]
.sym 23516 $abc$40840$n3813
.sym 23517 $abc$40840$n2254
.sym 23518 basesoc_timer0_value_status[13]
.sym 23519 $abc$40840$n3812
.sym 23520 basesoc_ctrl_storage[16]
.sym 23521 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 23523 basesoc_ctrl_storage[15]
.sym 23524 csrbankarray_csrbank2_dat0_w[6]
.sym 23526 basesoc_timer0_eventmanager_status_w
.sym 23527 $abc$40840$n3814
.sym 23528 basesoc_timer0_reload_storage[2]
.sym 23529 basesoc_timer0_reload_storage[10]
.sym 23530 $abc$40840$n3758
.sym 23531 $abc$40840$n3825
.sym 23532 VexRiscv._zz_170_[0]
.sym 23533 array_muxed1[12]
.sym 23534 basesoc_ctrl_storage[13]
.sym 23535 basesoc_timer0_reload_storage[10]
.sym 23542 basesoc_timer0_eventmanager_status_w
.sym 23544 $abc$40840$n6176_1
.sym 23545 $abc$40840$n6805_1
.sym 23548 basesoc_timer0_load_storage[10]
.sym 23549 $abc$40840$n3825
.sym 23550 $abc$40840$n3818
.sym 23552 basesoc_timer0_en_storage
.sym 23553 $abc$40840$n3787_1
.sym 23555 basesoc_timer0_reload_storage[10]
.sym 23557 basesoc_adr[4]
.sym 23559 $abc$40840$n6890
.sym 23561 $abc$40840$n3813
.sym 23562 $abc$40840$n6192_1
.sym 23563 basesoc_timer0_reload_storage[18]
.sym 23565 $abc$40840$n3730_1
.sym 23566 $abc$40840$n6787
.sym 23568 basesoc_timer0_load_storage[18]
.sym 23571 $abc$40840$n5969
.sym 23572 $abc$40840$n3816
.sym 23573 $abc$40840$n6803
.sym 23575 $abc$40840$n3787_1
.sym 23576 $abc$40840$n6787
.sym 23581 $abc$40840$n6805_1
.sym 23582 $abc$40840$n6803
.sym 23583 $abc$40840$n3813
.sym 23584 basesoc_adr[4]
.sym 23587 $abc$40840$n5969
.sym 23588 $abc$40840$n3818
.sym 23590 basesoc_timer0_load_storage[18]
.sym 23593 basesoc_timer0_en_storage
.sym 23594 $abc$40840$n6176_1
.sym 23596 basesoc_timer0_load_storage[10]
.sym 23599 basesoc_timer0_eventmanager_status_w
.sym 23600 basesoc_timer0_reload_storage[18]
.sym 23602 $abc$40840$n6890
.sym 23605 $abc$40840$n3816
.sym 23606 basesoc_timer0_reload_storage[10]
.sym 23607 $abc$40840$n3825
.sym 23608 basesoc_timer0_load_storage[10]
.sym 23613 basesoc_adr[4]
.sym 23614 $abc$40840$n3730_1
.sym 23617 basesoc_timer0_load_storage[18]
.sym 23619 basesoc_timer0_en_storage
.sym 23620 $abc$40840$n6192_1
.sym 23622 clk12_$glb_clk
.sym 23623 sys_rst_$glb_sr
.sym 23633 $abc$40840$n6044
.sym 23634 VexRiscv._zz_129_[1]
.sym 23635 basesoc_vexriscv_dbus_adr[14]
.sym 23636 $abc$40840$n3818
.sym 23637 $abc$40840$n4980
.sym 23638 basesoc_timer0_load_storage[11]
.sym 23639 basesoc_timer0_load_storage[8]
.sym 23640 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 23641 $abc$40840$n2431
.sym 23643 $abc$40840$n5997
.sym 23644 basesoc_timer0_value[10]
.sym 23645 basesoc_timer0_load_storage[8]
.sym 23646 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 23647 $abc$40840$n2254
.sym 23648 sys_rst
.sym 23649 $abc$40840$n3829
.sym 23650 $abc$40840$n6828_1
.sym 23651 basesoc_timer0_value[25]
.sym 23652 basesoc_timer0_load_storage[3]
.sym 23653 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 23654 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 23655 basesoc_dat_w[3]
.sym 23656 basesoc_adr[3]
.sym 23657 $abc$40840$n5969
.sym 23658 $abc$40840$n2450
.sym 23665 basesoc_adr[4]
.sym 23666 basesoc_timer0_reload_storage[18]
.sym 23667 $abc$40840$n3828
.sym 23669 $abc$40840$n6799
.sym 23670 $abc$40840$n5967
.sym 23671 $abc$40840$n3816
.sym 23672 basesoc_adr[0]
.sym 23673 $abc$40840$n5947
.sym 23674 $abc$40840$n3814
.sym 23675 $abc$40840$n5968
.sym 23676 $abc$40840$n5922_1
.sym 23677 $abc$40840$n3787_1
.sym 23678 basesoc_timer0_load_storage[3]
.sym 23679 $abc$40840$n5977
.sym 23680 basesoc_timer0_load_storage[11]
.sym 23682 $abc$40840$n5966
.sym 23683 $abc$40840$n3822
.sym 23685 $abc$40840$n6801_1
.sym 23686 $abc$40840$n5965
.sym 23687 basesoc_timer0_value_status[18]
.sym 23688 basesoc_timer0_reload_storage[2]
.sym 23689 sys_rst
.sym 23690 $abc$40840$n3812
.sym 23691 $abc$40840$n5976
.sym 23692 $abc$40840$n6789_1
.sym 23694 $abc$40840$n3813
.sym 23695 $abc$40840$n6800_1
.sym 23698 $abc$40840$n3816
.sym 23699 $abc$40840$n5976
.sym 23700 basesoc_timer0_load_storage[11]
.sym 23701 $abc$40840$n5977
.sym 23704 $abc$40840$n5947
.sym 23705 basesoc_timer0_value_status[18]
.sym 23706 $abc$40840$n5967
.sym 23710 basesoc_timer0_load_storage[3]
.sym 23712 $abc$40840$n3814
.sym 23717 $abc$40840$n3816
.sym 23718 sys_rst
.sym 23719 $abc$40840$n3812
.sym 23722 $abc$40840$n6801_1
.sym 23723 $abc$40840$n6800_1
.sym 23724 $abc$40840$n3813
.sym 23725 $abc$40840$n5966
.sym 23728 basesoc_timer0_reload_storage[2]
.sym 23729 $abc$40840$n3828
.sym 23730 basesoc_timer0_reload_storage[18]
.sym 23731 $abc$40840$n3822
.sym 23734 basesoc_adr[4]
.sym 23735 $abc$40840$n5968
.sym 23736 $abc$40840$n6799
.sym 23737 $abc$40840$n5965
.sym 23740 basesoc_adr[0]
.sym 23741 $abc$40840$n6789_1
.sym 23742 $abc$40840$n3787_1
.sym 23743 $abc$40840$n5922_1
.sym 23745 clk12_$glb_clk
.sym 23746 sys_rst_$glb_sr
.sym 23759 $abc$40840$n5988
.sym 23760 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 23762 $abc$40840$n5922_1
.sym 23763 array_muxed0[8]
.sym 23765 $abc$40840$n3787_1
.sym 23766 $abc$40840$n3730_1
.sym 23768 basesoc_adr[0]
.sym 23771 basesoc_dat_w[4]
.sym 23772 $abc$40840$n6045_1
.sym 23773 $abc$40840$n4373_1
.sym 23774 $abc$40840$n2450
.sym 23775 VexRiscv._zz_194_[13]
.sym 23776 VexRiscv._zz_79_[13]
.sym 23778 basesoc_uart_tx_fifo_consume[1]
.sym 23780 basesoc_uart_phy_storage[31]
.sym 23788 $abc$40840$n5978
.sym 23789 $abc$40840$n3826
.sym 23790 $abc$40840$n5939
.sym 23792 VexRiscv._zz_170_[1]
.sym 23794 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 23795 VexRiscv._zz_129_[4]
.sym 23796 $abc$40840$n5975
.sym 23797 VexRiscv.decode_to_execute_RS2[12]
.sym 23798 $abc$40840$n3727_1
.sym 23799 $abc$40840$n3734
.sym 23800 $abc$40840$n3812
.sym 23802 VexRiscv._zz_170_[0]
.sym 23805 $abc$40840$n3814
.sym 23808 sys_rst
.sym 23810 $abc$40840$n3829
.sym 23812 basesoc_timer0_value_status[27]
.sym 23813 basesoc_adr[4]
.sym 23816 basesoc_adr[3]
.sym 23818 basesoc_adr[2]
.sym 23823 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 23829 $abc$40840$n3727_1
.sym 23830 basesoc_adr[4]
.sym 23833 basesoc_adr[4]
.sym 23835 $abc$40840$n3829
.sym 23841 $abc$40840$n3826
.sym 23842 basesoc_adr[4]
.sym 23845 VexRiscv._zz_170_[1]
.sym 23846 VexRiscv._zz_129_[4]
.sym 23847 VexRiscv.decode_to_execute_RS2[12]
.sym 23848 VexRiscv._zz_170_[0]
.sym 23851 basesoc_timer0_value_status[27]
.sym 23852 $abc$40840$n5978
.sym 23853 $abc$40840$n5975
.sym 23854 $abc$40840$n5939
.sym 23857 $abc$40840$n3734
.sym 23858 basesoc_adr[3]
.sym 23860 basesoc_adr[2]
.sym 23863 $abc$40840$n3812
.sym 23864 sys_rst
.sym 23865 $abc$40840$n3814
.sym 23867 $abc$40840$n8283_$glb_ce
.sym 23868 clk12_$glb_clk
.sym 23882 basesoc_ctrl_storage[31]
.sym 23883 $abc$40840$n3826
.sym 23884 $abc$40840$n4619_1
.sym 23885 VexRiscv._zz_79_[3]
.sym 23886 eventmanager_status_w[1]
.sym 23888 VexRiscv._zz_193_[13]
.sym 23889 $abc$40840$n3727_1
.sym 23890 basesoc_ctrl_storage[0]
.sym 23891 VexRiscv._zz_129_[4]
.sym 23893 $abc$40840$n4441_1
.sym 23895 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 23896 VexRiscv._zz_79_[10]
.sym 23897 $abc$40840$n3825
.sym 23898 basesoc_dat_w[5]
.sym 23899 slave_sel_r[0]
.sym 23900 basesoc_timer0_load_storage[18]
.sym 23901 $abc$40840$n5880_1
.sym 23902 VexRiscv._zz_79_[13]
.sym 23903 $abc$40840$n3829
.sym 23904 basesoc_adr[2]
.sym 23905 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 23915 $abc$40840$n4373_1
.sym 23917 VexRiscv._zz_35_[13]
.sym 23918 $abc$40840$n3727_1
.sym 23920 $abc$40840$n3730_1
.sym 23922 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 23923 $abc$40840$n4530_1
.sym 23928 $abc$40840$n4619_1
.sym 23936 basesoc_timer0_zero_old_trigger
.sym 23937 basesoc_ctrl_storage[17]
.sym 23940 basesoc_timer0_eventmanager_status_w
.sym 23942 $abc$40840$n102
.sym 23944 $abc$40840$n4373_1
.sym 23945 $abc$40840$n4619_1
.sym 23946 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 23947 $abc$40840$n4530_1
.sym 23965 VexRiscv._zz_35_[13]
.sym 23980 $abc$40840$n102
.sym 23981 basesoc_ctrl_storage[17]
.sym 23982 $abc$40840$n3730_1
.sym 23983 $abc$40840$n3727_1
.sym 23987 basesoc_timer0_zero_old_trigger
.sym 23989 basesoc_timer0_eventmanager_status_w
.sym 23991 clk12_$glb_clk
.sym 23992 VexRiscv.reset_$glb_sr
.sym 23993 VexRiscv._zz_214_[15]
.sym 23994 VexRiscv._zz_214_[14]
.sym 23995 VexRiscv._zz_214_[13]
.sym 23996 VexRiscv._zz_214_[12]
.sym 23997 VexRiscv._zz_214_[11]
.sym 23998 VexRiscv._zz_214_[10]
.sym 23999 VexRiscv._zz_214_[9]
.sym 24000 VexRiscv._zz_214_[8]
.sym 24004 $abc$40840$n6096_1
.sym 24006 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 24008 VexRiscv._zz_79_[1]
.sym 24015 $abc$40840$n4532
.sym 24016 $abc$40840$n3730_1
.sym 24017 VexRiscv._zz_214_[1]
.sym 24019 array_muxed1[0]
.sym 24020 VexRiscv._zz_50_[10]
.sym 24021 VexRiscv._zz_79_[4]
.sym 24023 VexRiscv._zz_79_[2]
.sym 24024 VexRiscv._zz_160_
.sym 24025 $abc$40840$n4962
.sym 24026 basesoc_timer0_eventmanager_status_w
.sym 24027 VexRiscv._zz_79_[4]
.sym 24034 VexRiscv._zz_163_[6]
.sym 24036 $abc$40840$n6779
.sym 24038 $abc$40840$n4991_1
.sym 24039 $abc$40840$n6782_1
.sym 24040 VexRiscv._zz_163_[9]
.sym 24042 VexRiscv._zz_79_[13]
.sym 24045 $abc$40840$n4373_1
.sym 24048 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 24051 VexRiscv._zz_214_[6]
.sym 24052 VexRiscv._zz_214_[13]
.sym 24054 VexRiscv._zz_163_[13]
.sym 24055 $abc$40840$n7847
.sym 24056 VexRiscv._zz_214_[9]
.sym 24060 $abc$40840$n4530_1
.sym 24061 $abc$40840$n4963_1
.sym 24062 VexRiscv._zz_79_[6]
.sym 24064 VexRiscv._zz_35_[8]
.sym 24065 $abc$40840$n4532
.sym 24067 $abc$40840$n4963_1
.sym 24069 $abc$40840$n6779
.sym 24070 VexRiscv._zz_79_[6]
.sym 24073 VexRiscv._zz_79_[13]
.sym 24074 $abc$40840$n6779
.sym 24076 $abc$40840$n4991_1
.sym 24079 $abc$40840$n4373_1
.sym 24080 $abc$40840$n4530_1
.sym 24081 $abc$40840$n4532
.sym 24082 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 24085 VexRiscv._zz_214_[6]
.sym 24086 VexRiscv._zz_163_[6]
.sym 24087 $abc$40840$n6782_1
.sym 24091 VexRiscv._zz_163_[13]
.sym 24093 VexRiscv._zz_214_[13]
.sym 24094 $abc$40840$n6782_1
.sym 24099 $abc$40840$n7847
.sym 24104 VexRiscv._zz_35_[8]
.sym 24109 $abc$40840$n6782_1
.sym 24110 VexRiscv._zz_214_[9]
.sym 24112 VexRiscv._zz_163_[9]
.sym 24114 clk12_$glb_clk
.sym 24115 VexRiscv.reset_$glb_sr
.sym 24116 VexRiscv._zz_214_[7]
.sym 24117 VexRiscv._zz_214_[6]
.sym 24118 VexRiscv._zz_214_[5]
.sym 24119 VexRiscv._zz_214_[4]
.sym 24120 VexRiscv._zz_214_[3]
.sym 24121 VexRiscv._zz_214_[2]
.sym 24122 VexRiscv._zz_214_[1]
.sym 24123 VexRiscv._zz_214_[0]
.sym 24126 basesoc_dat_w[4]
.sym 24127 $abc$40840$n102
.sym 24128 $abc$40840$n3731
.sym 24129 VexRiscv._zz_50_[10]
.sym 24130 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 24131 basesoc_uart_phy_storage[27]
.sym 24133 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 24134 $abc$40840$n2642
.sym 24136 basesoc_ctrl_storage[30]
.sym 24139 basesoc_dat_w[6]
.sym 24140 sys_rst
.sym 24141 VexRiscv._zz_79_[8]
.sym 24142 $abc$40840$n4530_1
.sym 24143 $abc$40840$n7847
.sym 24144 $abc$40840$n4530_1
.sym 24145 sys_rst
.sym 24146 VexRiscv._zz_214_[10]
.sym 24147 VexRiscv._zz_52_
.sym 24148 VexRiscv._zz_79_[7]
.sym 24149 $abc$40840$n7847
.sym 24150 VexRiscv._zz_79_[9]
.sym 24151 VexRiscv._zz_50_[7]
.sym 24158 $abc$40840$n4373_1
.sym 24160 VexRiscv._zz_35_[8]
.sym 24162 $abc$40840$n4530_1
.sym 24163 $abc$40840$n4938_1
.sym 24165 $abc$40840$n4970
.sym 24166 $abc$40840$n4990_1
.sym 24168 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 24170 VexRiscv._zz_79_[6]
.sym 24171 VexRiscv._zz_163_[9]
.sym 24172 $abc$40840$n4596_1
.sym 24176 VexRiscv._zz_79_[9]
.sym 24177 VexRiscv._zz_79_[14]
.sym 24178 $abc$40840$n4374
.sym 24179 $abc$40840$n4365
.sym 24180 VexRiscv._zz_35_[13]
.sym 24182 $abc$40840$n4547_1
.sym 24184 VexRiscv._zz_160_
.sym 24187 VexRiscv._zz_215_[9]
.sym 24192 VexRiscv._zz_79_[6]
.sym 24196 VexRiscv._zz_215_[9]
.sym 24197 $abc$40840$n4365
.sym 24198 VexRiscv._zz_163_[9]
.sym 24202 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 24203 $abc$40840$n4373_1
.sym 24204 $abc$40840$n4596_1
.sym 24205 $abc$40840$n4530_1
.sym 24208 $abc$40840$n4374
.sym 24209 $abc$40840$n4547_1
.sym 24210 VexRiscv._zz_79_[9]
.sym 24215 $abc$40840$n4970
.sym 24216 $abc$40840$n4938_1
.sym 24217 VexRiscv._zz_35_[8]
.sym 24223 VexRiscv._zz_79_[14]
.sym 24227 VexRiscv._zz_79_[9]
.sym 24232 VexRiscv._zz_35_[13]
.sym 24233 $abc$40840$n4938_1
.sym 24235 $abc$40840$n4990_1
.sym 24236 VexRiscv._zz_160_
.sym 24237 clk12_$glb_clk
.sym 24239 VexRiscv._zz_215_[15]
.sym 24240 VexRiscv._zz_215_[14]
.sym 24241 VexRiscv._zz_215_[13]
.sym 24242 VexRiscv._zz_215_[12]
.sym 24243 VexRiscv._zz_215_[11]
.sym 24244 VexRiscv._zz_215_[10]
.sym 24245 VexRiscv._zz_215_[9]
.sym 24246 VexRiscv._zz_215_[8]
.sym 24249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 24251 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 24252 $abc$40840$n4373_1
.sym 24253 VexRiscv._zz_35_[14]
.sym 24254 $abc$40840$n5880_1
.sym 24255 basesoc_adr[0]
.sym 24256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 24259 $abc$40840$n4938_1
.sym 24260 VexRiscv._zz_50_[9]
.sym 24261 $abc$40840$n4365
.sym 24262 VexRiscv._zz_214_[5]
.sym 24263 VexRiscv._zz_79_[14]
.sym 24264 $abc$40840$n4373_1
.sym 24265 VexRiscv._zz_160_
.sym 24266 VexRiscv._zz_35_[13]
.sym 24267 basesoc_uart_phy_storage[31]
.sym 24268 $abc$40840$n4969
.sym 24269 VexRiscv._zz_52_
.sym 24270 basesoc_uart_tx_fifo_consume[1]
.sym 24272 $abc$40840$n4563_1
.sym 24273 VexRiscv.execute_to_memory_IS_DIV
.sym 24274 $abc$40840$n2477
.sym 24281 VexRiscv._zz_35_[8]
.sym 24283 VexRiscv._zz_214_[4]
.sym 24285 VexRiscv._zz_79_[10]
.sym 24286 $abc$40840$n4365
.sym 24287 VexRiscv._zz_163_[1]
.sym 24288 VexRiscv._zz_163_[6]
.sym 24291 VexRiscv._zz_160_
.sym 24293 VexRiscv._zz_79_[4]
.sym 24297 VexRiscv._zz_215_[6]
.sym 24298 $abc$40840$n4374
.sym 24299 VexRiscv._zz_215_[4]
.sym 24300 VexRiscv._zz_163_[4]
.sym 24302 $abc$40840$n4378
.sym 24304 $abc$40840$n4447_1
.sym 24306 $abc$40840$n4527_1
.sym 24307 $abc$40840$n6782_1
.sym 24308 VexRiscv._zz_163_[4]
.sym 24310 VexRiscv._zz_215_[1]
.sym 24313 $abc$40840$n4365
.sym 24314 VexRiscv._zz_215_[4]
.sym 24315 VexRiscv._zz_163_[4]
.sym 24319 VexRiscv._zz_214_[4]
.sym 24321 VexRiscv._zz_163_[4]
.sym 24322 $abc$40840$n6782_1
.sym 24325 $abc$40840$n4365
.sym 24326 VexRiscv._zz_163_[1]
.sym 24328 VexRiscv._zz_215_[1]
.sym 24331 VexRiscv._zz_163_[6]
.sym 24332 $abc$40840$n4365
.sym 24333 VexRiscv._zz_215_[6]
.sym 24337 VexRiscv._zz_79_[4]
.sym 24344 VexRiscv._zz_79_[4]
.sym 24345 $abc$40840$n4447_1
.sym 24346 $abc$40840$n4374
.sym 24350 VexRiscv._zz_79_[10]
.sym 24355 VexRiscv._zz_35_[8]
.sym 24357 $abc$40840$n4527_1
.sym 24358 $abc$40840$n4378
.sym 24359 VexRiscv._zz_160_
.sym 24360 clk12_$glb_clk
.sym 24362 VexRiscv._zz_215_[7]
.sym 24363 VexRiscv._zz_215_[6]
.sym 24364 VexRiscv._zz_215_[5]
.sym 24365 VexRiscv._zz_215_[4]
.sym 24366 VexRiscv._zz_215_[3]
.sym 24367 VexRiscv._zz_215_[2]
.sym 24368 VexRiscv._zz_215_[1]
.sym 24369 VexRiscv._zz_215_[0]
.sym 24371 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24374 $abc$40840$n4374
.sym 24375 VexRiscv._zz_35_[8]
.sym 24376 $abc$40840$n4446
.sym 24377 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 24378 $abc$40840$n4393_1
.sym 24379 VexRiscv._zz_215_[8]
.sym 24380 $abc$40840$n4394_1
.sym 24381 $abc$40840$n4374
.sym 24382 $abc$40840$n4489_1
.sym 24386 slave_sel_r[0]
.sym 24387 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 24388 VexRiscv._zz_79_[10]
.sym 24390 basesoc_dat_w[5]
.sym 24392 basesoc_timer0_load_storage[18]
.sym 24393 $abc$40840$n6782_1
.sym 24394 VexRiscv._zz_79_[13]
.sym 24396 VexRiscv._zz_35_[30]
.sym 24397 $abc$40840$n5880_1
.sym 24403 VexRiscv.memory_arbitration_isValid
.sym 24404 $abc$40840$n3864
.sym 24405 $abc$40840$n4374
.sym 24406 $abc$40840$n4564_1
.sym 24408 VexRiscv._zz_215_[10]
.sym 24409 VexRiscv._zz_163_[10]
.sym 24411 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 24412 sys_rst
.sym 24414 $abc$40840$n4530_1
.sym 24415 VexRiscv.execute_to_memory_IS_DIV
.sym 24416 $abc$40840$n4566_1
.sym 24417 $abc$40840$n6782_1
.sym 24418 VexRiscv._zz_214_[10]
.sym 24421 $abc$40840$n2478
.sym 24422 basesoc_dat_w[1]
.sym 24423 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 24424 $abc$40840$n4373_1
.sym 24425 $abc$40840$n6779
.sym 24427 $abc$40840$n4283
.sym 24431 $abc$40840$n4979_1
.sym 24432 VexRiscv._zz_79_[10]
.sym 24433 $abc$40840$n4365
.sym 24434 $abc$40840$n2477
.sym 24436 $abc$40840$n2477
.sym 24442 $abc$40840$n3864
.sym 24443 sys_rst
.sym 24444 basesoc_dat_w[1]
.sym 24445 $abc$40840$n2477
.sym 24448 $abc$40840$n4374
.sym 24449 $abc$40840$n4564_1
.sym 24450 VexRiscv._zz_79_[10]
.sym 24454 VexRiscv._zz_215_[10]
.sym 24455 VexRiscv._zz_163_[10]
.sym 24456 $abc$40840$n4365
.sym 24460 VexRiscv._zz_163_[10]
.sym 24462 VexRiscv._zz_214_[10]
.sym 24463 $abc$40840$n6782_1
.sym 24466 $abc$40840$n4373_1
.sym 24467 $abc$40840$n4530_1
.sym 24468 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 24469 $abc$40840$n4566_1
.sym 24472 VexRiscv._zz_79_[10]
.sym 24473 $abc$40840$n4979_1
.sym 24474 $abc$40840$n6779
.sym 24478 VexRiscv.execute_to_memory_IS_DIV
.sym 24479 VexRiscv.memory_arbitration_isValid
.sym 24480 $abc$40840$n4283
.sym 24481 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 24482 $abc$40840$n2478
.sym 24483 clk12_$glb_clk
.sym 24484 sys_rst_$glb_sr
.sym 24485 VexRiscv._zz_215_[31]
.sym 24486 VexRiscv._zz_215_[30]
.sym 24487 VexRiscv._zz_215_[29]
.sym 24488 VexRiscv._zz_215_[28]
.sym 24489 VexRiscv._zz_215_[27]
.sym 24490 VexRiscv._zz_215_[26]
.sym 24491 VexRiscv._zz_215_[25]
.sym 24492 VexRiscv._zz_215_[24]
.sym 24493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 24494 $abc$40840$n4436_1
.sym 24497 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 24498 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 24499 VexRiscv._zz_79_[3]
.sym 24500 VexRiscv._zz_50_[10]
.sym 24501 $abc$40840$n7847
.sym 24502 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 24504 $abc$40840$n4566_1
.sym 24506 $abc$40840$n4950
.sym 24507 VexRiscv._zz_253_[1]
.sym 24508 VexRiscv._zz_215_[5]
.sym 24509 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 24510 VexRiscv._zz_79_[20]
.sym 24511 array_muxed1[0]
.sym 24512 VexRiscv._zz_50_[10]
.sym 24513 grant
.sym 24515 VexRiscv._zz_79_[4]
.sym 24516 $abc$40840$n9
.sym 24517 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 24518 VexRiscv._zz_215_[31]
.sym 24519 VexRiscv._zz_79_[17]
.sym 24520 VexRiscv._zz_170_[0]
.sym 24526 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 24528 VexRiscv._zz_79_[30]
.sym 24529 $abc$40840$n4299
.sym 24530 $abc$40840$n4938_1
.sym 24531 $abc$40840$n4894
.sym 24532 $abc$40840$n4978_1
.sym 24534 $abc$40840$n4374
.sym 24535 $abc$40840$n3647_1
.sym 24536 VexRiscv._zz_163_[30]
.sym 24537 $abc$40840$n4378
.sym 24538 VexRiscv._zz_35_[10]
.sym 24539 grant
.sym 24540 $abc$40840$n4316_1
.sym 24542 basesoc_vexriscv_dbus_adr[14]
.sym 24543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 24544 $abc$40840$n4365
.sym 24545 VexRiscv.execute_to_memory_IS_DIV
.sym 24546 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 24547 $abc$40840$n4298_1
.sym 24548 VexRiscv.memory_arbitration_isValid
.sym 24551 VexRiscv._zz_215_[30]
.sym 24552 basesoc_vexriscv_ibus_adr[14]
.sym 24553 VexRiscv._zz_160_
.sym 24556 VexRiscv._zz_35_[30]
.sym 24557 $abc$40840$n4897_1
.sym 24559 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 24560 $abc$40840$n4298_1
.sym 24561 VexRiscv.memory_arbitration_isValid
.sym 24562 VexRiscv.execute_to_memory_IS_DIV
.sym 24565 VexRiscv._zz_35_[10]
.sym 24566 $abc$40840$n4978_1
.sym 24568 $abc$40840$n4938_1
.sym 24571 VexRiscv._zz_79_[30]
.sym 24577 basesoc_vexriscv_ibus_adr[14]
.sym 24578 basesoc_vexriscv_dbus_adr[14]
.sym 24580 grant
.sym 24583 VexRiscv.memory_arbitration_isValid
.sym 24584 $abc$40840$n4316_1
.sym 24585 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 24586 VexRiscv.execute_to_memory_IS_DIV
.sym 24589 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 24591 $abc$40840$n4299
.sym 24592 $abc$40840$n3647_1
.sym 24595 $abc$40840$n4378
.sym 24596 $abc$40840$n4894
.sym 24597 $abc$40840$n4897_1
.sym 24598 VexRiscv._zz_35_[30]
.sym 24601 $abc$40840$n4374
.sym 24602 $abc$40840$n4365
.sym 24603 VexRiscv._zz_163_[30]
.sym 24604 VexRiscv._zz_215_[30]
.sym 24605 VexRiscv._zz_160_
.sym 24606 clk12_$glb_clk
.sym 24608 VexRiscv._zz_215_[23]
.sym 24609 VexRiscv._zz_215_[22]
.sym 24610 VexRiscv._zz_215_[21]
.sym 24611 VexRiscv._zz_215_[20]
.sym 24612 VexRiscv._zz_215_[19]
.sym 24613 VexRiscv._zz_215_[18]
.sym 24614 VexRiscv._zz_215_[17]
.sym 24615 VexRiscv._zz_215_[16]
.sym 24619 basesoc_vexriscv_ibus_adr[0]
.sym 24620 $abc$40840$n4562_1
.sym 24621 $abc$40840$n3647_1
.sym 24622 VexRiscv.lastStageIsFiring
.sym 24623 $abc$40840$n4299
.sym 24624 $abc$40840$n4977_1
.sym 24625 $abc$40840$n4378
.sym 24626 VexRiscv._zz_79_[26]
.sym 24627 VexRiscv.memory_arbitration_isValid
.sym 24628 $abc$40840$n4378
.sym 24630 VexRiscv._zz_129_[6]
.sym 24631 VexRiscv._zz_35_[17]
.sym 24632 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 24633 $abc$40840$n7847
.sym 24634 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 24635 VexRiscv._zz_52_
.sym 24636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 24637 VexRiscv._zz_79_[16]
.sym 24638 sys_rst
.sym 24639 $abc$40840$n7847
.sym 24640 VexRiscv._zz_214_[29]
.sym 24641 VexRiscv._zz_170_[0]
.sym 24642 VexRiscv._zz_35_[22]
.sym 24643 VexRiscv._zz_50_[7]
.sym 24649 $abc$40840$n5058_1
.sym 24650 $abc$40840$n4938_1
.sym 24651 VexRiscv._zz_163_[30]
.sym 24652 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 24653 VexRiscv._zz_35_[24]
.sym 24654 $abc$40840$n4302
.sym 24659 $abc$40840$n6779
.sym 24660 $abc$40840$n5034_1
.sym 24662 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 24663 $abc$40840$n6782_1
.sym 24665 VexRiscv.memory_arbitration_isValid
.sym 24666 VexRiscv._zz_214_[30]
.sym 24667 VexRiscv._zz_79_[30]
.sym 24668 VexRiscv._zz_35_[30]
.sym 24669 $abc$40840$n3647_1
.sym 24671 $abc$40840$n4301_1
.sym 24674 $abc$40840$n5059
.sym 24675 VexRiscv.execute_to_memory_IS_DIV
.sym 24676 $abc$40840$n6779
.sym 24677 $abc$40840$n4378
.sym 24678 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 24679 $abc$40840$n4796
.sym 24684 VexRiscv._zz_79_[30]
.sym 24685 $abc$40840$n6779
.sym 24688 $abc$40840$n6782_1
.sym 24689 VexRiscv._zz_163_[30]
.sym 24690 VexRiscv._zz_214_[30]
.sym 24691 $abc$40840$n6779
.sym 24695 $abc$40840$n4796
.sym 24696 VexRiscv._zz_35_[24]
.sym 24697 $abc$40840$n4378
.sym 24700 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 24701 $abc$40840$n4301_1
.sym 24702 VexRiscv.execute_to_memory_IS_DIV
.sym 24703 VexRiscv.memory_arbitration_isValid
.sym 24706 $abc$40840$n5034_1
.sym 24707 $abc$40840$n4938_1
.sym 24708 VexRiscv._zz_35_[24]
.sym 24712 VexRiscv._zz_35_[30]
.sym 24713 $abc$40840$n5058_1
.sym 24714 $abc$40840$n4938_1
.sym 24715 $abc$40840$n5059
.sym 24718 $abc$40840$n3647_1
.sym 24720 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 24721 $abc$40840$n4302
.sym 24727 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 24728 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 24729 clk12_$glb_clk
.sym 24731 VexRiscv._zz_214_[31]
.sym 24732 VexRiscv._zz_214_[30]
.sym 24733 VexRiscv._zz_214_[29]
.sym 24734 VexRiscv._zz_214_[28]
.sym 24735 VexRiscv._zz_214_[27]
.sym 24736 VexRiscv._zz_214_[26]
.sym 24737 VexRiscv._zz_214_[25]
.sym 24738 VexRiscv._zz_214_[24]
.sym 24740 $abc$40840$n4938_1
.sym 24741 $abc$40840$n2429
.sym 24742 basesoc_adr[1]
.sym 24743 $abc$40840$n4938_1
.sym 24744 $abc$40840$n4938_1
.sym 24745 $abc$40840$n4657
.sym 24746 $abc$40840$n4997
.sym 24751 $abc$40840$n4938_1
.sym 24752 VexRiscv._zz_50_[9]
.sym 24753 $abc$40840$n4365
.sym 24754 VexRiscv._zz_35_[27]
.sym 24755 VexRiscv._zz_215_[21]
.sym 24756 $abc$40840$n4795_1
.sym 24757 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 24758 VexRiscv._zz_321_[15]
.sym 24759 basesoc_uart_phy_storage[31]
.sym 24760 $abc$40840$n4969
.sym 24761 VexRiscv.execute_to_memory_IS_DIV
.sym 24762 basesoc_uart_tx_fifo_consume[1]
.sym 24763 basesoc_vexriscv_ibus_adr[18]
.sym 24764 VexRiscv._zz_214_[31]
.sym 24765 VexRiscv._zz_215_[16]
.sym 24766 VexRiscv._zz_79_[27]
.sym 24772 VexRiscv._zz_170_[1]
.sym 24775 VexRiscv._zz_214_[31]
.sym 24776 $abc$40840$n5026
.sym 24777 VexRiscv._zz_163_[31]
.sym 24780 VexRiscv._zz_170_[1]
.sym 24782 $abc$40840$n4764_1
.sym 24783 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 24784 VexRiscv._zz_129_[5]
.sym 24785 VexRiscv._zz_163_[31]
.sym 24788 VexRiscv._zz_215_[31]
.sym 24790 VexRiscv._zz_170_[0]
.sym 24791 VexRiscv.decode_to_execute_RS2[13]
.sym 24793 $abc$40840$n4365
.sym 24795 $abc$40840$n6782_1
.sym 24797 $abc$40840$n4378
.sym 24798 $abc$40840$n4938_1
.sym 24800 VexRiscv._zz_129_[0]
.sym 24801 VexRiscv.decode_to_execute_RS2[8]
.sym 24802 VexRiscv._zz_35_[22]
.sym 24805 VexRiscv._zz_170_[1]
.sym 24806 VexRiscv.decode_to_execute_RS2[13]
.sym 24807 VexRiscv._zz_170_[0]
.sym 24808 VexRiscv._zz_129_[5]
.sym 24813 VexRiscv._zz_129_[0]
.sym 24819 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 24823 $abc$40840$n4365
.sym 24824 VexRiscv._zz_215_[31]
.sym 24825 VexRiscv._zz_163_[31]
.sym 24830 VexRiscv._zz_214_[31]
.sym 24831 VexRiscv._zz_163_[31]
.sym 24832 $abc$40840$n6782_1
.sym 24835 VexRiscv._zz_35_[22]
.sym 24836 $abc$40840$n4378
.sym 24837 $abc$40840$n4764_1
.sym 24841 $abc$40840$n5026
.sym 24842 VexRiscv._zz_35_[22]
.sym 24844 $abc$40840$n4938_1
.sym 24847 VexRiscv._zz_170_[1]
.sym 24848 VexRiscv._zz_170_[0]
.sym 24849 VexRiscv._zz_129_[0]
.sym 24850 VexRiscv.decode_to_execute_RS2[8]
.sym 24851 $abc$40840$n8283_$glb_ce
.sym 24852 clk12_$glb_clk
.sym 24854 VexRiscv._zz_214_[23]
.sym 24855 VexRiscv._zz_214_[22]
.sym 24856 VexRiscv._zz_214_[21]
.sym 24857 VexRiscv._zz_214_[20]
.sym 24858 VexRiscv._zz_214_[19]
.sym 24859 VexRiscv._zz_214_[18]
.sym 24860 VexRiscv._zz_214_[17]
.sym 24861 VexRiscv._zz_214_[16]
.sym 24862 $abc$40840$n5039
.sym 24866 VexRiscv._zz_233_
.sym 24867 VexRiscv._zz_194_[15]
.sym 24868 $abc$40840$n4763_1
.sym 24870 VexRiscv._zz_194_[28]
.sym 24871 basesoc_uart_phy_storage[3]
.sym 24872 $abc$40840$n5612_1
.sym 24873 $abc$40840$n7847
.sym 24874 $abc$40840$n5597
.sym 24875 VexRiscv._zz_79_[29]
.sym 24877 $abc$40840$n4365
.sym 24878 slave_sel_r[0]
.sym 24879 basesoc_uart_rx_fifo_consume[2]
.sym 24880 VexRiscv._zz_214_[28]
.sym 24881 $abc$40840$n6782_1
.sym 24882 basesoc_uart_phy_source_payload_data[3]
.sym 24883 basesoc_uart_rx_fifo_produce[2]
.sym 24884 basesoc_timer0_load_storage[18]
.sym 24885 $abc$40840$n5021_1
.sym 24886 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 24887 VexRiscv.decode_to_execute_RS2[8]
.sym 24888 basesoc_uart_rx_fifo_consume[3]
.sym 24889 $abc$40840$n4844_1
.sym 24896 $abc$40840$n5335
.sym 24897 $abc$40840$n2629
.sym 24898 $abc$40840$n4913_1
.sym 24899 VexRiscv._zz_321_[17]
.sym 24900 VexRiscv._zz_321_[16]
.sym 24905 VexRiscv._zz_163_[21]
.sym 24906 $abc$40840$n6779
.sym 24907 $abc$40840$n5063
.sym 24913 VexRiscv._zz_214_[21]
.sym 24915 VexRiscv._zz_215_[21]
.sym 24916 $abc$40840$n233
.sym 24917 $abc$40840$n5332
.sym 24919 $abc$40840$n4365
.sym 24922 VexRiscv._zz_79_[31]
.sym 24923 $abc$40840$n6782_1
.sym 24924 $abc$40840$n4374
.sym 24925 VexRiscv._zz_79_[21]
.sym 24928 VexRiscv._zz_215_[21]
.sym 24929 VexRiscv._zz_163_[21]
.sym 24930 $abc$40840$n4374
.sym 24931 $abc$40840$n4365
.sym 24934 $abc$40840$n6782_1
.sym 24935 VexRiscv._zz_214_[21]
.sym 24936 VexRiscv._zz_163_[21]
.sym 24937 $abc$40840$n6779
.sym 24940 $abc$40840$n4374
.sym 24943 VexRiscv._zz_79_[21]
.sym 24946 VexRiscv._zz_79_[21]
.sym 24949 $abc$40840$n6779
.sym 24952 VexRiscv._zz_79_[31]
.sym 24953 $abc$40840$n5063
.sym 24954 $abc$40840$n6779
.sym 24958 $abc$40840$n233
.sym 24960 $abc$40840$n5335
.sym 24961 VexRiscv._zz_321_[17]
.sym 24964 VexRiscv._zz_79_[31]
.sym 24965 $abc$40840$n4913_1
.sym 24966 $abc$40840$n4374
.sym 24970 VexRiscv._zz_321_[16]
.sym 24972 $abc$40840$n233
.sym 24973 $abc$40840$n5332
.sym 24974 $abc$40840$n2629
.sym 24975 clk12_$glb_clk
.sym 24986 user_led2
.sym 24987 user_led2
.sym 24988 $abc$40840$n9
.sym 24989 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 24990 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 24991 $abc$40840$n2629
.sym 24992 VexRiscv._zz_50_[10]
.sym 24993 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 24994 $abc$40840$n4379_1
.sym 24995 $abc$40840$n9
.sym 24997 VexRiscv._zz_79_[21]
.sym 24998 VexRiscv._zz_35_[16]
.sym 24999 spiflash_bus_dat_r[4]
.sym 25000 $abc$40840$n7847
.sym 25002 VexRiscv._zz_79_[20]
.sym 25003 $abc$40840$n9
.sym 25004 basesoc_uart_phy_source_payload_data[2]
.sym 25005 VexRiscv._zz_214_[19]
.sym 25006 VexRiscv._zz_79_[17]
.sym 25007 $abc$40840$n4747_1
.sym 25008 basesoc_uart_phy_source_payload_data[6]
.sym 25009 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 25011 VexRiscv._zz_35_[31]
.sym 25012 basesoc_uart_phy_source_payload_data[1]
.sym 25018 $abc$40840$n4751_1
.sym 25019 $abc$40840$n5023_1
.sym 25020 $abc$40840$n4938_1
.sym 25021 $abc$40840$n5022_1
.sym 25022 $abc$40840$n5062
.sym 25023 VexRiscv._zz_321_[16]
.sym 25024 basesoc_uart_rx_fifo_wrport_we
.sym 25027 $abc$40840$n4378
.sym 25028 $abc$40840$n4748_1
.sym 25029 $abc$40840$n2653
.sym 25030 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 25031 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 25032 $abc$40840$n4910
.sym 25037 VexRiscv._zz_35_[31]
.sym 25038 VexRiscv._zz_35_[21]
.sym 25040 VexRiscv._zz_197_
.sym 25042 VexRiscv.CsrPlugin_hadException
.sym 25048 $abc$40840$n4378
.sym 25049 $abc$40840$n5670
.sym 25053 basesoc_uart_rx_fifo_wrport_we
.sym 25057 $abc$40840$n5023_1
.sym 25058 VexRiscv._zz_35_[21]
.sym 25059 $abc$40840$n5022_1
.sym 25060 $abc$40840$n4938_1
.sym 25064 VexRiscv.CsrPlugin_hadException
.sym 25065 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 25066 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 25069 VexRiscv._zz_35_[31]
.sym 25071 $abc$40840$n4910
.sym 25072 $abc$40840$n4378
.sym 25075 $abc$40840$n5062
.sym 25076 VexRiscv._zz_35_[31]
.sym 25077 $abc$40840$n4938_1
.sym 25082 VexRiscv._zz_197_
.sym 25084 $abc$40840$n5670
.sym 25088 VexRiscv._zz_321_[16]
.sym 25093 $abc$40840$n4748_1
.sym 25094 $abc$40840$n4751_1
.sym 25095 $abc$40840$n4378
.sym 25096 VexRiscv._zz_35_[21]
.sym 25097 $abc$40840$n2653
.sym 25098 clk12_$glb_clk
.sym 25100 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 25101 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 25102 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 25103 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 25104 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 25105 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 25106 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 25107 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 25108 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 25109 VexRiscv._zz_129_[1]
.sym 25111 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 25112 $abc$40840$n5299
.sym 25113 basesoc_we
.sym 25115 basesoc_counter[1]
.sym 25116 VexRiscv._zz_194_[19]
.sym 25117 $abc$40840$n4731_1
.sym 25118 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 25119 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 25120 $abc$40840$n5682
.sym 25121 $PACKER_VCC_NET
.sym 25122 $PACKER_VCC_NET
.sym 25123 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25124 VexRiscv._zz_35_[21]
.sym 25125 $abc$40840$n7847
.sym 25126 basesoc_uart_rx_fifo_produce[1]
.sym 25127 $abc$40840$n4909_1
.sym 25128 VexRiscv.CsrPlugin_hadException
.sym 25129 $abc$40840$n5061_1
.sym 25131 $abc$40840$n5287
.sym 25132 basesoc_uart_rx_fifo_consume[0]
.sym 25133 VexRiscv.decode_to_execute_RS2[11]
.sym 25134 $abc$40840$n6452_1
.sym 25135 VexRiscv.CsrPlugin_hadException
.sym 25144 VexRiscv.decode_to_execute_RS2[11]
.sym 25145 VexRiscv._zz_129_[0]
.sym 25148 VexRiscv._zz_194_[19]
.sym 25149 VexRiscv.decode_to_execute_RS2[12]
.sym 25151 VexRiscv.decode_to_execute_RS2[13]
.sym 25152 $abc$40840$n5636_1
.sym 25153 VexRiscv._zz_197_
.sym 25155 $abc$40840$n5635
.sym 25156 VexRiscv._zz_311_
.sym 25157 VexRiscv.decode_to_execute_RS2[8]
.sym 25160 $abc$40840$n5614_1
.sym 25163 VexRiscv._zz_319_
.sym 25165 $abc$40840$n5615
.sym 25170 VexRiscv._zz_194_[20]
.sym 25175 VexRiscv._zz_197_
.sym 25177 VexRiscv.decode_to_execute_RS2[12]
.sym 25182 VexRiscv._zz_197_
.sym 25183 VexRiscv._zz_129_[0]
.sym 25186 VexRiscv.decode_to_execute_RS2[8]
.sym 25189 VexRiscv._zz_197_
.sym 25193 VexRiscv._zz_194_[20]
.sym 25194 VexRiscv._zz_194_[19]
.sym 25195 VexRiscv._zz_311_
.sym 25199 VexRiscv._zz_197_
.sym 25201 VexRiscv.decode_to_execute_RS2[13]
.sym 25204 VexRiscv.decode_to_execute_RS2[11]
.sym 25206 VexRiscv._zz_197_
.sym 25210 VexRiscv._zz_319_
.sym 25212 $abc$40840$n5636_1
.sym 25213 $abc$40840$n5635
.sym 25216 $abc$40840$n5615
.sym 25217 VexRiscv._zz_319_
.sym 25218 $abc$40840$n5614_1
.sym 25221 clk12_$glb_clk
.sym 25222 $abc$40840$n233_$glb_sr
.sym 25235 $abc$40840$n5694
.sym 25236 basesoc_adr[0]
.sym 25237 $abc$40840$n5692
.sym 25238 spiflash_bus_dat_r[1]
.sym 25239 $abc$40840$n4939
.sym 25240 $abc$40840$n5636_1
.sym 25241 $abc$40840$n5686
.sym 25242 basesoc_uart_rx_fifo_produce[3]
.sym 25243 $abc$40840$n235
.sym 25244 $abc$40840$n3904
.sym 25245 $abc$40840$n5696
.sym 25246 basesoc_dat_w[7]
.sym 25247 basesoc_vexriscv_ibus_adr[18]
.sym 25248 VexRiscv._zz_129_[6]
.sym 25250 basesoc_uart_tx_fifo_consume[1]
.sym 25251 VexRiscv._zz_129_[5]
.sym 25252 $abc$40840$n4969
.sym 25253 VexRiscv.decode_to_execute_RS2[30]
.sym 25254 basesoc_uart_rx_fifo_do_read
.sym 25255 $abc$40840$n5674
.sym 25256 $abc$40840$n4795_1
.sym 25257 VexRiscv._zz_151_[19]
.sym 25258 VexRiscv._zz_160_
.sym 25264 VexRiscv._zz_129_[6]
.sym 25266 VexRiscv.decode_to_execute_RS2[20]
.sym 25269 VexRiscv._zz_197_
.sym 25271 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 25272 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25274 VexRiscv._zz_197_
.sym 25277 VexRiscv._zz_129_[5]
.sym 25288 VexRiscv._zz_129_[1]
.sym 25295 VexRiscv._zz_129_[2]
.sym 25297 VexRiscv._zz_129_[2]
.sym 25298 VexRiscv._zz_197_
.sym 25305 VexRiscv._zz_197_
.sym 25306 VexRiscv._zz_129_[5]
.sym 25310 VexRiscv._zz_129_[1]
.sym 25312 VexRiscv._zz_197_
.sym 25317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 25321 VexRiscv._zz_129_[6]
.sym 25322 VexRiscv._zz_197_
.sym 25327 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25336 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 25339 VexRiscv._zz_197_
.sym 25342 VexRiscv.decode_to_execute_RS2[20]
.sym 25343 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 25344 clk12_$glb_clk
.sym 25355 $abc$40840$n4345
.sym 25356 $abc$40840$n4345
.sym 25358 $abc$40840$n5347
.sym 25359 basesoc_uart_phy_rx
.sym 25360 VexRiscv._zz_197_
.sym 25362 $abc$40840$n5350
.sym 25363 $abc$40840$n4057
.sym 25365 VexRiscv._zz_199_[19]
.sym 25366 $abc$40840$n5356
.sym 25367 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25368 VexRiscv._zz_129_[0]
.sym 25369 $abc$40840$n5706
.sym 25370 $abc$40840$n4844_1
.sym 25371 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 25372 basesoc_uart_rx_fifo_consume[3]
.sym 25373 $abc$40840$n5001
.sym 25374 VexRiscv._zz_129_[1]
.sym 25377 $abc$40840$n5021_1
.sym 25378 basesoc_uart_rx_fifo_consume[2]
.sym 25379 VexRiscv.decode_to_execute_RS2[8]
.sym 25380 basesoc_timer0_load_storage[18]
.sym 25381 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 25390 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 25393 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25395 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 25399 VexRiscv._zz_288_[19]
.sym 25400 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 25403 $abc$40840$n235
.sym 25405 VexRiscv.CsrPlugin_hadException
.sym 25406 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 25407 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 25408 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 25410 VexRiscv._zz_192_
.sym 25413 VexRiscv.decode_to_execute_RS2[30]
.sym 25414 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 25415 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 25417 VexRiscv._zz_151_[19]
.sym 25418 VexRiscv._zz_197_
.sym 25420 $abc$40840$n235
.sym 25421 VexRiscv._zz_192_
.sym 25422 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 25423 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 25426 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 25427 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 25428 VexRiscv._zz_192_
.sym 25429 $abc$40840$n235
.sym 25434 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 25440 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 25447 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 25450 VexRiscv._zz_288_[19]
.sym 25451 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25452 VexRiscv._zz_151_[19]
.sym 25457 VexRiscv.decode_to_execute_RS2[30]
.sym 25458 VexRiscv._zz_197_
.sym 25464 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 25466 VexRiscv.CsrPlugin_hadException
.sym 25467 clk12_$glb_clk
.sym 25478 VexRiscv._zz_291_[20]
.sym 25480 $abc$40840$n6096_1
.sym 25481 $abc$40840$n5371
.sym 25483 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 25484 spiflash_bus_dat_r[2]
.sym 25485 $abc$40840$n5374
.sym 25486 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 25487 $abc$40840$n4682
.sym 25488 VexRiscv._zz_129_[3]
.sym 25489 $abc$40840$n5005
.sym 25490 $abc$40840$n3926
.sym 25491 VexRiscv.CsrPlugin_mtval[26]
.sym 25494 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 25496 VexRiscv._zz_335_
.sym 25499 $abc$40840$n9
.sym 25501 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 25504 VexRiscv.CsrPlugin_mtval[21]
.sym 25512 basesoc_vexriscv_ibus_adr[1]
.sym 25514 basesoc_vexriscv_ibus_adr[0]
.sym 25516 $abc$40840$n6741_1
.sym 25517 $PACKER_VCC_NET
.sym 25519 $abc$40840$n4980
.sym 25521 $abc$40840$n2566
.sym 25522 $abc$40840$n4110
.sym 25523 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 25524 $abc$40840$n3283
.sym 25528 VexRiscv._zz_49_[0]
.sym 25529 VexRiscv._zz_151_[19]
.sym 25534 $abc$40840$n3932
.sym 25535 $abc$40840$n4726_1
.sym 25536 basesoc_vexriscv_ibus_adr[2]
.sym 25538 VexRiscv._zz_47_[0]
.sym 25539 VexRiscv._zz_49_[1]
.sym 25540 VexRiscv._zz_47_[1]
.sym 25541 $abc$40840$n4725_1
.sym 25542 $nextpnr_ICESTORM_LC_12$O
.sym 25545 basesoc_vexriscv_ibus_adr[0]
.sym 25548 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 25550 basesoc_vexriscv_ibus_adr[1]
.sym 25556 basesoc_vexriscv_ibus_adr[2]
.sym 25558 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 25562 $abc$40840$n4980
.sym 25563 $abc$40840$n3283
.sym 25568 $PACKER_VCC_NET
.sym 25569 basesoc_vexriscv_ibus_adr[0]
.sym 25574 $abc$40840$n6741_1
.sym 25575 $abc$40840$n3932
.sym 25576 $abc$40840$n4726_1
.sym 25579 $abc$40840$n4725_1
.sym 25580 VexRiscv._zz_47_[0]
.sym 25581 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 25582 VexRiscv._zz_47_[1]
.sym 25585 VexRiscv._zz_151_[19]
.sym 25586 VexRiscv._zz_49_[0]
.sym 25587 $abc$40840$n4110
.sym 25588 VexRiscv._zz_49_[1]
.sym 25589 $abc$40840$n2566
.sym 25590 clk12_$glb_clk
.sym 25591 VexRiscv.reset_$glb_sr
.sym 25600 $abc$40840$n102
.sym 25601 $abc$40840$n4168
.sym 25602 basesoc_dat_w[4]
.sym 25604 $abc$40840$n4168
.sym 25605 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 25606 basesoc_vexriscv_ibus_adr[1]
.sym 25608 VexRiscv._zz_129_[2]
.sym 25609 VexRiscv._zz_129_[6]
.sym 25610 $abc$40840$n4110
.sym 25611 $abc$40840$n2572
.sym 25612 $abc$40840$n3283
.sym 25613 $PACKER_VCC_NET
.sym 25614 basesoc_vexriscv_dbus_adr[26]
.sym 25615 VexRiscv._zz_199_[0]
.sym 25616 basesoc_uart_rx_fifo_consume[0]
.sym 25617 VexRiscv._zz_287_[1]
.sym 25618 VexRiscv.CsrPlugin_hadException
.sym 25619 VexRiscv.decode_to_execute_RS2[11]
.sym 25620 $abc$40840$n4712_1
.sym 25621 $abc$40840$n5061_1
.sym 25622 VexRiscv._zz_151_[18]
.sym 25623 $abc$40840$n233
.sym 25625 VexRiscv._zz_288_[18]
.sym 25627 $abc$40840$n4909_1
.sym 25633 $abc$40840$n3932
.sym 25635 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25636 VexRiscv.decode_to_execute_RS2[13]
.sym 25637 VexRiscv.decode_to_execute_RS2[12]
.sym 25639 VexRiscv.decode_to_execute_RS2[10]
.sym 25643 VexRiscv.decode_to_execute_RS2[11]
.sym 25644 VexRiscv._zz_288_[31]
.sym 25645 VexRiscv._zz_151_[31]
.sym 25649 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 25650 VexRiscv._zz_47_[0]
.sym 25651 $abc$40840$n4208
.sym 25652 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25653 $abc$40840$n6683_1
.sym 25654 VexRiscv._zz_170_[0]
.sym 25655 $abc$40840$n4118
.sym 25656 VexRiscv._zz_170_[2]
.sym 25657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 25658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 25659 $abc$40840$n6684_1
.sym 25660 VexRiscv._zz_170_[1]
.sym 25661 VexRiscv._zz_47_[1]
.sym 25662 $abc$40840$n4209
.sym 25663 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 25666 $abc$40840$n3932
.sym 25668 $abc$40840$n6683_1
.sym 25669 $abc$40840$n6684_1
.sym 25672 VexRiscv._zz_170_[2]
.sym 25673 VexRiscv._zz_170_[1]
.sym 25674 VexRiscv._zz_170_[0]
.sym 25675 $abc$40840$n4208
.sym 25678 $abc$40840$n4209
.sym 25679 VexRiscv._zz_151_[31]
.sym 25680 $abc$40840$n4118
.sym 25681 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 25684 VexRiscv.decode_to_execute_RS2[11]
.sym 25685 VexRiscv.decode_to_execute_RS2[12]
.sym 25686 VexRiscv.decode_to_execute_RS2[13]
.sym 25687 VexRiscv.decode_to_execute_RS2[10]
.sym 25690 $abc$40840$n4208
.sym 25691 VexRiscv._zz_47_[0]
.sym 25692 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 25693 VexRiscv._zz_47_[1]
.sym 25696 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25698 VexRiscv._zz_151_[31]
.sym 25699 VexRiscv._zz_288_[31]
.sym 25703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 25709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 25712 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 25713 clk12_$glb_clk
.sym 25727 $abc$40840$n3932
.sym 25729 basesoc_dat_w[3]
.sym 25730 VexRiscv._zz_288_[31]
.sym 25731 VexRiscv._zz_200_[3]
.sym 25732 $abc$40840$n5025_1
.sym 25733 $abc$40840$n4358_1
.sym 25735 VexRiscv.decode_to_execute_RS2[10]
.sym 25738 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 25739 $abc$40840$n3932
.sym 25740 VexRiscv._zz_170_[0]
.sym 25741 basesoc_uart_rx_fifo_do_read
.sym 25742 $abc$40840$n4345
.sym 25743 VexRiscv.execute_LightShifterPlugin_isActive
.sym 25744 $abc$40840$n4795_1
.sym 25746 basesoc_vexriscv_ibus_adr[2]
.sym 25747 VexRiscv._zz_129_[5]
.sym 25748 VexRiscv._zz_32_[1]
.sym 25749 VexRiscv.decode_to_execute_RS2[30]
.sym 25750 basesoc_vexriscv_ibus_adr[18]
.sym 25756 $abc$40840$n6670_1
.sym 25757 $abc$40840$n4207
.sym 25758 $abc$40840$n6668_1
.sym 25759 VexRiscv._zz_32_[1]
.sym 25761 VexRiscv.execute_LightShifterPlugin_isActive
.sym 25764 VexRiscv._zz_170_[1]
.sym 25765 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 25767 $abc$40840$n4710_1
.sym 25768 $abc$40840$n3926
.sym 25769 $abc$40840$n6739_1
.sym 25771 $abc$40840$n4209
.sym 25772 VexRiscv._zz_32_[0]
.sym 25774 VexRiscv._zz_36_[18]
.sym 25775 $abc$40840$n4347
.sym 25776 VexRiscv._zz_170_[0]
.sym 25777 VexRiscv._zz_287_[1]
.sym 25778 $abc$40840$n6672
.sym 25779 VexRiscv._zz_151_[19]
.sym 25780 $abc$40840$n4712_1
.sym 25782 VexRiscv._zz_151_[18]
.sym 25783 $abc$40840$n233
.sym 25784 $abc$40840$n6671_1
.sym 25785 VexRiscv._zz_288_[18]
.sym 25786 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25789 VexRiscv._zz_32_[0]
.sym 25790 $abc$40840$n4207
.sym 25791 VexRiscv._zz_170_[0]
.sym 25792 VexRiscv._zz_170_[1]
.sym 25795 $abc$40840$n4347
.sym 25796 $abc$40840$n4209
.sym 25801 $abc$40840$n6739_1
.sym 25802 $abc$40840$n3926
.sym 25803 $abc$40840$n4710_1
.sym 25804 $abc$40840$n4712_1
.sym 25807 VexRiscv._zz_151_[19]
.sym 25809 VexRiscv.execute_LightShifterPlugin_isActive
.sym 25810 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 25815 VexRiscv._zz_36_[18]
.sym 25819 VexRiscv._zz_287_[1]
.sym 25820 $abc$40840$n6672
.sym 25821 VexRiscv._zz_32_[1]
.sym 25822 $abc$40840$n6668_1
.sym 25825 $abc$40840$n6670_1
.sym 25826 $abc$40840$n4207
.sym 25827 VexRiscv._zz_32_[0]
.sym 25828 $abc$40840$n6671_1
.sym 25831 VexRiscv._zz_151_[18]
.sym 25833 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 25834 VexRiscv._zz_288_[18]
.sym 25835 $abc$40840$n233
.sym 25836 clk12_$glb_clk
.sym 25846 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 25850 VexRiscv._zz_199_[19]
.sym 25853 $abc$40840$n4742_1
.sym 25854 $abc$40840$n4861
.sym 25855 $PACKER_VCC_NET
.sym 25857 VexRiscv._zz_197_
.sym 25858 $abc$40840$n4711_1
.sym 25860 VexRiscv._zz_151_[31]
.sym 25861 VexRiscv.decode_to_execute_RS2[12]
.sym 25862 basesoc_uart_rx_fifo_consume[2]
.sym 25863 VexRiscv.decode_to_execute_RS2[8]
.sym 25868 basesoc_uart_rx_fifo_consume[3]
.sym 25871 basesoc_ctrl_reset_reset_r
.sym 25872 $abc$40840$n4345
.sym 25880 basesoc_uart_rx_fifo_level0[0]
.sym 25881 $abc$40840$n3932
.sym 25882 $abc$40840$n4711_1
.sym 25884 $abc$40840$n4168
.sym 25885 $abc$40840$n4678
.sym 25886 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 25890 VexRiscv.CsrPlugin_hadException
.sym 25892 VexRiscv._zz_49_[1]
.sym 25893 sys_rst
.sym 25894 $PACKER_VCC_NET
.sym 25895 $abc$40840$n6738_1
.sym 25896 $abc$40840$n4708_1
.sym 25897 basesoc_dat_w[4]
.sym 25898 $abc$40840$n4345
.sym 25899 $abc$40840$n3932
.sym 25901 $abc$40840$n4347
.sym 25902 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 25903 VexRiscv._zz_49_[0]
.sym 25907 $abc$40840$n4361_1
.sym 25910 VexRiscv._zz_151_[18]
.sym 25912 VexRiscv._zz_151_[18]
.sym 25913 $abc$40840$n4168
.sym 25914 VexRiscv._zz_49_[1]
.sym 25915 VexRiscv._zz_49_[0]
.sym 25918 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 25921 $abc$40840$n4347
.sym 25930 $abc$40840$n4361_1
.sym 25931 $abc$40840$n4678
.sym 25932 $abc$40840$n4711_1
.sym 25933 $abc$40840$n3932
.sym 25938 basesoc_dat_w[4]
.sym 25939 sys_rst
.sym 25942 $abc$40840$n4345
.sym 25943 $abc$40840$n6738_1
.sym 25944 $abc$40840$n4708_1
.sym 25945 $abc$40840$n3932
.sym 25951 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 25955 $PACKER_VCC_NET
.sym 25956 basesoc_uart_rx_fifo_level0[0]
.sym 25958 VexRiscv.CsrPlugin_hadException
.sym 25959 clk12_$glb_clk
.sym 25969 $abc$40840$n9
.sym 25970 $abc$40840$n4727_1
.sym 25973 basesoc_uart_rx_fifo_wrport_we
.sym 25974 basesoc_uart_rx_fifo_level0[0]
.sym 25975 $abc$40840$n3932
.sym 25976 basesoc_uart_rx_fifo_level0[3]
.sym 25977 VexRiscv.execute_LightShifterPlugin_isActive
.sym 25978 $abc$40840$n233
.sym 25979 VexRiscv._zz_47_[0]
.sym 25980 VexRiscv._zz_170_[1]
.sym 25981 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 25982 basesoc_uart_rx_fifo_level0[2]
.sym 25983 $abc$40840$n3926
.sym 25988 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 25990 $abc$40840$n9
.sym 25993 VexRiscv._zz_129_[1]
.sym 25996 VexRiscv.CsrPlugin_mtval[21]
.sym 26003 $abc$40840$n4980
.sym 26004 $abc$40840$n2641
.sym 26005 basesoc_uart_rx_fifo_level0[4]
.sym 26011 $abc$40840$n3283
.sym 26014 basesoc_uart_rx_fifo_level0[0]
.sym 26018 basesoc_uart_rx_fifo_level0[3]
.sym 26022 basesoc_uart_rx_fifo_level0[2]
.sym 26026 basesoc_vexriscv_ibus_adr[0]
.sym 26029 $PACKER_GND_NET
.sym 26032 basesoc_uart_rx_fifo_level0[1]
.sym 26033 $PACKER_VCC_NET
.sym 26034 $nextpnr_ICESTORM_LC_11$O
.sym 26036 basesoc_uart_rx_fifo_level0[0]
.sym 26040 $auto$alumacc.cc:474:replace_alu$4045.C[2]
.sym 26043 basesoc_uart_rx_fifo_level0[1]
.sym 26046 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 26049 basesoc_uart_rx_fifo_level0[2]
.sym 26050 $auto$alumacc.cc:474:replace_alu$4045.C[2]
.sym 26052 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 26054 basesoc_uart_rx_fifo_level0[3]
.sym 26056 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 26060 basesoc_uart_rx_fifo_level0[4]
.sym 26062 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 26066 $PACKER_GND_NET
.sym 26073 $PACKER_VCC_NET
.sym 26077 $abc$40840$n4980
.sym 26079 basesoc_vexriscv_ibus_adr[0]
.sym 26080 $abc$40840$n3283
.sym 26081 $abc$40840$n2641
.sym 26082 clk12_$glb_clk
.sym 26092 basesoc_vexriscv_ibus_adr[0]
.sym 26093 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 26098 VexRiscv._zz_170_[2]
.sym 26099 $abc$40840$n4118
.sym 26100 basesoc_uart_rx_fifo_do_read
.sym 26101 basesoc_uart_rx_fifo_level0[4]
.sym 26102 basesoc_vexriscv_ibus_adr[1]
.sym 26104 $abc$40840$n7004
.sym 26106 $PACKER_VCC_NET
.sym 26107 $abc$40840$n3283
.sym 26108 basesoc_uart_rx_fifo_consume[0]
.sym 26109 $abc$40840$n7001
.sym 26110 $abc$40840$n4345
.sym 26113 $abc$40840$n7007
.sym 26115 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 26117 VexRiscv._zz_41_[9]
.sym 26127 basesoc_adr[0]
.sym 26132 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 26135 basesoc_uart_rx_fifo_consume[2]
.sym 26136 $abc$40840$n2403
.sym 26140 $PACKER_VCC_NET
.sym 26143 VexRiscv._zz_47_[0]
.sym 26144 VexRiscv._zz_47_[1]
.sym 26149 basesoc_adr[1]
.sym 26151 basesoc_uart_rx_fifo_consume[1]
.sym 26152 basesoc_uart_rx_fifo_consume[3]
.sym 26153 basesoc_uart_rx_fifo_consume[0]
.sym 26154 user_led2
.sym 26157 $nextpnr_ICESTORM_LC_13$O
.sym 26159 basesoc_uart_rx_fifo_consume[0]
.sym 26163 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 26166 basesoc_uart_rx_fifo_consume[1]
.sym 26169 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 26171 basesoc_uart_rx_fifo_consume[2]
.sym 26173 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 26177 basesoc_uart_rx_fifo_consume[3]
.sym 26179 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 26184 $PACKER_VCC_NET
.sym 26185 basesoc_uart_rx_fifo_consume[0]
.sym 26188 VexRiscv._zz_47_[1]
.sym 26191 VexRiscv._zz_47_[0]
.sym 26194 basesoc_adr[0]
.sym 26195 basesoc_adr[1]
.sym 26196 user_led2
.sym 26197 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 26204 $abc$40840$n2403
.sym 26205 clk12_$glb_clk
.sym 26206 sys_rst_$glb_sr
.sym 26216 $abc$40840$n2429
.sym 26219 csrbankarray_csrbank2_dat0_w[2]
.sym 26220 $PACKER_VCC_NET
.sym 26221 $abc$40840$n4345
.sym 26222 $abc$40840$n4361_1
.sym 26225 $abc$40840$n6671_1
.sym 26227 $abc$40840$n4347
.sym 26230 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 26238 $abc$40840$n4345
.sym 26259 $abc$40840$n2502
.sym 26266 basesoc_dat_w[2]
.sym 26326 basesoc_dat_w[2]
.sym 26327 $abc$40840$n2502
.sym 26328 clk12_$glb_clk
.sym 26329 sys_rst_$glb_sr
.sym 26339 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 26344 $PACKER_GND_NET
.sym 26347 $abc$40840$n2502
.sym 26348 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 26382 $abc$40840$n233
.sym 26387 VexRiscv._zz_41_[9]
.sym 26428 VexRiscv._zz_41_[9]
.sym 26450 $abc$40840$n233
.sym 26451 clk12_$glb_clk
.sym 26462 basesoc_dat_w[4]
.sym 26464 VexRiscv._zz_49_[0]
.sym 26471 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 26525 clk12
.sym 26527 sys_rst
.sym 26549 sys_rst
.sym 26558 spram_wren0
.sym 26559 basesoc_timer0_reload_storage[18]
.sym 26634 eventmanager_pending_w[2]
.sym 26671 array_muxed1[4]
.sym 26673 $abc$40840$n6486_1
.sym 26677 eventmanager_status_w[1]
.sym 26679 $abc$40840$n6463_1
.sym 26680 basesoc_uart_phy_tx_reg[0]
.sym 26689 $abc$40840$n6452_1
.sym 26702 spram_wren0
.sym 26704 basesoc_timer0_reload_storage[18]
.sym 26709 basesoc_we
.sym 26715 $abc$40840$n6435
.sym 26767 $abc$40840$n3864
.sym 26768 $abc$40840$n2490
.sym 26769 eventsourceprocess2_old_trigger
.sym 26770 $abc$40840$n2491
.sym 26771 basesoc_dat_w[2]
.sym 26774 $abc$40840$n7837
.sym 26809 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 26811 array_muxed0[4]
.sym 26812 basesoc_dat_w[3]
.sym 26814 basesoc_dat_w[1]
.sym 26815 $abc$40840$n2450
.sym 26818 $abc$40840$n2391
.sym 26821 basesoc_adr[1]
.sym 26822 $abc$40840$n3709_1
.sym 26823 $abc$40840$n2439
.sym 26824 basesoc_uart_tx_fifo_wrport_we
.sym 26828 $abc$40840$n7837
.sym 26831 array_muxed1[2]
.sym 26843 basesoc_uart_tx_fifo_consume[1]
.sym 26845 basesoc_uart_tx_fifo_consume[0]
.sym 26848 basesoc_uart_tx_fifo_do_read
.sym 26854 basesoc_uart_tx_fifo_consume[2]
.sym 26855 basesoc_uart_tx_fifo_consume[3]
.sym 26860 $abc$40840$n7837
.sym 26866 $PACKER_VCC_NET
.sym 26867 $PACKER_VCC_NET
.sym 26868 $abc$40840$n7837
.sym 26869 $abc$40840$n6095
.sym 26870 basesoc_bus_wishbone_dat_r[2]
.sym 26871 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 26872 basesoc_bus_wishbone_dat_r[3]
.sym 26873 $abc$40840$n6436
.sym 26874 basesoc_adr[4]
.sym 26875 basesoc_adr[1]
.sym 26876 basesoc_adr[2]
.sym 26877 $PACKER_VCC_NET
.sym 26878 $PACKER_VCC_NET
.sym 26879 $PACKER_VCC_NET
.sym 26880 $PACKER_VCC_NET
.sym 26881 $PACKER_VCC_NET
.sym 26882 $PACKER_VCC_NET
.sym 26883 $abc$40840$n7837
.sym 26884 $abc$40840$n7837
.sym 26885 basesoc_uart_tx_fifo_consume[0]
.sym 26886 basesoc_uart_tx_fifo_consume[1]
.sym 26888 basesoc_uart_tx_fifo_consume[2]
.sym 26889 basesoc_uart_tx_fifo_consume[3]
.sym 26896 clk12_$glb_clk
.sym 26897 basesoc_uart_tx_fifo_do_read
.sym 26898 $PACKER_VCC_NET
.sym 26907 basesoc_uart_tx_fifo_consume[0]
.sym 26910 VexRiscv._zz_170_[0]
.sym 26913 $abc$40840$n2450
.sym 26914 $abc$40840$n3813
.sym 26915 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 26916 $abc$40840$n3787_1
.sym 26917 array_muxed1[6]
.sym 26918 array_muxed0[5]
.sym 26919 basesoc_uart_tx_fifo_consume[1]
.sym 26920 $abc$40840$n6460_1
.sym 26921 $abc$40840$n6472_1
.sym 26922 basesoc_ctrl_reset_reset_r
.sym 26923 $abc$40840$n3725
.sym 26924 basesoc_dat_w[1]
.sym 26926 basesoc_adr[4]
.sym 26927 basesoc_dat_w[2]
.sym 26931 eventmanager_status_w[2]
.sym 26932 $PACKER_VCC_NET
.sym 26933 $PACKER_VCC_NET
.sym 26934 basesoc_adr[3]
.sym 26939 basesoc_uart_tx_fifo_produce[1]
.sym 26940 basesoc_dat_w[3]
.sym 26941 basesoc_uart_tx_fifo_wrport_we
.sym 26942 basesoc_uart_tx_fifo_produce[0]
.sym 26943 basesoc_dat_w[2]
.sym 26944 basesoc_uart_tx_fifo_produce[2]
.sym 26946 $abc$40840$n7837
.sym 26949 basesoc_dat_w[7]
.sym 26951 basesoc_dat_w[5]
.sym 26952 basesoc_ctrl_reset_reset_r
.sym 26954 basesoc_uart_tx_fifo_produce[3]
.sym 26959 $PACKER_VCC_NET
.sym 26960 basesoc_dat_w[1]
.sym 26966 $abc$40840$n7837
.sym 26968 basesoc_dat_w[6]
.sym 26970 basesoc_dat_w[4]
.sym 26971 $abc$40840$n3709_1
.sym 26972 basesoc_uart_tx_fifo_wrport_we
.sym 26973 $abc$40840$n5949
.sym 26974 basesoc_timer0_reload_storage[10]
.sym 26975 basesoc_timer0_reload_storage[12]
.sym 26976 $abc$40840$n5948
.sym 26977 $abc$40840$n3725
.sym 26978 $abc$40840$n3833
.sym 26979 $abc$40840$n7837
.sym 26980 $abc$40840$n7837
.sym 26981 $abc$40840$n7837
.sym 26982 $abc$40840$n7837
.sym 26983 $abc$40840$n7837
.sym 26984 $abc$40840$n7837
.sym 26985 $abc$40840$n7837
.sym 26986 $abc$40840$n7837
.sym 26987 basesoc_uart_tx_fifo_produce[0]
.sym 26988 basesoc_uart_tx_fifo_produce[1]
.sym 26990 basesoc_uart_tx_fifo_produce[2]
.sym 26991 basesoc_uart_tx_fifo_produce[3]
.sym 26998 clk12_$glb_clk
.sym 26999 basesoc_uart_tx_fifo_wrport_we
.sym 27000 basesoc_ctrl_reset_reset_r
.sym 27001 basesoc_dat_w[1]
.sym 27002 basesoc_dat_w[2]
.sym 27003 basesoc_dat_w[3]
.sym 27004 basesoc_dat_w[4]
.sym 27005 basesoc_dat_w[5]
.sym 27006 basesoc_dat_w[6]
.sym 27007 basesoc_dat_w[7]
.sym 27008 $PACKER_VCC_NET
.sym 27009 $abc$40840$n6464_1
.sym 27013 slave_sel_r[0]
.sym 27014 $abc$40840$n6440
.sym 27016 $abc$40840$n2553
.sym 27017 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 27018 basesoc_adr[2]
.sym 27019 por_rst
.sym 27020 array_muxed0[2]
.sym 27021 $abc$40840$n6484_1
.sym 27022 $abc$40840$n3813
.sym 27023 $abc$40840$n5956
.sym 27024 basesoc_dat_w[3]
.sym 27026 basesoc_timer0_reload_storage[18]
.sym 27027 $abc$40840$n3855
.sym 27028 $abc$40840$n3909
.sym 27031 basesoc_adr[4]
.sym 27033 basesoc_adr[1]
.sym 27034 basesoc_we
.sym 27035 basesoc_adr[2]
.sym 27036 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 27073 $abc$40840$n3836
.sym 27074 basesoc_ctrl_storage[7]
.sym 27075 $abc$40840$n3786_1
.sym 27076 basesoc_ctrl_storage[1]
.sym 27077 $abc$40840$n2447
.sym 27078 $abc$40840$n3708
.sym 27079 $abc$40840$n3834
.sym 27080 $abc$40840$n6086_1
.sym 27115 $abc$40840$n4419
.sym 27116 $abc$40840$n3725
.sym 27117 $abc$40840$n3758
.sym 27118 basesoc_timer0_reload_storage[10]
.sym 27119 $abc$40840$n3711
.sym 27120 $abc$40840$n3833
.sym 27121 $abc$40840$n3734
.sym 27122 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 27124 basesoc_uart_tx_fifo_wrport_we
.sym 27125 $abc$40840$n3728
.sym 27126 $abc$40840$n5949
.sym 27127 $abc$40840$n3733_1
.sym 27128 $abc$40840$n2447
.sym 27129 $abc$40840$n6435
.sym 27131 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27132 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 27133 $abc$40840$n5948
.sym 27134 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 27135 $abc$40840$n3725
.sym 27138 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 27175 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 27176 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 27177 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 27178 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 27179 $abc$40840$n3818
.sym 27180 $abc$40840$n6443
.sym 27181 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 27182 $abc$40840$n6435
.sym 27213 basesoc_bus_wishbone_dat_r[7]
.sym 27217 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 27218 sys_rst
.sym 27220 basesoc_timer0_load_storage[5]
.sym 27221 $abc$40840$n3787_1
.sym 27222 basesoc_adr[3]
.sym 27223 $abc$40840$n2343
.sym 27224 $abc$40840$n3829
.sym 27226 basesoc_timer0_value[25]
.sym 27227 $abc$40840$n5969
.sym 27228 $abc$40840$n4419
.sym 27229 $abc$40840$n3786_1
.sym 27230 $abc$40840$n3818
.sym 27231 $abc$40840$n3709_1
.sym 27232 $abc$40840$n5974
.sym 27233 $abc$40840$n2447
.sym 27235 basesoc_ctrl_reset_reset_r
.sym 27236 basesoc_timer0_value_status[30]
.sym 27237 basesoc_adr[1]
.sym 27238 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 27239 $abc$40840$n3710
.sym 27240 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 27277 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 27278 waittimer0_count[14]
.sym 27279 eventsourceprocess0_old_trigger
.sym 27280 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 27281 $abc$40840$n2464
.sym 27282 $abc$40840$n6445
.sym 27283 $abc$40840$n6438
.sym 27284 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 27319 $abc$40840$n6045_1
.sym 27321 VexRiscv._zz_194_[13]
.sym 27322 $abc$40840$n3711
.sym 27323 $abc$40840$n138
.sym 27325 basesoc_timer0_load_storage[15]
.sym 27326 waittimer0_count[1]
.sym 27328 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 27329 basesoc_uart_phy_storage[31]
.sym 27330 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 27331 basesoc_dat_w[2]
.sym 27332 $PACKER_VCC_NET
.sym 27333 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 27334 $abc$40840$n6445
.sym 27335 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27337 spiflash_bus_dat_r[4]
.sym 27338 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 27339 $abc$40840$n3725
.sym 27340 $PACKER_VCC_NET
.sym 27342 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 27379 VexRiscv._zz_314_[13]
.sym 27380 VexRiscv._zz_79_[0]
.sym 27381 $abc$40840$n4645
.sym 27382 $abc$40840$n4419_1
.sym 27383 $abc$40840$n2287
.sym 27384 $abc$40840$n4372
.sym 27385 VexRiscv._zz_79_[2]
.sym 27386 basesoc_ctrl_storage[0]
.sym 27417 basesoc_ctrl_storage[19]
.sym 27420 basesoc_ctrl_storage[19]
.sym 27421 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 27422 basesoc_uart_eventmanager_status_w[0]
.sym 27425 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 27426 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 27427 VexRiscv._zz_316_[5]
.sym 27428 $abc$40840$n3813
.sym 27429 basesoc_timer0_value[13]
.sym 27430 eventmanager_status_w[0]
.sym 27431 $abc$40840$n3829
.sym 27432 slave_sel_r[0]
.sym 27433 VexRiscv._zz_214_[15]
.sym 27434 $abc$40840$n2287
.sym 27436 $abc$40840$n6718_1
.sym 27437 $abc$40840$n4661
.sym 27438 VexRiscv._zz_79_[2]
.sym 27439 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 27440 VexRiscv._zz_79_[15]
.sym 27441 $abc$40840$n4530_1
.sym 27442 basesoc_we
.sym 27443 basesoc_timer0_value[18]
.sym 27444 VexRiscv._zz_79_[0]
.sym 27481 $abc$40840$n4661
.sym 27482 $abc$40840$n4250_1
.sym 27483 $abc$40840$n4530_1
.sym 27484 VexRiscv._zz_79_[9]
.sym 27485 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 27486 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 27487 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 27488 VexRiscv._zz_79_[7]
.sym 27520 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27523 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 27524 VexRiscv._zz_79_[2]
.sym 27525 VexRiscv._zz_316_[8]
.sym 27526 VexRiscv._zz_79_[4]
.sym 27528 $abc$40840$n4531_1
.sym 27529 $abc$40840$n3758
.sym 27530 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27531 basesoc_adr[0]
.sym 27532 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 27533 basesoc_ctrl_storage[13]
.sym 27535 $abc$40840$n4645
.sym 27536 VexRiscv._zz_79_[3]
.sym 27537 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 27538 VexRiscv._zz_163_[14]
.sym 27539 VexRiscv._zz_35_[0]
.sym 27540 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 27541 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 27542 basesoc_timer0_value_status[18]
.sym 27543 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 27544 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27545 VexRiscv._zz_50_[14]
.sym 27546 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 27583 VexRiscv._zz_35_[0]
.sym 27584 VexRiscv._zz_79_[14]
.sym 27585 VexRiscv._zz_35_[2]
.sym 27586 VexRiscv.externalInterruptArray_regNext[1]
.sym 27587 $abc$40840$n4243
.sym 27588 $abc$40840$n4995_1
.sym 27589 $abc$40840$n4994
.sym 27590 $abc$40840$n4974
.sym 27622 $abc$40840$n6737
.sym 27624 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 27625 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27627 $abc$40840$n2343
.sym 27628 VexRiscv._zz_79_[9]
.sym 27630 VexRiscv._zz_79_[7]
.sym 27632 basesoc_timer0_load_storage[3]
.sym 27634 VexRiscv._zz_314_[17]
.sym 27636 $abc$40840$n4530_1
.sym 27637 $abc$40840$n4530_1
.sym 27638 basesoc_adr[1]
.sym 27639 VexRiscv._zz_94_[15]
.sym 27640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 27641 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 27642 VexRiscv._zz_79_[6]
.sym 27643 $abc$40840$n3710
.sym 27645 $abc$40840$n4662
.sym 27646 VexRiscv._zz_94_[16]
.sym 27647 $abc$40840$n4545_1
.sym 27648 VexRiscv._zz_79_[14]
.sym 27655 VexRiscv._zz_79_[8]
.sym 27656 VexRiscv._zz_79_[9]
.sym 27659 VexRiscv._zz_79_[10]
.sym 27667 VexRiscv._zz_79_[15]
.sym 27669 VexRiscv._zz_94_[16]
.sym 27673 $PACKER_VCC_NET
.sym 27674 $abc$40840$n7847
.sym 27675 VexRiscv._zz_79_[12]
.sym 27676 VexRiscv._zz_94_[15]
.sym 27677 VexRiscv._zz_79_[13]
.sym 27678 VexRiscv._zz_79_[14]
.sym 27679 VexRiscv._zz_79_[11]
.sym 27680 $PACKER_VCC_NET
.sym 27681 VexRiscv._zz_94_[19]
.sym 27682 VexRiscv._zz_94_[18]
.sym 27683 VexRiscv._zz_94_[17]
.sym 27684 $abc$40840$n7847
.sym 27685 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 27686 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 27687 $abc$40840$n4643
.sym 27688 $abc$40840$n4545_1
.sym 27689 VexRiscv._zz_94_[19]
.sym 27690 $abc$40840$n4642
.sym 27691 VexRiscv._zz_79_[12]
.sym 27692 VexRiscv._zz_94_[15]
.sym 27693 $abc$40840$n7847
.sym 27694 $abc$40840$n7847
.sym 27695 $abc$40840$n7847
.sym 27696 $abc$40840$n7847
.sym 27697 $abc$40840$n7847
.sym 27698 $abc$40840$n7847
.sym 27699 $abc$40840$n7847
.sym 27700 $abc$40840$n7847
.sym 27701 VexRiscv._zz_94_[15]
.sym 27702 VexRiscv._zz_94_[16]
.sym 27704 VexRiscv._zz_94_[17]
.sym 27705 VexRiscv._zz_94_[18]
.sym 27706 VexRiscv._zz_94_[19]
.sym 27712 clk12_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27715 VexRiscv._zz_79_[10]
.sym 27716 VexRiscv._zz_79_[11]
.sym 27717 VexRiscv._zz_79_[12]
.sym 27718 VexRiscv._zz_79_[13]
.sym 27719 VexRiscv._zz_79_[14]
.sym 27720 VexRiscv._zz_79_[15]
.sym 27721 VexRiscv._zz_79_[8]
.sym 27722 VexRiscv._zz_79_[9]
.sym 27727 VexRiscv._zz_194_[15]
.sym 27728 basesoc_dat_w[4]
.sym 27730 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 27732 $abc$40840$n4373_1
.sym 27733 VexRiscv._zz_314_[28]
.sym 27734 $abc$40840$n4244_1
.sym 27735 VexRiscv._zz_316_[30]
.sym 27736 VexRiscv._zz_79_[14]
.sym 27737 VexRiscv.execute_to_memory_IS_DIV
.sym 27738 $abc$40840$n3647_1
.sym 27739 $PACKER_VCC_NET
.sym 27740 VexRiscv._zz_253_[1]
.sym 27741 $abc$40840$n4374
.sym 27742 VexRiscv._zz_214_[12]
.sym 27743 $PACKER_VCC_NET
.sym 27744 basesoc_dat_w[2]
.sym 27745 spiflash_bus_dat_r[4]
.sym 27746 $PACKER_VCC_NET
.sym 27747 $PACKER_VCC_NET
.sym 27748 VexRiscv._zz_94_[18]
.sym 27749 VexRiscv._zz_79_[1]
.sym 27750 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 27755 VexRiscv._zz_79_[4]
.sym 27757 VexRiscv._zz_79_[2]
.sym 27762 VexRiscv._zz_50_[11]
.sym 27763 VexRiscv._zz_79_[3]
.sym 27765 VexRiscv._zz_50_[9]
.sym 27768 VexRiscv._zz_50_[8]
.sym 27770 VexRiscv._zz_50_[10]
.sym 27771 $abc$40840$n7847
.sym 27772 VexRiscv._zz_79_[7]
.sym 27773 VexRiscv._zz_52_
.sym 27774 VexRiscv._zz_79_[1]
.sym 27776 VexRiscv._zz_79_[5]
.sym 27779 $abc$40840$n7847
.sym 27780 VexRiscv._zz_79_[6]
.sym 27781 VexRiscv._zz_50_[7]
.sym 27782 VexRiscv._zz_79_[0]
.sym 27784 $PACKER_VCC_NET
.sym 27787 $abc$40840$n4987_1
.sym 27788 $abc$40840$n4610_1
.sym 27789 $abc$40840$n4986_1
.sym 27790 $abc$40840$n4611_1
.sym 27791 $abc$40840$n4954
.sym 27792 $abc$40840$n4393_1
.sym 27793 VexRiscv._zz_163_[12]
.sym 27794 $abc$40840$n4488
.sym 27795 $abc$40840$n7847
.sym 27796 $abc$40840$n7847
.sym 27797 $abc$40840$n7847
.sym 27798 $abc$40840$n7847
.sym 27799 $abc$40840$n7847
.sym 27800 $abc$40840$n7847
.sym 27801 $abc$40840$n7847
.sym 27802 $abc$40840$n7847
.sym 27803 VexRiscv._zz_50_[7]
.sym 27804 VexRiscv._zz_50_[8]
.sym 27806 VexRiscv._zz_50_[9]
.sym 27807 VexRiscv._zz_50_[10]
.sym 27808 VexRiscv._zz_50_[11]
.sym 27814 clk12_$glb_clk
.sym 27815 VexRiscv._zz_52_
.sym 27816 VexRiscv._zz_79_[0]
.sym 27817 VexRiscv._zz_79_[1]
.sym 27818 VexRiscv._zz_79_[2]
.sym 27819 VexRiscv._zz_79_[3]
.sym 27820 VexRiscv._zz_79_[4]
.sym 27821 VexRiscv._zz_79_[5]
.sym 27822 VexRiscv._zz_79_[6]
.sym 27823 VexRiscv._zz_79_[7]
.sym 27824 $PACKER_VCC_NET
.sym 27825 $abc$40840$n4373_1
.sym 27830 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 27832 $abc$40840$n6156
.sym 27834 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 27835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 27837 basesoc_dat_w[3]
.sym 27838 VexRiscv._zz_50_[11]
.sym 27839 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 27841 VexRiscv._zz_214_[15]
.sym 27842 $abc$40840$n4378
.sym 27843 VexRiscv._zz_94_[17]
.sym 27844 basesoc_timer0_value[18]
.sym 27845 VexRiscv._zz_94_[19]
.sym 27846 VexRiscv._zz_79_[2]
.sym 27848 VexRiscv._zz_79_[0]
.sym 27849 VexRiscv._zz_215_[15]
.sym 27850 $abc$40840$n4661
.sym 27852 VexRiscv._zz_79_[15]
.sym 27858 VexRiscv._zz_79_[15]
.sym 27862 $abc$40840$n7847
.sym 27863 VexRiscv._zz_79_[12]
.sym 27870 VexRiscv._zz_79_[8]
.sym 27871 VexRiscv._zz_79_[9]
.sym 27872 $abc$40840$n7847
.sym 27875 VexRiscv._zz_94_[21]
.sym 27876 VexRiscv._zz_94_[22]
.sym 27877 $PACKER_VCC_NET
.sym 27878 VexRiscv._zz_94_[24]
.sym 27879 VexRiscv._zz_94_[23]
.sym 27880 VexRiscv._zz_94_[20]
.sym 27883 VexRiscv._zz_79_[11]
.sym 27884 $PACKER_VCC_NET
.sym 27885 VexRiscv._zz_79_[13]
.sym 27886 VexRiscv._zz_79_[10]
.sym 27888 VexRiscv._zz_79_[14]
.sym 27889 VexRiscv._zz_253_[1]
.sym 27890 $abc$40840$n4438_1
.sym 27891 VexRiscv._zz_94_[21]
.sym 27892 VexRiscv._zz_94_[22]
.sym 27893 $abc$40840$n4437
.sym 27894 VexRiscv._zz_94_[24]
.sym 27895 VexRiscv._zz_94_[23]
.sym 27896 VexRiscv._zz_94_[20]
.sym 27897 $abc$40840$n7847
.sym 27898 $abc$40840$n7847
.sym 27899 $abc$40840$n7847
.sym 27900 $abc$40840$n7847
.sym 27901 $abc$40840$n7847
.sym 27902 $abc$40840$n7847
.sym 27903 $abc$40840$n7847
.sym 27904 $abc$40840$n7847
.sym 27905 VexRiscv._zz_94_[20]
.sym 27906 VexRiscv._zz_94_[21]
.sym 27908 VexRiscv._zz_94_[22]
.sym 27909 VexRiscv._zz_94_[23]
.sym 27910 VexRiscv._zz_94_[24]
.sym 27916 clk12_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 VexRiscv._zz_79_[10]
.sym 27920 VexRiscv._zz_79_[11]
.sym 27921 VexRiscv._zz_79_[12]
.sym 27922 VexRiscv._zz_79_[13]
.sym 27923 VexRiscv._zz_79_[14]
.sym 27924 VexRiscv._zz_79_[15]
.sym 27925 VexRiscv._zz_79_[8]
.sym 27926 VexRiscv._zz_79_[9]
.sym 27928 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 27931 $abc$40840$n4365
.sym 27934 $abc$40840$n9
.sym 27935 VexRiscv._zz_50_[10]
.sym 27936 $abc$40840$n4962
.sym 27939 $abc$40840$n4942_1
.sym 27940 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 27943 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 27944 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 27945 basesoc_timer0_value_status[18]
.sym 27946 VexRiscv._zz_79_[5]
.sym 27947 VexRiscv._zz_35_[5]
.sym 27948 VexRiscv._zz_50_[9]
.sym 27949 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 27951 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 27952 VexRiscv._zz_79_[3]
.sym 27953 VexRiscv._zz_50_[14]
.sym 27954 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 27959 VexRiscv._zz_79_[6]
.sym 27960 VexRiscv._zz_79_[7]
.sym 27961 VexRiscv._zz_52_
.sym 27962 VexRiscv._zz_79_[3]
.sym 27965 VexRiscv._zz_50_[10]
.sym 27966 $abc$40840$n7847
.sym 27969 VexRiscv._zz_79_[5]
.sym 27971 VexRiscv._zz_50_[9]
.sym 27974 $abc$40840$n7847
.sym 27977 VexRiscv._zz_79_[4]
.sym 27978 VexRiscv._zz_79_[1]
.sym 27979 $PACKER_VCC_NET
.sym 27980 VexRiscv._zz_50_[7]
.sym 27984 VexRiscv._zz_79_[2]
.sym 27986 VexRiscv._zz_79_[0]
.sym 27989 VexRiscv._zz_50_[11]
.sym 27990 VexRiscv._zz_50_[8]
.sym 27991 VexRiscv._zz_35_[28]
.sym 27992 $abc$40840$n4659
.sym 27993 $abc$40840$n4328_1
.sym 27994 VexRiscv._zz_50_[14]
.sym 27995 $abc$40840$n4562_1
.sym 27996 VexRiscv._zz_79_[15]
.sym 27997 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 27998 $abc$40840$n4999
.sym 27999 $abc$40840$n7847
.sym 28000 $abc$40840$n7847
.sym 28001 $abc$40840$n7847
.sym 28002 $abc$40840$n7847
.sym 28003 $abc$40840$n7847
.sym 28004 $abc$40840$n7847
.sym 28005 $abc$40840$n7847
.sym 28006 $abc$40840$n7847
.sym 28007 VexRiscv._zz_50_[7]
.sym 28008 VexRiscv._zz_50_[8]
.sym 28010 VexRiscv._zz_50_[9]
.sym 28011 VexRiscv._zz_50_[10]
.sym 28012 VexRiscv._zz_50_[11]
.sym 28018 clk12_$glb_clk
.sym 28019 VexRiscv._zz_52_
.sym 28020 VexRiscv._zz_79_[0]
.sym 28021 VexRiscv._zz_79_[1]
.sym 28022 VexRiscv._zz_79_[2]
.sym 28023 VexRiscv._zz_79_[3]
.sym 28024 VexRiscv._zz_79_[4]
.sym 28025 VexRiscv._zz_79_[5]
.sym 28026 VexRiscv._zz_79_[6]
.sym 28027 VexRiscv._zz_79_[7]
.sym 28028 $PACKER_VCC_NET
.sym 28029 $abc$40840$n3993
.sym 28030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 28033 VexRiscv._zz_194_[18]
.sym 28034 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 28035 $abc$40840$n4609_1
.sym 28036 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 28037 VexRiscv._zz_52_
.sym 28038 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 28039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 28040 VexRiscv._zz_253_[1]
.sym 28041 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 28043 VexRiscv._zz_79_[6]
.sym 28045 VexRiscv._zz_79_[28]
.sym 28047 $abc$40840$n3710
.sym 28048 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 28049 VexRiscv._zz_94_[16]
.sym 28050 $abc$40840$n4530_1
.sym 28051 $abc$40840$n4545_1
.sym 28052 VexRiscv._zz_94_[15]
.sym 28053 VexRiscv._zz_163_[3]
.sym 28054 basesoc_vexriscv_ibus_adr[14]
.sym 28055 VexRiscv._zz_79_[31]
.sym 28056 VexRiscv._zz_215_[0]
.sym 28061 VexRiscv._zz_79_[30]
.sym 28063 VexRiscv._zz_94_[21]
.sym 28064 VexRiscv._zz_94_[22]
.sym 28066 VexRiscv._zz_94_[24]
.sym 28067 VexRiscv._zz_94_[23]
.sym 28068 VexRiscv._zz_94_[20]
.sym 28070 VexRiscv._zz_79_[26]
.sym 28071 VexRiscv._zz_79_[27]
.sym 28076 VexRiscv._zz_79_[24]
.sym 28078 VexRiscv._zz_79_[29]
.sym 28080 VexRiscv._zz_79_[31]
.sym 28081 $PACKER_VCC_NET
.sym 28082 $abc$40840$n7847
.sym 28083 VexRiscv._zz_79_[28]
.sym 28084 VexRiscv._zz_79_[25]
.sym 28088 $PACKER_VCC_NET
.sym 28090 $abc$40840$n7847
.sym 28093 VexRiscv._zz_94_[16]
.sym 28094 $abc$40840$n4657
.sym 28095 $abc$40840$n4815_1
.sym 28096 VexRiscv._zz_94_[17]
.sym 28097 $abc$40840$n4658
.sym 28098 $abc$40840$n4998_1
.sym 28099 VexRiscv._zz_79_[23]
.sym 28100 VexRiscv._zz_163_[15]
.sym 28101 $abc$40840$n7847
.sym 28102 $abc$40840$n7847
.sym 28103 $abc$40840$n7847
.sym 28104 $abc$40840$n7847
.sym 28105 $abc$40840$n7847
.sym 28106 $abc$40840$n7847
.sym 28107 $abc$40840$n7847
.sym 28108 $abc$40840$n7847
.sym 28109 VexRiscv._zz_94_[20]
.sym 28110 VexRiscv._zz_94_[21]
.sym 28112 VexRiscv._zz_94_[22]
.sym 28113 VexRiscv._zz_94_[23]
.sym 28114 VexRiscv._zz_94_[24]
.sym 28120 clk12_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 VexRiscv._zz_79_[26]
.sym 28124 VexRiscv._zz_79_[27]
.sym 28125 VexRiscv._zz_79_[28]
.sym 28126 VexRiscv._zz_79_[29]
.sym 28127 VexRiscv._zz_79_[30]
.sym 28128 VexRiscv._zz_79_[31]
.sym 28129 VexRiscv._zz_79_[24]
.sym 28130 VexRiscv._zz_79_[25]
.sym 28134 VexRiscv._zz_170_[0]
.sym 28135 $abc$40840$n4373_1
.sym 28138 $abc$40840$n3647_1
.sym 28139 basesoc_vexriscv_ibus_adr[18]
.sym 28140 VexRiscv._zz_35_[29]
.sym 28142 VexRiscv._zz_35_[28]
.sym 28143 VexRiscv.execute_to_memory_IS_DIV
.sym 28144 $abc$40840$n4373_1
.sym 28145 $abc$40840$n4563_1
.sym 28147 $PACKER_VCC_NET
.sym 28148 VexRiscv._zz_215_[29]
.sym 28149 $PACKER_VCC_NET
.sym 28150 VexRiscv._zz_79_[25]
.sym 28151 $PACKER_VCC_NET
.sym 28152 basesoc_dat_w[2]
.sym 28153 spiflash_bus_dat_r[4]
.sym 28154 $PACKER_VCC_NET
.sym 28155 $abc$40840$n4374
.sym 28156 VexRiscv._zz_94_[18]
.sym 28157 VexRiscv._zz_50_[11]
.sym 28158 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 28169 VexRiscv._zz_79_[18]
.sym 28172 VexRiscv._zz_79_[22]
.sym 28175 VexRiscv._zz_50_[9]
.sym 28176 VexRiscv._zz_79_[20]
.sym 28177 VexRiscv._zz_79_[17]
.sym 28178 VexRiscv._zz_50_[10]
.sym 28179 VexRiscv._zz_50_[8]
.sym 28181 VexRiscv._zz_52_
.sym 28182 VexRiscv._zz_50_[11]
.sym 28183 VexRiscv._zz_79_[16]
.sym 28184 VexRiscv._zz_79_[19]
.sym 28185 $abc$40840$n7847
.sym 28187 $abc$40840$n7847
.sym 28189 VexRiscv._zz_79_[21]
.sym 28191 VexRiscv._zz_50_[7]
.sym 28192 $PACKER_VCC_NET
.sym 28193 VexRiscv._zz_79_[23]
.sym 28195 $abc$40840$n4780_1
.sym 28196 $abc$40840$n5031_1
.sym 28197 $abc$40840$n4783_1
.sym 28198 $abc$40840$n4779_1
.sym 28199 $abc$40840$n5030
.sym 28200 VexRiscv._zz_163_[25]
.sym 28201 $abc$40840$n5039
.sym 28202 VexRiscv._zz_163_[23]
.sym 28203 $abc$40840$n7847
.sym 28204 $abc$40840$n7847
.sym 28205 $abc$40840$n7847
.sym 28206 $abc$40840$n7847
.sym 28207 $abc$40840$n7847
.sym 28208 $abc$40840$n7847
.sym 28209 $abc$40840$n7847
.sym 28210 $abc$40840$n7847
.sym 28211 VexRiscv._zz_50_[7]
.sym 28212 VexRiscv._zz_50_[8]
.sym 28214 VexRiscv._zz_50_[9]
.sym 28215 VexRiscv._zz_50_[10]
.sym 28216 VexRiscv._zz_50_[11]
.sym 28222 clk12_$glb_clk
.sym 28223 VexRiscv._zz_52_
.sym 28224 VexRiscv._zz_79_[16]
.sym 28225 VexRiscv._zz_79_[17]
.sym 28226 VexRiscv._zz_79_[18]
.sym 28227 VexRiscv._zz_79_[19]
.sym 28228 VexRiscv._zz_79_[20]
.sym 28229 VexRiscv._zz_79_[21]
.sym 28230 VexRiscv._zz_79_[22]
.sym 28231 VexRiscv._zz_79_[23]
.sym 28232 $PACKER_VCC_NET
.sym 28237 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 28238 VexRiscv._zz_194_[17]
.sym 28239 $abc$40840$n2275
.sym 28240 VexRiscv._zz_35_[30]
.sym 28241 VexRiscv._zz_194_[20]
.sym 28242 VexRiscv._zz_194_[14]
.sym 28244 basesoc_dat_w[5]
.sym 28245 VexRiscv._zz_194_[18]
.sym 28246 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 28247 $abc$40840$n5033
.sym 28248 VexRiscv._zz_194_[16]
.sym 28249 $abc$40840$n4378
.sym 28250 VexRiscv._zz_214_[17]
.sym 28251 VexRiscv._zz_94_[17]
.sym 28252 VexRiscv._zz_79_[30]
.sym 28253 VexRiscv._zz_94_[19]
.sym 28254 VexRiscv.memory_arbitration_isValid
.sym 28255 VexRiscv._zz_160_
.sym 28256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 28257 VexRiscv._zz_79_[23]
.sym 28258 VexRiscv._zz_215_[17]
.sym 28260 basesoc_timer0_value[18]
.sym 28265 VexRiscv._zz_94_[16]
.sym 28267 VexRiscv._zz_79_[30]
.sym 28268 VexRiscv._zz_94_[17]
.sym 28270 VexRiscv._zz_94_[19]
.sym 28273 $abc$40840$n7847
.sym 28274 VexRiscv._zz_79_[28]
.sym 28275 VexRiscv._zz_79_[29]
.sym 28278 $abc$40840$n7847
.sym 28279 VexRiscv._zz_94_[15]
.sym 28283 VexRiscv._zz_79_[26]
.sym 28285 $PACKER_VCC_NET
.sym 28288 VexRiscv._zz_79_[25]
.sym 28291 VexRiscv._zz_79_[27]
.sym 28292 $PACKER_VCC_NET
.sym 28294 VexRiscv._zz_94_[18]
.sym 28295 VexRiscv._zz_79_[31]
.sym 28296 VexRiscv._zz_79_[24]
.sym 28297 VexRiscv._zz_35_[26]
.sym 28298 $abc$40840$n5726
.sym 28299 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 28300 $abc$40840$n4322_1
.sym 28301 $abc$40840$n5678
.sym 28302 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 28303 $abc$40840$n5029
.sym 28304 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 28305 $abc$40840$n7847
.sym 28306 $abc$40840$n7847
.sym 28307 $abc$40840$n7847
.sym 28308 $abc$40840$n7847
.sym 28309 $abc$40840$n7847
.sym 28310 $abc$40840$n7847
.sym 28311 $abc$40840$n7847
.sym 28312 $abc$40840$n7847
.sym 28313 VexRiscv._zz_94_[15]
.sym 28314 VexRiscv._zz_94_[16]
.sym 28316 VexRiscv._zz_94_[17]
.sym 28317 VexRiscv._zz_94_[18]
.sym 28318 VexRiscv._zz_94_[19]
.sym 28324 clk12_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 VexRiscv._zz_79_[26]
.sym 28328 VexRiscv._zz_79_[27]
.sym 28329 VexRiscv._zz_79_[28]
.sym 28330 VexRiscv._zz_79_[29]
.sym 28331 VexRiscv._zz_79_[30]
.sym 28332 VexRiscv._zz_79_[31]
.sym 28333 VexRiscv._zz_79_[24]
.sym 28334 VexRiscv._zz_79_[25]
.sym 28339 grant
.sym 28340 VexRiscv._zz_35_[20]
.sym 28342 VexRiscv._zz_35_[31]
.sym 28343 VexRiscv._zz_194_[28]
.sym 28344 VexRiscv._zz_194_[24]
.sym 28345 VexRiscv._zz_194_[18]
.sym 28347 VexRiscv._zz_194_[27]
.sym 28348 VexRiscv._zz_160_
.sym 28349 VexRiscv._zz_194_[13]
.sym 28350 $abc$40840$n4245
.sym 28351 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 28352 VexRiscv._zz_50_[9]
.sym 28353 basesoc_timer0_value_status[18]
.sym 28354 $abc$40840$n4938_1
.sym 28355 VexRiscv._zz_35_[5]
.sym 28356 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 28357 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 28358 basesoc_uart_rx_fifo_produce[0]
.sym 28359 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 28361 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 28362 basesoc_uart_rx_fifo_consume[1]
.sym 28369 VexRiscv._zz_52_
.sym 28370 VexRiscv._zz_79_[21]
.sym 28371 $abc$40840$n7847
.sym 28373 VexRiscv._zz_50_[10]
.sym 28375 VexRiscv._zz_50_[9]
.sym 28376 VexRiscv._zz_79_[16]
.sym 28377 VexRiscv._zz_50_[7]
.sym 28379 $abc$40840$n7847
.sym 28380 $PACKER_VCC_NET
.sym 28384 VexRiscv._zz_79_[17]
.sym 28385 VexRiscv._zz_50_[8]
.sym 28386 VexRiscv._zz_50_[11]
.sym 28387 VexRiscv._zz_79_[18]
.sym 28388 VexRiscv._zz_79_[19]
.sym 28395 VexRiscv._zz_79_[23]
.sym 28396 VexRiscv._zz_79_[20]
.sym 28398 VexRiscv._zz_79_[22]
.sym 28400 $abc$40840$n5290
.sym 28401 $abc$40840$n5293
.sym 28402 $abc$40840$n5296
.sym 28403 $abc$40840$n5299
.sym 28404 $abc$40840$n5302
.sym 28405 $abc$40840$n5305
.sym 28406 $abc$40840$n5308
.sym 28407 $abc$40840$n7847
.sym 28408 $abc$40840$n7847
.sym 28409 $abc$40840$n7847
.sym 28410 $abc$40840$n7847
.sym 28411 $abc$40840$n7847
.sym 28412 $abc$40840$n7847
.sym 28413 $abc$40840$n7847
.sym 28414 $abc$40840$n7847
.sym 28415 VexRiscv._zz_50_[7]
.sym 28416 VexRiscv._zz_50_[8]
.sym 28418 VexRiscv._zz_50_[9]
.sym 28419 VexRiscv._zz_50_[10]
.sym 28420 VexRiscv._zz_50_[11]
.sym 28426 clk12_$glb_clk
.sym 28427 VexRiscv._zz_52_
.sym 28428 VexRiscv._zz_79_[16]
.sym 28429 VexRiscv._zz_79_[17]
.sym 28430 VexRiscv._zz_79_[18]
.sym 28431 VexRiscv._zz_79_[19]
.sym 28432 VexRiscv._zz_79_[20]
.sym 28433 VexRiscv._zz_79_[21]
.sym 28434 VexRiscv._zz_79_[22]
.sym 28435 VexRiscv._zz_79_[23]
.sym 28436 $PACKER_VCC_NET
.sym 28441 $abc$40840$n233
.sym 28442 VexRiscv._zz_79_[16]
.sym 28443 VexRiscv.CsrPlugin_hadException
.sym 28444 VexRiscv._zz_35_[22]
.sym 28446 VexRiscv._zz_170_[0]
.sym 28447 $abc$40840$n6452_1
.sym 28448 VexRiscv.CsrPlugin_hadException
.sym 28449 $abc$40840$n5287
.sym 28450 VexRiscv._zz_35_[21]
.sym 28451 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 28453 $abc$40840$n5698
.sym 28454 basesoc_dat_w[5]
.sym 28455 $abc$40840$n5690
.sym 28458 $abc$40840$n5680
.sym 28459 $abc$40840$n4545_1
.sym 28460 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 28462 $abc$40840$n3895_1
.sym 28463 slave_sel[1]
.sym 28471 $PACKER_VCC_NET
.sym 28474 basesoc_uart_rx_fifo_consume[2]
.sym 28475 basesoc_uart_rx_fifo_consume[3]
.sym 28477 $abc$40840$n7899
.sym 28479 $PACKER_VCC_NET
.sym 28480 basesoc_uart_rx_fifo_do_read
.sym 28482 $PACKER_VCC_NET
.sym 28497 basesoc_uart_rx_fifo_consume[0]
.sym 28498 $abc$40840$n7899
.sym 28500 basesoc_uart_rx_fifo_consume[1]
.sym 28501 $abc$40840$n5311
.sym 28502 $abc$40840$n5314
.sym 28503 $abc$40840$n5317
.sym 28504 $abc$40840$n5320
.sym 28505 $abc$40840$n5323
.sym 28506 $abc$40840$n5326
.sym 28507 $abc$40840$n5329
.sym 28508 $abc$40840$n5332
.sym 28509 $PACKER_VCC_NET
.sym 28510 $PACKER_VCC_NET
.sym 28511 $PACKER_VCC_NET
.sym 28512 $PACKER_VCC_NET
.sym 28513 $PACKER_VCC_NET
.sym 28514 $PACKER_VCC_NET
.sym 28515 $abc$40840$n7899
.sym 28516 $abc$40840$n7899
.sym 28517 basesoc_uart_rx_fifo_consume[0]
.sym 28518 basesoc_uart_rx_fifo_consume[1]
.sym 28520 basesoc_uart_rx_fifo_consume[2]
.sym 28521 basesoc_uart_rx_fifo_consume[3]
.sym 28528 clk12_$glb_clk
.sym 28529 basesoc_uart_rx_fifo_do_read
.sym 28530 $PACKER_VCC_NET
.sym 28539 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 28545 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 28546 basesoc_uart_rx_fifo_do_read
.sym 28547 $abc$40840$n5674
.sym 28552 VexRiscv.execute_to_memory_IS_DIV
.sym 28553 VexRiscv._zz_321_[15]
.sym 28554 basesoc_uart_phy_storage[24]
.sym 28555 $abc$40840$n5684
.sym 28556 $PACKER_VCC_NET
.sym 28557 $abc$40840$n2629
.sym 28559 $PACKER_VCC_NET
.sym 28560 spiflash_bus_dat_r[4]
.sym 28561 $abc$40840$n5302
.sym 28562 $abc$40840$n5332
.sym 28563 $abc$40840$n5305
.sym 28565 VexRiscv.decode_to_execute_RS2[28]
.sym 28566 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 28571 basesoc_uart_rx_fifo_produce[3]
.sym 28572 basesoc_uart_phy_source_payload_data[5]
.sym 28576 basesoc_uart_phy_source_payload_data[3]
.sym 28578 basesoc_uart_phy_source_payload_data[1]
.sym 28582 basesoc_uart_phy_source_payload_data[6]
.sym 28583 basesoc_uart_rx_fifo_produce[2]
.sym 28584 $PACKER_VCC_NET
.sym 28585 basesoc_uart_rx_fifo_produce[0]
.sym 28586 basesoc_uart_phy_source_payload_data[2]
.sym 28587 $abc$40840$n7899
.sym 28589 basesoc_uart_rx_fifo_wrport_we
.sym 28593 basesoc_uart_phy_source_payload_data[4]
.sym 28594 basesoc_uart_phy_source_payload_data[7]
.sym 28595 $abc$40840$n7899
.sym 28598 basesoc_uart_rx_fifo_produce[1]
.sym 28600 basesoc_uart_phy_source_payload_data[0]
.sym 28603 $abc$40840$n5335
.sym 28604 $abc$40840$n5338
.sym 28605 $abc$40840$n5341
.sym 28606 $abc$40840$n5344
.sym 28607 $abc$40840$n5347
.sym 28608 $abc$40840$n5350
.sym 28609 $abc$40840$n5353
.sym 28610 $abc$40840$n5356
.sym 28611 $abc$40840$n7899
.sym 28612 $abc$40840$n7899
.sym 28613 $abc$40840$n7899
.sym 28614 $abc$40840$n7899
.sym 28615 $abc$40840$n7899
.sym 28616 $abc$40840$n7899
.sym 28617 $abc$40840$n7899
.sym 28618 $abc$40840$n7899
.sym 28619 basesoc_uart_rx_fifo_produce[0]
.sym 28620 basesoc_uart_rx_fifo_produce[1]
.sym 28622 basesoc_uart_rx_fifo_produce[2]
.sym 28623 basesoc_uart_rx_fifo_produce[3]
.sym 28630 clk12_$glb_clk
.sym 28631 basesoc_uart_rx_fifo_wrport_we
.sym 28632 basesoc_uart_phy_source_payload_data[0]
.sym 28633 basesoc_uart_phy_source_payload_data[1]
.sym 28634 basesoc_uart_phy_source_payload_data[2]
.sym 28635 basesoc_uart_phy_source_payload_data[3]
.sym 28636 basesoc_uart_phy_source_payload_data[4]
.sym 28637 basesoc_uart_phy_source_payload_data[5]
.sym 28638 basesoc_uart_phy_source_payload_data[6]
.sym 28639 basesoc_uart_phy_source_payload_data[7]
.sym 28640 $PACKER_VCC_NET
.sym 28646 basesoc_uart_phy_source_payload_data[5]
.sym 28647 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 28649 $abc$40840$n5615
.sym 28650 VexRiscv._zz_195_[27]
.sym 28651 VexRiscv._zz_195_[26]
.sym 28652 $abc$40840$n5311
.sym 28653 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 28654 VexRiscv._zz_194_[19]
.sym 28655 VexRiscv._zz_194_[20]
.sym 28656 VexRiscv._zz_321_[27]
.sym 28657 basesoc_timer0_value[18]
.sym 28658 $abc$40840$n4827_1
.sym 28662 $abc$40840$n5353
.sym 28667 $abc$40840$n5041
.sym 28668 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 28705 $abc$40840$n5359
.sym 28706 $abc$40840$n5362
.sym 28707 $abc$40840$n5365
.sym 28708 $abc$40840$n5368
.sym 28709 $abc$40840$n5371
.sym 28710 $abc$40840$n5374
.sym 28711 $abc$40840$n5377
.sym 28712 VexRiscv._zz_321_[31]
.sym 28748 $abc$40840$n4747_1
.sym 28749 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 28750 $abc$40840$n5344
.sym 28752 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 28754 VexRiscv.externalInterruptArray_regNext[0]
.sym 28755 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 28756 VexRiscv.decode_to_execute_RS2[23]
.sym 28759 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 28761 basesoc_timer0_value_status[18]
.sym 28762 basesoc_uart_rx_fifo_consume[1]
.sym 28764 $abc$40840$n5377
.sym 28766 VexRiscv._zz_321_[31]
.sym 28767 $abc$40840$n5704
.sym 28768 $abc$40840$n5732
.sym 28769 VexRiscv.decode_to_execute_RS2[9]
.sym 28807 basesoc_vexriscv_dbus_adr[26]
.sym 28808 $abc$40840$n5724
.sym 28809 $abc$40840$n5704
.sym 28810 array_muxed1[2]
.sym 28811 $abc$40840$n5718
.sym 28812 $abc$40840$n5728
.sym 28813 $abc$40840$n5722
.sym 28814 array_muxed1[7]
.sym 28845 $abc$40840$n2653
.sym 28849 VexRiscv._zz_287_[1]
.sym 28851 $abc$40840$n233
.sym 28852 $abc$40840$n5368
.sym 28853 VexRiscv._zz_288_[18]
.sym 28854 VexRiscv.CsrPlugin_mtval[28]
.sym 28855 $abc$40840$n2653
.sym 28856 basesoc_dat_w[6]
.sym 28857 VexRiscv._zz_192_
.sym 28858 $abc$40840$n5362
.sym 28859 VexRiscv.decode_to_execute_RS2[11]
.sym 28860 VexRiscv.CsrPlugin_hadException
.sym 28861 VexRiscv.execute_arbitration_isStuckByOthers
.sym 28863 VexRiscv._zz_32_[0]
.sym 28864 VexRiscv.decode_to_execute_RS2[26]
.sym 28866 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 28869 VexRiscv._zz_170_[0]
.sym 28871 $abc$40840$n4347
.sym 28872 VexRiscv._zz_32_[0]
.sym 28909 $abc$40840$n4073
.sym 28910 $abc$40840$n4078
.sym 28911 $abc$40840$n4072
.sym 28912 $abc$40840$n4074
.sym 28913 $abc$40840$n5732
.sym 28914 $abc$40840$n4068
.sym 28915 $abc$40840$n5864_1
.sym 28916 array_muxed1[24]
.sym 28947 basesoc_uart_tx_fifo_consume[0]
.sym 28952 $abc$40840$n3932
.sym 28953 $abc$40840$n4969
.sym 28954 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 28956 VexRiscv._zz_47_[1]
.sym 28957 VexRiscv._zz_160_
.sym 28958 VexRiscv.execute_LightShifterPlugin_isActive
.sym 28959 VexRiscv._zz_151_[19]
.sym 28960 $abc$40840$n4345
.sym 28961 VexRiscv._zz_32_[1]
.sym 28962 VexRiscv._zz_129_[6]
.sym 28963 VexRiscv._zz_49_[0]
.sym 28965 VexRiscv.decode_to_execute_RS2[28]
.sym 28969 $PACKER_GND_NET
.sym 28971 $PACKER_VCC_NET
.sym 28972 $abc$40840$n4095
.sym 28973 $abc$40840$n2535
.sym 28974 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 29011 VexRiscv._zz_199_[28]
.sym 29012 VexRiscv.decode_to_execute_RS2[26]
.sym 29013 VexRiscv._zz_199_[18]
.sym 29014 $abc$40840$n6763_1
.sym 29015 VexRiscv._zz_199_[26]
.sym 29016 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 29017 $abc$40840$n4077
.sym 29018 VexRiscv.decode_to_execute_RS2[28]
.sym 29050 VexRiscv._zz_129_[1]
.sym 29051 VexRiscv._zz_129_[1]
.sym 29053 VexRiscv._zz_129_[1]
.sym 29054 VexRiscv._zz_47_[1]
.sym 29055 VexRiscv._zz_49_[1]
.sym 29056 $abc$40840$n6684_1
.sym 29057 VexRiscv._zz_49_[1]
.sym 29058 VexRiscv.decode_to_execute_RS2[21]
.sym 29059 $abc$40840$n4345
.sym 29061 $abc$40840$n5021_1
.sym 29062 $abc$40840$n4844_1
.sym 29063 $abc$40840$n5001
.sym 29064 $abc$40840$n4072
.sym 29066 VexRiscv._zz_151_[28]
.sym 29067 VexRiscv.decode_to_execute_RS2[29]
.sym 29069 VexRiscv.decode_to_execute_RS2[27]
.sym 29070 basesoc_timer0_value[18]
.sym 29071 $abc$40840$n4726_1
.sym 29072 $abc$40840$n3932
.sym 29073 VexRiscv.decode_to_execute_RS2[24]
.sym 29074 $abc$40840$n4827_1
.sym 29075 $abc$40840$n5041
.sym 29076 $abc$40840$n4841
.sym 29113 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 29114 $abc$40840$n4726_1
.sym 29115 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 29116 $abc$40840$n6762
.sym 29117 VexRiscv._zz_36_[28]
.sym 29118 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 29119 VexRiscv._zz_36_[26]
.sym 29120 $abc$40840$n6765_1
.sym 29151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 29152 VexRiscv._zz_286_[2]
.sym 29155 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 29158 VexRiscv._zz_199_[1]
.sym 29159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 29162 VexRiscv._zz_199_[28]
.sym 29165 VexRiscv.decode_to_execute_RS2[17]
.sym 29166 VexRiscv._zz_335_
.sym 29171 $abc$40840$n4920
.sym 29173 basesoc_timer0_value_status[18]
.sym 29174 $abc$40840$n4873_1
.sym 29176 $abc$40840$n4345
.sym 29178 csrbankarray_csrbank2_dat0_w[0]
.sym 29215 basesoc_timer0_value_status[30]
.sym 29216 basesoc_timer0_value_status[18]
.sym 29217 $abc$40840$n4695_1
.sym 29218 $abc$40840$n2412
.sym 29219 $abc$40840$n6997
.sym 29220 $abc$40840$n4916
.sym 29221 $abc$40840$n6764
.sym 29222 $abc$40840$n4915_1
.sym 29253 $abc$40840$n4874
.sym 29257 $abc$40840$n7001
.sym 29258 $abc$40840$n4791_1
.sym 29259 $abc$40840$n5061_1
.sym 29260 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 29261 VexRiscv._zz_151_[18]
.sym 29262 $abc$40840$n7006
.sym 29263 $abc$40840$n4909_1
.sym 29264 $abc$40840$n4712_1
.sym 29265 basesoc_dat_w[3]
.sym 29267 VexRiscv._zz_41_[9]
.sym 29268 $abc$40840$n7007
.sym 29269 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 29270 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 29271 $abc$40840$n4347
.sym 29272 basesoc_dat_w[2]
.sym 29274 VexRiscv._zz_170_[0]
.sym 29277 VexRiscv._zz_170_[0]
.sym 29280 $abc$40840$n4919_1
.sym 29318 $abc$40840$n4917_1
.sym 29321 csrbankarray_csrbank2_dat0_w[2]
.sym 29322 csrbankarray_csrbank2_dat0_w[0]
.sym 29323 $abc$40840$n2465
.sym 29324 $abc$40840$n4347
.sym 29355 VexRiscv._zz_170_[0]
.sym 29359 basesoc_vexriscv_ibus_adr[2]
.sym 29360 VexRiscv._zz_151_[17]
.sym 29361 $abc$40840$n4795_1
.sym 29363 VexRiscv.execute_LightShifterPlugin_isActive
.sym 29365 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 29367 VexRiscv.decode_to_execute_RS2[30]
.sym 29368 VexRiscv._zz_170_[0]
.sym 29369 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 29370 VexRiscv._zz_129_[5]
.sym 29373 VexRiscv._zz_49_[0]
.sym 29374 $abc$40840$n2535
.sym 29377 $PACKER_GND_NET
.sym 29380 VexRiscv._zz_49_[0]
.sym 29420 $PACKER_GND_NET
.sym 29421 VexRiscv.reset
.sym 29423 $abc$40840$n6090_1
.sym 29425 eventmanager_pending_w[0]
.sym 29457 VexRiscv._zz_47_[0]
.sym 29466 $abc$40840$n4347
.sym 29470 VexRiscv.decode_to_execute_RS2[8]
.sym 29471 basesoc_ctrl_reset_reset_r
.sym 29472 VexRiscv._zz_47_[1]
.sym 29475 $abc$40840$n2465
.sym 29481 $abc$40840$n2465
.sym 29559 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 29563 VexRiscv.CsrPlugin_mepc[10]
.sym 29569 VexRiscv.CsrPlugin_mtval[21]
.sym 29570 basesoc_dat_w[1]
.sym 29572 $PACKER_GND_NET
.sym 29573 $abc$40840$n4361_1
.sym 29661 basesoc_dat_w[3]
.sym 29666 $abc$40840$n4345
.sym 29672 $abc$40840$n4345
.sym 29697 clk12
.sym 29721 clk12
.sym 29757 array_muxed1[4]
.sym 29765 basesoc_dat_w[2]
.sym 29772 basesoc_adr[1]
.sym 29774 $abc$40840$n3864
.sym 29797 basesoc_dat_w[2]
.sym 29801 $abc$40840$n6452_1
.sym 29808 $abc$40840$n6100_1
.sym 29813 $abc$40840$n2441
.sym 29859 $abc$40840$n6100_1
.sym 29861 $abc$40840$n6452_1
.sym 29866 basesoc_dat_w[2]
.sym 29874 $abc$40840$n2441
.sym 29875 clk12_$glb_clk
.sym 29876 sys_rst_$glb_sr
.sym 29884 basesoc_timer0_eventmanager_pending_w
.sym 29895 $abc$40840$n2368
.sym 29897 basesoc_uart_phy_sink_valid
.sym 29903 $abc$40840$n6466_1
.sym 29925 spram_wren0
.sym 29927 $abc$40840$n6100_1
.sym 29930 $abc$40840$n2451
.sym 29932 basesoc_dat_w[2]
.sym 29936 array_muxed0[1]
.sym 29937 eventmanager_pending_w[2]
.sym 29938 basesoc_timer0_value[21]
.sym 29940 basesoc_timer0_value_status[9]
.sym 29941 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 29943 basesoc_timer0_value[16]
.sym 29945 basesoc_timer0_reload_storage[18]
.sym 29967 $abc$40840$n2490
.sym 29969 $abc$40840$n2491
.sym 30024 $abc$40840$n2490
.sym 30037 $abc$40840$n2491
.sym 30038 clk12_$glb_clk
.sym 30039 sys_rst_$glb_sr
.sym 30040 basesoc_timer0_value_status[9]
.sym 30041 $abc$40840$n2451
.sym 30042 basesoc_timer0_value_status[2]
.sym 30043 $abc$40840$n3850
.sym 30044 basesoc_timer0_value_status[11]
.sym 30045 basesoc_timer0_value_status[16]
.sym 30046 basesoc_timer0_value_status[21]
.sym 30047 basesoc_timer0_value_status[28]
.sym 30050 array_muxed1[2]
.sym 30053 $abc$40840$n3909
.sym 30054 array_muxed0[10]
.sym 30060 $abc$40840$n2439
.sym 30061 $abc$40840$n6100_1
.sym 30062 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 30064 basesoc_dat_w[2]
.sym 30065 $abc$40840$n6438
.sym 30066 basesoc_uart_tx_fifo_wrport_we
.sym 30067 basesoc_adr[2]
.sym 30070 basesoc_timer0_value_status[1]
.sym 30071 $abc$40840$n3710
.sym 30072 basesoc_timer0_value[11]
.sym 30075 $abc$40840$n2252
.sym 30081 basesoc_we
.sym 30082 sys_rst
.sym 30084 $abc$40840$n3855
.sym 30089 $abc$40840$n3864
.sym 30090 $abc$40840$n2490
.sym 30099 eventsourceprocess2_old_trigger
.sym 30101 basesoc_dat_w[2]
.sym 30107 basesoc_uart_tx_fifo_wrport_we
.sym 30109 eventmanager_status_w[2]
.sym 30111 array_muxed1[2]
.sym 30112 $abc$40840$n3731
.sym 30114 basesoc_we
.sym 30116 $abc$40840$n3731
.sym 30117 $abc$40840$n3855
.sym 30122 eventmanager_status_w[2]
.sym 30123 eventsourceprocess2_old_trigger
.sym 30129 eventmanager_status_w[2]
.sym 30132 $abc$40840$n3864
.sym 30133 basesoc_dat_w[2]
.sym 30134 sys_rst
.sym 30135 $abc$40840$n2490
.sym 30141 array_muxed1[2]
.sym 30158 basesoc_uart_tx_fifo_wrport_we
.sym 30161 clk12_$glb_clk
.sym 30162 sys_rst_$glb_sr
.sym 30163 $abc$40840$n5956
.sym 30164 $abc$40840$n5946
.sym 30165 $abc$40840$n5945
.sym 30166 $abc$40840$n6461_1
.sym 30167 $abc$40840$n3851
.sym 30168 $abc$40840$n204
.sym 30169 $abc$40840$n6464_1
.sym 30171 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 30174 basesoc_timer0_value_status[30]
.sym 30175 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 30176 sys_rst
.sym 30177 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 30178 $abc$40840$n3812
.sym 30179 $abc$40840$n2301
.sym 30180 $abc$40840$n3855
.sym 30181 $abc$40840$n6457_1
.sym 30182 array_muxed0[5]
.sym 30183 $abc$40840$n3813
.sym 30184 $abc$40840$n3711
.sym 30185 $abc$40840$n3909
.sym 30187 spiflash_bus_dat_r[3]
.sym 30188 $abc$40840$n11
.sym 30189 basesoc_timer0_value[2]
.sym 30190 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 30191 basesoc_adr[1]
.sym 30192 basesoc_dat_w[2]
.sym 30193 basesoc_adr[2]
.sym 30195 basesoc_timer0_value_status[21]
.sym 30196 $abc$40840$n5949
.sym 30197 basesoc_timer0_value_status[28]
.sym 30198 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 30204 array_muxed0[2]
.sym 30206 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 30207 $abc$40840$n6435
.sym 30208 $abc$40840$n6440
.sym 30212 array_muxed0[1]
.sym 30214 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 30215 eventmanager_pending_w[2]
.sym 30216 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 30219 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 30220 $abc$40840$n6095
.sym 30221 eventmanager_status_w[2]
.sym 30222 $abc$40840$n6434
.sym 30223 $abc$40840$n6096_1
.sym 30224 array_muxed0[4]
.sym 30225 $abc$40840$n6438
.sym 30226 $abc$40840$n3855
.sym 30232 $abc$40840$n6436
.sym 30234 $abc$40840$n3734
.sym 30235 $abc$40840$n3731
.sym 30237 $abc$40840$n3731
.sym 30238 $abc$40840$n6096_1
.sym 30239 eventmanager_pending_w[2]
.sym 30243 $abc$40840$n6436
.sym 30244 $abc$40840$n6434
.sym 30245 $abc$40840$n6435
.sym 30249 $abc$40840$n6095
.sym 30250 $abc$40840$n3734
.sym 30251 $abc$40840$n3855
.sym 30252 eventmanager_status_w[2]
.sym 30257 $abc$40840$n6438
.sym 30258 $abc$40840$n6440
.sym 30261 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 30262 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 30263 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 30264 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 30268 array_muxed0[4]
.sym 30276 array_muxed0[1]
.sym 30280 array_muxed0[2]
.sym 30284 clk12_$glb_clk
.sym 30285 sys_rst_$glb_sr
.sym 30286 $abc$40840$n3728
.sym 30287 $abc$40840$n126
.sym 30288 $abc$40840$n3730_1
.sym 30289 $abc$40840$n3710
.sym 30290 $abc$40840$n5947
.sym 30291 $abc$40840$n2252
.sym 30292 $abc$40840$n3734
.sym 30293 $abc$40840$n3731
.sym 30294 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 30296 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 30301 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 30302 slave_sel_r[1]
.sym 30303 $abc$40840$n4287
.sym 30304 $abc$40840$n6480_1
.sym 30305 $abc$40840$n4860
.sym 30306 $abc$40840$n3904
.sym 30307 $abc$40840$n3733_1
.sym 30308 $abc$40840$n208
.sym 30309 basesoc_timer0_value_status[14]
.sym 30310 array_muxed0[4]
.sym 30311 $abc$40840$n3834
.sym 30313 array_muxed0[13]
.sym 30314 $abc$40840$n3725
.sym 30315 slave_sel_r[1]
.sym 30316 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 30317 basesoc_we
.sym 30318 $abc$40840$n3709_1
.sym 30319 basesoc_adr[1]
.sym 30320 $abc$40840$n3787_1
.sym 30321 basesoc_adr[2]
.sym 30329 $abc$40840$n3786_1
.sym 30332 basesoc_adr[4]
.sym 30334 basesoc_adr[2]
.sym 30336 basesoc_dat_w[2]
.sym 30338 $abc$40840$n2439
.sym 30341 $abc$40840$n3834
.sym 30342 basesoc_adr[3]
.sym 30346 basesoc_dat_w[4]
.sym 30349 $abc$40840$n3734
.sym 30351 $abc$40840$n3709_1
.sym 30354 $abc$40840$n3710
.sym 30358 basesoc_uart_eventmanager_status_w[0]
.sym 30362 $abc$40840$n3710
.sym 30363 basesoc_adr[2]
.sym 30367 basesoc_uart_eventmanager_status_w[0]
.sym 30368 $abc$40840$n3709_1
.sym 30369 $abc$40840$n3786_1
.sym 30372 basesoc_adr[3]
.sym 30373 basesoc_adr[2]
.sym 30374 $abc$40840$n3734
.sym 30375 basesoc_adr[4]
.sym 30379 basesoc_dat_w[2]
.sym 30385 basesoc_dat_w[4]
.sym 30390 basesoc_adr[2]
.sym 30391 $abc$40840$n3710
.sym 30392 basesoc_adr[4]
.sym 30393 basesoc_adr[3]
.sym 30396 $abc$40840$n3710
.sym 30397 basesoc_adr[2]
.sym 30398 basesoc_adr[3]
.sym 30402 basesoc_adr[4]
.sym 30404 $abc$40840$n3834
.sym 30406 $abc$40840$n2439
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 $abc$40840$n5969
.sym 30410 basesoc_ctrl_storage[23]
.sym 30411 $abc$40840$n3727_1
.sym 30412 $abc$40840$n6526
.sym 30413 basesoc_ctrl_storage[16]
.sym 30414 $abc$40840$n6448_1
.sym 30415 $abc$40840$n5997
.sym 30416 $abc$40840$n5988
.sym 30418 basesoc_uart_phy_rx
.sym 30422 $abc$40840$n3734
.sym 30423 basesoc_ctrl_reset_reset_r
.sym 30424 $abc$40840$n3710
.sym 30425 user_btn0
.sym 30426 sys_rst
.sym 30427 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 30428 $abc$40840$n2447
.sym 30429 basesoc_timer0_value[14]
.sym 30430 basesoc_adr[1]
.sym 30431 basesoc_uart_phy_storage[6]
.sym 30432 sys_rst
.sym 30433 $abc$40840$n2447
.sym 30434 array_muxed0[1]
.sym 30435 $abc$40840$n3710
.sym 30437 $abc$40840$n3834
.sym 30438 basesoc_timer0_reload_storage[18]
.sym 30439 $abc$40840$n6086_1
.sym 30441 $abc$40840$n6440
.sym 30442 $abc$40840$n3725
.sym 30443 $abc$40840$n3731
.sym 30450 basesoc_dat_w[1]
.sym 30452 basesoc_adr[4]
.sym 30454 sys_rst
.sym 30456 $abc$40840$n3725
.sym 30457 $abc$40840$n3787_1
.sym 30458 $abc$40840$n3709_1
.sym 30460 basesoc_adr[3]
.sym 30463 basesoc_we
.sym 30464 $abc$40840$n3734
.sym 30466 basesoc_ctrl_storage[15]
.sym 30467 basesoc_ctrl_storage[7]
.sym 30470 $abc$40840$n3812
.sym 30474 $abc$40840$n3836
.sym 30476 $abc$40840$n3727_1
.sym 30477 $abc$40840$n2252
.sym 30480 basesoc_dat_w[7]
.sym 30481 basesoc_adr[2]
.sym 30483 basesoc_adr[2]
.sym 30484 $abc$40840$n3734
.sym 30485 basesoc_adr[4]
.sym 30486 basesoc_adr[3]
.sym 30491 basesoc_dat_w[7]
.sym 30495 basesoc_we
.sym 30498 $abc$40840$n3787_1
.sym 30502 basesoc_dat_w[1]
.sym 30507 $abc$40840$n3812
.sym 30509 sys_rst
.sym 30510 $abc$40840$n3836
.sym 30513 basesoc_adr[3]
.sym 30515 $abc$40840$n3709_1
.sym 30520 basesoc_adr[3]
.sym 30522 $abc$40840$n3709_1
.sym 30525 basesoc_ctrl_storage[7]
.sym 30526 $abc$40840$n3725
.sym 30527 $abc$40840$n3727_1
.sym 30528 basesoc_ctrl_storage[15]
.sym 30529 $abc$40840$n2252
.sym 30530 clk12_$glb_clk
.sym 30531 sys_rst_$glb_sr
.sym 30532 $abc$40840$n3823
.sym 30533 array_muxed0[13]
.sym 30534 $abc$40840$n4980
.sym 30535 $abc$40840$n6700
.sym 30536 $abc$40840$n140
.sym 30537 $abc$40840$n138
.sym 30538 $abc$40840$n2254
.sym 30539 $abc$40840$n6044
.sym 30541 $PACKER_GND_NET
.sym 30542 $PACKER_GND_NET
.sym 30544 spiflash_bus_dat_r[4]
.sym 30546 basesoc_adr[3]
.sym 30547 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 30548 basesoc_adr[0]
.sym 30549 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 30550 eventmanager_status_w[2]
.sym 30552 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 30553 $abc$40840$n6445
.sym 30554 $abc$40840$n2447
.sym 30555 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 30556 basesoc_dat_w[2]
.sym 30557 $abc$40840$n6438
.sym 30558 VexRiscv._zz_314_[2]
.sym 30559 $abc$40840$n3710
.sym 30560 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 30561 grant
.sym 30563 $abc$40840$n2252
.sym 30564 $abc$40840$n2287
.sym 30565 $abc$40840$n3823
.sym 30566 basesoc_dat_w[7]
.sym 30567 $abc$40840$n2252
.sym 30573 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 30574 csrbankarray_csrbank2_dat0_w[7]
.sym 30575 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 30579 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 30580 basesoc_adr[4]
.sym 30582 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 30583 $abc$40840$n3909
.sym 30584 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 30585 $abc$40840$n3733_1
.sym 30588 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 30589 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 30590 $abc$40840$n3709_1
.sym 30591 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 30592 $abc$40840$n3787_1
.sym 30594 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 30595 $abc$40840$n3710
.sym 30596 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 30603 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 30606 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 30607 $abc$40840$n3709_1
.sym 30609 $abc$40840$n3787_1
.sym 30612 $abc$40840$n3909
.sym 30614 csrbankarray_csrbank2_dat0_w[7]
.sym 30615 $abc$40840$n3710
.sym 30618 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 30619 $abc$40840$n3787_1
.sym 30621 $abc$40840$n3709_1
.sym 30624 $abc$40840$n3709_1
.sym 30625 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 30626 $abc$40840$n3787_1
.sym 30631 basesoc_adr[4]
.sym 30633 $abc$40840$n3733_1
.sym 30636 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 30637 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 30638 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 30639 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 30642 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 30643 $abc$40840$n3787_1
.sym 30645 $abc$40840$n3709_1
.sym 30649 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 30650 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 30651 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 30653 clk12_$glb_clk
.sym 30654 sys_rst_$glb_sr
.sym 30656 VexRiscv._zz_316_[0]
.sym 30657 VexRiscv._zz_316_[1]
.sym 30658 VexRiscv._zz_316_[2]
.sym 30659 VexRiscv._zz_316_[3]
.sym 30660 VexRiscv._zz_316_[4]
.sym 30661 VexRiscv._zz_316_[5]
.sym 30662 VexRiscv._zz_316_[6]
.sym 30663 user_btn0
.sym 30664 array_muxed1[24]
.sym 30665 array_muxed1[24]
.sym 30666 basesoc_dat_w[2]
.sym 30667 basesoc_vexriscv_ibus_adr[13]
.sym 30668 $abc$40840$n2254
.sym 30669 $abc$40840$n6443
.sym 30670 $abc$40840$n2471
.sym 30671 $abc$40840$n6718_1
.sym 30673 basesoc_uart_phy_storage[24]
.sym 30674 array_muxed1[11]
.sym 30676 $abc$40840$n3859
.sym 30677 basesoc_we
.sym 30678 csrbankarray_csrbank2_dat0_w[7]
.sym 30679 $abc$40840$n4980
.sym 30680 $abc$40840$n11
.sym 30681 $abc$40840$n6700
.sym 30682 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 30683 spiflash_bus_dat_r[3]
.sym 30684 $abc$40840$n4373_1
.sym 30685 $abc$40840$n2285
.sym 30686 VexRiscv._zz_314_[7]
.sym 30687 sys_rst
.sym 30688 VexRiscv._zz_314_[6]
.sym 30689 VexRiscv._zz_316_[10]
.sym 30696 $abc$40840$n3813
.sym 30697 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 30698 $abc$40840$n154
.sym 30699 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 30702 $abc$40840$n3709_1
.sym 30703 $abc$40840$n5974
.sym 30705 $abc$40840$n6439
.sym 30706 eventmanager_status_w[0]
.sym 30709 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 30710 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 30711 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 30713 $abc$40840$n6440
.sym 30719 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 30720 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 30721 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 30722 eventsourceprocess0_old_trigger
.sym 30723 $abc$40840$n5971
.sym 30724 $abc$40840$n3787_1
.sym 30729 $abc$40840$n5971
.sym 30731 $abc$40840$n3813
.sym 30732 $abc$40840$n5974
.sym 30738 $abc$40840$n154
.sym 30742 eventmanager_status_w[0]
.sym 30747 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 30749 $abc$40840$n3787_1
.sym 30750 $abc$40840$n3709_1
.sym 30754 eventmanager_status_w[0]
.sym 30756 eventsourceprocess0_old_trigger
.sym 30759 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 30760 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 30761 $abc$40840$n6440
.sym 30762 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 30765 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 30766 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 30767 $abc$40840$n6439
.sym 30768 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 30771 $abc$40840$n3787_1
.sym 30772 $abc$40840$n3709_1
.sym 30773 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 30776 clk12_$glb_clk
.sym 30777 sys_rst_$glb_sr
.sym 30778 VexRiscv._zz_316_[7]
.sym 30779 VexRiscv._zz_316_[8]
.sym 30780 VexRiscv._zz_316_[9]
.sym 30781 VexRiscv._zz_316_[10]
.sym 30782 VexRiscv._zz_316_[11]
.sym 30783 VexRiscv._zz_316_[12]
.sym 30784 VexRiscv._zz_316_[13]
.sym 30785 VexRiscv._zz_316_[14]
.sym 30786 $abc$40840$n2464
.sym 30787 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 30788 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 30789 $abc$40840$n2464
.sym 30790 $abc$40840$n2447
.sym 30791 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 30792 $abc$40840$n154
.sym 30793 $abc$40840$n2471
.sym 30794 waittimer0_count[14]
.sym 30795 VexRiscv._zz_316_[6]
.sym 30796 sys_rst
.sym 30797 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 30798 VexRiscv._zz_79_[3]
.sym 30799 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30800 user_btn0
.sym 30801 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 30803 VexRiscv._zz_316_[11]
.sym 30804 VexRiscv._zz_316_[22]
.sym 30805 $abc$40840$n3647_1
.sym 30807 VexRiscv._zz_321_[0]
.sym 30808 VexRiscv._zz_316_[4]
.sym 30809 basesoc_we
.sym 30810 VexRiscv._zz_316_[17]
.sym 30811 slave_sel_r[1]
.sym 30813 VexRiscv._zz_314_[21]
.sym 30819 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 30821 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30822 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 30823 VexRiscv._zz_321_[0]
.sym 30824 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30825 $abc$40840$n4531_1
.sym 30826 basesoc_ctrl_reset_reset_r
.sym 30827 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 30828 $abc$40840$n3758
.sym 30829 $abc$40840$n3710
.sym 30830 $abc$40840$n6687_1
.sym 30831 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 30832 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 30833 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 30834 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 30835 basesoc_we
.sym 30836 $abc$40840$n4441_1
.sym 30837 $abc$40840$n2252
.sym 30838 $abc$40840$n4419_1
.sym 30839 VexRiscv._zz_193_[13]
.sym 30840 $abc$40840$n4372
.sym 30841 $abc$40840$n6700
.sym 30844 $abc$40840$n4373_1
.sym 30845 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30847 sys_rst
.sym 30848 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 30852 VexRiscv._zz_321_[0]
.sym 30854 VexRiscv._zz_193_[13]
.sym 30858 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 30859 $abc$40840$n4373_1
.sym 30860 $abc$40840$n4372
.sym 30861 $abc$40840$n6687_1
.sym 30864 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 30865 $abc$40840$n4441_1
.sym 30866 $abc$40840$n4531_1
.sym 30867 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 30870 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30871 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 30872 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30873 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 30876 basesoc_we
.sym 30877 $abc$40840$n3710
.sym 30878 $abc$40840$n3758
.sym 30879 sys_rst
.sym 30882 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 30883 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 30884 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 30885 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 30888 $abc$40840$n4373_1
.sym 30889 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 30890 $abc$40840$n6700
.sym 30891 $abc$40840$n4419_1
.sym 30896 basesoc_ctrl_reset_reset_r
.sym 30898 $abc$40840$n2252
.sym 30899 clk12_$glb_clk
.sym 30900 sys_rst_$glb_sr
.sym 30901 VexRiscv._zz_316_[15]
.sym 30902 VexRiscv._zz_316_[16]
.sym 30903 VexRiscv._zz_316_[17]
.sym 30904 VexRiscv._zz_316_[18]
.sym 30905 VexRiscv._zz_316_[19]
.sym 30906 VexRiscv._zz_316_[20]
.sym 30907 VexRiscv._zz_316_[21]
.sym 30908 VexRiscv._zz_316_[22]
.sym 30911 basesoc_timer0_value[30]
.sym 30914 VexRiscv._zz_314_[15]
.sym 30915 basesoc_dat_w[5]
.sym 30916 $abc$40840$n6687_1
.sym 30917 VexRiscv._zz_79_[0]
.sym 30918 $abc$40840$n4662
.sym 30919 $abc$40840$n3829
.sym 30920 VexRiscv._zz_316_[7]
.sym 30921 basesoc_dat_w[3]
.sym 30922 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 30923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 30925 VexRiscv._zz_314_[18]
.sym 30926 array_muxed0[1]
.sym 30927 basesoc_timer0_eventmanager_pending_w
.sym 30928 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 30930 $abc$40840$n2447
.sym 30931 $abc$40840$n2516
.sym 30932 VexRiscv._zz_35_[9]
.sym 30934 VexRiscv._zz_314_[25]
.sym 30935 basesoc_vexriscv_dbus_adr[7]
.sym 30936 VexRiscv._zz_316_[16]
.sym 30942 VexRiscv._zz_35_[0]
.sym 30943 $abc$40840$n4531_1
.sym 30944 VexRiscv._zz_35_[2]
.sym 30948 $abc$40840$n4251
.sym 30949 $abc$40840$n6718_1
.sym 30954 $abc$40840$n4549_1
.sym 30956 VexRiscv._zz_35_[9]
.sym 30960 $abc$40840$n4530_1
.sym 30962 $abc$40840$n4662
.sym 30963 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 30964 $abc$40840$n4373_1
.sym 30965 $abc$40840$n3647_1
.sym 30967 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 30969 VexRiscv._zz_50_[14]
.sym 30970 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 30975 $abc$40840$n4662
.sym 30976 $abc$40840$n4531_1
.sym 30981 $abc$40840$n3647_1
.sym 30983 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 30984 $abc$40840$n4251
.sym 30988 $abc$40840$n4531_1
.sym 30989 VexRiscv._zz_50_[14]
.sym 30990 $abc$40840$n6718_1
.sym 30993 $abc$40840$n4549_1
.sym 30994 $abc$40840$n4530_1
.sym 30995 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 30996 $abc$40840$n4373_1
.sym 31001 VexRiscv._zz_35_[2]
.sym 31005 VexRiscv._zz_35_[9]
.sym 31013 VexRiscv._zz_35_[0]
.sym 31017 $abc$40840$n6718_1
.sym 31018 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 31020 $abc$40840$n4373_1
.sym 31022 clk12_$glb_clk
.sym 31023 VexRiscv.reset_$glb_sr
.sym 31024 VexRiscv._zz_316_[23]
.sym 31025 VexRiscv._zz_316_[24]
.sym 31026 VexRiscv._zz_316_[25]
.sym 31027 VexRiscv._zz_316_[26]
.sym 31028 VexRiscv._zz_316_[27]
.sym 31029 VexRiscv._zz_316_[28]
.sym 31030 VexRiscv._zz_316_[29]
.sym 31031 VexRiscv._zz_316_[30]
.sym 31035 basesoc_adr[1]
.sym 31038 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 31039 VexRiscv._zz_79_[1]
.sym 31040 $PACKER_VCC_NET
.sym 31041 VexRiscv._zz_314_[20]
.sym 31042 $abc$40840$n4549_1
.sym 31043 VexRiscv._zz_253_[1]
.sym 31044 $abc$40840$n4251
.sym 31045 VexRiscv._zz_314_[22]
.sym 31046 VexRiscv._zz_94_[18]
.sym 31047 $abc$40840$n4531_1
.sym 31048 $abc$40840$n3993
.sym 31049 VexRiscv._zz_316_[27]
.sym 31050 VexRiscv._zz_316_[18]
.sym 31051 VexRiscv._zz_316_[28]
.sym 31052 VexRiscv._zz_316_[19]
.sym 31054 VexRiscv._zz_316_[20]
.sym 31055 VexRiscv._zz_314_[31]
.sym 31056 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 31057 grant
.sym 31058 VexRiscv._zz_79_[4]
.sym 31059 VexRiscv._zz_79_[7]
.sym 31065 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 31066 $abc$40840$n4250_1
.sym 31067 VexRiscv.memory_arbitration_isValid
.sym 31069 $abc$40840$n3647_1
.sym 31070 $abc$40840$n4995_1
.sym 31071 $abc$40840$n4373_1
.sym 31072 VexRiscv._zz_163_[14]
.sym 31073 $abc$40840$n4244_1
.sym 31074 VexRiscv._zz_214_[14]
.sym 31075 $abc$40840$n4530_1
.sym 31076 VexRiscv._zz_79_[9]
.sym 31077 $abc$40840$n4645
.sym 31083 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 31084 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 31086 basesoc_timer0_eventmanager_storage
.sym 31087 basesoc_timer0_eventmanager_pending_w
.sym 31088 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 31090 VexRiscv._zz_79_[14]
.sym 31091 $abc$40840$n6779
.sym 31093 $abc$40840$n4243
.sym 31094 $abc$40840$n6782_1
.sym 31095 $abc$40840$n4975
.sym 31096 VexRiscv.execute_to_memory_IS_DIV
.sym 31098 VexRiscv.memory_arbitration_isValid
.sym 31099 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 31100 VexRiscv.execute_to_memory_IS_DIV
.sym 31101 $abc$40840$n4243
.sym 31104 $abc$40840$n4530_1
.sym 31105 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 31106 $abc$40840$n4645
.sym 31107 $abc$40840$n4373_1
.sym 31110 VexRiscv.execute_to_memory_IS_DIV
.sym 31111 $abc$40840$n4250_1
.sym 31112 VexRiscv.memory_arbitration_isValid
.sym 31113 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 31116 basesoc_timer0_eventmanager_storage
.sym 31117 basesoc_timer0_eventmanager_pending_w
.sym 31122 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 31123 $abc$40840$n4244_1
.sym 31124 $abc$40840$n3647_1
.sym 31129 VexRiscv._zz_214_[14]
.sym 31130 VexRiscv._zz_163_[14]
.sym 31131 $abc$40840$n6782_1
.sym 31135 $abc$40840$n6779
.sym 31136 VexRiscv._zz_79_[14]
.sym 31137 $abc$40840$n4995_1
.sym 31140 $abc$40840$n6779
.sym 31141 VexRiscv._zz_79_[9]
.sym 31142 $abc$40840$n4975
.sym 31145 clk12_$glb_clk
.sym 31147 VexRiscv._zz_316_[31]
.sym 31148 VexRiscv._zz_316_[32]
.sym 31149 $abc$40840$n4271
.sym 31150 VexRiscv._zz_35_[9]
.sym 31151 $abc$40840$n4993
.sym 31152 $abc$40840$n4973
.sym 31153 $abc$40840$n4272_1
.sym 31154 $abc$40840$n4641
.sym 31158 $abc$40840$n3864
.sym 31159 $abc$40840$n2287
.sym 31160 VexRiscv._zz_316_[29]
.sym 31161 VexRiscv.memory_arbitration_isValid
.sym 31162 $abc$40840$n4245
.sym 31164 VexRiscv._zz_314_[24]
.sym 31165 basesoc_we
.sym 31167 VexRiscv.externalInterruptArray_regNext[1]
.sym 31169 VexRiscv._zz_79_[6]
.sym 31170 VexRiscv._zz_316_[25]
.sym 31171 $abc$40840$n5310_1
.sym 31172 sys_rst
.sym 31173 $abc$40840$n4373_1
.sym 31174 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 31175 VexRiscv._zz_50_[14]
.sym 31177 $abc$40840$n4613_1
.sym 31178 VexRiscv.execute_to_memory_IS_DIV
.sym 31179 spiflash_bus_dat_r[3]
.sym 31180 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 31181 VexRiscv._zz_316_[10]
.sym 31182 VexRiscv.execute_to_memory_IS_DIV
.sym 31189 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 31191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 31192 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 31194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 31195 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 31197 VexRiscv._zz_79_[14]
.sym 31198 $abc$40840$n4643
.sym 31199 $abc$40840$n4373_1
.sym 31200 $abc$40840$n4530_1
.sym 31201 VexRiscv._zz_163_[14]
.sym 31203 $abc$40840$n4613_1
.sym 31204 $abc$40840$n4365
.sym 31205 VexRiscv._zz_215_[14]
.sym 31206 VexRiscv._zz_35_[14]
.sym 31207 $abc$40840$n4374
.sym 31208 $abc$40840$n3993
.sym 31209 $abc$40840$n4378
.sym 31210 $abc$40840$n4546_1
.sym 31213 VexRiscv._zz_35_[12]
.sym 31215 VexRiscv._zz_35_[9]
.sym 31223 VexRiscv._zz_35_[14]
.sym 31230 VexRiscv._zz_35_[12]
.sym 31233 $abc$40840$n4365
.sym 31235 VexRiscv._zz_163_[14]
.sym 31236 VexRiscv._zz_215_[14]
.sym 31240 $abc$40840$n4546_1
.sym 31241 $abc$40840$n4378
.sym 31242 VexRiscv._zz_35_[9]
.sym 31245 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 31246 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 31247 $abc$40840$n3993
.sym 31251 $abc$40840$n4374
.sym 31253 $abc$40840$n4643
.sym 31254 VexRiscv._zz_79_[14]
.sym 31257 $abc$40840$n4373_1
.sym 31258 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 31259 $abc$40840$n4613_1
.sym 31260 $abc$40840$n4530_1
.sym 31263 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 31264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 31266 $abc$40840$n3993
.sym 31268 clk12_$glb_clk
.sym 31269 VexRiscv.reset_$glb_sr
.sym 31270 VexRiscv._zz_314_[26]
.sym 31271 VexRiscv._zz_35_[12]
.sym 31272 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 31273 VexRiscv._zz_314_[31]
.sym 31274 $abc$40840$n4281
.sym 31275 $abc$40840$n4953_1
.sym 31276 $abc$40840$n4280_1
.sym 31277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 31278 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 31283 VexRiscv._zz_194_[10]
.sym 31284 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 31285 VexRiscv._zz_35_[5]
.sym 31287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 31288 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 31289 VexRiscv._zz_163_[14]
.sym 31292 VexRiscv._zz_79_[5]
.sym 31294 VexRiscv._zz_35_[10]
.sym 31295 VexRiscv._zz_316_[17]
.sym 31297 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 31298 $abc$40840$n4993
.sym 31300 $abc$40840$n4973
.sym 31301 basesoc_we
.sym 31302 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 31303 VexRiscv._zz_321_[0]
.sym 31304 $abc$40840$n4641
.sym 31305 $abc$40840$n4365
.sym 31314 VexRiscv._zz_215_[12]
.sym 31316 $abc$40840$n4365
.sym 31317 VexRiscv._zz_79_[12]
.sym 31318 VexRiscv._zz_214_[12]
.sym 31322 VexRiscv._zz_160_
.sym 31323 VexRiscv._zz_79_[6]
.sym 31325 VexRiscv._zz_79_[1]
.sym 31327 $abc$40840$n4374
.sym 31329 $abc$40840$n4955_1
.sym 31330 VexRiscv._zz_79_[4]
.sym 31331 $abc$40840$n4394_1
.sym 31332 $abc$40840$n4374
.sym 31333 VexRiscv._zz_163_[12]
.sym 31335 $abc$40840$n4987_1
.sym 31338 $abc$40840$n4611_1
.sym 31340 $abc$40840$n6782_1
.sym 31341 $abc$40840$n4489_1
.sym 31342 $abc$40840$n6779
.sym 31344 $abc$40840$n6782_1
.sym 31345 VexRiscv._zz_214_[12]
.sym 31346 VexRiscv._zz_163_[12]
.sym 31350 $abc$40840$n4374
.sym 31351 $abc$40840$n4611_1
.sym 31353 VexRiscv._zz_79_[12]
.sym 31356 VexRiscv._zz_79_[12]
.sym 31357 $abc$40840$n4987_1
.sym 31358 $abc$40840$n6779
.sym 31362 $abc$40840$n4365
.sym 31364 VexRiscv._zz_215_[12]
.sym 31365 VexRiscv._zz_163_[12]
.sym 31368 $abc$40840$n6779
.sym 31369 VexRiscv._zz_79_[4]
.sym 31370 $abc$40840$n4955_1
.sym 31375 $abc$40840$n4374
.sym 31376 VexRiscv._zz_79_[1]
.sym 31377 $abc$40840$n4394_1
.sym 31382 VexRiscv._zz_79_[12]
.sym 31386 $abc$40840$n4489_1
.sym 31388 VexRiscv._zz_79_[6]
.sym 31389 $abc$40840$n4374
.sym 31390 VexRiscv._zz_160_
.sym 31391 clk12_$glb_clk
.sym 31393 $abc$40840$n4296
.sym 31394 $abc$40840$n4609_1
.sym 31395 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 31396 $abc$40840$n2597
.sym 31397 $abc$40840$n4985_1
.sym 31398 $abc$40840$n4290
.sym 31399 VexRiscv._zz_35_[10]
.sym 31400 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 31405 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 31406 basesoc_vexriscv_ibus_adr[14]
.sym 31408 VexRiscv._zz_160_
.sym 31409 $abc$40840$n5308_1
.sym 31410 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 31411 VexRiscv._zz_79_[6]
.sym 31412 VexRiscv._zz_194_[13]
.sym 31413 basesoc_adr[1]
.sym 31415 VexRiscv._zz_311_
.sym 31416 sys_rst
.sym 31417 $abc$40840$n5311_1
.sym 31418 $abc$40840$n2447
.sym 31421 VexRiscv._zz_194_[19]
.sym 31422 VexRiscv._zz_35_[28]
.sym 31423 $abc$40840$n2516
.sym 31424 VexRiscv._zz_316_[16]
.sym 31425 array_muxed0[1]
.sym 31426 basesoc_vexriscv_dbus_adr[7]
.sym 31427 $PACKER_VCC_NET
.sym 31428 VexRiscv._zz_314_[18]
.sym 31435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 31436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 31437 $abc$40840$n3993
.sym 31438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 31440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 31442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 31444 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 31445 $abc$40840$n4374
.sym 31446 VexRiscv._zz_215_[3]
.sym 31447 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 31450 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 31455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 31458 VexRiscv._zz_79_[3]
.sym 31459 $abc$40840$n4438_1
.sym 31460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 31462 VexRiscv._zz_163_[3]
.sym 31463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 31465 $abc$40840$n4365
.sym 31467 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 31473 VexRiscv._zz_215_[3]
.sym 31474 $abc$40840$n4365
.sym 31475 VexRiscv._zz_163_[3]
.sym 31479 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 31480 $abc$40840$n3993
.sym 31482 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 31485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 31487 $abc$40840$n3993
.sym 31488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 31491 $abc$40840$n4374
.sym 31492 VexRiscv._zz_79_[3]
.sym 31493 $abc$40840$n4438_1
.sym 31497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 31498 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 31499 $abc$40840$n3993
.sym 31504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 31505 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 31506 $abc$40840$n3993
.sym 31509 $abc$40840$n3993
.sym 31511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 31512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 31514 clk12_$glb_clk
.sym 31515 VexRiscv.reset_$glb_sr
.sym 31516 $abc$40840$n4316_1
.sym 31517 $abc$40840$n4317
.sym 31518 $abc$40840$n4295
.sym 31519 VexRiscv._zz_35_[15]
.sym 31520 $abc$40840$n4289
.sym 31521 $abc$40840$n4329
.sym 31522 VexRiscv._zz_35_[17]
.sym 31523 $abc$40840$n4299
.sym 31524 $abc$40840$n4437
.sym 31525 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 31526 array_muxed1[2]
.sym 31527 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 31528 $abc$40840$n4374
.sym 31529 VexRiscv._zz_35_[10]
.sym 31530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 31531 eventmanager_pending_w[1]
.sym 31532 VexRiscv._zz_94_[18]
.sym 31533 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 31534 VexRiscv._zz_194_[16]
.sym 31535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 31536 $PACKER_VCC_NET
.sym 31537 VexRiscv._zz_194_[7]
.sym 31538 VexRiscv._zz_79_[25]
.sym 31539 $abc$40840$n4283
.sym 31540 VexRiscv._zz_316_[19]
.sym 31541 VexRiscv._zz_316_[27]
.sym 31542 VexRiscv._zz_316_[20]
.sym 31543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 31544 VexRiscv._zz_316_[28]
.sym 31545 $PACKER_VCC_NET
.sym 31546 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 31547 $abc$40840$n3993
.sym 31548 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 31550 VexRiscv._zz_316_[18]
.sym 31551 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 31557 $abc$40840$n4661
.sym 31558 VexRiscv._zz_214_[15]
.sym 31559 VexRiscv.memory_arbitration_isValid
.sym 31562 $abc$40840$n4373_1
.sym 31563 VexRiscv._zz_35_[10]
.sym 31564 $abc$40840$n4378
.sym 31565 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 31566 VexRiscv._zz_215_[15]
.sym 31570 $abc$40840$n4563_1
.sym 31571 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 31572 VexRiscv._zz_163_[15]
.sym 31575 $abc$40840$n4328_1
.sym 31576 VexRiscv._zz_35_[15]
.sym 31577 $abc$40840$n4530_1
.sym 31578 $abc$40840$n4329
.sym 31580 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 31582 $abc$40840$n3647_1
.sym 31583 $abc$40840$n4365
.sym 31585 VexRiscv.execute_to_memory_IS_DIV
.sym 31586 $abc$40840$n6782_1
.sym 31588 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 31590 $abc$40840$n4328_1
.sym 31591 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 31592 VexRiscv.memory_arbitration_isValid
.sym 31593 VexRiscv.execute_to_memory_IS_DIV
.sym 31597 VexRiscv._zz_215_[15]
.sym 31598 $abc$40840$n4365
.sym 31599 VexRiscv._zz_163_[15]
.sym 31602 $abc$40840$n3647_1
.sym 31603 $abc$40840$n4329
.sym 31604 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 31608 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 31614 $abc$40840$n4563_1
.sym 31615 $abc$40840$n4378
.sym 31616 VexRiscv._zz_35_[10]
.sym 31620 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 31621 $abc$40840$n4661
.sym 31622 $abc$40840$n4373_1
.sym 31623 $abc$40840$n4530_1
.sym 31629 VexRiscv._zz_35_[15]
.sym 31633 $abc$40840$n6782_1
.sym 31634 VexRiscv._zz_214_[15]
.sym 31635 VexRiscv._zz_163_[15]
.sym 31637 clk12_$glb_clk
.sym 31638 VexRiscv.reset_$glb_sr
.sym 31639 $abc$40840$n4325_1
.sym 31640 $abc$40840$n4302
.sym 31641 basesoc_bus_wishbone_ack
.sym 31642 $abc$40840$n4326
.sym 31643 $abc$40840$n4293
.sym 31644 VexRiscv._zz_314_[18]
.sym 31645 VexRiscv._zz_35_[27]
.sym 31646 $abc$40840$n4997
.sym 31649 $abc$40840$n5726
.sym 31650 basesoc_timer0_value_status[30]
.sym 31651 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 31653 VexRiscv.memory_arbitration_isValid
.sym 31655 basesoc_vexriscv_ibus_adr[16]
.sym 31657 $abc$40840$n4378
.sym 31659 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 31660 $abc$40840$n4378
.sym 31662 $abc$40840$n4310_1
.sym 31663 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 31664 $abc$40840$n4373_1
.sym 31665 sys_rst
.sym 31666 VexRiscv._zz_50_[14]
.sym 31667 VexRiscv._zz_194_[25]
.sym 31668 VexRiscv._zz_35_[27]
.sym 31670 spiflash_bus_dat_r[3]
.sym 31671 VexRiscv.execute_to_memory_IS_DIV
.sym 31672 VexRiscv._zz_311_
.sym 31673 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 31674 VexRiscv.execute_to_memory_IS_DIV
.sym 31680 $abc$40840$n4373_1
.sym 31681 $abc$40840$n4659
.sym 31683 VexRiscv._zz_35_[15]
.sym 31684 $abc$40840$n4658
.sym 31685 VexRiscv._zz_163_[25]
.sym 31687 $abc$40840$n4999
.sym 31688 $abc$40840$n4782_1
.sym 31689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 31690 $abc$40840$n4667
.sym 31693 VexRiscv._zz_79_[15]
.sym 31695 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 31696 $abc$40840$n4365
.sym 31697 $abc$40840$n4374
.sym 31698 VexRiscv._zz_160_
.sym 31699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 31701 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 31702 VexRiscv._zz_215_[25]
.sym 31706 $abc$40840$n6779
.sym 31707 $abc$40840$n3993
.sym 31708 $abc$40840$n4378
.sym 31709 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 31713 $abc$40840$n3993
.sym 31715 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 31716 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 31719 VexRiscv._zz_35_[15]
.sym 31721 $abc$40840$n4378
.sym 31722 $abc$40840$n4658
.sym 31725 VexRiscv._zz_215_[25]
.sym 31726 VexRiscv._zz_163_[25]
.sym 31727 $abc$40840$n4365
.sym 31732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 31733 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 31734 $abc$40840$n3993
.sym 31737 VexRiscv._zz_79_[15]
.sym 31738 $abc$40840$n4659
.sym 31740 $abc$40840$n4374
.sym 31743 $abc$40840$n6779
.sym 31744 VexRiscv._zz_79_[15]
.sym 31745 $abc$40840$n4999
.sym 31749 $abc$40840$n4373_1
.sym 31750 $abc$40840$n4667
.sym 31751 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 31752 $abc$40840$n4782_1
.sym 31758 VexRiscv._zz_79_[15]
.sym 31759 VexRiscv._zz_160_
.sym 31760 clk12_$glb_clk
.sym 31762 $abc$40840$n4292
.sym 31763 $abc$40840$n4314
.sym 31764 $abc$40840$n4313_1
.sym 31765 VexRiscv._zz_233_
.sym 31766 VexRiscv._zz_35_[23]
.sym 31767 $abc$40840$n4323
.sym 31768 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 31769 VexRiscv._zz_35_[16]
.sym 31771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 31773 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 31774 $abc$40840$n4782_1
.sym 31775 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 31776 $abc$40840$n4998_1
.sym 31777 VexRiscv._zz_50_[9]
.sym 31778 $abc$40840$n4938_1
.sym 31779 VexRiscv._zz_194_[4]
.sym 31780 csrbankarray_csrbank2_dat0_w[4]
.sym 31782 VexRiscv._zz_50_[9]
.sym 31783 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 31784 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 31786 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 31787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 31788 array_muxed0[9]
.sym 31789 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 31790 VexRiscv._zz_321_[0]
.sym 31791 VexRiscv._zz_35_[26]
.sym 31792 $abc$40840$n4973
.sym 31793 basesoc_counter[0]
.sym 31794 $abc$40840$n4059
.sym 31795 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 31796 $abc$40840$n4641
.sym 31797 $abc$40840$n3647_1
.sym 31805 VexRiscv._zz_160_
.sym 31807 $abc$40840$n4374
.sym 31809 VexRiscv._zz_214_[25]
.sym 31811 $abc$40840$n4780_1
.sym 31816 VexRiscv._zz_163_[25]
.sym 31817 VexRiscv._zz_79_[23]
.sym 31819 VexRiscv._zz_214_[23]
.sym 31820 $abc$40840$n4378
.sym 31821 $abc$40840$n4783_1
.sym 31823 VexRiscv._zz_35_[23]
.sym 31824 $abc$40840$n6782_1
.sym 31826 VexRiscv._zz_163_[23]
.sym 31827 VexRiscv._zz_215_[23]
.sym 31828 $abc$40840$n4365
.sym 31832 VexRiscv._zz_79_[25]
.sym 31834 $abc$40840$n6779
.sym 31837 VexRiscv._zz_79_[23]
.sym 31838 $abc$40840$n4374
.sym 31842 VexRiscv._zz_163_[23]
.sym 31843 $abc$40840$n6779
.sym 31844 $abc$40840$n6782_1
.sym 31845 VexRiscv._zz_214_[23]
.sym 31848 $abc$40840$n4365
.sym 31849 VexRiscv._zz_163_[23]
.sym 31850 $abc$40840$n4374
.sym 31851 VexRiscv._zz_215_[23]
.sym 31854 $abc$40840$n4780_1
.sym 31855 $abc$40840$n4783_1
.sym 31856 $abc$40840$n4378
.sym 31857 VexRiscv._zz_35_[23]
.sym 31862 $abc$40840$n6779
.sym 31863 VexRiscv._zz_79_[23]
.sym 31869 VexRiscv._zz_79_[25]
.sym 31872 VexRiscv._zz_163_[25]
.sym 31873 $abc$40840$n6782_1
.sym 31874 VexRiscv._zz_214_[25]
.sym 31878 VexRiscv._zz_79_[23]
.sym 31882 VexRiscv._zz_160_
.sym 31883 clk12_$glb_clk
.sym 31885 VexRiscv._zz_321_[0]
.sym 31886 VexRiscv._zz_321_[9]
.sym 31887 $abc$40840$n2629
.sym 31888 $abc$40840$n7860
.sym 31889 VexRiscv._zz_321_[1]
.sym 31890 $abc$40840$n7862
.sym 31891 VexRiscv._zz_321_[3]
.sym 31892 VexRiscv._zz_321_[2]
.sym 31897 basesoc_dat_w[5]
.sym 31898 $abc$40840$n7855
.sym 31900 slave_sel[1]
.sym 31902 VexRiscv._zz_194_[29]
.sym 31904 VexRiscv._zz_193_[23]
.sym 31905 $abc$40840$n4779_1
.sym 31906 VexRiscv.decode_to_execute_RS2[13]
.sym 31907 $abc$40840$n3895_1
.sym 31908 VexRiscv._zz_194_[15]
.sym 31909 VexRiscv._zz_194_[26]
.sym 31910 $abc$40840$n2447
.sym 31911 $abc$40840$n5314
.sym 31912 VexRiscv.decode_to_execute_RS2[22]
.sym 31913 basesoc_vexriscv_dbus_adr[7]
.sym 31915 $abc$40840$n5670
.sym 31916 array_muxed0[1]
.sym 31917 VexRiscv._zz_194_[19]
.sym 31918 VexRiscv._zz_79_[25]
.sym 31919 VexRiscv._zz_35_[16]
.sym 31920 $abc$40840$n2516
.sym 31927 $abc$40840$n5031_1
.sym 31928 VexRiscv._zz_35_[21]
.sym 31929 $abc$40840$n4322_1
.sym 31930 VexRiscv._zz_35_[23]
.sym 31934 VexRiscv._zz_35_[26]
.sym 31935 VexRiscv.memory_arbitration_isValid
.sym 31936 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 31937 VexRiscv.decode_to_execute_RS2[28]
.sym 31938 $abc$40840$n5030
.sym 31939 $abc$40840$n4323
.sym 31943 VexRiscv.execute_to_memory_IS_DIV
.sym 31944 $abc$40840$n4938_1
.sym 31951 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 31952 VexRiscv._zz_129_[4]
.sym 31956 VexRiscv._zz_197_
.sym 31957 $abc$40840$n3647_1
.sym 31959 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 31960 VexRiscv.execute_to_memory_IS_DIV
.sym 31961 VexRiscv.memory_arbitration_isValid
.sym 31962 $abc$40840$n4322_1
.sym 31967 VexRiscv._zz_197_
.sym 31968 VexRiscv.decode_to_execute_RS2[28]
.sym 31973 VexRiscv._zz_35_[23]
.sym 31978 $abc$40840$n3647_1
.sym 31979 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 31980 $abc$40840$n4323
.sym 31984 VexRiscv._zz_129_[4]
.sym 31986 VexRiscv._zz_197_
.sym 31992 VexRiscv._zz_35_[21]
.sym 31995 VexRiscv._zz_35_[23]
.sym 31996 $abc$40840$n5031_1
.sym 31997 $abc$40840$n4938_1
.sym 31998 $abc$40840$n5030
.sym 32001 VexRiscv._zz_35_[26]
.sym 32006 clk12_$glb_clk
.sym 32007 VexRiscv.reset_$glb_sr
.sym 32008 VexRiscv._zz_321_[14]
.sym 32009 VexRiscv._zz_321_[10]
.sym 32010 VexRiscv._zz_321_[17]
.sym 32011 VexRiscv._zz_321_[18]
.sym 32012 VexRiscv._zz_321_[11]
.sym 32013 VexRiscv._zz_321_[12]
.sym 32014 $abc$40840$n7868
.sym 32015 VexRiscv._zz_321_[13]
.sym 32017 $abc$40840$n7862
.sym 32018 $PACKER_GND_NET
.sym 32021 $abc$40840$n2535
.sym 32022 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 32023 VexRiscv.decode_to_execute_RS2[28]
.sym 32024 $abc$40840$n5305
.sym 32027 VexRiscv._zz_321_[0]
.sym 32028 basesoc_vexriscv_ibus_adr[27]
.sym 32029 $abc$40840$n5302
.sym 32031 $abc$40840$n2629
.sym 32032 $abc$40840$n3895_1
.sym 32033 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 32034 $abc$40840$n5672
.sym 32035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 32036 $abc$40840$n5341
.sym 32037 $abc$40840$n4065
.sym 32038 VexRiscv._zz_129_[4]
.sym 32039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 32040 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 32041 $abc$40840$n5029
.sym 32042 VexRiscv._zz_197_
.sym 32049 VexRiscv._zz_197_
.sym 32052 $abc$40840$n5672
.sym 32056 $abc$40840$n5674
.sym 32061 $abc$40840$n5678
.sym 32065 $abc$40840$n5676
.sym 32069 $abc$40840$n5684
.sym 32071 $abc$40840$n5682
.sym 32075 $abc$40840$n5670
.sym 32077 $abc$40840$n5680
.sym 32081 $auto$alumacc.cc:474:replace_alu$4075.C[1]
.sym 32083 $abc$40840$n5670
.sym 32084 VexRiscv._zz_197_
.sym 32087 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 32090 $abc$40840$n5672
.sym 32091 $auto$alumacc.cc:474:replace_alu$4075.C[1]
.sym 32093 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 32095 $abc$40840$n5674
.sym 32097 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 32099 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 32101 $abc$40840$n5676
.sym 32103 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 32105 $auto$alumacc.cc:474:replace_alu$4075.C[5]
.sym 32107 $abc$40840$n5678
.sym 32109 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 32111 $auto$alumacc.cc:474:replace_alu$4075.C[6]
.sym 32114 $abc$40840$n5680
.sym 32115 $auto$alumacc.cc:474:replace_alu$4075.C[5]
.sym 32117 $auto$alumacc.cc:474:replace_alu$4075.C[7]
.sym 32120 $abc$40840$n5682
.sym 32121 $auto$alumacc.cc:474:replace_alu$4075.C[6]
.sym 32123 $auto$alumacc.cc:474:replace_alu$4075.C[8]
.sym 32125 $abc$40840$n5684
.sym 32127 $auto$alumacc.cc:474:replace_alu$4075.C[7]
.sym 32131 $abc$40840$n5676
.sym 32132 spiflash_bus_dat_r[2]
.sym 32133 $abc$40840$n5700
.sym 32134 $abc$40840$n5636_1
.sym 32135 $abc$40840$n7879
.sym 32136 $abc$40840$n7881
.sym 32137 $abc$40840$n5688
.sym 32138 spiflash_bus_dat_r[1]
.sym 32139 VexRiscv._zz_195_[18]
.sym 32141 array_muxed1[24]
.sym 32142 basesoc_dat_w[2]
.sym 32143 $abc$40840$n4827_1
.sym 32144 $abc$40840$n7868
.sym 32149 $abc$40840$n5353
.sym 32150 VexRiscv._zz_321_[14]
.sym 32152 $abc$40840$n7873
.sym 32155 VexRiscv._zz_321_[17]
.sym 32156 VexRiscv._zz_194_[25]
.sym 32157 sys_rst
.sym 32158 VexRiscv.execute_to_memory_IS_DIV
.sym 32159 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 32160 $abc$40840$n5335
.sym 32162 $abc$40840$n5338
.sym 32163 VexRiscv.execute_to_memory_IS_DIV
.sym 32165 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 32166 $abc$40840$n5308
.sym 32167 $auto$alumacc.cc:474:replace_alu$4075.C[8]
.sym 32176 $abc$40840$n5698
.sym 32186 $abc$40840$n5690
.sym 32188 $abc$40840$n5696
.sym 32190 $abc$40840$n5692
.sym 32196 $abc$40840$n5694
.sym 32198 $abc$40840$n5700
.sym 32200 $abc$40840$n5686
.sym 32202 $abc$40840$n5688
.sym 32204 $auto$alumacc.cc:474:replace_alu$4075.C[9]
.sym 32206 $abc$40840$n5686
.sym 32208 $auto$alumacc.cc:474:replace_alu$4075.C[8]
.sym 32210 $auto$alumacc.cc:474:replace_alu$4075.C[10]
.sym 32213 $abc$40840$n5688
.sym 32214 $auto$alumacc.cc:474:replace_alu$4075.C[9]
.sym 32216 $auto$alumacc.cc:474:replace_alu$4075.C[11]
.sym 32218 $abc$40840$n5690
.sym 32220 $auto$alumacc.cc:474:replace_alu$4075.C[10]
.sym 32222 $auto$alumacc.cc:474:replace_alu$4075.C[12]
.sym 32224 $abc$40840$n5692
.sym 32226 $auto$alumacc.cc:474:replace_alu$4075.C[11]
.sym 32228 $auto$alumacc.cc:474:replace_alu$4075.C[13]
.sym 32230 $abc$40840$n5694
.sym 32232 $auto$alumacc.cc:474:replace_alu$4075.C[12]
.sym 32234 $auto$alumacc.cc:474:replace_alu$4075.C[14]
.sym 32236 $abc$40840$n5696
.sym 32238 $auto$alumacc.cc:474:replace_alu$4075.C[13]
.sym 32240 $auto$alumacc.cc:474:replace_alu$4075.C[15]
.sym 32243 $abc$40840$n5698
.sym 32244 $auto$alumacc.cc:474:replace_alu$4075.C[14]
.sym 32246 $auto$alumacc.cc:474:replace_alu$4075.C[16]
.sym 32249 $abc$40840$n5700
.sym 32250 $auto$alumacc.cc:474:replace_alu$4075.C[15]
.sym 32254 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 32255 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 32256 $abc$40840$n5716
.sym 32257 $abc$40840$n4057
.sym 32258 $abc$40840$n4061
.sym 32259 $abc$40840$n5712
.sym 32260 $abc$40840$n5702
.sym 32261 $abc$40840$n5714
.sym 32263 $abc$40840$n7881
.sym 32265 $abc$40840$n2464
.sym 32266 VexRiscv._zz_194_[26]
.sym 32267 VexRiscv._zz_194_[14]
.sym 32268 VexRiscv._zz_319_
.sym 32269 VexRiscv.decode_to_execute_RS2[9]
.sym 32270 $abc$40840$n7880
.sym 32272 $abc$40840$n5377
.sym 32273 VexRiscv._zz_194_[13]
.sym 32274 VexRiscv._zz_321_[31]
.sym 32275 basesoc_uart_phy_storage[27]
.sym 32277 $abc$40840$n4957_1
.sym 32278 $abc$40840$n2653
.sym 32279 $abc$40840$n4061
.sym 32280 $abc$40840$n4973
.sym 32281 VexRiscv._zz_321_[31]
.sym 32282 $abc$40840$n4059
.sym 32283 VexRiscv.decode_to_execute_RS2[25]
.sym 32286 $PACKER_VCC_NET
.sym 32287 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 32289 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 32290 $auto$alumacc.cc:474:replace_alu$4075.C[16]
.sym 32305 $abc$40840$n5710
.sym 32308 $abc$40840$n5708
.sym 32316 $abc$40840$n5712
.sym 32317 $abc$40840$n5702
.sym 32318 $abc$40840$n5714
.sym 32320 $abc$40840$n5706
.sym 32321 $abc$40840$n5716
.sym 32323 $abc$40840$n5704
.sym 32327 $auto$alumacc.cc:474:replace_alu$4075.C[17]
.sym 32330 $abc$40840$n5702
.sym 32331 $auto$alumacc.cc:474:replace_alu$4075.C[16]
.sym 32333 $auto$alumacc.cc:474:replace_alu$4075.C[18]
.sym 32336 $abc$40840$n5704
.sym 32337 $auto$alumacc.cc:474:replace_alu$4075.C[17]
.sym 32339 $auto$alumacc.cc:474:replace_alu$4075.C[19]
.sym 32342 $abc$40840$n5706
.sym 32343 $auto$alumacc.cc:474:replace_alu$4075.C[18]
.sym 32345 $auto$alumacc.cc:474:replace_alu$4075.C[20]
.sym 32347 $abc$40840$n5708
.sym 32349 $auto$alumacc.cc:474:replace_alu$4075.C[19]
.sym 32351 $auto$alumacc.cc:474:replace_alu$4075.C[21]
.sym 32353 $abc$40840$n5710
.sym 32355 $auto$alumacc.cc:474:replace_alu$4075.C[20]
.sym 32357 $auto$alumacc.cc:474:replace_alu$4075.C[22]
.sym 32360 $abc$40840$n5712
.sym 32361 $auto$alumacc.cc:474:replace_alu$4075.C[21]
.sym 32363 $auto$alumacc.cc:474:replace_alu$4075.C[23]
.sym 32365 $abc$40840$n5714
.sym 32367 $auto$alumacc.cc:474:replace_alu$4075.C[22]
.sym 32369 $auto$alumacc.cc:474:replace_alu$4075.C[24]
.sym 32372 $abc$40840$n5716
.sym 32373 $auto$alumacc.cc:474:replace_alu$4075.C[23]
.sym 32377 basesoc_vexriscv_dbus_adr[13]
.sym 32378 $abc$40840$n5720
.sym 32379 $abc$40840$n2502
.sym 32380 basesoc_vexriscv_dbus_adr[17]
.sym 32381 basesoc_vexriscv_dbus_adr[23]
.sym 32382 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 32383 $abc$40840$n2653
.sym 32384 $abc$40840$n5482
.sym 32385 array_muxed1[16]
.sym 32386 $abc$40840$n5868_1
.sym 32387 basesoc_timer0_value[30]
.sym 32390 VexRiscv.execute_arbitration_isStuckByOthers
.sym 32391 VexRiscv._zz_32_[0]
.sym 32392 $abc$40840$n4063
.sym 32393 $abc$40840$n5710
.sym 32394 VexRiscv._zz_32_[0]
.sym 32395 basesoc_vexriscv_ibus_adr[24]
.sym 32396 $abc$40840$n5708
.sym 32397 basesoc_vexriscv_ibus_adr[17]
.sym 32398 $abc$40840$n4545_1
.sym 32399 VexRiscv._zz_195_[32]
.sym 32400 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 32401 VexRiscv.decode_to_execute_RS2[13]
.sym 32402 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32403 $abc$40840$n2447
.sym 32404 $abc$40840$n4468_1
.sym 32405 $PACKER_VCC_NET
.sym 32406 $abc$40840$n4664
.sym 32408 VexRiscv.decode_to_execute_RS2[22]
.sym 32409 $abc$40840$n5359
.sym 32410 VexRiscv._zz_151_[15]
.sym 32411 VexRiscv.decode_to_execute_RS2[21]
.sym 32412 VexRiscv._zz_49_[1]
.sym 32413 $auto$alumacc.cc:474:replace_alu$4075.C[24]
.sym 32419 $abc$40840$n5724
.sym 32422 $abc$40840$n5718
.sym 32423 $abc$40840$n5728
.sym 32424 $abc$40840$n5722
.sym 32429 $abc$40840$n2629
.sym 32438 VexRiscv.execute_arbitration_isStuckByOthers
.sym 32442 $abc$40840$n5732
.sym 32443 $abc$40840$n5720
.sym 32444 $abc$40840$n5726
.sym 32446 $abc$40840$n5730
.sym 32450 $auto$alumacc.cc:474:replace_alu$4075.C[25]
.sym 32453 $abc$40840$n5718
.sym 32454 $auto$alumacc.cc:474:replace_alu$4075.C[24]
.sym 32456 $auto$alumacc.cc:474:replace_alu$4075.C[26]
.sym 32458 $abc$40840$n5720
.sym 32460 $auto$alumacc.cc:474:replace_alu$4075.C[25]
.sym 32462 $auto$alumacc.cc:474:replace_alu$4075.C[27]
.sym 32465 $abc$40840$n5722
.sym 32466 $auto$alumacc.cc:474:replace_alu$4075.C[26]
.sym 32468 $auto$alumacc.cc:474:replace_alu$4075.C[28]
.sym 32471 $abc$40840$n5724
.sym 32472 $auto$alumacc.cc:474:replace_alu$4075.C[27]
.sym 32474 $auto$alumacc.cc:474:replace_alu$4075.C[29]
.sym 32476 $abc$40840$n5726
.sym 32478 $auto$alumacc.cc:474:replace_alu$4075.C[28]
.sym 32480 $auto$alumacc.cc:474:replace_alu$4075.C[30]
.sym 32483 $abc$40840$n5728
.sym 32484 $auto$alumacc.cc:474:replace_alu$4075.C[29]
.sym 32486 $auto$alumacc.cc:474:replace_alu$4075.C[31]
.sym 32488 $abc$40840$n5730
.sym 32490 $auto$alumacc.cc:474:replace_alu$4075.C[30]
.sym 32495 $abc$40840$n5732
.sym 32496 $auto$alumacc.cc:474:replace_alu$4075.C[31]
.sym 32497 $abc$40840$n2629
.sym 32498 clk12_$glb_clk
.sym 32499 VexRiscv.execute_arbitration_isStuckByOthers
.sym 32500 $abc$40840$n6750_1
.sym 32501 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 32502 $abc$40840$n6732_1
.sym 32503 $abc$40840$n6751_1
.sym 32504 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 32505 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 32506 $abc$40840$n4652
.sym 32507 $abc$40840$n4079
.sym 32508 VexRiscv._zz_288_[15]
.sym 32509 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 32511 basesoc_adr[1]
.sym 32513 VexRiscv._zz_49_[0]
.sym 32515 $PACKER_VCC_NET
.sym 32516 $abc$40840$n4095
.sym 32517 VexRiscv.decode_to_execute_RS2[28]
.sym 32518 $abc$40840$n5365
.sym 32520 VexRiscv._zz_193_[22]
.sym 32521 VexRiscv._zz_151_[22]
.sym 32522 VexRiscv._zz_193_[5]
.sym 32524 VexRiscv._zz_199_[22]
.sym 32527 VexRiscv._zz_129_[7]
.sym 32528 VexRiscv._zz_199_[18]
.sym 32529 $abc$40840$n4201
.sym 32530 VexRiscv._zz_129_[4]
.sym 32531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 32532 $abc$40840$n2653
.sym 32533 VexRiscv._zz_197_
.sym 32534 $abc$40840$n5482
.sym 32535 VexRiscv.decode_to_execute_RS2[14]
.sym 32543 VexRiscv._zz_129_[7]
.sym 32544 VexRiscv._zz_197_
.sym 32549 VexRiscv.decode_to_execute_RS2[29]
.sym 32550 VexRiscv.decode_to_execute_RS2[24]
.sym 32551 VexRiscv.decode_to_execute_RS2[27]
.sym 32559 VexRiscv._zz_129_[2]
.sym 32567 VexRiscv.decode_to_execute_RS2[26]
.sym 32569 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 32571 VexRiscv.decode_to_execute_RS2[17]
.sym 32577 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 32580 VexRiscv._zz_197_
.sym 32582 VexRiscv.decode_to_execute_RS2[27]
.sym 32587 VexRiscv.decode_to_execute_RS2[17]
.sym 32589 VexRiscv._zz_197_
.sym 32593 VexRiscv._zz_129_[2]
.sym 32599 VexRiscv._zz_197_
.sym 32600 VexRiscv.decode_to_execute_RS2[24]
.sym 32604 VexRiscv.decode_to_execute_RS2[29]
.sym 32606 VexRiscv._zz_197_
.sym 32611 VexRiscv.decode_to_execute_RS2[26]
.sym 32613 VexRiscv._zz_197_
.sym 32619 VexRiscv._zz_129_[7]
.sym 32620 $abc$40840$n8283_$glb_ce
.sym 32621 clk12_$glb_clk
.sym 32623 VexRiscv.decode_to_execute_RS2[15]
.sym 32624 $abc$40840$n6733
.sym 32625 VexRiscv._zz_36_[22]
.sym 32626 VexRiscv.decode_to_execute_RS2[22]
.sym 32627 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 32628 VexRiscv.decode_to_execute_RS2[16]
.sym 32629 VexRiscv._zz_199_[22]
.sym 32630 VexRiscv._zz_36_[16]
.sym 32631 $abc$40840$n3932
.sym 32632 VexRiscv.decode_to_execute_RS2[20]
.sym 32633 VexRiscv.decode_to_execute_RS2[20]
.sym 32634 $abc$40840$n3864
.sym 32635 $abc$40840$n3932
.sym 32636 VexRiscv._zz_170_[0]
.sym 32637 VexRiscv.decode_to_execute_RS2[27]
.sym 32638 VexRiscv._zz_285_[3]
.sym 32639 VexRiscv.decode_to_execute_RS2[24]
.sym 32640 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 32642 $abc$40840$n4357
.sym 32644 $abc$40840$n4841
.sym 32645 VexRiscv.decode_to_execute_RS2[29]
.sym 32646 VexRiscv.decode_to_execute_RS2[24]
.sym 32647 $abc$40840$n4776_1
.sym 32648 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 32649 $abc$40840$n4068
.sym 32650 $abc$40840$n4653
.sym 32651 $abc$40840$n4939
.sym 32652 VexRiscv.decode_to_execute_RS2[19]
.sym 32653 VexRiscv._zz_170_[1]
.sym 32654 sys_rst
.sym 32655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 32656 VexRiscv.decode_to_execute_RS2[31]
.sym 32657 VexRiscv.decode_to_execute_RS2[17]
.sym 32658 $abc$40840$n6733
.sym 32664 VexRiscv.decode_to_execute_RS2[17]
.sym 32665 $abc$40840$n4078
.sym 32666 VexRiscv._zz_170_[1]
.sym 32667 VexRiscv.decode_to_execute_RS2[31]
.sym 32668 VexRiscv._zz_170_[0]
.sym 32670 VexRiscv.decode_to_execute_RS2[21]
.sym 32671 VexRiscv.decode_to_execute_RS2[28]
.sym 32672 $abc$40840$n4073
.sym 32673 VexRiscv.decode_to_execute_RS2[26]
.sym 32674 VexRiscv.decode_to_execute_RS2[8]
.sym 32675 $abc$40840$n4074
.sym 32676 VexRiscv.decode_to_execute_RS2[19]
.sym 32677 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 32678 $abc$40840$n4077
.sym 32679 $abc$40840$n4079
.sym 32680 VexRiscv.decode_to_execute_RS2[27]
.sym 32681 VexRiscv._zz_129_[0]
.sym 32684 $abc$40840$n5864_1
.sym 32685 VexRiscv.decode_to_execute_RS2[16]
.sym 32686 VexRiscv.decode_to_execute_RS2[20]
.sym 32687 VexRiscv.decode_to_execute_RS2[18]
.sym 32688 VexRiscv.decode_to_execute_RS2[15]
.sym 32692 VexRiscv.decode_to_execute_RS2[24]
.sym 32693 $abc$40840$n4069
.sym 32694 VexRiscv.decode_to_execute_RS2[29]
.sym 32695 VexRiscv.decode_to_execute_RS2[14]
.sym 32697 VexRiscv.decode_to_execute_RS2[21]
.sym 32698 VexRiscv.decode_to_execute_RS2[18]
.sym 32699 VexRiscv.decode_to_execute_RS2[20]
.sym 32700 VexRiscv.decode_to_execute_RS2[19]
.sym 32703 VexRiscv.decode_to_execute_RS2[29]
.sym 32704 VexRiscv.decode_to_execute_RS2[27]
.sym 32705 VexRiscv.decode_to_execute_RS2[28]
.sym 32706 VexRiscv.decode_to_execute_RS2[26]
.sym 32710 $abc$40840$n4073
.sym 32711 $abc$40840$n4074
.sym 32715 VexRiscv.decode_to_execute_RS2[16]
.sym 32716 VexRiscv.decode_to_execute_RS2[17]
.sym 32717 VexRiscv.decode_to_execute_RS2[15]
.sym 32718 VexRiscv.decode_to_execute_RS2[14]
.sym 32722 VexRiscv.decode_to_execute_RS2[31]
.sym 32723 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 32727 $abc$40840$n4077
.sym 32728 $abc$40840$n4079
.sym 32729 $abc$40840$n4078
.sym 32730 $abc$40840$n4069
.sym 32733 VexRiscv._zz_170_[1]
.sym 32734 VexRiscv._zz_129_[0]
.sym 32735 VexRiscv._zz_170_[0]
.sym 32736 VexRiscv.decode_to_execute_RS2[8]
.sym 32740 VexRiscv._zz_170_[1]
.sym 32741 VexRiscv.decode_to_execute_RS2[24]
.sym 32742 $abc$40840$n5864_1
.sym 32743 $abc$40840$n8283_$glb_ce
.sym 32744 clk12_$glb_clk
.sym 32746 $abc$40840$n4774_1
.sym 32747 VexRiscv._zz_36_[15]
.sym 32748 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 32749 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 32750 VexRiscv._zz_197_
.sym 32751 $abc$40840$n6736_1
.sym 32752 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 32753 $abc$40840$n4742_1
.sym 32755 VexRiscv.decode_to_execute_RS2[16]
.sym 32759 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 32760 VexRiscv._zz_151_[28]
.sym 32761 VexRiscv.decode_to_execute_RS2[22]
.sym 32762 VexRiscv._zz_170_[1]
.sym 32763 $abc$40840$n4672
.sym 32764 VexRiscv._zz_199_[15]
.sym 32765 VexRiscv.decode_to_execute_RS2[15]
.sym 32766 VexRiscv.decode_to_execute_RS2[9]
.sym 32767 $abc$40840$n4348
.sym 32768 VexRiscv._zz_170_[1]
.sym 32769 VexRiscv._zz_36_[22]
.sym 32770 VexRiscv._zz_288_[28]
.sym 32771 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 32772 $abc$40840$n233
.sym 32773 VexRiscv.CsrPlugin_mepc[19]
.sym 32774 VexRiscv._zz_135_[24]
.sym 32775 $abc$40840$n233
.sym 32776 VexRiscv.decode_to_execute_RS2[30]
.sym 32777 $abc$40840$n4347
.sym 32778 basesoc_uart_rx_fifo_level0[0]
.sym 32779 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 32780 $abc$40840$n4973
.sym 32781 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 32789 $abc$40840$n5049_1
.sym 32790 $abc$40840$n6762
.sym 32791 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 32792 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 32793 VexRiscv._zz_36_[26]
.sym 32798 $abc$40840$n4347
.sym 32799 VexRiscv._zz_36_[28]
.sym 32800 VexRiscv._zz_135_[24]
.sym 32801 VexRiscv._zz_36_[26]
.sym 32802 VexRiscv.decode_to_execute_RS2[30]
.sym 32803 $abc$40840$n4827_1
.sym 32805 $abc$40840$n4861
.sym 32806 $abc$40840$n5041
.sym 32807 VexRiscv._zz_36_[18]
.sym 32808 $abc$40840$n4345
.sym 32811 $abc$40840$n4939
.sym 32813 VexRiscv._zz_170_[1]
.sym 32814 $abc$40840$n4379_1
.sym 32816 VexRiscv.decode_to_execute_RS2[31]
.sym 32817 $abc$40840$n5009
.sym 32820 $abc$40840$n5049_1
.sym 32821 $abc$40840$n4939
.sym 32823 VexRiscv._zz_36_[28]
.sym 32827 $abc$40840$n4827_1
.sym 32828 VexRiscv._zz_36_[26]
.sym 32829 $abc$40840$n4379_1
.sym 32832 VexRiscv._zz_36_[18]
.sym 32833 $abc$40840$n5009
.sym 32835 $abc$40840$n4939
.sym 32838 $abc$40840$n4345
.sym 32839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 32840 $abc$40840$n6762
.sym 32841 $abc$40840$n4347
.sym 32845 $abc$40840$n5041
.sym 32846 VexRiscv._zz_36_[26]
.sym 32847 $abc$40840$n4939
.sym 32851 VexRiscv._zz_135_[24]
.sym 32856 VexRiscv.decode_to_execute_RS2[30]
.sym 32857 VexRiscv._zz_170_[1]
.sym 32858 VexRiscv.decode_to_execute_RS2[31]
.sym 32859 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 32862 VexRiscv._zz_36_[28]
.sym 32863 $abc$40840$n4861
.sym 32865 $abc$40840$n4379_1
.sym 32866 $abc$40840$n2592_$glb_ce
.sym 32867 clk12_$glb_clk
.sym 32869 $abc$40840$n4638
.sym 32870 $abc$40840$n4677
.sym 32871 basesoc_uart_rx_fifo_level0[0]
.sym 32872 basesoc_uart_rx_fifo_level0[4]
.sym 32873 $abc$40840$n4833
.sym 32874 basesoc_uart_rx_fifo_level0[2]
.sym 32875 $abc$40840$n4775_1
.sym 32876 basesoc_uart_rx_fifo_level0[3]
.sym 32877 $abc$40840$n5433
.sym 32878 VexRiscv._zz_286_[6]
.sym 32884 VexRiscv._zz_151_[19]
.sym 32885 VexRiscv.decode_to_execute_RS2[26]
.sym 32886 VexRiscv._zz_193_[17]
.sym 32887 VexRiscv._zz_32_[0]
.sym 32888 VexRiscv._zz_151_[21]
.sym 32889 $abc$40840$n5448
.sym 32891 VexRiscv._zz_199_[26]
.sym 32892 $abc$40840$n4760_1
.sym 32893 VexRiscv._zz_49_[1]
.sym 32894 VexRiscv._zz_199_[18]
.sym 32895 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 32896 VexRiscv._zz_151_[15]
.sym 32898 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 32899 $abc$40840$n4361_1
.sym 32900 $abc$40840$n2447
.sym 32901 $abc$40840$n4806
.sym 32902 $abc$40840$n3756
.sym 32903 $abc$40840$n4361_1
.sym 32910 $abc$40840$n4095
.sym 32913 $abc$40840$n4874
.sym 32915 VexRiscv._zz_151_[28]
.sym 32917 $abc$40840$n4841
.sym 32918 VexRiscv._zz_49_[0]
.sym 32920 $abc$40840$n4695_1
.sym 32921 $abc$40840$n6763_1
.sym 32923 $abc$40840$n4727_1
.sym 32924 $abc$40840$n6764
.sym 32925 $abc$40840$n4361_1
.sym 32926 $abc$40840$n3926
.sym 32930 VexRiscv._zz_36_[28]
.sym 32932 VexRiscv._zz_36_[26]
.sym 32933 $abc$40840$n6765_1
.sym 32936 $abc$40840$n3932
.sym 32937 $abc$40840$n233
.sym 32938 $abc$40840$n4833
.sym 32939 VexRiscv._zz_170_[2]
.sym 32941 VexRiscv._zz_49_[1]
.sym 32943 VexRiscv._zz_170_[2]
.sym 32950 $abc$40840$n4361_1
.sym 32951 $abc$40840$n4695_1
.sym 32952 $abc$40840$n4727_1
.sym 32957 VexRiscv._zz_36_[28]
.sym 32961 VexRiscv._zz_151_[28]
.sym 32962 $abc$40840$n4095
.sym 32963 VexRiscv._zz_49_[0]
.sym 32964 VexRiscv._zz_49_[1]
.sym 32968 $abc$40840$n6765_1
.sym 32969 $abc$40840$n3926
.sym 32970 $abc$40840$n4874
.sym 32976 VexRiscv._zz_36_[26]
.sym 32979 $abc$40840$n3926
.sym 32980 $abc$40840$n4833
.sym 32982 $abc$40840$n4841
.sym 32985 $abc$40840$n3932
.sym 32986 $abc$40840$n6763_1
.sym 32987 $abc$40840$n6764
.sym 32989 $abc$40840$n233
.sym 32990 clk12_$glb_clk
.sym 32992 $abc$40840$n4839
.sym 32993 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 32994 $abc$40840$n4806
.sym 32995 $abc$40840$n4678
.sym 32996 VexRiscv._zz_36_[31]
.sym 32997 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 32998 VexRiscv._zz_36_[17]
.sym 32999 $abc$40840$n4840_1
.sym 33000 VexRiscv._zz_285_[4]
.sym 33004 $abc$40840$n7000
.sym 33005 VexRiscv._zz_49_[0]
.sym 33007 basesoc_uart_rx_fifo_level0[4]
.sym 33008 VexRiscv._zz_199_[17]
.sym 33010 $abc$40840$n4637
.sym 33012 $abc$40840$n6998
.sym 33014 VexRiscv._zz_49_[0]
.sym 33017 $abc$40840$n4980
.sym 33018 basesoc_uart_rx_fifo_level0[4]
.sym 33019 $abc$40840$n4347
.sym 33020 $abc$40840$n4627_1
.sym 33021 VexRiscv._zz_129_[4]
.sym 33023 user_led0
.sym 33024 $abc$40840$n2653
.sym 33025 VexRiscv._zz_170_[2]
.sym 33033 $abc$40840$n4920
.sym 33034 VexRiscv._zz_151_[31]
.sym 33036 $abc$40840$n4873_1
.sym 33037 basesoc_timer0_value[18]
.sym 33039 VexRiscv._zz_151_[18]
.sym 33040 VexRiscv.execute_LightShifterPlugin_isActive
.sym 33042 $abc$40840$n4917_1
.sym 33043 basesoc_uart_rx_fifo_level0[0]
.sym 33046 $abc$40840$n4916
.sym 33047 $abc$40840$n3932
.sym 33049 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 33051 basesoc_uart_rx_fifo_do_read
.sym 33052 $abc$40840$n4118
.sym 33054 basesoc_uart_rx_fifo_wrport_we
.sym 33056 sys_rst
.sym 33057 $PACKER_VCC_NET
.sym 33059 $abc$40840$n4919_1
.sym 33060 $abc$40840$n2447
.sym 33062 basesoc_timer0_value[30]
.sym 33063 $abc$40840$n4361_1
.sym 33064 $abc$40840$n4840_1
.sym 33068 basesoc_timer0_value[30]
.sym 33075 basesoc_timer0_value[18]
.sym 33078 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 33080 VexRiscv._zz_151_[18]
.sym 33081 VexRiscv.execute_LightShifterPlugin_isActive
.sym 33084 basesoc_uart_rx_fifo_wrport_we
.sym 33086 sys_rst
.sym 33087 basesoc_uart_rx_fifo_do_read
.sym 33091 $PACKER_VCC_NET
.sym 33093 basesoc_uart_rx_fifo_level0[0]
.sym 33096 $abc$40840$n4118
.sym 33097 $abc$40840$n4917_1
.sym 33098 VexRiscv._zz_151_[31]
.sym 33103 $abc$40840$n4361_1
.sym 33104 $abc$40840$n4840_1
.sym 33105 $abc$40840$n4873_1
.sym 33108 $abc$40840$n3932
.sym 33109 $abc$40840$n4920
.sym 33110 $abc$40840$n4919_1
.sym 33111 $abc$40840$n4916
.sym 33112 $abc$40840$n2447
.sym 33113 clk12_$glb_clk
.sym 33114 sys_rst_$glb_sr
.sym 33115 $abc$40840$n4821_1
.sym 33116 $abc$40840$n4654
.sym 33117 $abc$40840$n4690_1
.sym 33118 $abc$40840$n4696_1
.sym 33119 $abc$40840$n3756
.sym 33120 $abc$40840$n4694_1
.sym 33121 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 33122 $abc$40840$n4653
.sym 33123 VexRiscv._zz_151_[24]
.sym 33127 VexRiscv.decode_to_execute_RS2[27]
.sym 33128 VexRiscv._zz_151_[31]
.sym 33129 VexRiscv.decode_to_execute_RS2[29]
.sym 33130 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 33131 VexRiscv._zz_288_[17]
.sym 33132 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 33133 VexRiscv._zz_199_[27]
.sym 33135 VexRiscv._zz_151_[18]
.sym 33136 VexRiscv._zz_151_[28]
.sym 33138 VexRiscv.decode_to_execute_RS2[24]
.sym 33141 $abc$40840$n4678
.sym 33142 sys_rst
.sym 33146 $abc$40840$n4653
.sym 33148 VexRiscv.reset
.sym 33165 VexRiscv._zz_49_[1]
.sym 33166 sys_rst
.sym 33167 VexRiscv._zz_47_[0]
.sym 33168 VexRiscv._zz_47_[1]
.sym 33169 basesoc_ctrl_reset_reset_r
.sym 33171 $abc$40840$n4117
.sym 33172 $abc$40840$n2464
.sym 33174 $abc$40840$n2535
.sym 33175 VexRiscv._zz_49_[0]
.sym 33179 $abc$40840$n3864
.sym 33182 $abc$40840$n4345
.sym 33187 basesoc_dat_w[2]
.sym 33195 $abc$40840$n4345
.sym 33196 $abc$40840$n4117
.sym 33197 VexRiscv._zz_49_[0]
.sym 33198 VexRiscv._zz_49_[1]
.sym 33213 basesoc_dat_w[2]
.sym 33222 basesoc_ctrl_reset_reset_r
.sym 33225 basesoc_ctrl_reset_reset_r
.sym 33226 sys_rst
.sym 33227 $abc$40840$n2464
.sym 33228 $abc$40840$n3864
.sym 33233 VexRiscv._zz_47_[1]
.sym 33234 VexRiscv._zz_47_[0]
.sym 33235 $abc$40840$n2535
.sym 33236 clk12_$glb_clk
.sym 33237 sys_rst_$glb_sr
.sym 33238 $abc$40840$n6089
.sym 33239 $abc$40840$n5375_1
.sym 33240 VexRiscv.CsrPlugin_mepc[9]
.sym 33241 regs0
.sym 33242 VexRiscv.CsrPlugin_mepc[10]
.sym 33243 basesoc_uart_phy_rx
.sym 33244 $abc$40840$n5355_1
.sym 33245 VexRiscv.CsrPlugin_mepc[19]
.sym 33247 $abc$40840$n4920
.sym 33250 $abc$40840$n4920
.sym 33251 $abc$40840$n4873_1
.sym 33254 $abc$40840$n4191
.sym 33255 VexRiscv._zz_47_[1]
.sym 33259 $abc$40840$n4117
.sym 33261 VexRiscv._zz_36_[9]
.sym 33262 basesoc_adr[0]
.sym 33264 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 33266 VexRiscv.execute_LightShifterPlugin_isActive
.sym 33268 $abc$40840$n233
.sym 33269 VexRiscv.CsrPlugin_mepc[19]
.sym 33273 $abc$40840$n4347
.sym 33285 eventmanager_pending_w[0]
.sym 33287 $abc$40840$n4980
.sym 33288 basesoc_adr[0]
.sym 33293 user_led0
.sym 33298 basesoc_adr[1]
.sym 33302 $abc$40840$n2464
.sym 33306 $abc$40840$n2465
.sym 33325 $abc$40840$n4980
.sym 33336 eventmanager_pending_w[0]
.sym 33337 basesoc_adr[1]
.sym 33338 basesoc_adr[0]
.sym 33339 user_led0
.sym 33351 $abc$40840$n2464
.sym 33358 $abc$40840$n2465
.sym 33359 clk12_$glb_clk
.sym 33360 sys_rst_$glb_sr
.sym 33361 VexRiscv.lastStagePc[19]
.sym 33363 VexRiscv.lastStagePc[10]
.sym 33365 $abc$40840$n5357_1
.sym 33368 VexRiscv.lastStagePc[9]
.sym 33370 basesoc_uart_phy_rx
.sym 33374 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 33379 VexRiscv._zz_170_[0]
.sym 33381 $abc$40840$n5337_1
.sym 33383 $abc$40840$n6090_1
.sym 33396 $abc$40840$n8284
.sym 33497 VexRiscv._zz_49_[0]
.sym 33501 $PACKER_GND_NET
.sym 33508 $abc$40840$n2653
.sym 33589 basesoc_uart_phy_sink_valid
.sym 33590 $abc$40840$n6344_1
.sym 33601 spiflash_bus_dat_r[2]
.sym 33603 basesoc_vexriscv_dbus_adr[13]
.sym 33605 $abc$40840$n3734
.sym 33636 VexRiscv._zz_129_[4]
.sym 33684 VexRiscv._zz_129_[4]
.sym 33705 $abc$40840$n8283_$glb_ce
.sym 33706 clk12_$glb_clk
.sym 33713 $abc$40840$n6345_1
.sym 33714 spiflash_bus_dat_r[25]
.sym 33715 $abc$40840$n6348_1
.sym 33716 $abc$40840$n6347_1
.sym 33718 spiflash_bus_dat_r[26]
.sym 33722 basesoc_timer0_eventmanager_pending_w
.sym 33723 $abc$40840$n3728
.sym 33725 $abc$40840$n6344_1
.sym 33729 basesoc_uart_tx_fifo_do_read
.sym 33731 $abc$40840$n6492
.sym 33732 $abc$40840$n6100_1
.sym 33733 basesoc_timer0_value_status[1]
.sym 33734 basesoc_uart_tx_fifo_wrport_we
.sym 33747 $abc$40840$n6348_1
.sym 33748 VexRiscv._zz_129_[4]
.sym 33761 $abc$40840$n2514
.sym 33763 $abc$40840$n6454_1
.sym 33768 $abc$40840$n3813
.sym 33774 basesoc_adr[3]
.sym 33775 basesoc_timer0_value[28]
.sym 33777 $abc$40840$n3787_1
.sym 33791 $abc$40840$n2451
.sym 33809 $abc$40840$n2450
.sym 33841 $abc$40840$n2450
.sym 33868 $abc$40840$n2451
.sym 33869 clk12_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 33872 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 33874 $abc$40840$n3787_1
.sym 33875 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 33877 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 33878 $abc$40840$n3813
.sym 33881 VexRiscv._zz_316_[12]
.sym 33884 spiflash_bus_dat_r[26]
.sym 33885 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 33886 $abc$40840$n6475_1
.sym 33887 array_muxed1[15]
.sym 33888 $abc$40840$n6469_1
.sym 33891 basesoc_timer0_reload_storage[14]
.sym 33893 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 33894 basesoc_dat_w[2]
.sym 33897 waittimer0_count[0]
.sym 33898 basesoc_timer0_eventmanager_pending_w
.sym 33899 basesoc_timer0_value_status[25]
.sym 33900 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 33901 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 33902 $abc$40840$n2516
.sym 33903 $abc$40840$n6482_1
.sym 33905 VexRiscv._zz_129_[4]
.sym 33906 $abc$40840$n5939
.sym 33915 basesoc_timer0_value[16]
.sym 33916 $abc$40840$n3851
.sym 33918 $abc$40840$n3812
.sym 33920 basesoc_timer0_value[9]
.sym 33924 sys_rst
.sym 33927 basesoc_timer0_value[21]
.sym 33929 basesoc_ctrl_reset_reset_r
.sym 33930 $abc$40840$n2450
.sym 33931 $abc$40840$n3850
.sym 33934 basesoc_timer0_value[2]
.sym 33937 basesoc_timer0_value[11]
.sym 33939 $abc$40840$n2447
.sym 33940 basesoc_timer0_value[28]
.sym 33946 basesoc_timer0_value[9]
.sym 33951 $abc$40840$n3850
.sym 33952 $abc$40840$n2450
.sym 33959 basesoc_timer0_value[2]
.sym 33963 sys_rst
.sym 33964 $abc$40840$n3812
.sym 33965 basesoc_ctrl_reset_reset_r
.sym 33966 $abc$40840$n3851
.sym 33971 basesoc_timer0_value[11]
.sym 33975 basesoc_timer0_value[16]
.sym 33981 basesoc_timer0_value[21]
.sym 33989 basesoc_timer0_value[28]
.sym 33991 $abc$40840$n2447
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33994 spiflash_bus_dat_r[14]
.sym 33995 $abc$40840$n6434
.sym 33996 $abc$40840$n6440
.sym 33997 spiflash_bus_dat_r[11]
.sym 33998 spiflash_bus_dat_r[15]
.sym 33999 $abc$40840$n6455_1
.sym 34000 spiflash_bus_dat_r[19]
.sym 34001 $abc$40840$n2553
.sym 34004 VexRiscv.memory_arbitration_isValid
.sym 34005 $abc$40840$n3647_1
.sym 34006 basesoc_timer0_value[9]
.sym 34007 array_muxed0[12]
.sym 34008 $abc$40840$n3758
.sym 34009 $abc$40840$n3787_1
.sym 34010 $abc$40840$n2451
.sym 34011 array_muxed0[12]
.sym 34012 slave_sel_r[1]
.sym 34013 $abc$40840$n6100_1
.sym 34014 $abc$40840$n2298
.sym 34015 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 34016 basesoc_uart_phy_storage[3]
.sym 34017 spram_wren0
.sym 34018 basesoc_timer0_value_status[8]
.sym 34019 basesoc_timer0_value_status[2]
.sym 34020 $abc$40840$n6490_1
.sym 34021 $abc$40840$n3731
.sym 34022 $abc$40840$n3727_1
.sym 34025 $abc$40840$n2447
.sym 34026 csrbankarray_csrbank2_dat0_w[6]
.sym 34027 $abc$40840$n3730_1
.sym 34028 $abc$40840$n3813
.sym 34029 $abc$40840$n3710
.sym 34035 $abc$40840$n3728
.sym 34036 basesoc_bus_wishbone_dat_r[2]
.sym 34038 basesoc_bus_wishbone_dat_r[3]
.sym 34039 $abc$40840$n5947
.sym 34040 basesoc_timer0_value_status[16]
.sym 34042 basesoc_adr[2]
.sym 34044 basesoc_timer0_value_status[8]
.sym 34045 basesoc_timer0_value_status[1]
.sym 34047 $abc$40840$n3851
.sym 34048 basesoc_adr[4]
.sym 34049 basesoc_adr[3]
.sym 34050 slave_sel_r[1]
.sym 34051 slave_sel_r[0]
.sym 34052 slave_sel_r[1]
.sym 34053 $abc$40840$n5949
.sym 34055 por_rst
.sym 34056 $abc$40840$n5948
.sym 34058 basesoc_timer0_eventmanager_pending_w
.sym 34059 basesoc_timer0_value_status[25]
.sym 34060 spiflash_bus_dat_r[3]
.sym 34061 spiflash_bus_dat_r[2]
.sym 34062 $abc$40840$n2553
.sym 34064 $abc$40840$n204
.sym 34066 $abc$40840$n5939
.sym 34068 $abc$40840$n5949
.sym 34069 basesoc_timer0_value_status[25]
.sym 34070 $abc$40840$n5939
.sym 34071 basesoc_timer0_value_status[1]
.sym 34074 $abc$40840$n5948
.sym 34075 basesoc_timer0_value_status[8]
.sym 34076 basesoc_timer0_value_status[16]
.sym 34077 $abc$40840$n5947
.sym 34081 $abc$40840$n3851
.sym 34083 basesoc_timer0_eventmanager_pending_w
.sym 34086 basesoc_bus_wishbone_dat_r[2]
.sym 34087 slave_sel_r[1]
.sym 34088 spiflash_bus_dat_r[2]
.sym 34089 slave_sel_r[0]
.sym 34092 basesoc_adr[4]
.sym 34093 basesoc_adr[3]
.sym 34094 $abc$40840$n3728
.sym 34095 basesoc_adr[2]
.sym 34099 $abc$40840$n204
.sym 34101 por_rst
.sym 34104 slave_sel_r[0]
.sym 34105 slave_sel_r[1]
.sym 34106 spiflash_bus_dat_r[3]
.sym 34107 basesoc_bus_wishbone_dat_r[3]
.sym 34114 $abc$40840$n2553
.sym 34115 clk12_$glb_clk
.sym 34117 basesoc_uart_phy_storage[6]
.sym 34118 $abc$40840$n2281
.sym 34120 $abc$40840$n6426
.sym 34121 $abc$40840$n6447_1
.sym 34123 waittimer0_count[1]
.sym 34124 $abc$40840$n2472
.sym 34127 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 34129 array_muxed0[1]
.sym 34130 spiflash_bus_dat_r[19]
.sym 34131 $abc$40840$n204
.sym 34132 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 34134 basesoc_dat_w[4]
.sym 34136 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 34137 user_led4
.sym 34138 $abc$40840$n6434
.sym 34139 $abc$40840$n3710
.sym 34140 $abc$40840$n6440
.sym 34141 $abc$40840$n4287
.sym 34142 $abc$40840$n5997
.sym 34143 array_muxed0[13]
.sym 34144 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 34145 spiflash_bus_dat_r[15]
.sym 34146 array_muxed0[3]
.sym 34147 $abc$40840$n3731
.sym 34148 $abc$40840$n4419
.sym 34149 $abc$40840$n3728
.sym 34150 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 34151 $abc$40840$n3855
.sym 34152 $abc$40840$n2281
.sym 34162 sys_rst
.sym 34163 $abc$40840$n11
.sym 34164 $abc$40840$n3725
.sym 34165 $abc$40840$n3731
.sym 34174 $abc$40840$n3728
.sym 34175 basesoc_adr[3]
.sym 34176 $abc$40840$n2281
.sym 34179 basesoc_adr[4]
.sym 34180 basesoc_adr[1]
.sym 34183 basesoc_adr[3]
.sym 34184 $abc$40840$n3711
.sym 34187 basesoc_adr[0]
.sym 34188 basesoc_we
.sym 34189 basesoc_adr[2]
.sym 34191 basesoc_adr[0]
.sym 34193 basesoc_adr[1]
.sym 34197 $abc$40840$n11
.sym 34203 basesoc_adr[2]
.sym 34205 basesoc_adr[3]
.sym 34206 $abc$40840$n3731
.sym 34210 basesoc_adr[1]
.sym 34212 basesoc_adr[0]
.sym 34215 basesoc_adr[2]
.sym 34216 basesoc_adr[3]
.sym 34217 $abc$40840$n3728
.sym 34218 basesoc_adr[4]
.sym 34221 basesoc_we
.sym 34222 $abc$40840$n3725
.sym 34223 $abc$40840$n3711
.sym 34224 sys_rst
.sym 34227 basesoc_adr[1]
.sym 34229 basesoc_adr[0]
.sym 34234 basesoc_adr[1]
.sym 34236 basesoc_adr[0]
.sym 34237 $abc$40840$n2281
.sym 34238 clk12_$glb_clk
.sym 34240 $abc$40840$n6425
.sym 34241 basesoc_adr[3]
.sym 34242 basesoc_uart_phy_storage[22]
.sym 34243 basesoc_bus_wishbone_dat_r[6]
.sym 34244 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 34245 basesoc_adr[0]
.sym 34246 $abc$40840$n5907_1
.sym 34247 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 34251 $abc$40840$n4980
.sym 34252 $abc$40840$n4860
.sym 34253 basesoc_dat_w[2]
.sym 34254 $abc$40840$n2252
.sym 34255 basesoc_dat_w[7]
.sym 34257 $abc$40840$n2472
.sym 34258 $abc$40840$n3730_1
.sym 34259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 34260 $abc$40840$n3710
.sym 34261 $abc$40840$n2472
.sym 34263 basesoc_uart_tx_fifo_wrport_we
.sym 34264 array_muxed0[0]
.sym 34265 $abc$40840$n3730_1
.sym 34266 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34267 basesoc_adr[0]
.sym 34268 basesoc_ctrl_reset_reset_r
.sym 34269 $abc$40840$n3823
.sym 34270 $abc$40840$n5988
.sym 34271 basesoc_adr[2]
.sym 34272 spiflash_bus_dat_r[1]
.sym 34273 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 34274 $abc$40840$n3787_1
.sym 34275 basesoc_adr[3]
.sym 34281 $abc$40840$n3728
.sym 34283 $abc$40840$n2256
.sym 34284 basesoc_timer0_value_status[28]
.sym 34285 $abc$40840$n5947
.sym 34286 basesoc_ctrl_reset_reset_r
.sym 34289 basesoc_timer0_value_status[2]
.sym 34290 basesoc_timer0_value_status[21]
.sym 34292 basesoc_timer0_value_status[10]
.sym 34296 basesoc_adr[2]
.sym 34298 basesoc_adr[3]
.sym 34299 $abc$40840$n5949
.sym 34300 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 34301 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 34302 $abc$40840$n5948
.sym 34303 basesoc_dat_w[7]
.sym 34307 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 34308 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 34309 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 34310 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 34311 basesoc_timer0_value_status[13]
.sym 34312 $abc$40840$n5939
.sym 34314 basesoc_timer0_value_status[10]
.sym 34315 basesoc_timer0_value_status[2]
.sym 34316 $abc$40840$n5949
.sym 34317 $abc$40840$n5948
.sym 34321 basesoc_dat_w[7]
.sym 34326 basesoc_adr[2]
.sym 34327 basesoc_adr[3]
.sym 34328 $abc$40840$n3728
.sym 34332 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 34333 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 34335 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 34339 basesoc_ctrl_reset_reset_r
.sym 34344 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 34345 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 34346 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 34350 $abc$40840$n5947
.sym 34351 basesoc_timer0_value_status[13]
.sym 34352 basesoc_timer0_value_status[21]
.sym 34353 $abc$40840$n5948
.sym 34358 basesoc_timer0_value_status[28]
.sym 34359 $abc$40840$n5939
.sym 34360 $abc$40840$n2256
.sym 34361 clk12_$glb_clk
.sym 34362 sys_rst_$glb_sr
.sym 34363 waittimer0_count[6]
.sym 34364 $abc$40840$n3861
.sym 34365 waittimer0_count[3]
.sym 34366 $abc$40840$n3858
.sym 34367 waittimer0_count[2]
.sym 34368 waittimer0_count[4]
.sym 34369 $abc$40840$n3860
.sym 34370 eventmanager_status_w[0]
.sym 34371 $abc$40840$n7258
.sym 34372 basesoc_adr[0]
.sym 34373 basesoc_adr[0]
.sym 34374 VexRiscv._zz_316_[15]
.sym 34375 $abc$40840$n11
.sym 34376 $abc$40840$n4980
.sym 34377 $abc$40840$n2256
.sym 34378 slave_sel_r[2]
.sym 34379 basesoc_ctrl_storage[23]
.sym 34380 $abc$40840$n5908_1
.sym 34381 basesoc_dat_w[2]
.sym 34382 basesoc_adr[1]
.sym 34383 $abc$40840$n6526
.sym 34384 basesoc_adr[2]
.sym 34386 sys_rst
.sym 34387 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 34388 $abc$40840$n3727_1
.sym 34390 VexRiscv._zz_314_[0]
.sym 34391 $abc$40840$n6089
.sym 34392 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 34393 VexRiscv._zz_129_[4]
.sym 34394 VexRiscv._zz_316_[0]
.sym 34395 $abc$40840$n3823
.sym 34396 basesoc_dat_w[4]
.sym 34397 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 34398 $abc$40840$n5939
.sym 34406 $abc$40840$n3727_1
.sym 34407 basesoc_we
.sym 34409 basesoc_vexriscv_ibus_adr[13]
.sym 34411 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 34412 $abc$40840$n6046_1
.sym 34413 basesoc_adr[3]
.sym 34414 basesoc_adr[2]
.sym 34416 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 34417 $abc$40840$n3725
.sym 34418 basesoc_we
.sym 34421 $abc$40840$n3728
.sym 34422 $abc$40840$n2285
.sym 34423 $abc$40840$n3711
.sym 34424 sys_rst
.sym 34425 $abc$40840$n11
.sym 34426 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34428 $abc$40840$n6045_1
.sym 34429 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 34430 $abc$40840$n9
.sym 34431 basesoc_ctrl_storage[1]
.sym 34432 grant
.sym 34433 $abc$40840$n3708
.sym 34435 basesoc_vexriscv_dbus_adr[13]
.sym 34438 basesoc_adr[2]
.sym 34439 basesoc_adr[3]
.sym 34440 $abc$40840$n3728
.sym 34443 basesoc_vexriscv_ibus_adr[13]
.sym 34444 basesoc_vexriscv_dbus_adr[13]
.sym 34445 grant
.sym 34449 $abc$40840$n3708
.sym 34450 basesoc_we
.sym 34451 sys_rst
.sym 34452 $abc$40840$n3711
.sym 34455 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 34456 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 34457 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 34458 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 34462 $abc$40840$n11
.sym 34469 $abc$40840$n9
.sym 34473 sys_rst
.sym 34474 basesoc_we
.sym 34475 $abc$40840$n3727_1
.sym 34476 $abc$40840$n3711
.sym 34479 $abc$40840$n6045_1
.sym 34480 $abc$40840$n3725
.sym 34481 $abc$40840$n6046_1
.sym 34482 basesoc_ctrl_storage[1]
.sym 34483 $abc$40840$n2285
.sym 34484 clk12_$glb_clk
.sym 34486 $abc$40840$n152
.sym 34487 $abc$40840$n154
.sym 34488 waittimer0_count[10]
.sym 34489 waittimer0_count[12]
.sym 34490 $abc$40840$n148
.sym 34491 $abc$40840$n150
.sym 34492 $abc$40840$n146
.sym 34493 $abc$40840$n3862
.sym 34497 VexRiscv._zz_316_[23]
.sym 34498 $abc$40840$n3823
.sym 34499 $abc$40840$n6100_1
.sym 34500 $abc$40840$n138
.sym 34501 basesoc_we
.sym 34502 basesoc_adr[1]
.sym 34503 $abc$40840$n6047_1
.sym 34504 $abc$40840$n4980
.sym 34505 $abc$40840$n3725
.sym 34506 $abc$40840$n3834
.sym 34507 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 34508 array_muxed0[4]
.sym 34509 array_muxed0[3]
.sym 34510 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 34511 $abc$40840$n4980
.sym 34512 $abc$40840$n2629
.sym 34513 VexRiscv._zz_314_[3]
.sym 34515 $abc$40840$n3730_1
.sym 34516 $abc$40840$n9
.sym 34517 $abc$40840$n2629
.sym 34518 $abc$40840$n4566_1
.sym 34519 $abc$40840$n2254
.sym 34521 $abc$40840$n3731
.sym 34531 VexRiscv._zz_316_[3]
.sym 34532 VexRiscv._zz_316_[4]
.sym 34535 VexRiscv._zz_316_[7]
.sym 34537 VexRiscv._zz_314_[3]
.sym 34538 $abc$40840$n2629
.sym 34541 VexRiscv._zz_314_[2]
.sym 34542 VexRiscv._zz_316_[6]
.sym 34543 VexRiscv._zz_314_[1]
.sym 34549 VexRiscv._zz_314_[7]
.sym 34550 VexRiscv._zz_314_[0]
.sym 34551 VexRiscv._zz_314_[6]
.sym 34552 VexRiscv._zz_316_[0]
.sym 34553 VexRiscv._zz_316_[1]
.sym 34554 VexRiscv._zz_316_[2]
.sym 34556 VexRiscv._zz_314_[5]
.sym 34557 VexRiscv._zz_316_[5]
.sym 34558 VexRiscv._zz_314_[4]
.sym 34559 $auto$alumacc.cc:474:replace_alu$4048.C[1]
.sym 34561 VexRiscv._zz_314_[0]
.sym 34562 VexRiscv._zz_316_[0]
.sym 34565 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 34567 VexRiscv._zz_314_[1]
.sym 34568 VexRiscv._zz_316_[1]
.sym 34569 $auto$alumacc.cc:474:replace_alu$4048.C[1]
.sym 34571 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 34573 VexRiscv._zz_314_[2]
.sym 34574 VexRiscv._zz_316_[2]
.sym 34575 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 34577 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 34579 VexRiscv._zz_316_[3]
.sym 34580 VexRiscv._zz_314_[3]
.sym 34581 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 34583 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 34585 VexRiscv._zz_316_[4]
.sym 34586 VexRiscv._zz_314_[4]
.sym 34587 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 34589 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 34591 VexRiscv._zz_314_[5]
.sym 34592 VexRiscv._zz_316_[5]
.sym 34593 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 34595 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 34597 VexRiscv._zz_314_[6]
.sym 34598 VexRiscv._zz_316_[6]
.sym 34599 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 34601 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 34603 VexRiscv._zz_314_[7]
.sym 34604 VexRiscv._zz_316_[7]
.sym 34605 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 34606 $abc$40840$n2629
.sym 34607 clk12_$glb_clk
.sym 34608 $abc$40840$n233_$glb_sr
.sym 34609 VexRiscv._zz_314_[1]
.sym 34610 $abc$40840$n6809_1
.sym 34611 $abc$40840$n4566_1
.sym 34612 VexRiscv._zz_314_[12]
.sym 34613 VexRiscv._zz_314_[10]
.sym 34614 VexRiscv._zz_314_[5]
.sym 34615 basesoc_ctrl_storage[29]
.sym 34616 VexRiscv._zz_314_[4]
.sym 34619 VexRiscv._zz_316_[24]
.sym 34620 $abc$40840$n2629
.sym 34621 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 34622 $abc$40840$n2516
.sym 34623 sys_rst
.sym 34624 $abc$40840$n3834
.sym 34625 $PACKER_VCC_NET
.sym 34627 basesoc_vexriscv_dbus_adr[7]
.sym 34629 basesoc_timer0_load_storage[11]
.sym 34630 $abc$40840$n6086_1
.sym 34631 VexRiscv._zz_316_[3]
.sym 34632 array_muxed0[6]
.sym 34634 VexRiscv._zz_316_[1]
.sym 34635 VexRiscv._zz_321_[0]
.sym 34636 VexRiscv._zz_316_[2]
.sym 34637 spiflash_bus_dat_r[15]
.sym 34639 $abc$40840$n3731
.sym 34640 VexRiscv._zz_314_[23]
.sym 34641 $abc$40840$n2254
.sym 34642 VexRiscv._zz_321_[0]
.sym 34643 $abc$40840$n3855
.sym 34644 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 34645 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 34650 VexRiscv._zz_316_[15]
.sym 34652 VexRiscv._zz_316_[9]
.sym 34653 VexRiscv._zz_316_[10]
.sym 34654 VexRiscv._zz_316_[11]
.sym 34658 VexRiscv._zz_314_[13]
.sym 34659 VexRiscv._zz_316_[8]
.sym 34662 VexRiscv._zz_314_[15]
.sym 34666 VexRiscv._zz_314_[14]
.sym 34667 VexRiscv._zz_314_[8]
.sym 34669 VexRiscv._zz_314_[12]
.sym 34670 VexRiscv._zz_314_[10]
.sym 34672 VexRiscv._zz_316_[13]
.sym 34673 VexRiscv._zz_316_[14]
.sym 34677 $abc$40840$n2629
.sym 34678 VexRiscv._zz_314_[9]
.sym 34679 VexRiscv._zz_316_[12]
.sym 34680 VexRiscv._zz_314_[11]
.sym 34682 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 34684 VexRiscv._zz_314_[8]
.sym 34685 VexRiscv._zz_316_[8]
.sym 34686 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 34688 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 34690 VexRiscv._zz_316_[9]
.sym 34691 VexRiscv._zz_314_[9]
.sym 34692 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 34694 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 34696 VexRiscv._zz_316_[10]
.sym 34697 VexRiscv._zz_314_[10]
.sym 34698 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 34700 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 34702 VexRiscv._zz_316_[11]
.sym 34703 VexRiscv._zz_314_[11]
.sym 34704 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 34706 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 34708 VexRiscv._zz_314_[12]
.sym 34709 VexRiscv._zz_316_[12]
.sym 34710 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 34712 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 34714 VexRiscv._zz_316_[13]
.sym 34715 VexRiscv._zz_314_[13]
.sym 34716 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 34718 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 34720 VexRiscv._zz_316_[14]
.sym 34721 VexRiscv._zz_314_[14]
.sym 34722 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 34724 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 34726 VexRiscv._zz_316_[15]
.sym 34727 VexRiscv._zz_314_[15]
.sym 34728 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 34729 $abc$40840$n2629
.sym 34730 clk12_$glb_clk
.sym 34731 $abc$40840$n233_$glb_sr
.sym 34732 VexRiscv._zz_314_[14]
.sym 34733 VexRiscv._zz_314_[8]
.sym 34734 spiflash_bus_dat_r[0]
.sym 34735 $abc$40840$n4668
.sym 34736 VexRiscv._zz_314_[9]
.sym 34737 VexRiscv._zz_314_[19]
.sym 34738 VexRiscv._zz_314_[11]
.sym 34739 $abc$40840$n4251
.sym 34741 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 34742 spiflash_bus_dat_r[2]
.sym 34744 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 34745 basesoc_dat_w[2]
.sym 34746 VexRiscv._zz_314_[2]
.sym 34747 VexRiscv._zz_79_[4]
.sym 34748 $abc$40840$n3823
.sym 34749 $abc$40840$n2287
.sym 34750 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 34753 $abc$40840$n2258
.sym 34755 $abc$40840$n3829
.sym 34756 spiflash_bus_dat_r[1]
.sym 34757 VexRiscv._zz_316_[9]
.sym 34758 VexRiscv._zz_194_[1]
.sym 34759 basesoc_adr[0]
.sym 34760 VexRiscv._zz_35_[14]
.sym 34761 VexRiscv._zz_314_[27]
.sym 34762 VexRiscv._zz_193_[12]
.sym 34763 $abc$40840$n4938_1
.sym 34764 $abc$40840$n3904
.sym 34765 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 34766 $abc$40840$n5880_1
.sym 34767 VexRiscv._zz_316_[14]
.sym 34768 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 34774 VexRiscv._zz_316_[16]
.sym 34775 VexRiscv._zz_314_[16]
.sym 34776 VexRiscv._zz_316_[18]
.sym 34781 VexRiscv._zz_316_[23]
.sym 34783 VexRiscv._zz_314_[22]
.sym 34784 $abc$40840$n2629
.sym 34785 VexRiscv._zz_316_[19]
.sym 34786 VexRiscv._zz_316_[20]
.sym 34787 VexRiscv._zz_314_[20]
.sym 34788 VexRiscv._zz_314_[21]
.sym 34791 VexRiscv._zz_316_[17]
.sym 34796 VexRiscv._zz_314_[17]
.sym 34798 VexRiscv._zz_314_[18]
.sym 34800 VexRiscv._zz_314_[23]
.sym 34802 VexRiscv._zz_314_[19]
.sym 34803 VexRiscv._zz_316_[21]
.sym 34804 VexRiscv._zz_316_[22]
.sym 34805 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 34807 VexRiscv._zz_316_[16]
.sym 34808 VexRiscv._zz_314_[16]
.sym 34809 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 34811 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 34813 VexRiscv._zz_316_[17]
.sym 34814 VexRiscv._zz_314_[17]
.sym 34815 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 34817 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 34819 VexRiscv._zz_316_[18]
.sym 34820 VexRiscv._zz_314_[18]
.sym 34821 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 34823 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 34825 VexRiscv._zz_314_[19]
.sym 34826 VexRiscv._zz_316_[19]
.sym 34827 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 34829 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 34831 VexRiscv._zz_314_[20]
.sym 34832 VexRiscv._zz_316_[20]
.sym 34833 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 34835 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 34837 VexRiscv._zz_314_[21]
.sym 34838 VexRiscv._zz_316_[21]
.sym 34839 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 34841 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 34843 VexRiscv._zz_314_[22]
.sym 34844 VexRiscv._zz_316_[22]
.sym 34845 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 34847 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 34849 VexRiscv._zz_314_[23]
.sym 34850 VexRiscv._zz_316_[23]
.sym 34851 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 34852 $abc$40840$n2629
.sym 34853 clk12_$glb_clk
.sym 34854 $abc$40840$n233_$glb_sr
.sym 34855 VexRiscv._zz_35_[14]
.sym 34856 $abc$40840$n4287_1
.sym 34857 $abc$40840$n4308
.sym 34858 VexRiscv._zz_313_[0]
.sym 34859 $abc$40840$n4244_1
.sym 34860 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 34861 $abc$40840$n6144
.sym 34862 VexRiscv._zz_314_[0]
.sym 34865 VexRiscv._zz_316_[26]
.sym 34866 basesoc_vexriscv_dbus_adr[13]
.sym 34868 $abc$40840$n4613_1
.sym 34869 VexRiscv._zz_314_[16]
.sym 34870 $abc$40840$n4668
.sym 34871 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 34872 VexRiscv._zz_314_[6]
.sym 34873 $abc$40840$n4373_1
.sym 34874 VexRiscv._zz_50_[14]
.sym 34875 VexRiscv._zz_314_[7]
.sym 34876 $abc$40840$n2285
.sym 34877 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 34878 $abc$40840$n2256
.sym 34879 VexRiscv._zz_314_[26]
.sym 34880 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 34881 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 34883 $abc$40840$n6089
.sym 34884 VexRiscv._zz_316_[31]
.sym 34885 $abc$40840$n2516
.sym 34886 VexRiscv._zz_314_[0]
.sym 34887 VexRiscv._zz_316_[0]
.sym 34888 basesoc_dat_w[4]
.sym 34889 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 34890 VexRiscv._zz_193_[13]
.sym 34891 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 34896 VexRiscv._zz_316_[31]
.sym 34897 VexRiscv._zz_316_[24]
.sym 34899 VexRiscv._zz_316_[26]
.sym 34901 VexRiscv._zz_314_[30]
.sym 34902 VexRiscv._zz_314_[24]
.sym 34905 VexRiscv._zz_314_[26]
.sym 34906 VexRiscv._zz_316_[25]
.sym 34907 VexRiscv._zz_314_[29]
.sym 34909 VexRiscv._zz_314_[25]
.sym 34910 VexRiscv._zz_316_[29]
.sym 34911 VexRiscv._zz_316_[30]
.sym 34916 VexRiscv._zz_314_[28]
.sym 34917 VexRiscv._zz_316_[28]
.sym 34921 VexRiscv._zz_314_[27]
.sym 34923 $abc$40840$n2629
.sym 34924 VexRiscv._zz_316_[27]
.sym 34926 VexRiscv._zz_314_[31]
.sym 34928 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 34930 VexRiscv._zz_316_[24]
.sym 34931 VexRiscv._zz_314_[24]
.sym 34932 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 34934 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 34936 VexRiscv._zz_314_[25]
.sym 34937 VexRiscv._zz_316_[25]
.sym 34938 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 34940 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 34942 VexRiscv._zz_316_[26]
.sym 34943 VexRiscv._zz_314_[26]
.sym 34944 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 34946 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 34948 VexRiscv._zz_314_[27]
.sym 34949 VexRiscv._zz_316_[27]
.sym 34950 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 34952 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 34954 VexRiscv._zz_316_[28]
.sym 34955 VexRiscv._zz_314_[28]
.sym 34956 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 34958 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 34960 VexRiscv._zz_314_[29]
.sym 34961 VexRiscv._zz_316_[29]
.sym 34962 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 34964 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 34966 VexRiscv._zz_314_[30]
.sym 34967 VexRiscv._zz_316_[30]
.sym 34968 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 34970 $auto$alumacc.cc:474:replace_alu$4048.C[32]
.sym 34972 VexRiscv._zz_316_[31]
.sym 34973 VexRiscv._zz_314_[31]
.sym 34974 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 34975 $abc$40840$n2629
.sym 34976 clk12_$glb_clk
.sym 34977 $abc$40840$n233_$glb_sr
.sym 34979 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 34980 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 34981 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 34982 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 34983 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 34984 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 34985 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 34987 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 34989 $abc$40840$n3734
.sym 34990 VexRiscv._zz_316_[11]
.sym 34992 VexRiscv._zz_314_[21]
.sym 34993 VexRiscv._zz_314_[29]
.sym 34994 $abc$40840$n3647_1
.sym 34995 slave_sel_r[1]
.sym 34996 VexRiscv._zz_328_
.sym 34997 VexRiscv._zz_314_[30]
.sym 34998 VexRiscv._zz_328_
.sym 34999 VexRiscv._zz_316_[4]
.sym 35000 VexRiscv._zz_321_[0]
.sym 35001 VexRiscv._zz_316_[22]
.sym 35002 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 35003 $abc$40840$n4566_1
.sym 35004 $abc$40840$n2629
.sym 35006 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 35007 $abc$40840$n9
.sym 35008 $abc$40840$n2623
.sym 35009 $abc$40840$n3731
.sym 35012 VexRiscv._zz_193_[26]
.sym 35013 $abc$40840$n2623
.sym 35014 $auto$alumacc.cc:474:replace_alu$4048.C[32]
.sym 35019 VexRiscv._zz_35_[14]
.sym 35020 VexRiscv._zz_316_[32]
.sym 35023 VexRiscv._zz_194_[10]
.sym 35024 $abc$40840$n4642
.sym 35025 $abc$40840$n4272_1
.sym 35027 VexRiscv._zz_316_[9]
.sym 35030 $abc$40840$n2629
.sym 35033 $abc$40840$n4938_1
.sym 35036 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 35037 $abc$40840$n4271
.sym 35039 VexRiscv._zz_314_[32]
.sym 35041 VexRiscv.memory_arbitration_isValid
.sym 35042 $abc$40840$n4974
.sym 35043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 35045 VexRiscv.execute_to_memory_IS_DIV
.sym 35046 VexRiscv._zz_35_[9]
.sym 35047 $abc$40840$n4245
.sym 35048 $abc$40840$n4378
.sym 35049 $abc$40840$n4994
.sym 35050 $abc$40840$n3647_1
.sym 35051 $auto$alumacc.cc:474:replace_alu$4048.C[33]
.sym 35053 VexRiscv._zz_316_[32]
.sym 35054 VexRiscv._zz_314_[32]
.sym 35055 $auto$alumacc.cc:474:replace_alu$4048.C[32]
.sym 35059 VexRiscv._zz_314_[32]
.sym 35060 VexRiscv._zz_316_[32]
.sym 35061 $auto$alumacc.cc:474:replace_alu$4048.C[33]
.sym 35064 $abc$40840$n4272_1
.sym 35065 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 35066 $abc$40840$n3647_1
.sym 35070 VexRiscv.execute_to_memory_IS_DIV
.sym 35071 VexRiscv.memory_arbitration_isValid
.sym 35072 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 35073 $abc$40840$n4271
.sym 35076 VexRiscv._zz_35_[14]
.sym 35077 $abc$40840$n4938_1
.sym 35079 $abc$40840$n4994
.sym 35082 $abc$40840$n4974
.sym 35084 $abc$40840$n4938_1
.sym 35085 VexRiscv._zz_35_[9]
.sym 35089 VexRiscv._zz_316_[9]
.sym 35090 VexRiscv._zz_194_[10]
.sym 35091 $abc$40840$n4245
.sym 35095 VexRiscv._zz_35_[14]
.sym 35096 $abc$40840$n4642
.sym 35097 $abc$40840$n4378
.sym 35098 $abc$40840$n2629
.sym 35099 clk12_$glb_clk
.sym 35100 $abc$40840$n233_$glb_sr
.sym 35101 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 35102 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 35103 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 35104 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 35105 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 35106 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 35107 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 35108 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 35109 VexRiscv._zz_35_[7]
.sym 35111 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 35112 VexRiscv.decode_to_execute_RS2[15]
.sym 35113 VexRiscv._zz_79_[6]
.sym 35114 $abc$40840$n5311_1
.sym 35115 $abc$40840$n4596_1
.sym 35116 $abc$40840$n4989_1
.sym 35118 VexRiscv._zz_314_[25]
.sym 35119 VexRiscv._zz_35_[7]
.sym 35120 $abc$40840$n6146
.sym 35122 $abc$40840$n6150
.sym 35123 VexRiscv._zz_194_[2]
.sym 35124 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 35125 VexRiscv._zz_314_[32]
.sym 35126 VexRiscv._zz_321_[0]
.sym 35127 $abc$40840$n4245
.sym 35128 $abc$40840$n3647_1
.sym 35129 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 35130 VexRiscv._zz_328_
.sym 35131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 35132 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 35133 $abc$40840$n4245
.sym 35134 $abc$40840$n4378
.sym 35135 $abc$40840$n3855
.sym 35136 $abc$40840$n2642
.sym 35142 VexRiscv._zz_194_[13]
.sym 35144 $abc$40840$n3647_1
.sym 35145 $abc$40840$n4245
.sym 35146 $abc$40840$n5310_1
.sym 35148 $abc$40840$n4280_1
.sym 35149 VexRiscv.execute_to_memory_IS_DIV
.sym 35150 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 35152 VexRiscv._zz_35_[4]
.sym 35153 $abc$40840$n2597
.sym 35154 $abc$40840$n4954
.sym 35155 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 35157 $abc$40840$n5308_1
.sym 35160 VexRiscv._zz_316_[12]
.sym 35162 $abc$40840$n4281
.sym 35163 VexRiscv.memory_arbitration_isValid
.sym 35164 $abc$40840$n4938_1
.sym 35166 VexRiscv._zz_321_[0]
.sym 35167 VexRiscv._zz_193_[31]
.sym 35168 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 35170 $abc$40840$n5311_1
.sym 35172 VexRiscv._zz_193_[26]
.sym 35176 VexRiscv._zz_321_[0]
.sym 35178 VexRiscv._zz_193_[26]
.sym 35181 VexRiscv.memory_arbitration_isValid
.sym 35182 $abc$40840$n4280_1
.sym 35183 VexRiscv.execute_to_memory_IS_DIV
.sym 35184 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 35188 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 35193 VexRiscv._zz_321_[0]
.sym 35194 VexRiscv._zz_193_[31]
.sym 35199 VexRiscv._zz_316_[12]
.sym 35201 VexRiscv._zz_194_[13]
.sym 35202 $abc$40840$n4245
.sym 35205 $abc$40840$n4954
.sym 35206 $abc$40840$n4938_1
.sym 35207 VexRiscv._zz_35_[4]
.sym 35211 $abc$40840$n3647_1
.sym 35213 $abc$40840$n4281
.sym 35214 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 35217 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 35218 $abc$40840$n5308_1
.sym 35219 $abc$40840$n5311_1
.sym 35220 $abc$40840$n5310_1
.sym 35221 $abc$40840$n2597
.sym 35222 clk12_$glb_clk
.sym 35223 VexRiscv.reset_$glb_sr
.sym 35224 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 35225 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 35226 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 35227 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 35228 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 35229 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 35230 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 35231 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 35233 VexRiscv._zz_50_[10]
.sym 35235 $abc$40840$n3728
.sym 35237 $abc$40840$n3993
.sym 35238 $abc$40840$n6779
.sym 35239 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 35240 VexRiscv._zz_35_[4]
.sym 35241 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 35242 VexRiscv._zz_194_[15]
.sym 35243 VexRiscv._zz_194_[9]
.sym 35244 VexRiscv._zz_35_[11]
.sym 35245 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 35246 grant
.sym 35247 $PACKER_VCC_NET
.sym 35248 spiflash_bus_dat_r[1]
.sym 35249 $abc$40840$n6170
.sym 35250 $abc$40840$n4938_1
.sym 35251 $abc$40840$n6168
.sym 35252 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 35253 VexRiscv._zz_193_[31]
.sym 35254 VexRiscv._zz_194_[1]
.sym 35255 VexRiscv._zz_194_[29]
.sym 35256 $abc$40840$n3904
.sym 35257 VexRiscv._zz_314_[27]
.sym 35258 VexRiscv._zz_193_[12]
.sym 35259 basesoc_adr[0]
.sym 35265 $abc$40840$n4274_1
.sym 35266 VexRiscv._zz_35_[12]
.sym 35267 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 35268 $abc$40840$n4991
.sym 35270 VexRiscv._zz_316_[17]
.sym 35274 VexRiscv._zz_194_[16]
.sym 35275 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 35276 $abc$40840$n4938_1
.sym 35279 VexRiscv.execute_to_memory_IS_DIV
.sym 35280 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 35281 VexRiscv._zz_194_[18]
.sym 35283 $abc$40840$n4986_1
.sym 35285 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 35289 VexRiscv._zz_316_[15]
.sym 35290 $abc$40840$n4610_1
.sym 35291 VexRiscv.memory_arbitration_isValid
.sym 35292 $abc$40840$n2597
.sym 35293 $abc$40840$n4245
.sym 35294 $abc$40840$n4378
.sym 35296 $abc$40840$n4980
.sym 35298 VexRiscv._zz_194_[18]
.sym 35299 VexRiscv._zz_316_[17]
.sym 35301 $abc$40840$n4245
.sym 35304 VexRiscv._zz_35_[12]
.sym 35305 $abc$40840$n4378
.sym 35307 $abc$40840$n4610_1
.sym 35311 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 35313 $abc$40840$n4991
.sym 35316 $abc$40840$n4991
.sym 35317 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 35319 $abc$40840$n4980
.sym 35322 $abc$40840$n4986_1
.sym 35323 VexRiscv._zz_35_[12]
.sym 35324 $abc$40840$n4938_1
.sym 35328 VexRiscv._zz_316_[15]
.sym 35330 $abc$40840$n4245
.sym 35331 VexRiscv._zz_194_[16]
.sym 35334 $abc$40840$n4274_1
.sym 35335 VexRiscv.memory_arbitration_isValid
.sym 35336 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 35337 VexRiscv.execute_to_memory_IS_DIV
.sym 35342 $abc$40840$n4991
.sym 35343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 35344 $abc$40840$n2597
.sym 35345 clk12_$glb_clk
.sym 35346 VexRiscv.reset_$glb_sr
.sym 35347 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 35348 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 35349 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 35350 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 35351 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 35352 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 35353 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 35354 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 35355 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 35359 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 35360 $abc$40840$n5310_1
.sym 35362 VexRiscv._zz_50_[8]
.sym 35363 VexRiscv._zz_311_
.sym 35364 $abc$40840$n4991
.sym 35366 VexRiscv._zz_316_[10]
.sym 35367 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 35368 VexRiscv._zz_328_
.sym 35369 $abc$40840$n4985_1
.sym 35370 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 35371 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 35372 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 35373 $abc$40840$n2516
.sym 35374 VexRiscv._zz_194_[28]
.sym 35375 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 35376 VexRiscv._zz_316_[31]
.sym 35377 VexRiscv._zz_233_
.sym 35378 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 35379 $abc$40840$n6089
.sym 35380 VexRiscv._zz_193_[18]
.sym 35381 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 35382 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 35388 $abc$40840$n4296
.sym 35389 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 35390 $abc$40840$n4295
.sym 35395 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 35396 VexRiscv._zz_194_[19]
.sym 35397 VexRiscv.memory_arbitration_isValid
.sym 35399 $abc$40840$n4245
.sym 35400 $abc$40840$n3647_1
.sym 35401 $abc$40840$n4290
.sym 35402 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 35406 VexRiscv._zz_316_[24]
.sym 35407 VexRiscv._zz_316_[18]
.sym 35408 $abc$40840$n4289
.sym 35409 VexRiscv._zz_316_[28]
.sym 35411 VexRiscv.execute_to_memory_IS_DIV
.sym 35412 VexRiscv._zz_194_[25]
.sym 35413 $abc$40840$n4317
.sym 35414 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 35415 VexRiscv._zz_194_[29]
.sym 35416 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 35422 $abc$40840$n3647_1
.sym 35423 $abc$40840$n4317
.sym 35424 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 35427 VexRiscv._zz_194_[25]
.sym 35428 $abc$40840$n4245
.sym 35430 VexRiscv._zz_316_[24]
.sym 35434 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 35435 $abc$40840$n4296
.sym 35436 $abc$40840$n3647_1
.sym 35439 VexRiscv.execute_to_memory_IS_DIV
.sym 35440 $abc$40840$n4289
.sym 35441 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 35442 VexRiscv.memory_arbitration_isValid
.sym 35446 $abc$40840$n3647_1
.sym 35447 $abc$40840$n4290
.sym 35448 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 35452 VexRiscv._zz_194_[29]
.sym 35453 VexRiscv._zz_316_[28]
.sym 35454 $abc$40840$n4245
.sym 35457 VexRiscv.memory_arbitration_isValid
.sym 35458 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 35459 $abc$40840$n4295
.sym 35460 VexRiscv.execute_to_memory_IS_DIV
.sym 35463 VexRiscv._zz_316_[18]
.sym 35464 $abc$40840$n4245
.sym 35465 VexRiscv._zz_194_[19]
.sym 35470 $abc$40840$n6170
.sym 35471 $abc$40840$n6168
.sym 35472 $abc$40840$n6206
.sym 35473 $abc$40840$n6180
.sym 35474 $abc$40840$n3620
.sym 35475 $abc$40840$n6182
.sym 35476 spram_bus_ack
.sym 35477 VexRiscv._zz_35_[30]
.sym 35478 $abc$40840$n3647_1
.sym 35479 VexRiscv.memory_arbitration_isValid
.sym 35480 $abc$40840$n4648
.sym 35481 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 35482 $abc$40840$n4316_1
.sym 35483 $abc$40840$n6202
.sym 35484 VexRiscv._zz_321_[0]
.sym 35485 $abc$40840$n4993
.sym 35487 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 35488 $abc$40840$n3647_1
.sym 35489 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 35490 basesoc_we
.sym 35492 VexRiscv._zz_35_[29]
.sym 35493 $abc$40840$n4059
.sym 35494 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 35495 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 35496 VexRiscv._zz_193_[26]
.sym 35497 VexRiscv._zz_35_[16]
.sym 35498 $abc$40840$n2629
.sym 35499 $abc$40840$n9
.sym 35500 $abc$40840$n2623
.sym 35502 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 35503 spiflash_bus_dat_r[4]
.sym 35504 VexRiscv._zz_50_[10]
.sym 35505 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 35514 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 35515 VexRiscv._zz_316_[19]
.sym 35517 VexRiscv._zz_316_[16]
.sym 35518 $abc$40840$n4938_1
.sym 35519 $abc$40840$n4325_1
.sym 35522 VexRiscv._zz_35_[15]
.sym 35524 VexRiscv._zz_316_[27]
.sym 35526 $abc$40840$n4998_1
.sym 35527 VexRiscv._zz_321_[0]
.sym 35528 VexRiscv._zz_194_[17]
.sym 35529 $abc$40840$n2275
.sym 35530 $abc$40840$n4326
.sym 35531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 35533 VexRiscv.memory_arbitration_isValid
.sym 35534 VexRiscv._zz_194_[28]
.sym 35535 basesoc_counter[1]
.sym 35536 VexRiscv.execute_to_memory_IS_DIV
.sym 35537 VexRiscv._zz_194_[20]
.sym 35538 basesoc_counter[0]
.sym 35539 $abc$40840$n4245
.sym 35540 VexRiscv._zz_193_[18]
.sym 35541 $abc$40840$n3647_1
.sym 35544 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 35545 $abc$40840$n4326
.sym 35547 $abc$40840$n3647_1
.sym 35550 VexRiscv._zz_194_[20]
.sym 35552 $abc$40840$n4245
.sym 35553 VexRiscv._zz_316_[19]
.sym 35556 basesoc_counter[0]
.sym 35559 basesoc_counter[1]
.sym 35562 VexRiscv._zz_194_[28]
.sym 35563 VexRiscv._zz_316_[27]
.sym 35564 $abc$40840$n4245
.sym 35568 VexRiscv._zz_316_[16]
.sym 35569 $abc$40840$n4245
.sym 35571 VexRiscv._zz_194_[17]
.sym 35575 VexRiscv._zz_193_[18]
.sym 35577 VexRiscv._zz_321_[0]
.sym 35580 VexRiscv.execute_to_memory_IS_DIV
.sym 35581 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 35582 VexRiscv.memory_arbitration_isValid
.sym 35583 $abc$40840$n4325_1
.sym 35586 $abc$40840$n4938_1
.sym 35587 $abc$40840$n4998_1
.sym 35589 VexRiscv._zz_35_[15]
.sym 35590 $abc$40840$n2275
.sym 35591 clk12_$glb_clk
.sym 35592 sys_rst_$glb_sr
.sym 35593 VexRiscv._zz_314_[23]
.sym 35594 $abc$40840$n6190
.sym 35595 VexRiscv._zz_35_[20]
.sym 35596 $abc$40840$n6196
.sym 35597 $abc$40840$n4337_1
.sym 35598 $abc$40840$n4338
.sym 35599 spiflash_bus_dat_r[5]
.sym 35600 VexRiscv._zz_35_[31]
.sym 35602 $abc$40840$n3925
.sym 35603 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 35604 $abc$40840$n3926
.sym 35605 VexRiscv._zz_193_[16]
.sym 35606 VexRiscv._zz_194_[26]
.sym 35607 $PACKER_VCC_NET
.sym 35608 basesoc_dat_w[5]
.sym 35609 VexRiscv._zz_194_[19]
.sym 35610 VexRiscv._zz_35_[30]
.sym 35611 $abc$40840$n4413_1
.sym 35612 $PACKER_VCC_NET
.sym 35614 VexRiscv.decode_to_execute_RS2[22]
.sym 35615 VexRiscv._zz_79_[25]
.sym 35616 VexRiscv._zz_50_[8]
.sym 35617 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 35618 $abc$40840$n4562_1
.sym 35619 VexRiscv.memory_arbitration_isValid
.sym 35620 $abc$40840$n4977_1
.sym 35621 basesoc_counter[1]
.sym 35622 VexRiscv._zz_321_[0]
.sym 35623 $abc$40840$n3855
.sym 35624 $abc$40840$n5299
.sym 35625 $abc$40840$n4245
.sym 35626 VexRiscv._zz_129_[6]
.sym 35627 $abc$40840$n3647_1
.sym 35628 $abc$40840$n2642
.sym 35634 $abc$40840$n3647_1
.sym 35636 $abc$40840$n4313_1
.sym 35637 VexRiscv.memory_arbitration_isValid
.sym 35638 VexRiscv.execute_to_memory_IS_DIV
.sym 35641 VexRiscv.execute_to_memory_IS_DIV
.sym 35643 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 35644 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 35646 $abc$40840$n4293
.sym 35647 VexRiscv._zz_190_
.sym 35648 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 35650 $abc$40840$n4292
.sym 35651 $abc$40840$n4245
.sym 35652 $abc$40840$n2642
.sym 35653 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 35654 VexRiscv._zz_316_[23]
.sym 35656 VexRiscv._zz_194_[27]
.sym 35659 $abc$40840$n4314
.sym 35660 VexRiscv._zz_316_[26]
.sym 35661 VexRiscv._zz_194_[24]
.sym 35663 VexRiscv._zz_233_
.sym 35664 $abc$40840$n235
.sym 35667 $abc$40840$n3647_1
.sym 35668 $abc$40840$n4293
.sym 35670 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 35673 $abc$40840$n4245
.sym 35674 VexRiscv._zz_194_[24]
.sym 35676 VexRiscv._zz_316_[23]
.sym 35679 $abc$40840$n3647_1
.sym 35681 $abc$40840$n4314
.sym 35682 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 35687 $abc$40840$n235
.sym 35691 VexRiscv.execute_to_memory_IS_DIV
.sym 35692 VexRiscv.memory_arbitration_isValid
.sym 35693 $abc$40840$n4313_1
.sym 35694 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 35697 VexRiscv._zz_316_[26]
.sym 35699 $abc$40840$n4245
.sym 35700 VexRiscv._zz_194_[27]
.sym 35705 VexRiscv._zz_190_
.sym 35709 VexRiscv.execute_to_memory_IS_DIV
.sym 35710 $abc$40840$n4292
.sym 35711 VexRiscv.memory_arbitration_isValid
.sym 35712 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 35713 $abc$40840$n2642
.sym 35714 clk12_$glb_clk
.sym 35715 VexRiscv._zz_233_
.sym 35716 VexRiscv._zz_321_[7]
.sym 35717 $abc$40840$n4307_1
.sym 35718 VexRiscv._zz_321_[8]
.sym 35719 VexRiscv._zz_321_[6]
.sym 35720 VexRiscv._zz_321_[5]
.sym 35721 VexRiscv._zz_35_[21]
.sym 35722 $abc$40840$n7853
.sym 35723 VexRiscv._zz_321_[4]
.sym 35724 $abc$40840$n7857
.sym 35727 $abc$40840$n4980
.sym 35728 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35729 $abc$40840$n3993
.sym 35730 $abc$40840$n4734_1
.sym 35731 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 35732 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 35734 $PACKER_VCC_NET
.sym 35735 VexRiscv._zz_190_
.sym 35737 $abc$40840$n3895_1
.sym 35738 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 35739 VexRiscv._zz_316_[20]
.sym 35740 basesoc_adr[0]
.sym 35741 spiflash_bus_dat_r[0]
.sym 35742 VexRiscv._zz_193_[12]
.sym 35743 $abc$40840$n3904
.sym 35744 spiflash_bus_dat_r[1]
.sym 35745 $abc$40840$n4997
.sym 35747 $abc$40840$n235
.sym 35748 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 35749 VexRiscv._zz_193_[31]
.sym 35750 $abc$40840$n235
.sym 35751 $abc$40840$n4657
.sym 35758 VexRiscv._zz_321_[10]
.sym 35762 VexRiscv._zz_321_[12]
.sym 35765 VexRiscv._zz_311_
.sym 35766 VexRiscv._zz_321_[10]
.sym 35769 VexRiscv._zz_321_[1]
.sym 35773 $abc$40840$n233
.sym 35774 $abc$40840$n5290
.sym 35775 $abc$40840$n2629
.sym 35776 $abc$40840$n5296
.sym 35779 VexRiscv._zz_321_[3]
.sym 35780 VexRiscv._zz_321_[2]
.sym 35781 $abc$40840$n233
.sym 35783 $abc$40840$n5293
.sym 35784 $abc$40840$n5314
.sym 35787 $abc$40840$n5287
.sym 35788 VexRiscv._zz_321_[4]
.sym 35791 VexRiscv._zz_321_[1]
.sym 35792 $abc$40840$n233
.sym 35793 $abc$40840$n5287
.sym 35796 $abc$40840$n233
.sym 35797 $abc$40840$n5314
.sym 35798 VexRiscv._zz_321_[10]
.sym 35803 $abc$40840$n233
.sym 35805 VexRiscv._zz_311_
.sym 35809 VexRiscv._zz_321_[10]
.sym 35814 $abc$40840$n233
.sym 35815 VexRiscv._zz_321_[2]
.sym 35817 $abc$40840$n5290
.sym 35820 VexRiscv._zz_321_[12]
.sym 35827 $abc$40840$n233
.sym 35828 VexRiscv._zz_321_[4]
.sym 35829 $abc$40840$n5296
.sym 35832 $abc$40840$n5293
.sym 35834 $abc$40840$n233
.sym 35835 VexRiscv._zz_321_[3]
.sym 35836 $abc$40840$n2629
.sym 35837 clk12_$glb_clk
.sym 35839 VexRiscv._zz_321_[22]
.sym 35840 $abc$40840$n7863
.sym 35841 VexRiscv._zz_321_[19]
.sym 35842 $abc$40840$n7864
.sym 35843 VexRiscv._zz_321_[21]
.sym 35844 $abc$40840$n7867
.sym 35845 $abc$40840$n7861
.sym 35846 array_muxed0[9]
.sym 35848 $abc$40840$n7865
.sym 35849 basesoc_adr[0]
.sym 35851 VexRiscv._zz_194_[25]
.sym 35852 VexRiscv._zz_311_
.sym 35853 $abc$40840$n5308
.sym 35854 VexRiscv._zz_50_[8]
.sym 35855 VexRiscv._zz_321_[9]
.sym 35856 VexRiscv._zz_321_[4]
.sym 35857 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 35858 basesoc_vexriscv_ibus_adr[28]
.sym 35859 $abc$40840$n7860
.sym 35860 $abc$40840$n4373_1
.sym 35861 VexRiscv._zz_321_[1]
.sym 35862 VexRiscv._zz_321_[8]
.sym 35863 $abc$40840$n6089
.sym 35864 VexRiscv._zz_195_[32]
.sym 35865 $abc$40840$n4763_1
.sym 35866 $abc$40840$n5350
.sym 35867 VexRiscv._zz_193_[18]
.sym 35868 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 35870 $abc$40840$n5356
.sym 35872 VexRiscv._zz_129_[0]
.sym 35873 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 35874 VexRiscv._zz_321_[2]
.sym 35880 VexRiscv._zz_321_[14]
.sym 35882 $abc$40840$n2629
.sym 35888 $abc$40840$n233
.sym 35891 VexRiscv._zz_321_[18]
.sym 35893 VexRiscv._zz_321_[12]
.sym 35895 VexRiscv._zz_321_[13]
.sym 35896 VexRiscv._zz_321_[15]
.sym 35898 VexRiscv._zz_321_[19]
.sym 35899 $abc$40840$n5338
.sym 35900 VexRiscv._zz_321_[11]
.sym 35901 $abc$40840$n5341
.sym 35906 $abc$40840$n5317
.sym 35907 $abc$40840$n5320
.sym 35908 $abc$40840$n5323
.sym 35909 $abc$40840$n5326
.sym 35910 $abc$40840$n5329
.sym 35913 VexRiscv._zz_321_[15]
.sym 35914 $abc$40840$n5329
.sym 35916 $abc$40840$n233
.sym 35919 $abc$40840$n5317
.sym 35921 $abc$40840$n233
.sym 35922 VexRiscv._zz_321_[11]
.sym 35925 VexRiscv._zz_321_[18]
.sym 35926 $abc$40840$n233
.sym 35928 $abc$40840$n5338
.sym 35931 $abc$40840$n233
.sym 35932 VexRiscv._zz_321_[19]
.sym 35933 $abc$40840$n5341
.sym 35937 $abc$40840$n5320
.sym 35939 VexRiscv._zz_321_[12]
.sym 35940 $abc$40840$n233
.sym 35943 $abc$40840$n233
.sym 35945 $abc$40840$n5323
.sym 35946 VexRiscv._zz_321_[13]
.sym 35949 VexRiscv._zz_321_[18]
.sym 35955 $abc$40840$n233
.sym 35956 VexRiscv._zz_321_[14]
.sym 35958 $abc$40840$n5326
.sym 35959 $abc$40840$n2629
.sym 35960 clk12_$glb_clk
.sym 35962 VexRiscv._zz_321_[23]
.sym 35963 VexRiscv._zz_321_[29]
.sym 35964 $abc$40840$n7878
.sym 35965 VexRiscv._zz_321_[30]
.sym 35966 VexRiscv._zz_321_[24]
.sym 35967 $abc$40840$n7880
.sym 35968 VexRiscv._zz_321_[27]
.sym 35969 VexRiscv._zz_321_[28]
.sym 35970 $abc$40840$n7869
.sym 35971 $abc$40840$n7867
.sym 35974 $abc$40840$n5017
.sym 35975 basesoc_vexriscv_ibus_adr[26]
.sym 35976 VexRiscv._zz_35_[26]
.sym 35977 $abc$40840$n4641
.sym 35978 $PACKER_VCC_NET
.sym 35979 array_muxed0[9]
.sym 35980 VexRiscv.decode_to_execute_RS2[25]
.sym 35981 $abc$40840$n3904
.sym 35982 $abc$40840$n2653
.sym 35983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 35984 $abc$40840$n233
.sym 35985 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 35986 basesoc_vexriscv_ibus_adr[15]
.sym 35987 VexRiscv._zz_193_[26]
.sym 35988 $abc$40840$n2629
.sym 35989 serial_rx
.sym 35990 VexRiscv._zz_129_[3]
.sym 35991 VexRiscv._zz_193_[1]
.sym 35992 $abc$40840$n3926
.sym 35993 $abc$40840$n5371
.sym 35994 $abc$40840$n4379_1
.sym 35995 $abc$40840$n5374
.sym 35996 spiflash_bus_dat_r[2]
.sym 35997 VexRiscv._zz_170_[1]
.sym 36004 VexRiscv._zz_195_[25]
.sym 36005 $abc$40840$n2516
.sym 36008 VexRiscv._zz_129_[3]
.sym 36009 VexRiscv._zz_197_
.sym 36011 spiflash_bus_dat_r[0]
.sym 36012 $abc$40840$n4065
.sym 36013 $abc$40840$n3904
.sym 36015 $abc$40840$n3895_1
.sym 36017 VexRiscv.decode_to_execute_RS2[9]
.sym 36019 VexRiscv._zz_194_[25]
.sym 36020 VexRiscv._zz_321_[29]
.sym 36021 $abc$40840$n3904
.sym 36024 VexRiscv._zz_195_[32]
.sym 36026 VexRiscv._zz_321_[31]
.sym 36027 VexRiscv.decode_to_execute_RS2[15]
.sym 36030 $abc$40840$n4058_1
.sym 36034 spiflash_bus_dat_r[1]
.sym 36036 VexRiscv._zz_197_
.sym 36039 VexRiscv._zz_129_[3]
.sym 36042 $abc$40840$n3904
.sym 36043 spiflash_bus_dat_r[1]
.sym 36044 $abc$40840$n3895_1
.sym 36045 $abc$40840$n4065
.sym 36050 VexRiscv._zz_197_
.sym 36051 VexRiscv.decode_to_execute_RS2[15]
.sym 36054 VexRiscv._zz_195_[25]
.sym 36056 VexRiscv._zz_195_[32]
.sym 36057 VexRiscv._zz_194_[25]
.sym 36063 VexRiscv._zz_321_[29]
.sym 36066 VexRiscv._zz_321_[31]
.sym 36072 VexRiscv._zz_197_
.sym 36075 VexRiscv.decode_to_execute_RS2[9]
.sym 36078 $abc$40840$n3895_1
.sym 36079 $abc$40840$n4058_1
.sym 36080 spiflash_bus_dat_r[0]
.sym 36081 $abc$40840$n3904
.sym 36082 $abc$40840$n2516
.sym 36083 clk12_$glb_clk
.sym 36084 sys_rst_$glb_sr
.sym 36085 array_muxed1[18]
.sym 36086 basesoc_vexriscv_dbus_adr[9]
.sym 36087 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 36088 $abc$40840$n4058_1
.sym 36089 $abc$40840$n4060_1
.sym 36090 basesoc_vexriscv_dbus_adr[21]
.sym 36091 array_muxed1[16]
.sym 36092 basesoc_vexriscv_dbus_adr[19]
.sym 36093 $abc$40840$n7879
.sym 36094 VexRiscv._zz_195_[25]
.sym 36095 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36097 basesoc_vexriscv_dbus_adr[7]
.sym 36098 VexRiscv._zz_321_[27]
.sym 36099 $PACKER_VCC_NET
.sym 36101 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 36102 VexRiscv._zz_288_[2]
.sym 36104 VexRiscv._zz_35_[16]
.sym 36105 basesoc_uart_phy_storage[31]
.sym 36106 VexRiscv.decode_to_execute_RS2[13]
.sym 36108 $abc$40840$n5359
.sym 36109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 36110 VexRiscv._zz_129_[6]
.sym 36111 $abc$40840$n4562_1
.sym 36112 $abc$40840$n5382
.sym 36113 $abc$40840$n4977_1
.sym 36115 $abc$40840$n3855
.sym 36116 basesoc_we
.sym 36117 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 36118 VexRiscv._zz_129_[2]
.sym 36119 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 36120 $abc$40840$n2656
.sym 36129 basesoc_vexriscv_ibus_adr[17]
.sym 36135 VexRiscv._zz_197_
.sym 36137 basesoc_vexriscv_dbus_adr[17]
.sym 36140 grant
.sym 36142 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 36144 $abc$40840$n2656
.sym 36145 $abc$40840$n4058_1
.sym 36146 $abc$40840$n4061
.sym 36147 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 36148 VexRiscv.decode_to_execute_RS2[21]
.sym 36149 VexRiscv.decode_to_execute_RS2[23]
.sym 36153 VexRiscv.decode_to_execute_RS2[22]
.sym 36154 $abc$40840$n4060_1
.sym 36155 $abc$40840$n4059
.sym 36156 VexRiscv.decode_to_execute_RS2[16]
.sym 36161 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 36165 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 36172 VexRiscv.decode_to_execute_RS2[23]
.sym 36173 VexRiscv._zz_197_
.sym 36177 $abc$40840$n4058_1
.sym 36178 $abc$40840$n4061
.sym 36179 $abc$40840$n4060_1
.sym 36180 $abc$40840$n4059
.sym 36183 basesoc_vexriscv_dbus_adr[17]
.sym 36184 basesoc_vexriscv_ibus_adr[17]
.sym 36186 grant
.sym 36190 VexRiscv._zz_197_
.sym 36192 VexRiscv.decode_to_execute_RS2[21]
.sym 36195 VexRiscv._zz_197_
.sym 36198 VexRiscv.decode_to_execute_RS2[16]
.sym 36202 VexRiscv.decode_to_execute_RS2[22]
.sym 36204 VexRiscv._zz_197_
.sym 36205 $abc$40840$n2656
.sym 36206 clk12_$glb_clk
.sym 36208 VexRiscv._zz_193_[5]
.sym 36209 $abc$40840$n6754_1
.sym 36210 VexRiscv._zz_193_[1]
.sym 36211 $abc$40840$n4789_1
.sym 36212 $abc$40840$n5380
.sym 36213 $abc$40840$n6753_1
.sym 36214 VexRiscv._zz_193_[0]
.sym 36215 VexRiscv._zz_193_[9]
.sym 36216 VexRiscv._zz_319_
.sym 36217 basesoc_vexriscv_dbus_adr[21]
.sym 36220 VexRiscv.decode_to_execute_RS2[18]
.sym 36221 VexRiscv._zz_197_
.sym 36222 VexRiscv.decode_to_execute_RS2[14]
.sym 36223 VexRiscv.decode_to_execute_RS2[20]
.sym 36225 grant
.sym 36227 VexRiscv._zz_199_[18]
.sym 36228 grant
.sym 36230 $abc$40840$n5029
.sym 36231 $abc$40840$n2653
.sym 36232 $abc$40840$n4790
.sym 36233 VexRiscv._zz_199_[16]
.sym 36234 VexRiscv._zz_193_[12]
.sym 36235 $abc$40840$n235
.sym 36236 $abc$40840$n2653
.sym 36237 $abc$40840$n4997
.sym 36238 $abc$40840$n2633
.sym 36239 VexRiscv.CsrPlugin_mepc[19]
.sym 36240 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 36241 $abc$40840$n4939
.sym 36242 VexRiscv.decode_to_execute_RS2[16]
.sym 36243 $abc$40840$n4657
.sym 36250 VexRiscv.decode_to_execute_RS2[25]
.sym 36251 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 36252 VexRiscv._zz_288_[15]
.sym 36254 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 36258 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 36259 $abc$40840$n235
.sym 36260 sys_rst
.sym 36261 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 36262 $abc$40840$n3660_1
.sym 36265 VexRiscv._zz_151_[15]
.sym 36266 VexRiscv.CsrPlugin_hadException
.sym 36270 VexRiscv._zz_197_
.sym 36271 VexRiscv._zz_192_
.sym 36272 $abc$40840$n3728
.sym 36275 $abc$40840$n3855
.sym 36276 basesoc_we
.sym 36277 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 36278 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36279 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36280 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 36285 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 36288 VexRiscv.decode_to_execute_RS2[25]
.sym 36290 VexRiscv._zz_197_
.sym 36294 sys_rst
.sym 36295 $abc$40840$n3728
.sym 36296 basesoc_we
.sym 36297 $abc$40840$n3855
.sym 36301 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 36306 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 36312 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 36313 VexRiscv._zz_151_[15]
.sym 36314 VexRiscv._zz_288_[15]
.sym 36318 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 36319 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 36320 $abc$40840$n3660_1
.sym 36321 VexRiscv.CsrPlugin_hadException
.sym 36324 $abc$40840$n235
.sym 36325 VexRiscv._zz_192_
.sym 36326 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 36327 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36328 $abc$40840$n8283_$glb_ce
.sym 36329 clk12_$glb_clk
.sym 36331 VexRiscv._zz_193_[13]
.sym 36332 $abc$40840$n4756_1
.sym 36333 $abc$40840$n4772_1
.sym 36334 $abc$40840$n5734
.sym 36335 VexRiscv._zz_193_[10]
.sym 36336 VexRiscv._zz_193_[11]
.sym 36337 VexRiscv._zz_193_[14]
.sym 36338 VexRiscv._zz_193_[12]
.sym 36339 VexRiscv._zz_32_[1]
.sym 36340 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 36345 VexRiscv._zz_49_[1]
.sym 36346 $abc$40840$n4068
.sym 36347 VexRiscv.decode_to_execute_RS2[19]
.sym 36348 VexRiscv._zz_151_[23]
.sym 36349 basesoc_vexriscv_dbus_adr[18]
.sym 36350 $abc$40840$n4939
.sym 36351 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 36352 $abc$40840$n5478_1
.sym 36353 basesoc_vexriscv_dbus_adr[23]
.sym 36354 VexRiscv.execute_to_memory_IS_DIV
.sym 36355 $abc$40840$n6089
.sym 36356 $abc$40840$n2502
.sym 36357 $PACKER_VCC_NET
.sym 36358 VexRiscv._zz_41_[19]
.sym 36359 VexRiscv._zz_193_[18]
.sym 36360 VexRiscv.decode_to_execute_RS2[15]
.sym 36361 basesoc_uart_phy_rx
.sym 36362 VexRiscv._zz_195_[32]
.sym 36363 VexRiscv._zz_151_[22]
.sym 36364 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 36365 $abc$40840$n4763_1
.sym 36366 VexRiscv._zz_199_[17]
.sym 36372 VexRiscv._zz_188_
.sym 36374 $abc$40840$n2641
.sym 36375 VexRiscv.decode_to_execute_RS2[22]
.sym 36376 VexRiscv.decode_to_execute_RS2[25]
.sym 36377 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 36379 VexRiscv.decode_to_execute_RS2[24]
.sym 36380 $abc$40840$n4198
.sym 36381 VexRiscv.decode_to_execute_RS2[23]
.sym 36383 $abc$40840$n3932
.sym 36385 VexRiscv._zz_151_[15]
.sym 36386 $abc$40840$n4652
.sym 36387 VexRiscv._zz_49_[1]
.sym 36389 VexRiscv._zz_151_[22]
.sym 36390 $PACKER_VCC_NET
.sym 36392 $abc$40840$n4201
.sym 36396 $abc$40840$n6750_1
.sym 36398 $abc$40840$n4772_1
.sym 36399 VexRiscv._zz_47_[1]
.sym 36401 VexRiscv._zz_47_[0]
.sym 36402 VexRiscv._zz_49_[0]
.sym 36403 $abc$40840$n4345
.sym 36405 VexRiscv._zz_49_[1]
.sym 36406 VexRiscv._zz_151_[22]
.sym 36407 $abc$40840$n4201
.sym 36408 VexRiscv._zz_49_[0]
.sym 36414 $PACKER_VCC_NET
.sym 36417 VexRiscv._zz_47_[0]
.sym 36418 $abc$40840$n4652
.sym 36419 VexRiscv._zz_47_[1]
.sym 36420 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 36423 $abc$40840$n4772_1
.sym 36424 $abc$40840$n3932
.sym 36425 $abc$40840$n6750_1
.sym 36426 $abc$40840$n4345
.sym 36429 $PACKER_VCC_NET
.sym 36436 VexRiscv._zz_188_
.sym 36441 VexRiscv._zz_49_[1]
.sym 36442 VexRiscv._zz_49_[0]
.sym 36443 VexRiscv._zz_151_[15]
.sym 36444 $abc$40840$n4198
.sym 36447 VexRiscv.decode_to_execute_RS2[24]
.sym 36448 VexRiscv.decode_to_execute_RS2[23]
.sym 36449 VexRiscv.decode_to_execute_RS2[22]
.sym 36450 VexRiscv.decode_to_execute_RS2[25]
.sym 36451 $abc$40840$n2641
.sym 36452 clk12_$glb_clk
.sym 36454 VexRiscv._zz_199_[16]
.sym 36455 $abc$40840$n6735_1
.sym 36456 VexRiscv._zz_199_[21]
.sym 36457 VexRiscv.decode_to_execute_RS2[21]
.sym 36458 $abc$40840$n6747_1
.sym 36459 VexRiscv.decode_to_execute_RS2[10]
.sym 36460 VexRiscv._zz_199_[15]
.sym 36461 $abc$40840$n6748_1
.sym 36462 VexRiscv._zz_36_[3]
.sym 36466 $abc$40840$n4198
.sym 36467 VexRiscv.decode_to_execute_RS2[23]
.sym 36468 $abc$40840$n2641
.sym 36469 $abc$40840$n4347
.sym 36471 $abc$40840$n233
.sym 36472 $abc$40840$n233
.sym 36474 $abc$40840$n4945_1
.sym 36475 VexRiscv._zz_288_[28]
.sym 36476 VexRiscv._zz_188_
.sym 36478 VexRiscv._zz_47_[0]
.sym 36479 $abc$40840$n4379_1
.sym 36480 $abc$40840$n3926
.sym 36481 VexRiscv._zz_49_[0]
.sym 36482 serial_rx
.sym 36483 VexRiscv._zz_193_[26]
.sym 36484 VexRiscv._zz_170_[1]
.sym 36485 $abc$40840$n5005
.sym 36486 $abc$40840$n4682
.sym 36487 VexRiscv._zz_47_[0]
.sym 36488 VexRiscv._zz_49_[0]
.sym 36489 $abc$40840$n3932
.sym 36495 $abc$40840$n4774_1
.sym 36496 VexRiscv._zz_36_[15]
.sym 36497 $abc$40840$n6732_1
.sym 36498 $abc$40840$n6751_1
.sym 36499 VexRiscv._zz_36_[22]
.sym 36502 VexRiscv._zz_151_[28]
.sym 36503 $abc$40840$n4379_1
.sym 36505 VexRiscv._zz_36_[22]
.sym 36506 $abc$40840$n3926
.sym 36507 $abc$40840$n4664
.sym 36508 $abc$40840$n6736_1
.sym 36509 $abc$40840$n4672
.sym 36510 VexRiscv._zz_36_[16]
.sym 36511 $abc$40840$n4939
.sym 36512 $abc$40840$n4776_1
.sym 36513 $abc$40840$n4657
.sym 36515 VexRiscv._zz_288_[28]
.sym 36516 $abc$40840$n3932
.sym 36517 $abc$40840$n5025_1
.sym 36521 $abc$40840$n4653
.sym 36523 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 36525 $abc$40840$n4763_1
.sym 36529 VexRiscv._zz_36_[15]
.sym 36530 $abc$40840$n4657
.sym 36531 $abc$40840$n4379_1
.sym 36534 $abc$40840$n3932
.sym 36535 $abc$40840$n6732_1
.sym 36536 $abc$40840$n4653
.sym 36540 $abc$40840$n3926
.sym 36541 $abc$40840$n6751_1
.sym 36542 $abc$40840$n4774_1
.sym 36543 $abc$40840$n4776_1
.sym 36546 $abc$40840$n4763_1
.sym 36548 $abc$40840$n4379_1
.sym 36549 VexRiscv._zz_36_[22]
.sym 36553 VexRiscv._zz_151_[28]
.sym 36554 VexRiscv._zz_288_[28]
.sym 36555 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 36558 $abc$40840$n4379_1
.sym 36559 VexRiscv._zz_36_[16]
.sym 36560 $abc$40840$n4664
.sym 36564 $abc$40840$n5025_1
.sym 36566 $abc$40840$n4939
.sym 36567 VexRiscv._zz_36_[22]
.sym 36571 $abc$40840$n6736_1
.sym 36572 $abc$40840$n4672
.sym 36573 $abc$40840$n3926
.sym 36574 $abc$40840$n2592_$glb_ce
.sym 36575 clk12_$glb_clk
.sym 36577 $abc$40840$n4743_1
.sym 36578 $abc$40840$n6667_1
.sym 36579 $abc$40840$n4676
.sym 36580 $abc$40840$n4759_1
.sym 36581 $abc$40840$n4837
.sym 36582 $abc$40840$n6668_1
.sym 36583 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 36584 VexRiscv._zz_36_[21]
.sym 36586 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 36589 VexRiscv._zz_199_[18]
.sym 36590 VexRiscv._zz_49_[1]
.sym 36591 VexRiscv._zz_49_[1]
.sym 36592 VexRiscv.decode_to_execute_RS2[21]
.sym 36593 $abc$40840$n4468_1
.sym 36595 $abc$40840$n4189
.sym 36596 VexRiscv.decode_to_execute_RS2[18]
.sym 36597 VexRiscv._zz_49_[1]
.sym 36598 VexRiscv._zz_129_[0]
.sym 36599 VexRiscv._zz_151_[15]
.sym 36600 $abc$40840$n4350
.sym 36602 $abc$40840$n7004
.sym 36606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 36608 $abc$40840$n3283
.sym 36609 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 36610 $abc$40840$n4977_1
.sym 36611 $abc$40840$n4562_1
.sym 36612 basesoc_uart_rx_fifo_level0[4]
.sym 36619 $abc$40840$n4677
.sym 36620 VexRiscv._zz_36_[22]
.sym 36623 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 36624 $abc$40840$n4775_1
.sym 36625 $abc$40840$n6733
.sym 36627 $abc$40840$n6735_1
.sym 36633 VexRiscv._zz_36_[16]
.sym 36634 $abc$40840$n4743_1
.sym 36635 VexRiscv._zz_36_[15]
.sym 36637 $abc$40840$n4711_1
.sym 36640 $abc$40840$n3926
.sym 36641 VexRiscv.decode_to_execute_RS2[31]
.sym 36642 $abc$40840$n4743_1
.sym 36644 $abc$40840$n4361_1
.sym 36645 $abc$40840$n233
.sym 36647 $abc$40840$n4648
.sym 36649 $abc$40840$n3932
.sym 36651 $abc$40840$n4775_1
.sym 36652 $abc$40840$n4743_1
.sym 36653 $abc$40840$n3932
.sym 36654 $abc$40840$n4361_1
.sym 36658 $abc$40840$n4648
.sym 36659 $abc$40840$n6733
.sym 36660 $abc$40840$n3926
.sym 36664 VexRiscv._zz_36_[15]
.sym 36672 VexRiscv._zz_36_[16]
.sym 36676 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 36678 VexRiscv.decode_to_execute_RS2[31]
.sym 36681 $abc$40840$n4677
.sym 36682 $abc$40840$n6735_1
.sym 36684 $abc$40840$n3932
.sym 36689 VexRiscv._zz_36_[22]
.sym 36693 $abc$40840$n4361_1
.sym 36694 $abc$40840$n4743_1
.sym 36695 $abc$40840$n4711_1
.sym 36696 $abc$40840$n3932
.sym 36697 $abc$40840$n233
.sym 36698 clk12_$glb_clk
.sym 36700 VexRiscv._zz_199_[31]
.sym 36701 $abc$40840$n4790
.sym 36702 VexRiscv._zz_199_[11]
.sym 36703 VexRiscv.decode_to_execute_RS2[17]
.sym 36704 $abc$40840$n4758_1
.sym 36705 VexRiscv._zz_199_[17]
.sym 36706 $abc$40840$n4637
.sym 36707 VexRiscv.decode_to_execute_RS2[31]
.sym 36708 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 36709 VexRiscv._zz_44_[0]
.sym 36711 $abc$40840$n3728
.sym 36712 VexRiscv.decode_to_execute_RS2[9]
.sym 36713 VexRiscv._zz_199_[22]
.sym 36714 $abc$40840$n2633
.sym 36715 $abc$40840$n4201
.sym 36716 VexRiscv._zz_129_[7]
.sym 36718 VexRiscv._zz_199_[22]
.sym 36719 $abc$40840$n5482
.sym 36720 $abc$40840$n4379_1
.sym 36721 $abc$40840$n4347
.sym 36722 VexRiscv._zz_197_
.sym 36723 VexRiscv._zz_286_[1]
.sym 36725 $abc$40840$n4347
.sym 36726 VexRiscv._zz_151_[16]
.sym 36727 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 36728 $abc$40840$n2653
.sym 36729 $abc$40840$n4834
.sym 36731 VexRiscv.CsrPlugin_mepc[19]
.sym 36733 $abc$40840$n4361_1
.sym 36734 $abc$40840$n4939
.sym 36735 $abc$40840$n4790
.sym 36741 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 36743 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 36744 $abc$40840$n6998
.sym 36745 $abc$40840$n4837
.sym 36746 $abc$40840$n7000
.sym 36749 $abc$40840$n4839
.sym 36750 VexRiscv._zz_151_[23]
.sym 36751 $abc$40840$n7003
.sym 36752 $abc$40840$n4678
.sym 36753 $abc$40840$n4834
.sym 36757 $abc$40840$n7001
.sym 36758 $abc$40840$n7007
.sym 36759 $abc$40840$n3932
.sym 36760 $abc$40840$n7006
.sym 36761 $abc$40840$n6997
.sym 36762 $abc$40840$n7004
.sym 36764 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36765 $abc$40840$n4638
.sym 36767 VexRiscv._zz_151_[15]
.sym 36768 $abc$40840$n2412
.sym 36770 basesoc_uart_rx_fifo_wrport_we
.sym 36772 $abc$40840$n4361_1
.sym 36774 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 36775 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36777 VexRiscv._zz_151_[15]
.sym 36780 $abc$40840$n4638
.sym 36781 $abc$40840$n4361_1
.sym 36783 $abc$40840$n4678
.sym 36786 $abc$40840$n6997
.sym 36787 $abc$40840$n6998
.sym 36788 basesoc_uart_rx_fifo_wrport_we
.sym 36792 $abc$40840$n7006
.sym 36793 basesoc_uart_rx_fifo_wrport_we
.sym 36794 $abc$40840$n7007
.sym 36798 $abc$40840$n3932
.sym 36799 $abc$40840$n4839
.sym 36800 $abc$40840$n4837
.sym 36801 $abc$40840$n4834
.sym 36805 $abc$40840$n7001
.sym 36806 $abc$40840$n7000
.sym 36807 basesoc_uart_rx_fifo_wrport_we
.sym 36810 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 36811 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36812 VexRiscv._zz_151_[23]
.sym 36816 $abc$40840$n7003
.sym 36817 basesoc_uart_rx_fifo_wrport_we
.sym 36818 $abc$40840$n7004
.sym 36820 $abc$40840$n2412
.sym 36821 clk12_$glb_clk
.sym 36822 sys_rst_$glb_sr
.sym 36823 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 36824 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 36825 VexRiscv._zz_199_[10]
.sym 36826 VexRiscv._zz_135_[24]
.sym 36827 VexRiscv.decode_to_execute_RS2[27]
.sym 36828 VexRiscv._zz_135_[9]
.sym 36829 VexRiscv._zz_199_[27]
.sym 36830 $abc$40840$n4807_1
.sym 36831 $abc$40840$n4939
.sym 36835 $abc$40840$n4981_1
.sym 36838 VexRiscv.decode_to_execute_RS2[17]
.sym 36839 $abc$40840$n7003
.sym 36840 VexRiscv.decode_to_execute_RS2[31]
.sym 36842 VexRiscv._zz_199_[31]
.sym 36843 VexRiscv._zz_151_[11]
.sym 36844 VexRiscv._zz_170_[1]
.sym 36845 $abc$40840$n4776_1
.sym 36846 VexRiscv._zz_151_[23]
.sym 36847 $abc$40840$n6089
.sym 36848 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 36849 $abc$40840$n2502
.sym 36850 VexRiscv._zz_41_[19]
.sym 36851 $abc$40840$n4688_1
.sym 36852 VexRiscv._zz_151_[27]
.sym 36853 VexRiscv._zz_199_[17]
.sym 36855 VexRiscv.CsrPlugin_mepc[10]
.sym 36857 basesoc_uart_phy_rx
.sym 36858 VexRiscv._zz_151_[26]
.sym 36865 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 36866 $abc$40840$n4690_1
.sym 36869 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36870 $abc$40840$n4361_1
.sym 36871 $abc$40840$n4840_1
.sym 36872 $abc$40840$n4921_1
.sym 36873 $abc$40840$n3926
.sym 36875 $abc$40840$n233
.sym 36876 VexRiscv._zz_151_[27]
.sym 36877 $abc$40840$n4688_1
.sym 36878 $abc$40840$n4775_1
.sym 36879 $abc$40840$n4915_1
.sym 36881 VexRiscv._zz_36_[27]
.sym 36883 $abc$40840$n3926
.sym 36887 $abc$40840$n4807_1
.sym 36889 VexRiscv._zz_151_[17]
.sym 36893 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36894 VexRiscv._zz_36_[17]
.sym 36895 $abc$40840$n3932
.sym 36897 $abc$40840$n4361_1
.sym 36898 $abc$40840$n4807_1
.sym 36900 $abc$40840$n4840_1
.sym 36903 VexRiscv._zz_36_[17]
.sym 36909 $abc$40840$n3932
.sym 36910 $abc$40840$n4807_1
.sym 36911 $abc$40840$n4361_1
.sym 36912 $abc$40840$n4775_1
.sym 36915 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 36917 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36918 VexRiscv._zz_151_[17]
.sym 36921 $abc$40840$n3926
.sym 36922 $abc$40840$n4921_1
.sym 36923 $abc$40840$n4915_1
.sym 36927 VexRiscv._zz_36_[27]
.sym 36933 $abc$40840$n4688_1
.sym 36935 $abc$40840$n4690_1
.sym 36936 $abc$40840$n3926
.sym 36939 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36941 VexRiscv._zz_151_[27]
.sym 36942 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 36943 $abc$40840$n233
.sym 36944 clk12_$glb_clk
.sym 36946 basesoc_vexriscv_dbus_adr[22]
.sym 36947 VexRiscv._zz_36_[27]
.sym 36948 $abc$40840$n4834
.sym 36949 VexRiscv._zz_36_[10]
.sym 36950 basesoc_vexriscv_dbus_adr[15]
.sym 36951 $abc$40840$n4820
.sym 36952 $abc$40840$n4836
.sym 36953 $abc$40840$n4791_1
.sym 36955 $abc$40840$n4648
.sym 36958 $abc$40840$n4973
.sym 36959 VexRiscv._zz_199_[27]
.sym 36960 basesoc_vexriscv_dbus_adr[28]
.sym 36961 VexRiscv._zz_135_[24]
.sym 36962 VexRiscv.decode_to_execute_RS2[30]
.sym 36963 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 36964 $abc$40840$n4965_1
.sym 36965 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36966 $abc$40840$n233
.sym 36967 $abc$40840$n2641
.sym 36968 $abc$40840$n4921_1
.sym 36969 $abc$40840$n3926
.sym 36970 VexRiscv._zz_193_[26]
.sym 36972 $abc$40840$n4379_1
.sym 36975 $abc$40840$n3932
.sym 36976 VexRiscv._zz_135_[9]
.sym 36977 VexRiscv.execute_LightShifterPlugin_isActive
.sym 36979 serial_rx
.sym 36980 VexRiscv._zz_49_[0]
.sym 36981 $abc$40840$n3932
.sym 36987 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 36990 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 36991 VexRiscv._zz_36_[31]
.sym 36992 basesoc_vexriscv_ibus_adr[22]
.sym 36994 $abc$40840$n4347
.sym 36995 $abc$40840$n4627_1
.sym 36996 $abc$40840$n4654
.sym 36997 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 36998 VexRiscv._zz_151_[16]
.sym 36999 $abc$40840$n3932
.sym 37000 $abc$40840$n4694_1
.sym 37001 grant
.sym 37002 $abc$40840$n4361_1
.sym 37003 basesoc_vexriscv_dbus_adr[22]
.sym 37005 $abc$40840$n233
.sym 37006 $abc$40840$n4696_1
.sym 37011 VexRiscv.execute_LightShifterPlugin_isActive
.sym 37013 $abc$40840$n4695_1
.sym 37016 $abc$40840$n4691_1
.sym 37018 VexRiscv._zz_151_[26]
.sym 37020 VexRiscv._zz_151_[26]
.sym 37021 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 37023 VexRiscv.execute_LightShifterPlugin_isActive
.sym 37026 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 37027 VexRiscv._zz_151_[16]
.sym 37028 VexRiscv.execute_LightShifterPlugin_isActive
.sym 37032 $abc$40840$n4694_1
.sym 37033 $abc$40840$n4696_1
.sym 37034 $abc$40840$n4691_1
.sym 37035 $abc$40840$n3932
.sym 37038 $abc$40840$n4347
.sym 37039 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 37045 grant
.sym 37046 basesoc_vexriscv_dbus_adr[22]
.sym 37047 basesoc_vexriscv_ibus_adr[22]
.sym 37051 $abc$40840$n4361_1
.sym 37052 $abc$40840$n4695_1
.sym 37053 $abc$40840$n4654
.sym 37056 VexRiscv._zz_36_[31]
.sym 37062 $abc$40840$n4627_1
.sym 37063 $abc$40840$n4361_1
.sym 37065 $abc$40840$n4654
.sym 37066 $abc$40840$n233
.sym 37067 clk12_$glb_clk
.sym 37069 $abc$40840$n4850_1
.sym 37070 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 37071 $abc$40840$n4693_1
.sym 37072 $abc$40840$n4853_1
.sym 37073 $abc$40840$n4857_1
.sym 37074 $abc$40840$n4691_1
.sym 37075 $abc$40840$n4856_1
.sym 37076 $abc$40840$n4851_1
.sym 37077 $abc$40840$n3926
.sym 37081 $abc$40840$n4821_1
.sym 37082 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 37084 $abc$40840$n4361_1
.sym 37086 $abc$40840$n4806
.sym 37087 $abc$40840$n8284
.sym 37088 basesoc_vexriscv_ibus_adr[22]
.sym 37089 grant
.sym 37090 $abc$40840$n4361_1
.sym 37091 $abc$40840$n4129
.sym 37094 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 37095 VexRiscv._zz_151_[24]
.sym 37111 $abc$40840$n5375_1
.sym 37114 $abc$40840$n5357_1
.sym 37116 $abc$40840$n5355_1
.sym 37117 VexRiscv.lastStagePc[9]
.sym 37118 VexRiscv.lastStagePc[19]
.sym 37119 $abc$40840$n2653
.sym 37121 $abc$40840$n5337_1
.sym 37122 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 37123 $abc$40840$n6090_1
.sym 37124 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 37127 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 37129 regs0
.sym 37133 VexRiscv.CsrPlugin_mepc[19]
.sym 37134 $abc$40840$n3728
.sym 37136 VexRiscv.CsrPlugin_mepc[9]
.sym 37137 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 37139 serial_rx
.sym 37144 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 37145 $abc$40840$n6090_1
.sym 37146 $abc$40840$n3728
.sym 37149 VexRiscv.lastStagePc[19]
.sym 37151 VexRiscv.CsrPlugin_mepc[19]
.sym 37152 $abc$40840$n2653
.sym 37155 $abc$40840$n5355_1
.sym 37157 $abc$40840$n5337_1
.sym 37158 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 37162 serial_rx
.sym 37167 $abc$40840$n5337_1
.sym 37169 $abc$40840$n5357_1
.sym 37170 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 37173 regs0
.sym 37179 $abc$40840$n2653
.sym 37180 VexRiscv.lastStagePc[9]
.sym 37182 VexRiscv.CsrPlugin_mepc[9]
.sym 37185 $abc$40840$n5375_1
.sym 37186 $abc$40840$n5337_1
.sym 37188 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 37190 clk12_$glb_clk
.sym 37195 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 37198 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 37200 $abc$40840$n4980
.sym 37205 user_led0
.sym 37206 clk12
.sym 37207 VexRiscv._zz_129_[4]
.sym 37209 VexRiscv._zz_170_[2]
.sym 37210 VexRiscv.CsrPlugin_mepc[9]
.sym 37211 $abc$40840$n4627_1
.sym 37213 $abc$40840$n4501_1
.sym 37215 $abc$40840$n2653
.sym 37218 $abc$40840$n4345
.sym 37227 VexRiscv.CsrPlugin_mepc[19]
.sym 37237 VexRiscv.CsrPlugin_mepc[10]
.sym 37243 VexRiscv.lastStagePc[10]
.sym 37251 $abc$40840$n8284
.sym 37254 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 37255 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 37257 $abc$40840$n2653
.sym 37260 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 37268 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 37278 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 37290 VexRiscv.CsrPlugin_mepc[10]
.sym 37291 $abc$40840$n2653
.sym 37293 VexRiscv.lastStagePc[10]
.sym 37310 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 37312 $abc$40840$n8284
.sym 37313 clk12_$glb_clk
.sym 37323 $abc$40840$n4093
.sym 37328 VexRiscv._zz_41_[10]
.sym 37331 $abc$40840$n233
.sym 37333 VexRiscv.reset
.sym 37338 VexRiscv._zz_41_[19]
.sym 37416 waittimer0_count[11]
.sym 37417 waittimer0_count[0]
.sym 37421 $abc$40840$n6801
.sym 37438 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 37439 VexRiscv._zz_193_[1]
.sym 37460 $abc$40840$n6100_1
.sym 37463 basesoc_uart_tx_fifo_do_read
.sym 37466 $abc$40840$n6345_1
.sym 37469 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 37475 $abc$40840$n2368
.sym 37479 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 37523 basesoc_uart_tx_fifo_do_read
.sym 37526 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 37527 $abc$40840$n6100_1
.sym 37528 $abc$40840$n6345_1
.sym 37529 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 37536 $abc$40840$n2368
.sym 37537 clk12_$glb_clk
.sym 37538 sys_rst_$glb_sr
.sym 37543 basesoc_adr[11]
.sym 37544 basesoc_adr[12]
.sym 37545 $abc$40840$n3909
.sym 37546 $abc$40840$n3892_1
.sym 37547 $abc$40840$n2368
.sym 37548 $abc$40840$n3759
.sym 37550 $abc$40840$n3712_1
.sym 37557 basesoc_uart_phy_sink_valid
.sym 37559 $abc$40840$n6478_1
.sym 37561 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 37562 $PACKER_VCC_NET
.sym 37564 $abc$40840$n5880_1
.sym 37566 waittimer0_count[0]
.sym 37573 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 37591 $abc$40840$n3855
.sym 37592 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 37593 spiflash_bus_dat_r[25]
.sym 37594 array_muxed0[11]
.sym 37595 $abc$40840$n3711
.sym 37597 waittimer0_count[0]
.sym 37598 array_muxed0[9]
.sym 37600 $abc$40840$n3813
.sym 37605 slave_sel_r[0]
.sym 37606 spiflash_bus_dat_r[10]
.sym 37607 spiflash_bus_dat_r[18]
.sym 37622 $abc$40840$n2514
.sym 37623 $abc$40840$n6348_1
.sym 37630 spiflash_bus_dat_r[25]
.sym 37631 spiflash_bus_dat_r[24]
.sym 37635 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 37638 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 37641 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 37643 $abc$40840$n6100_1
.sym 37646 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 37659 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 37661 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 37662 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 37665 spiflash_bus_dat_r[24]
.sym 37671 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 37672 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 37673 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 37677 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 37678 $abc$40840$n6100_1
.sym 37679 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 37680 $abc$40840$n6348_1
.sym 37692 spiflash_bus_dat_r[25]
.sym 37699 $abc$40840$n2514
.sym 37700 clk12_$glb_clk
.sym 37701 sys_rst_$glb_sr
.sym 37702 basesoc_adr[10]
.sym 37703 $abc$40840$n3758
.sym 37704 basesoc_adr[9]
.sym 37705 $abc$40840$n3855
.sym 37706 csrbankarray_sel_r
.sym 37707 $abc$40840$n3711
.sym 37708 basesoc_adr[13]
.sym 37709 $abc$40840$n3760_1
.sym 37712 VexRiscv._zz_129_[4]
.sym 37714 $abc$40840$n6488_1
.sym 37715 basesoc_timer0_value_status[8]
.sym 37716 $abc$40840$n3710
.sym 37717 $abc$40840$n3892_1
.sym 37719 spiflash_bus_dat_r[24]
.sym 37721 basesoc_timer0_reload_storage[15]
.sym 37723 $abc$40840$n3731
.sym 37724 $abc$40840$n6347_1
.sym 37725 basesoc_uart_phy_sink_ready
.sym 37726 basesoc_uart_phy_storage[6]
.sym 37727 $abc$40840$n4419
.sym 37728 array_muxed0[10]
.sym 37729 $abc$40840$n3711
.sym 37732 $abc$40840$n3725
.sym 37734 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 37736 eventmanager_status_w[1]
.sym 37737 $abc$40840$n3758
.sym 37744 slave_sel_r[1]
.sym 37748 $abc$40840$n6455_1
.sym 37751 spiflash_bus_dat_r[14]
.sym 37752 $abc$40840$n6454_1
.sym 37756 $abc$40840$n3759
.sym 37759 basesoc_adr[10]
.sym 37761 $abc$40840$n6460_1
.sym 37765 $abc$40840$n6490_1
.sym 37768 $abc$40840$n6482_1
.sym 37769 basesoc_adr[9]
.sym 37770 $abc$40840$n6461_1
.sym 37771 spiflash_bus_dat_r[10]
.sym 37773 basesoc_adr[13]
.sym 37776 $abc$40840$n6490_1
.sym 37777 slave_sel_r[1]
.sym 37779 spiflash_bus_dat_r[14]
.sym 37782 spiflash_bus_dat_r[10]
.sym 37784 slave_sel_r[1]
.sym 37785 $abc$40840$n6482_1
.sym 37794 basesoc_adr[13]
.sym 37795 basesoc_adr[10]
.sym 37796 basesoc_adr[9]
.sym 37797 $abc$40840$n3759
.sym 37802 $abc$40840$n6454_1
.sym 37803 $abc$40840$n6455_1
.sym 37812 $abc$40840$n6460_1
.sym 37814 $abc$40840$n6461_1
.sym 37818 basesoc_adr[13]
.sym 37819 basesoc_adr[10]
.sym 37820 basesoc_adr[9]
.sym 37821 $abc$40840$n3759
.sym 37823 clk12_$glb_clk
.sym 37824 $abc$40840$n231_$glb_sr
.sym 37825 $abc$40840$n6432
.sym 37826 $abc$40840$n6427
.sym 37827 basesoc_bus_wishbone_dat_r[1]
.sym 37829 basesoc_bus_wishbone_dat_r[0]
.sym 37830 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 37831 $abc$40840$n6428
.sym 37832 $abc$40840$n6458_1
.sym 37835 basesoc_we
.sym 37836 VexRiscv._zz_193_[10]
.sym 37837 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 37839 basesoc_uart_tx_fifo_do_read
.sym 37840 $abc$40840$n3855
.sym 37841 $abc$40840$n2514
.sym 37842 array_muxed0[13]
.sym 37845 array_muxed0[7]
.sym 37846 $abc$40840$n3758
.sym 37847 basesoc_dat_w[2]
.sym 37848 array_muxed0[11]
.sym 37849 $abc$40840$n6425
.sym 37850 spiflash_bus_dat_r[5]
.sym 37851 basesoc_adr[3]
.sym 37852 $abc$40840$n3787_1
.sym 37853 csrbankarray_sel_r
.sym 37854 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 37855 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 37856 sys_rst
.sym 37857 $abc$40840$n4419
.sym 37858 spiflash_bus_dat_r[0]
.sym 37860 $abc$40840$n3909
.sym 37866 spiflash_bus_dat_r[14]
.sym 37867 spiflash_bus_dat_r[13]
.sym 37869 spiflash_bus_dat_r[0]
.sym 37870 csrbankarray_sel_r
.sym 37871 array_muxed0[1]
.sym 37872 sys_rst
.sym 37874 array_muxed0[9]
.sym 37877 $abc$40840$n2516
.sym 37879 array_muxed0[12]
.sym 37882 spiflash_bus_dat_r[18]
.sym 37883 spiflash_bus_dat_r[10]
.sym 37884 slave_sel_r[1]
.sym 37885 $abc$40840$n4419
.sym 37886 basesoc_bus_wishbone_dat_r[0]
.sym 37887 slave_sel_r[0]
.sym 37888 $abc$40840$n3904
.sym 37890 $abc$40840$n208
.sym 37891 por_rst
.sym 37894 $abc$40840$n4287
.sym 37895 $abc$40840$n4860
.sym 37896 array_muxed0[13]
.sym 37899 $abc$40840$n3904
.sym 37900 spiflash_bus_dat_r[13]
.sym 37901 array_muxed0[12]
.sym 37905 $abc$40840$n4287
.sym 37906 csrbankarray_sel_r
.sym 37907 $abc$40840$n4419
.sym 37908 $abc$40840$n4860
.sym 37911 $abc$40840$n4860
.sym 37912 $abc$40840$n4419
.sym 37913 csrbankarray_sel_r
.sym 37914 $abc$40840$n4287
.sym 37917 array_muxed0[9]
.sym 37919 spiflash_bus_dat_r[10]
.sym 37920 $abc$40840$n3904
.sym 37923 spiflash_bus_dat_r[14]
.sym 37924 array_muxed0[13]
.sym 37925 $abc$40840$n3904
.sym 37929 slave_sel_r[0]
.sym 37930 slave_sel_r[1]
.sym 37931 spiflash_bus_dat_r[0]
.sym 37932 basesoc_bus_wishbone_dat_r[0]
.sym 37935 spiflash_bus_dat_r[18]
.sym 37936 array_muxed0[1]
.sym 37937 $abc$40840$n3904
.sym 37942 sys_rst
.sym 37943 $abc$40840$n208
.sym 37944 por_rst
.sym 37945 $abc$40840$n2516
.sym 37946 clk12_$glb_clk
.sym 37947 sys_rst_$glb_sr
.sym 37948 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 37949 basesoc_bus_wishbone_dat_r[4]
.sym 37950 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 37951 $abc$40840$n6467_1
.sym 37952 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 37953 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 37954 $abc$40840$n6442
.sym 37955 $abc$40840$n6431
.sym 37957 spiflash_bus_dat_r[13]
.sym 37958 VexRiscv._zz_193_[11]
.sym 37959 VexRiscv._zz_193_[0]
.sym 37960 basesoc_ctrl_reset_reset_r
.sym 37964 spiflash_bus_dat_r[1]
.sym 37965 basesoc_ctrl_reset_reset_r
.sym 37966 basesoc_adr[1]
.sym 37967 array_muxed0[8]
.sym 37968 spiflash_bus_dat_r[11]
.sym 37969 basesoc_adr[1]
.sym 37970 spiflash_bus_dat_r[15]
.sym 37971 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 37972 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 37975 basesoc_ctrl_bus_errors[31]
.sym 37976 waittimer0_count[1]
.sym 37977 array_muxed1[6]
.sym 37978 $abc$40840$n2471
.sym 37979 $abc$40840$n3711
.sym 37980 $abc$40840$n3855
.sym 37981 basesoc_uart_phy_storage[22]
.sym 37982 $abc$40840$n6458_1
.sym 37990 $abc$40840$n126
.sym 37991 $abc$40840$n2472
.sym 37994 $abc$40840$n4860
.sym 37997 $abc$40840$n3728
.sym 38000 waittimer0_count[0]
.sym 38003 waittimer0_count[1]
.sym 38007 $abc$40840$n3758
.sym 38010 basesoc_we
.sym 38011 $abc$40840$n4419
.sym 38012 eventmanager_status_w[0]
.sym 38013 csrbankarray_sel_r
.sym 38014 $abc$40840$n4287
.sym 38015 user_btn0
.sym 38016 sys_rst
.sym 38023 $abc$40840$n126
.sym 38028 $abc$40840$n3728
.sym 38029 $abc$40840$n3758
.sym 38030 basesoc_we
.sym 38031 sys_rst
.sym 38040 $abc$40840$n4860
.sym 38041 $abc$40840$n4419
.sym 38042 csrbankarray_sel_r
.sym 38043 $abc$40840$n4287
.sym 38046 $abc$40840$n4419
.sym 38047 $abc$40840$n4860
.sym 38048 $abc$40840$n4287
.sym 38049 csrbankarray_sel_r
.sym 38059 user_btn0
.sym 38061 waittimer0_count[1]
.sym 38064 user_btn0
.sym 38065 waittimer0_count[0]
.sym 38066 eventmanager_status_w[0]
.sym 38067 sys_rst
.sym 38068 $abc$40840$n2472
.sym 38069 clk12_$glb_clk
.sym 38070 sys_rst_$glb_sr
.sym 38071 basesoc_bus_wishbone_dat_r[7]
.sym 38072 $abc$40840$n2471
.sym 38073 $abc$40840$n6087
.sym 38074 $abc$40840$n6430
.sym 38075 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 38076 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 38077 basesoc_bus_wishbone_dat_r[5]
.sym 38078 $abc$40840$n6470_1
.sym 38082 VexRiscv._zz_314_[23]
.sym 38083 $abc$40840$n3725
.sym 38084 $abc$40840$n2516
.sym 38085 $abc$40840$n6089
.sym 38086 $abc$40840$n3731
.sym 38087 $abc$40840$n2281
.sym 38088 $abc$40840$n98
.sym 38089 basesoc_uart_eventmanager_status_w[0]
.sym 38090 basesoc_timer0_value_status[25]
.sym 38091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 38092 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 38093 basesoc_timer0_value[8]
.sym 38094 $abc$40840$n3730_1
.sym 38095 array_muxed0[9]
.sym 38096 waittimer0_count[5]
.sym 38097 slave_sel_r[0]
.sym 38098 eventmanager_status_w[0]
.sym 38099 $abc$40840$n3813
.sym 38100 waittimer0_count[0]
.sym 38101 $abc$40840$n6092_1
.sym 38102 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 38103 array_muxed0[9]
.sym 38104 basesoc_uart_eventmanager_status_w[0]
.sym 38105 $abc$40840$n6082_1
.sym 38106 waittimer0_count[8]
.sym 38112 basesoc_adr[1]
.sym 38113 array_muxed0[3]
.sym 38114 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 38115 $abc$40840$n6426
.sym 38117 $abc$40840$n6448_1
.sym 38118 $abc$40840$n5908_1
.sym 38119 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 38121 csrbankarray_csrbank2_dat0_w[6]
.sym 38124 $abc$40840$n6447_1
.sym 38127 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 38128 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 38129 array_muxed0[0]
.sym 38130 $abc$40840$n3909
.sym 38131 $abc$40840$n3710
.sym 38133 basesoc_adr[0]
.sym 38137 $abc$40840$n126
.sym 38139 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 38140 $abc$40840$n140
.sym 38142 $abc$40840$n5907_1
.sym 38143 $abc$40840$n3758
.sym 38145 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 38146 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 38147 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 38148 $abc$40840$n6426
.sym 38153 array_muxed0[3]
.sym 38158 $abc$40840$n140
.sym 38163 $abc$40840$n6448_1
.sym 38164 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 38165 $abc$40840$n6447_1
.sym 38166 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 38169 $abc$40840$n3758
.sym 38170 $abc$40840$n5907_1
.sym 38171 $abc$40840$n5908_1
.sym 38177 array_muxed0[0]
.sym 38181 $abc$40840$n126
.sym 38182 basesoc_adr[0]
.sym 38183 basesoc_adr[1]
.sym 38184 $abc$40840$n140
.sym 38187 $abc$40840$n3710
.sym 38188 csrbankarray_csrbank2_dat0_w[6]
.sym 38190 $abc$40840$n3909
.sym 38192 clk12_$glb_clk
.sym 38193 sys_rst_$glb_sr
.sym 38196 $abc$40840$n6805
.sym 38197 $abc$40840$n6807
.sym 38198 $abc$40840$n6809
.sym 38199 $abc$40840$n6811
.sym 38200 $abc$40840$n6813
.sym 38201 $abc$40840$n6815
.sym 38202 sys_rst
.sym 38204 $abc$40840$n6190
.sym 38206 basesoc_timer0_value_status[13]
.sym 38207 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 38208 basesoc_adr[0]
.sym 38209 $abc$40840$n3727_1
.sym 38210 basesoc_adr[3]
.sym 38211 $abc$40840$n6470_1
.sym 38212 slave_sel_r[0]
.sym 38213 basesoc_ctrl_storage[16]
.sym 38214 basesoc_bus_wishbone_dat_r[6]
.sym 38215 por_rst
.sym 38216 $abc$40840$n3730_1
.sym 38218 basesoc_uart_phy_storage[6]
.sym 38219 basesoc_uart_phy_storage[22]
.sym 38220 $abc$40840$n6809_1
.sym 38222 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 38223 $abc$40840$n3734
.sym 38224 array_muxed0[10]
.sym 38225 basesoc_adr[0]
.sym 38227 $abc$40840$n3728
.sym 38229 $abc$40840$n3758
.sym 38239 $abc$40840$n148
.sym 38241 $abc$40840$n3860
.sym 38242 $abc$40840$n3862
.sym 38244 $abc$40840$n3861
.sym 38245 waittimer0_count[3]
.sym 38246 $abc$40840$n3858
.sym 38247 user_btn0
.sym 38249 $abc$40840$n146
.sym 38253 $abc$40840$n6805
.sym 38254 $abc$40840$n6807
.sym 38255 $abc$40840$n6809
.sym 38256 waittimer0_count[5]
.sym 38257 $abc$40840$n158
.sym 38258 $abc$40840$n3859
.sym 38259 waittimer0_count[1]
.sym 38260 waittimer0_count[0]
.sym 38262 $abc$40840$n2471
.sym 38263 waittimer0_count[2]
.sym 38264 waittimer0_count[4]
.sym 38266 waittimer0_count[8]
.sym 38269 $abc$40840$n146
.sym 38274 waittimer0_count[1]
.sym 38275 waittimer0_count[0]
.sym 38276 waittimer0_count[2]
.sym 38277 $abc$40840$n158
.sym 38281 $abc$40840$n6807
.sym 38283 user_btn0
.sym 38287 $abc$40840$n3860
.sym 38288 $abc$40840$n3859
.sym 38289 $abc$40840$n3861
.sym 38292 $abc$40840$n6805
.sym 38293 user_btn0
.sym 38298 user_btn0
.sym 38299 $abc$40840$n6809
.sym 38304 waittimer0_count[8]
.sym 38305 waittimer0_count[3]
.sym 38306 waittimer0_count[4]
.sym 38307 waittimer0_count[5]
.sym 38310 $abc$40840$n3862
.sym 38311 $abc$40840$n148
.sym 38312 $abc$40840$n146
.sym 38313 $abc$40840$n3858
.sym 38314 $abc$40840$n2471
.sym 38315 clk12_$glb_clk
.sym 38316 sys_rst_$glb_sr
.sym 38317 $abc$40840$n6817
.sym 38318 $abc$40840$n6819
.sym 38319 $abc$40840$n6821
.sym 38320 $abc$40840$n6823
.sym 38321 $abc$40840$n6825
.sym 38322 $abc$40840$n6827
.sym 38323 $abc$40840$n6829
.sym 38324 $abc$40840$n6831
.sym 38325 VexRiscv.decode_to_execute_RS2[27]
.sym 38327 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 38328 VexRiscv.decode_to_execute_RS2[27]
.sym 38330 $abc$40840$n4287
.sym 38331 basesoc_timer0_load_storage[11]
.sym 38332 basesoc_timer0_load_storage[8]
.sym 38333 $PACKER_VCC_NET
.sym 38334 $abc$40840$n2431
.sym 38335 array_muxed0[3]
.sym 38337 basesoc_timer0_value[10]
.sym 38338 $abc$40840$n3731
.sym 38340 VexRiscv._zz_170_[0]
.sym 38341 waittimer0_count[15]
.sym 38342 spiflash_bus_dat_r[5]
.sym 38343 $abc$40840$n158
.sym 38344 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 38345 spiflash_bus_dat_r[0]
.sym 38346 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 38348 $abc$40840$n3895_1
.sym 38349 VexRiscv._zz_193_[5]
.sym 38351 basesoc_timer0_load_storage[5]
.sym 38352 $abc$40840$n2343
.sym 38364 $abc$40840$n6813
.sym 38365 $abc$40840$n6815
.sym 38371 $abc$40840$n150
.sym 38373 sys_rst
.sym 38374 $abc$40840$n152
.sym 38375 $abc$40840$n154
.sym 38378 $abc$40840$n6825
.sym 38379 $abc$40840$n156
.sym 38382 user_btn0
.sym 38384 $abc$40840$n6821
.sym 38385 $abc$40840$n2471
.sym 38388 $abc$40840$n6829
.sym 38391 $abc$40840$n6825
.sym 38392 user_btn0
.sym 38393 sys_rst
.sym 38397 $abc$40840$n6829
.sym 38399 user_btn0
.sym 38400 sys_rst
.sym 38405 $abc$40840$n150
.sym 38410 $abc$40840$n152
.sym 38415 sys_rst
.sym 38416 $abc$40840$n6815
.sym 38418 user_btn0
.sym 38421 user_btn0
.sym 38422 sys_rst
.sym 38423 $abc$40840$n6821
.sym 38427 $abc$40840$n6813
.sym 38428 user_btn0
.sym 38429 sys_rst
.sym 38433 $abc$40840$n154
.sym 38434 $abc$40840$n150
.sym 38435 $abc$40840$n156
.sym 38436 $abc$40840$n152
.sym 38437 $abc$40840$n2471
.sym 38438 clk12_$glb_clk
.sym 38440 $abc$40840$n6833
.sym 38441 VexRiscv._zz_314_[2]
.sym 38442 VexRiscv._zz_314_[15]
.sym 38443 $abc$40840$n4662
.sym 38444 waittimer0_count[16]
.sym 38445 $abc$40840$n156
.sym 38446 waittimer0_count[15]
.sym 38447 $abc$40840$n158
.sym 38449 basesoc_dat_w[3]
.sym 38450 basesoc_dat_w[3]
.sym 38451 spiflash_bus_dat_r[0]
.sym 38452 $abc$40840$n3730_1
.sym 38453 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 38454 $abc$40840$n3823
.sym 38455 $abc$40840$n5880_1
.sym 38456 basesoc_adr[0]
.sym 38458 array_muxed0[6]
.sym 38459 array_muxed0[8]
.sym 38460 basesoc_adr[2]
.sym 38462 array_muxed0[0]
.sym 38465 $abc$40840$n4311
.sym 38466 VexRiscv._zz_194_[3]
.sym 38467 VexRiscv._zz_193_[9]
.sym 38469 $abc$40840$n148
.sym 38470 VexRiscv._zz_194_[3]
.sym 38471 basesoc_ctrl_bus_errors[31]
.sym 38472 VexRiscv._zz_193_[8]
.sym 38473 basesoc_uart_phy_storage[22]
.sym 38475 $abc$40840$n2471
.sym 38483 $abc$40840$n2258
.sym 38486 $abc$40840$n4441_1
.sym 38487 basesoc_ctrl_storage[29]
.sym 38493 $abc$40840$n3734
.sym 38494 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 38497 $abc$40840$n3728
.sym 38499 basesoc_dat_w[5]
.sym 38500 VexRiscv._zz_321_[0]
.sym 38501 VexRiscv._zz_193_[10]
.sym 38502 basesoc_ctrl_storage[13]
.sym 38503 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 38504 VexRiscv._zz_193_[1]
.sym 38505 VexRiscv._zz_321_[0]
.sym 38507 VexRiscv._zz_193_[12]
.sym 38509 VexRiscv._zz_193_[5]
.sym 38511 $abc$40840$n4531_1
.sym 38512 VexRiscv._zz_193_[4]
.sym 38515 VexRiscv._zz_193_[1]
.sym 38517 VexRiscv._zz_321_[0]
.sym 38520 basesoc_ctrl_storage[13]
.sym 38521 basesoc_ctrl_storage[29]
.sym 38522 $abc$40840$n3734
.sym 38523 $abc$40840$n3728
.sym 38526 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 38527 $abc$40840$n4531_1
.sym 38528 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 38529 $abc$40840$n4441_1
.sym 38532 VexRiscv._zz_321_[0]
.sym 38534 VexRiscv._zz_193_[12]
.sym 38540 VexRiscv._zz_193_[10]
.sym 38541 VexRiscv._zz_321_[0]
.sym 38544 VexRiscv._zz_193_[5]
.sym 38546 VexRiscv._zz_321_[0]
.sym 38552 basesoc_dat_w[5]
.sym 38556 VexRiscv._zz_321_[0]
.sym 38559 VexRiscv._zz_193_[4]
.sym 38560 $abc$40840$n2258
.sym 38561 clk12_$glb_clk
.sym 38562 sys_rst_$glb_sr
.sym 38563 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 38564 VexRiscv._zz_314_[16]
.sym 38565 VexRiscv._zz_314_[3]
.sym 38566 VexRiscv._zz_314_[20]
.sym 38567 VexRiscv._zz_253_[0]
.sym 38568 VexRiscv._zz_314_[22]
.sym 38569 $abc$40840$n4531_1
.sym 38570 VexRiscv._zz_314_[7]
.sym 38574 $abc$40840$n4308
.sym 38575 basesoc_ctrl_storage[31]
.sym 38576 $abc$40840$n2516
.sym 38577 $abc$40840$n3826
.sym 38578 eventmanager_status_w[1]
.sym 38579 $abc$40840$n4619_1
.sym 38580 $abc$40840$n3823
.sym 38581 basesoc_ctrl_bus_errors[8]
.sym 38582 $abc$40840$n4441_1
.sym 38583 basesoc_ctrl_storage[0]
.sym 38585 VexRiscv._zz_79_[3]
.sym 38586 $abc$40840$n4441_1
.sym 38587 array_muxed0[9]
.sym 38588 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38589 VexRiscv._zz_193_[14]
.sym 38591 VexRiscv._zz_35_[6]
.sym 38592 VexRiscv._zz_316_[5]
.sym 38593 $abc$40840$n6092_1
.sym 38594 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 38595 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38596 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 38597 basesoc_vexriscv_dbus_adr[5]
.sym 38598 VexRiscv._zz_193_[4]
.sym 38604 spiflash_bus_dat_r[15]
.sym 38607 $abc$40840$n4662
.sym 38610 VexRiscv._zz_321_[0]
.sym 38611 VexRiscv._zz_316_[2]
.sym 38612 VexRiscv._zz_50_[14]
.sym 38615 VexRiscv._zz_193_[14]
.sym 38618 $abc$40840$n3895_1
.sym 38622 $abc$40840$n2516
.sym 38623 $abc$40840$n5880_1
.sym 38624 VexRiscv._zz_253_[0]
.sym 38625 VexRiscv._zz_193_[11]
.sym 38626 VexRiscv._zz_194_[3]
.sym 38627 VexRiscv._zz_193_[9]
.sym 38629 $abc$40840$n3904
.sym 38630 VexRiscv._zz_193_[19]
.sym 38632 VexRiscv._zz_193_[8]
.sym 38633 VexRiscv._zz_253_[1]
.sym 38635 $abc$40840$n4245
.sym 38637 VexRiscv._zz_193_[14]
.sym 38639 VexRiscv._zz_321_[0]
.sym 38643 VexRiscv._zz_193_[8]
.sym 38644 VexRiscv._zz_321_[0]
.sym 38649 $abc$40840$n3904
.sym 38650 $abc$40840$n3895_1
.sym 38651 spiflash_bus_dat_r[15]
.sym 38652 $abc$40840$n5880_1
.sym 38655 $abc$40840$n4662
.sym 38656 VexRiscv._zz_253_[0]
.sym 38657 VexRiscv._zz_50_[14]
.sym 38658 VexRiscv._zz_253_[1]
.sym 38661 VexRiscv._zz_321_[0]
.sym 38664 VexRiscv._zz_193_[9]
.sym 38667 VexRiscv._zz_193_[19]
.sym 38668 VexRiscv._zz_321_[0]
.sym 38673 VexRiscv._zz_321_[0]
.sym 38674 VexRiscv._zz_193_[11]
.sym 38679 VexRiscv._zz_316_[2]
.sym 38680 $abc$40840$n4245
.sym 38682 VexRiscv._zz_194_[3]
.sym 38683 $abc$40840$n2516
.sym 38684 clk12_$glb_clk
.sym 38685 sys_rst_$glb_sr
.sym 38686 $abc$40840$n4311
.sym 38687 VexRiscv._zz_314_[21]
.sym 38688 $abc$40840$n6148
.sym 38689 VexRiscv._zz_314_[24]
.sym 38690 $abc$40840$n4286
.sym 38691 VexRiscv._zz_314_[17]
.sym 38692 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 38693 $abc$40840$n4245
.sym 38696 basesoc_vexriscv_dbus_adr[9]
.sym 38698 $abc$40840$n4532
.sym 38699 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 38703 VexRiscv._zz_79_[1]
.sym 38705 $abc$40840$n4441_1
.sym 38706 $abc$40840$n4980
.sym 38708 $abc$40840$n2254
.sym 38709 VexRiscv._zz_314_[3]
.sym 38712 $abc$40840$n4962
.sym 38714 $abc$40840$n4961_1
.sym 38715 basesoc_uart_phy_storage[6]
.sym 38716 VexRiscv._zz_193_[19]
.sym 38717 $abc$40840$n4245
.sym 38718 $abc$40840$n4531_1
.sym 38720 $abc$40840$n9
.sym 38721 VexRiscv._zz_316_[8]
.sym 38727 VexRiscv._zz_194_[22]
.sym 38732 VexRiscv._zz_321_[0]
.sym 38733 VexRiscv._zz_194_[1]
.sym 38734 VexRiscv._zz_316_[14]
.sym 38736 VexRiscv._zz_328_
.sym 38738 VexRiscv._zz_328_
.sym 38741 $abc$40840$n6144
.sym 38742 VexRiscv._zz_314_[0]
.sym 38744 VexRiscv._zz_316_[0]
.sym 38745 $abc$40840$n2623
.sym 38746 VexRiscv._zz_193_[0]
.sym 38747 $abc$40840$n4286
.sym 38748 VexRiscv._zz_194_[15]
.sym 38749 VexRiscv._zz_316_[21]
.sym 38750 $abc$40840$n4245
.sym 38753 VexRiscv.memory_arbitration_isValid
.sym 38755 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38756 VexRiscv.execute_to_memory_IS_DIV
.sym 38757 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 38758 $abc$40840$n4245
.sym 38760 $abc$40840$n4286
.sym 38761 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 38762 VexRiscv.execute_to_memory_IS_DIV
.sym 38763 VexRiscv.memory_arbitration_isValid
.sym 38766 VexRiscv._zz_316_[14]
.sym 38767 $abc$40840$n4245
.sym 38768 VexRiscv._zz_194_[15]
.sym 38772 VexRiscv._zz_194_[22]
.sym 38773 $abc$40840$n4245
.sym 38774 VexRiscv._zz_316_[21]
.sym 38778 VexRiscv._zz_316_[0]
.sym 38779 VexRiscv._zz_314_[0]
.sym 38784 VexRiscv._zz_194_[1]
.sym 38786 $abc$40840$n4245
.sym 38787 VexRiscv._zz_316_[0]
.sym 38791 VexRiscv._zz_328_
.sym 38792 $abc$40840$n6144
.sym 38796 VexRiscv._zz_194_[1]
.sym 38797 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 38798 VexRiscv._zz_328_
.sym 38799 VexRiscv._zz_193_[0]
.sym 38802 VexRiscv._zz_193_[0]
.sym 38804 VexRiscv._zz_321_[0]
.sym 38806 $abc$40840$n2623
.sym 38807 clk12_$glb_clk
.sym 38809 $abc$40840$n4961_1
.sym 38810 $abc$40840$n4259
.sym 38811 $abc$40840$n6152
.sym 38812 $abc$40840$n6154
.sym 38813 $abc$40840$n4260_1
.sym 38814 $abc$40840$n6158
.sym 38815 VexRiscv._zz_35_[7]
.sym 38816 VexRiscv._zz_35_[5]
.sym 38817 VexRiscv._zz_194_[22]
.sym 38818 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 38819 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 38820 VexRiscv._zz_193_[13]
.sym 38821 VexRiscv._zz_316_[1]
.sym 38823 VexRiscv._zz_50_[10]
.sym 38824 basesoc_uart_phy_storage[27]
.sym 38825 basesoc_ctrl_storage[30]
.sym 38826 $abc$40840$n4245
.sym 38827 $abc$40840$n2642
.sym 38828 basesoc_dat_w[6]
.sym 38829 $abc$40840$n2497
.sym 38830 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 38832 $abc$40840$n2254
.sym 38833 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 38834 spiflash_bus_dat_r[5]
.sym 38835 VexRiscv._zz_79_[6]
.sym 38836 VexRiscv._zz_313_[0]
.sym 38837 basesoc_timer0_load_storage[3]
.sym 38839 VexRiscv._zz_314_[17]
.sym 38840 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 38841 VexRiscv._zz_193_[5]
.sym 38843 $abc$40840$n4245
.sym 38844 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 38852 $abc$40840$n6150
.sym 38858 $abc$40840$n6146
.sym 38860 $abc$40840$n6148
.sym 38864 $abc$40840$n6144
.sym 38868 $abc$40840$n2623
.sym 38875 VexRiscv._zz_328_
.sym 38876 $abc$40840$n6152
.sym 38877 $abc$40840$n6154
.sym 38879 $abc$40840$n6158
.sym 38880 $abc$40840$n6156
.sym 38882 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 38884 $abc$40840$n6144
.sym 38885 VexRiscv._zz_328_
.sym 38888 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 38891 $abc$40840$n6146
.sym 38892 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 38894 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 38896 $abc$40840$n6148
.sym 38898 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 38900 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 38902 $abc$40840$n6150
.sym 38904 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 38906 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 38908 $abc$40840$n6152
.sym 38910 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 38912 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 38914 $abc$40840$n6154
.sym 38916 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 38918 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 38920 $abc$40840$n6156
.sym 38922 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 38924 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 38926 $abc$40840$n6158
.sym 38928 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 38929 $abc$40840$n2623
.sym 38930 clk12_$glb_clk
.sym 38932 $abc$40840$n6162
.sym 38933 $abc$40840$n6160
.sym 38934 $abc$40840$n4269
.sym 38935 $abc$40840$n6166
.sym 38936 $abc$40840$n6172
.sym 38937 $abc$40840$n6164
.sym 38938 VexRiscv._zz_35_[8]
.sym 38939 VexRiscv._zz_35_[11]
.sym 38940 VexRiscv._zz_193_[1]
.sym 38941 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 38943 VexRiscv._zz_193_[1]
.sym 38944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 38945 VexRiscv._zz_194_[8]
.sym 38950 VexRiscv._zz_50_[9]
.sym 38951 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 38952 VexRiscv._zz_194_[8]
.sym 38953 $abc$40840$n4938_1
.sym 38954 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 38955 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 38956 VexRiscv._zz_193_[8]
.sym 38957 $abc$40840$n4311
.sym 38958 $abc$40840$n3647_1
.sym 38959 VexRiscv._zz_193_[11]
.sym 38960 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 38961 VexRiscv._zz_314_[28]
.sym 38962 VexRiscv._zz_328_
.sym 38963 VexRiscv._zz_193_[9]
.sym 38964 VexRiscv._zz_193_[10]
.sym 38965 VexRiscv.execute_to_memory_IS_DIV
.sym 38966 VexRiscv._zz_316_[30]
.sym 38967 VexRiscv._zz_193_[24]
.sym 38968 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 38975 $abc$40840$n2623
.sym 38989 $abc$40840$n6174
.sym 38992 $abc$40840$n6166
.sym 38994 $abc$40840$n6170
.sym 38996 $abc$40840$n6168
.sym 38997 $abc$40840$n6162
.sym 38998 $abc$40840$n6160
.sym 39001 $abc$40840$n6172
.sym 39002 $abc$40840$n6164
.sym 39005 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 39008 $abc$40840$n6160
.sym 39009 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 39011 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 39014 $abc$40840$n6162
.sym 39015 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 39017 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 39020 $abc$40840$n6164
.sym 39021 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 39023 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 39026 $abc$40840$n6166
.sym 39027 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 39029 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 39031 $abc$40840$n6168
.sym 39033 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 39035 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 39038 $abc$40840$n6170
.sym 39039 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 39041 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 39043 $abc$40840$n6172
.sym 39045 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 39047 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39049 $abc$40840$n6174
.sym 39051 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 39052 $abc$40840$n2623
.sym 39053 clk12_$glb_clk
.sym 39055 $abc$40840$n6174
.sym 39056 $abc$40840$n4275
.sym 39057 $abc$40840$n4274_1
.sym 39058 $abc$40840$n6186
.sym 39059 basesoc_vexriscv_ibus_adr[19]
.sym 39060 $abc$40840$n6188
.sym 39061 $abc$40840$n6092_1
.sym 39062 $abc$40840$n6178
.sym 39065 VexRiscv._zz_193_[19]
.sym 39066 $abc$40840$n4060_1
.sym 39067 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 39068 VexRiscv._zz_35_[8]
.sym 39069 $abc$40840$n4393_1
.sym 39070 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 39071 VexRiscv._zz_194_[6]
.sym 39072 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 39073 VexRiscv.execute_to_memory_IS_DIV
.sym 39074 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 39075 $abc$40840$n4446
.sym 39076 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 39077 basesoc_dat_w[4]
.sym 39078 $abc$40840$n2516
.sym 39080 basesoc_vexriscv_dbus_adr[4]
.sym 39081 VexRiscv._zz_193_[14]
.sym 39082 $abc$40840$n6176
.sym 39083 array_muxed0[9]
.sym 39084 $abc$40840$n6092_1
.sym 39085 $abc$40840$n6180
.sym 39086 VexRiscv._zz_194_[5]
.sym 39087 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39088 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 39089 $abc$40840$n6182
.sym 39090 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 39091 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39096 $abc$40840$n6182
.sym 39098 $abc$40840$n2623
.sym 39106 $abc$40840$n6176
.sym 39111 $abc$40840$n6180
.sym 39113 $abc$40840$n6190
.sym 39115 $abc$40840$n6186
.sym 39117 $abc$40840$n6188
.sym 39119 $abc$40840$n6178
.sym 39127 $abc$40840$n6184
.sym 39128 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 39130 $abc$40840$n6176
.sym 39132 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 39134 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 39137 $abc$40840$n6178
.sym 39138 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 39140 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 39143 $abc$40840$n6180
.sym 39144 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 39146 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 39148 $abc$40840$n6182
.sym 39150 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 39152 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 39155 $abc$40840$n6184
.sym 39156 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 39158 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 39161 $abc$40840$n6186
.sym 39162 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 39164 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 39166 $abc$40840$n6188
.sym 39168 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 39170 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39173 $abc$40840$n6190
.sym 39174 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 39175 $abc$40840$n2623
.sym 39176 clk12_$glb_clk
.sym 39178 VexRiscv._zz_35_[29]
.sym 39179 $abc$40840$n4335
.sym 39180 VexRiscv._zz_314_[28]
.sym 39181 $abc$40840$n6192
.sym 39182 basesoc_vexriscv_dbus_adr[20]
.sym 39183 $abc$40840$n6200
.sym 39184 $abc$40840$n4310_1
.sym 39185 VexRiscv._zz_35_[22]
.sym 39186 $abc$40840$n3952
.sym 39187 $abc$40840$n4003
.sym 39188 VexRiscv._zz_129_[4]
.sym 39189 VexRiscv._zz_199_[21]
.sym 39191 VexRiscv._zz_194_[22]
.sym 39192 $abc$40840$n2629
.sym 39193 VexRiscv._zz_50_[10]
.sym 39194 VexRiscv._zz_79_[3]
.sym 39195 $abc$40840$n4950
.sym 39196 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 39197 VexRiscv._zz_195_[3]
.sym 39198 $abc$40840$n3731
.sym 39200 VexRiscv._zz_195_[9]
.sym 39201 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 39202 VexRiscv._zz_194_[13]
.sym 39203 $abc$40840$n2871
.sym 39204 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 39205 VexRiscv._zz_194_[28]
.sym 39206 basesoc_vexriscv_ibus_adr[19]
.sym 39207 VexRiscv._zz_194_[18]
.sym 39208 $abc$40840$n6196
.sym 39209 VexRiscv._zz_194_[16]
.sym 39210 $abc$40840$n4245
.sym 39211 $abc$40840$n4961_1
.sym 39212 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 39213 $abc$40840$n6184
.sym 39214 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39223 $abc$40840$n6202
.sym 39225 $abc$40840$n6204
.sym 39227 $abc$40840$n6194
.sym 39229 $abc$40840$n6206
.sym 39234 $abc$40840$n6196
.sym 39237 $abc$40840$n2623
.sym 39238 $abc$40840$n6192
.sym 39243 $abc$40840$n6198
.sym 39248 $abc$40840$n6200
.sym 39251 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 39253 $abc$40840$n6192
.sym 39255 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 39257 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 39260 $abc$40840$n6194
.sym 39261 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 39263 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 39266 $abc$40840$n6196
.sym 39267 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 39269 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 39272 $abc$40840$n6198
.sym 39273 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 39275 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 39278 $abc$40840$n6200
.sym 39279 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 39281 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 39283 $abc$40840$n6202
.sym 39285 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 39287 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 39290 $abc$40840$n6204
.sym 39291 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 39296 $abc$40840$n6206
.sym 39297 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 39298 $abc$40840$n2623
.sym 39299 clk12_$glb_clk
.sym 39301 $abc$40840$n6198
.sym 39302 $abc$40840$n6176
.sym 39303 $abc$40840$n4284_1
.sym 39304 spiflash_bus_ack
.sym 39305 $abc$40840$n4334_1
.sym 39306 $abc$40840$n4283
.sym 39307 $abc$40840$n5653
.sym 39308 VexRiscv._zz_314_[27]
.sym 39309 $abc$40840$n235
.sym 39312 VexRiscv._zz_193_[10]
.sym 39313 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 39314 VexRiscv._zz_314_[32]
.sym 39315 VexRiscv.lastStageIsFiring
.sym 39316 VexRiscv._zz_328_
.sym 39317 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 39318 $abc$40840$n4378
.sym 39319 VexRiscv._zz_321_[0]
.sym 39320 $abc$40840$n3647_1
.sym 39321 $abc$40840$n6204
.sym 39323 $abc$40840$n6194
.sym 39324 VexRiscv.memory_arbitration_isValid
.sym 39325 VexRiscv._zz_193_[5]
.sym 39326 spiflash_bus_dat_r[5]
.sym 39327 VexRiscv._zz_193_[28]
.sym 39328 VexRiscv._zz_35_[31]
.sym 39329 VexRiscv._zz_313_[0]
.sym 39330 VexRiscv._zz_193_[20]
.sym 39331 VexRiscv._zz_193_[27]
.sym 39332 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 39333 $abc$40840$n233
.sym 39334 VexRiscv._zz_194_[25]
.sym 39335 VexRiscv._zz_35_[22]
.sym 39336 $abc$40840$n6452_1
.sym 39343 $abc$40840$n6452_1
.sym 39344 basesoc_bus_wishbone_ack
.sym 39345 VexRiscv._zz_193_[12]
.sym 39347 VexRiscv._zz_193_[18]
.sym 39348 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 39351 VexRiscv._zz_193_[31]
.sym 39356 spram_bus_ack
.sym 39357 VexRiscv._zz_194_[19]
.sym 39359 VexRiscv._zz_194_[32]
.sym 39360 VexRiscv._zz_193_[19]
.sym 39361 spiflash_bus_ack
.sym 39362 VexRiscv._zz_194_[13]
.sym 39363 VexRiscv.execute_to_memory_IS_DIV
.sym 39364 VexRiscv.memory_arbitration_isValid
.sym 39366 VexRiscv._zz_194_[20]
.sym 39368 VexRiscv._zz_328_
.sym 39370 $abc$40840$n4334_1
.sym 39371 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39372 VexRiscv._zz_194_[14]
.sym 39373 VexRiscv._zz_193_[13]
.sym 39375 VexRiscv._zz_193_[13]
.sym 39376 VexRiscv._zz_194_[14]
.sym 39377 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39378 VexRiscv._zz_328_
.sym 39381 VexRiscv._zz_328_
.sym 39382 VexRiscv._zz_194_[13]
.sym 39383 VexRiscv._zz_193_[12]
.sym 39384 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39387 VexRiscv._zz_193_[31]
.sym 39388 VexRiscv._zz_328_
.sym 39389 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39390 VexRiscv._zz_194_[32]
.sym 39393 VexRiscv._zz_328_
.sym 39394 VexRiscv._zz_194_[19]
.sym 39395 VexRiscv._zz_193_[18]
.sym 39396 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39399 basesoc_bus_wishbone_ack
.sym 39400 spram_bus_ack
.sym 39402 spiflash_bus_ack
.sym 39405 VexRiscv._zz_194_[20]
.sym 39406 VexRiscv._zz_193_[19]
.sym 39407 VexRiscv._zz_328_
.sym 39408 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39412 $abc$40840$n6452_1
.sym 39414 spram_bus_ack
.sym 39417 VexRiscv.execute_to_memory_IS_DIV
.sym 39418 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 39419 $abc$40840$n4334_1
.sym 39420 VexRiscv.memory_arbitration_isValid
.sym 39422 clk12_$glb_clk
.sym 39423 sys_rst_$glb_sr
.sym 39424 $abc$40840$n5605
.sym 39425 VexRiscv._zz_194_[32]
.sym 39426 $abc$40840$n7855
.sym 39427 VexRiscv._zz_194_[16]
.sym 39428 $abc$40840$n4304_1
.sym 39429 $abc$40840$n6184
.sym 39430 $abc$40840$n7857
.sym 39431 $abc$40840$n4305
.sym 39432 $abc$40840$n3620
.sym 39433 $abc$40840$n2506
.sym 39434 VexRiscv._zz_193_[11]
.sym 39435 VexRiscv._zz_193_[0]
.sym 39436 $abc$40840$n235
.sym 39437 VexRiscv._zz_193_[31]
.sym 39438 $abc$40840$n4938_1
.sym 39439 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 39440 $abc$40840$n3904
.sym 39441 VexRiscv._zz_314_[27]
.sym 39442 VexRiscv._zz_50_[9]
.sym 39443 $abc$40840$n235
.sym 39444 VexRiscv._zz_194_[29]
.sym 39445 VexRiscv._zz_194_[1]
.sym 39446 VexRiscv._zz_194_[17]
.sym 39447 $abc$40840$n3904
.sym 39448 VexRiscv._zz_193_[8]
.sym 39449 VexRiscv.execute_to_memory_IS_DIV
.sym 39450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39451 VexRiscv._zz_193_[11]
.sym 39452 VexRiscv._zz_194_[20]
.sym 39453 VexRiscv._zz_321_[20]
.sym 39454 VexRiscv._zz_328_
.sym 39456 VexRiscv._zz_193_[10]
.sym 39457 $abc$40840$n3647_1
.sym 39458 $abc$40840$n3647_1
.sym 39459 VexRiscv._zz_193_[9]
.sym 39465 VexRiscv.execute_to_memory_IS_DIV
.sym 39467 $abc$40840$n3895_1
.sym 39468 $abc$40840$n3647_1
.sym 39469 VexRiscv._zz_316_[31]
.sym 39470 spiflash_bus_dat_r[4]
.sym 39471 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 39472 VexRiscv._zz_328_
.sym 39473 VexRiscv.execute_to_memory_IS_DIV
.sym 39474 VexRiscv._zz_194_[27]
.sym 39476 $abc$40840$n2516
.sym 39477 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 39478 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 39479 VexRiscv._zz_193_[26]
.sym 39481 $abc$40840$n4060_1
.sym 39482 VexRiscv._zz_194_[32]
.sym 39484 VexRiscv.memory_arbitration_isValid
.sym 39485 $abc$40840$n4304_1
.sym 39486 VexRiscv._zz_193_[23]
.sym 39487 VexRiscv._zz_194_[24]
.sym 39488 $abc$40840$n3904
.sym 39489 VexRiscv._zz_321_[0]
.sym 39490 $abc$40840$n4245
.sym 39492 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39493 $abc$40840$n4337_1
.sym 39494 $abc$40840$n4338
.sym 39499 VexRiscv._zz_193_[23]
.sym 39501 VexRiscv._zz_321_[0]
.sym 39504 VexRiscv._zz_193_[23]
.sym 39505 VexRiscv._zz_194_[24]
.sym 39506 VexRiscv._zz_328_
.sym 39507 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39510 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 39511 VexRiscv.memory_arbitration_isValid
.sym 39512 $abc$40840$n4304_1
.sym 39513 VexRiscv.execute_to_memory_IS_DIV
.sym 39516 VexRiscv._zz_193_[26]
.sym 39517 VexRiscv._zz_194_[27]
.sym 39518 VexRiscv._zz_328_
.sym 39519 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39522 $abc$40840$n4338
.sym 39523 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 39525 $abc$40840$n3647_1
.sym 39528 VexRiscv._zz_194_[32]
.sym 39529 VexRiscv._zz_316_[31]
.sym 39531 $abc$40840$n4245
.sym 39534 $abc$40840$n3895_1
.sym 39535 spiflash_bus_dat_r[4]
.sym 39536 $abc$40840$n4060_1
.sym 39537 $abc$40840$n3904
.sym 39540 VexRiscv.memory_arbitration_isValid
.sym 39541 VexRiscv.execute_to_memory_IS_DIV
.sym 39542 $abc$40840$n4337_1
.sym 39543 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 39544 $abc$40840$n2516
.sym 39545 clk12_$glb_clk
.sym 39546 sys_rst_$glb_sr
.sym 39547 VexRiscv._zz_194_[20]
.sym 39548 $abc$40840$n5650_1
.sym 39549 $abc$40840$n5632_1
.sym 39550 VexRiscv._zz_194_[31]
.sym 39551 VexRiscv._zz_194_[25]
.sym 39552 $abc$40840$n5617
.sym 39553 VexRiscv._zz_194_[24]
.sym 39554 $abc$40840$n5629
.sym 39555 array_muxed1[18]
.sym 39556 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 39558 array_muxed1[18]
.sym 39559 VexRiscv._zz_195_[32]
.sym 39560 VexRiscv._zz_194_[15]
.sym 39561 $abc$40840$n5597
.sym 39562 VexRiscv._zz_194_[16]
.sym 39563 VexRiscv._zz_194_[28]
.sym 39564 VexRiscv._zz_321_[2]
.sym 39565 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 39566 VexRiscv._zz_194_[28]
.sym 39567 basesoc_uart_phy_storage[3]
.sym 39568 VexRiscv._zz_195_[10]
.sym 39569 $abc$40840$n5612_1
.sym 39570 VexRiscv._zz_194_[15]
.sym 39571 VexRiscv._zz_194_[19]
.sym 39572 VexRiscv._zz_193_[14]
.sym 39573 VexRiscv._zz_194_[16]
.sym 39574 array_muxed0[9]
.sym 39575 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 39576 basesoc_vexriscv_dbus_adr[4]
.sym 39577 $abc$40840$n8284
.sym 39578 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 39579 $abc$40840$n5615
.sym 39580 VexRiscv._zz_194_[20]
.sym 39581 $abc$40840$n5311
.sym 39582 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 39588 $abc$40840$n5311
.sym 39589 VexRiscv._zz_321_[9]
.sym 39590 $abc$40840$n2629
.sym 39591 $abc$40840$n5299
.sym 39594 VexRiscv._zz_321_[3]
.sym 39597 $abc$40840$n4307_1
.sym 39598 VexRiscv._zz_321_[8]
.sym 39602 VexRiscv.memory_arbitration_isValid
.sym 39603 $abc$40840$n5308
.sym 39604 VexRiscv._zz_321_[7]
.sym 39605 $abc$40840$n233
.sym 39606 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 39607 VexRiscv._zz_321_[6]
.sym 39608 VexRiscv._zz_321_[5]
.sym 39609 VexRiscv.execute_to_memory_IS_DIV
.sym 39611 $abc$40840$n4308
.sym 39614 $abc$40840$n5305
.sym 39617 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 39618 $abc$40840$n3647_1
.sym 39619 $abc$40840$n5302
.sym 39621 $abc$40840$n5308
.sym 39622 VexRiscv._zz_321_[8]
.sym 39624 $abc$40840$n233
.sym 39627 $abc$40840$n3647_1
.sym 39629 $abc$40840$n4308
.sym 39630 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 39633 $abc$40840$n5311
.sym 39634 VexRiscv._zz_321_[9]
.sym 39636 $abc$40840$n233
.sym 39639 $abc$40840$n233
.sym 39640 VexRiscv._zz_321_[7]
.sym 39641 $abc$40840$n5305
.sym 39646 VexRiscv._zz_321_[6]
.sym 39647 $abc$40840$n5302
.sym 39648 $abc$40840$n233
.sym 39651 VexRiscv.memory_arbitration_isValid
.sym 39652 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 39653 VexRiscv.execute_to_memory_IS_DIV
.sym 39654 $abc$40840$n4307_1
.sym 39659 VexRiscv._zz_321_[3]
.sym 39663 $abc$40840$n233
.sym 39664 VexRiscv._zz_321_[5]
.sym 39665 $abc$40840$n5299
.sym 39667 $abc$40840$n2629
.sym 39668 clk12_$glb_clk
.sym 39670 VexRiscv.lastStagePc[16]
.sym 39671 $abc$40840$n5630_1
.sym 39672 $abc$40840$n5615
.sym 39673 $abc$40840$n7872
.sym 39674 VexRiscv.lastStagePc[29]
.sym 39675 $abc$40840$n7873
.sym 39676 $abc$40840$n7869
.sym 39677 $abc$40840$n5618_1
.sym 39678 basesoc_vexriscv_ibus_adr[25]
.sym 39679 $abc$40840$n7055
.sym 39682 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 39683 $abc$40840$n3926
.sym 39684 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 39685 VexRiscv._zz_194_[31]
.sym 39686 $abc$40840$n2623
.sym 39687 $abc$40840$n4379_1
.sym 39688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 39689 VexRiscv._zz_194_[20]
.sym 39690 VexRiscv._zz_195_[31]
.sym 39691 basesoc_vexriscv_ibus_adr[15]
.sym 39692 serial_rx
.sym 39693 VexRiscv._zz_193_[1]
.sym 39694 basesoc_vexriscv_ibus_adr[19]
.sym 39695 grant
.sym 39696 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 39697 VexRiscv._zz_321_[6]
.sym 39698 $abc$40840$n235
.sym 39699 VexRiscv._zz_194_[18]
.sym 39700 $abc$40840$n5344
.sym 39701 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 39702 VexRiscv._zz_194_[24]
.sym 39703 $abc$40840$n7853
.sym 39704 $abc$40840$n4961_1
.sym 39705 basesoc_vexriscv_ibus_adr[9]
.sym 39711 VexRiscv._zz_321_[23]
.sym 39712 basesoc_vexriscv_ibus_adr[9]
.sym 39713 VexRiscv._zz_321_[17]
.sym 39715 VexRiscv._zz_321_[11]
.sym 39716 $abc$40840$n233
.sym 39718 VexRiscv._zz_321_[13]
.sym 39719 grant
.sym 39723 VexRiscv._zz_321_[20]
.sym 39726 $abc$40840$n5344
.sym 39727 VexRiscv._zz_321_[22]
.sym 39729 $abc$40840$n2629
.sym 39732 VexRiscv._zz_321_[14]
.sym 39733 basesoc_vexriscv_dbus_adr[9]
.sym 39737 $abc$40840$n5350
.sym 39739 $abc$40840$n5353
.sym 39744 VexRiscv._zz_321_[23]
.sym 39745 $abc$40840$n5353
.sym 39747 $abc$40840$n233
.sym 39750 VexRiscv._zz_321_[13]
.sym 39757 $abc$40840$n233
.sym 39758 $abc$40840$n5344
.sym 39759 VexRiscv._zz_321_[20]
.sym 39764 VexRiscv._zz_321_[14]
.sym 39769 $abc$40840$n233
.sym 39770 VexRiscv._zz_321_[22]
.sym 39771 $abc$40840$n5350
.sym 39775 VexRiscv._zz_321_[17]
.sym 39782 VexRiscv._zz_321_[11]
.sym 39786 basesoc_vexriscv_ibus_adr[9]
.sym 39788 grant
.sym 39789 basesoc_vexriscv_dbus_adr[9]
.sym 39790 $abc$40840$n2629
.sym 39791 clk12_$glb_clk
.sym 39793 $abc$40840$n7874
.sym 39794 basesoc_vexriscv_dbus_adr[5]
.sym 39795 basesoc_vexriscv_dbus_adr[4]
.sym 39796 basesoc_vexriscv_dbus_adr[6]
.sym 39797 basesoc_vexriscv_dbus_adr[7]
.sym 39798 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 39799 basesoc_vexriscv_dbus_adr[3]
.sym 39800 basesoc_vexriscv_dbus_adr[10]
.sym 39801 VexRiscv._zz_321_[21]
.sym 39802 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 39803 VexRiscv._zz_36_[10]
.sym 39804 VexRiscv.decode_to_execute_RS2[27]
.sym 39805 $abc$40840$n5445
.sym 39806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 39807 VexRiscv._zz_194_[19]
.sym 39809 $abc$40840$n7863
.sym 39810 $abc$40840$n4731_1
.sym 39811 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 39812 VexRiscv.lastStagePc[16]
.sym 39813 $abc$40840$n7864
.sym 39814 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 39815 VexRiscv._zz_321_[21]
.sym 39816 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 39817 VexRiscv._zz_193_[5]
.sym 39818 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 39819 VexRiscv._zz_192_
.sym 39820 $abc$40840$n2633
.sym 39821 $abc$40840$n5368
.sym 39822 VexRiscv._zz_193_[20]
.sym 39823 VexRiscv._zz_193_[28]
.sym 39824 VexRiscv._zz_151_[9]
.sym 39825 VexRiscv.CsrPlugin_hadException
.sym 39826 $abc$40840$n7861
.sym 39827 VexRiscv._zz_193_[27]
.sym 39828 $abc$40840$n233
.sym 39835 $abc$40840$n233
.sym 39838 $abc$40840$n5359
.sym 39839 $abc$40840$n5368
.sym 39845 $abc$40840$n5356
.sym 39846 VexRiscv._zz_321_[24]
.sym 39849 VexRiscv._zz_321_[25]
.sym 39850 $abc$40840$n5374
.sym 39851 VexRiscv._zz_321_[29]
.sym 39852 $abc$40840$n233
.sym 39853 VexRiscv._zz_321_[30]
.sym 39856 VexRiscv._zz_321_[31]
.sym 39861 $abc$40840$n2629
.sym 39862 $abc$40840$n5377
.sym 39864 $abc$40840$n5371
.sym 39865 VexRiscv._zz_321_[28]
.sym 39867 $abc$40840$n5356
.sym 39869 $abc$40840$n233
.sym 39870 VexRiscv._zz_321_[24]
.sym 39873 VexRiscv._zz_321_[30]
.sym 39874 $abc$40840$n233
.sym 39876 $abc$40840$n5374
.sym 39879 VexRiscv._zz_321_[28]
.sym 39885 $abc$40840$n5377
.sym 39886 $abc$40840$n233
.sym 39888 VexRiscv._zz_321_[31]
.sym 39891 VexRiscv._zz_321_[25]
.sym 39892 $abc$40840$n233
.sym 39893 $abc$40840$n5359
.sym 39899 VexRiscv._zz_321_[30]
.sym 39903 $abc$40840$n233
.sym 39904 $abc$40840$n5368
.sym 39905 VexRiscv._zz_321_[28]
.sym 39909 VexRiscv._zz_321_[29]
.sym 39911 $abc$40840$n5371
.sym 39912 $abc$40840$n233
.sym 39913 $abc$40840$n2629
.sym 39914 clk12_$glb_clk
.sym 39916 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 39917 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 39918 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 39919 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 39920 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 39921 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 39922 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 39923 $abc$40840$n5868_1
.sym 39925 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 39927 basesoc_vexriscv_dbus_adr[15]
.sym 39928 VexRiscv._zz_199_[16]
.sym 39929 $abc$40840$n2633
.sym 39931 VexRiscv.CsrPlugin_mepc[19]
.sym 39932 $abc$40840$n4939
.sym 39933 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 39934 $abc$40840$n7878
.sym 39935 basesoc_dat_w[7]
.sym 39937 VexRiscv._zz_321_[25]
.sym 39938 VexRiscv._zz_193_[31]
.sym 39939 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 39940 VexRiscv._zz_193_[8]
.sym 39941 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 39942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 39943 VexRiscv._zz_193_[9]
.sym 39944 $abc$40840$n5391
.sym 39945 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 39946 VexRiscv._zz_47_[1]
.sym 39948 VexRiscv._zz_193_[10]
.sym 39949 VexRiscv._zz_198_
.sym 39950 VexRiscv._zz_193_[11]
.sym 39951 VexRiscv._zz_199_[6]
.sym 39961 basesoc_vexriscv_ibus_adr[15]
.sym 39962 VexRiscv.decode_to_execute_RS2[18]
.sym 39963 grant
.sym 39964 basesoc_vexriscv_dbus_adr[19]
.sym 39965 VexRiscv._zz_129_[0]
.sym 39966 basesoc_vexriscv_ibus_adr[19]
.sym 39972 VexRiscv._zz_170_[1]
.sym 39974 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 39978 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 39980 basesoc_vexriscv_dbus_adr[15]
.sym 39981 VexRiscv._zz_129_[2]
.sym 39985 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 39987 VexRiscv.decode_to_execute_RS2[16]
.sym 39990 VexRiscv._zz_170_[1]
.sym 39991 VexRiscv._zz_129_[2]
.sym 39993 VexRiscv.decode_to_execute_RS2[18]
.sym 39996 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 40002 VexRiscv._zz_170_[1]
.sym 40008 basesoc_vexriscv_dbus_adr[15]
.sym 40009 basesoc_vexriscv_ibus_adr[15]
.sym 40011 grant
.sym 40014 basesoc_vexriscv_ibus_adr[19]
.sym 40016 grant
.sym 40017 basesoc_vexriscv_dbus_adr[19]
.sym 40022 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 40026 VexRiscv._zz_170_[1]
.sym 40027 VexRiscv._zz_129_[0]
.sym 40029 VexRiscv.decode_to_execute_RS2[16]
.sym 40032 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 40036 $abc$40840$n8283_$glb_ce
.sym 40037 clk12_$glb_clk
.sym 40039 VexRiscv._zz_193_[4]
.sym 40040 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 40041 $abc$40840$n4212
.sym 40042 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 40043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 40044 VexRiscv._zz_193_[15]
.sym 40045 VexRiscv._zz_193_[8]
.sym 40046 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 40047 VexRiscv._zz_195_[32]
.sym 40048 $abc$40840$n4820
.sym 40049 $abc$40840$n4820
.sym 40051 VexRiscv._zz_195_[32]
.sym 40052 VexRiscv._zz_199_[19]
.sym 40053 VexRiscv._zz_199_[17]
.sym 40054 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 40055 VexRiscv._zz_41_[19]
.sym 40056 $PACKER_VCC_NET
.sym 40057 VexRiscv.decode_to_execute_RS2[15]
.sym 40059 VexRiscv._zz_151_[14]
.sym 40060 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 40061 $abc$40840$n5347
.sym 40062 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 40063 VexRiscv._zz_36_[2]
.sym 40064 VexRiscv._zz_193_[14]
.sym 40066 $abc$40840$n5421
.sym 40067 VexRiscv._zz_199_[21]
.sym 40068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 40069 $abc$40840$n5418
.sym 40070 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40071 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 40072 $abc$40840$n5412
.sym 40073 VexRiscv.decode_to_execute_RS2[10]
.sym 40074 $abc$40840$n5415
.sym 40080 $abc$40840$n4159
.sym 40083 $abc$40840$n5734
.sym 40086 VexRiscv._zz_47_[0]
.sym 40087 VexRiscv._zz_49_[1]
.sym 40088 $abc$40840$n3932
.sym 40089 $abc$40840$n5394
.sym 40091 $abc$40840$n2633
.sym 40092 $abc$40840$n5406
.sym 40093 $abc$40840$n6753_1
.sym 40094 VexRiscv._zz_151_[23]
.sym 40095 $abc$40840$n5382
.sym 40097 $abc$40840$n4790
.sym 40098 $abc$40840$n233
.sym 40099 VexRiscv._zz_195_[32]
.sym 40100 $abc$40840$n5380
.sym 40102 VexRiscv._zz_193_[8]
.sym 40104 VexRiscv._zz_193_[4]
.sym 40105 VexRiscv._zz_49_[0]
.sym 40106 VexRiscv._zz_47_[1]
.sym 40107 $abc$40840$n4789_1
.sym 40108 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 40109 VexRiscv._zz_198_
.sym 40110 VexRiscv._zz_193_[0]
.sym 40113 $abc$40840$n233
.sym 40114 VexRiscv._zz_193_[4]
.sym 40115 $abc$40840$n5394
.sym 40119 $abc$40840$n4790
.sym 40121 $abc$40840$n3932
.sym 40122 $abc$40840$n6753_1
.sym 40125 $abc$40840$n5382
.sym 40126 VexRiscv._zz_193_[0]
.sym 40127 $abc$40840$n233
.sym 40131 VexRiscv._zz_151_[23]
.sym 40132 $abc$40840$n4159
.sym 40133 VexRiscv._zz_49_[1]
.sym 40134 VexRiscv._zz_49_[0]
.sym 40139 VexRiscv._zz_198_
.sym 40140 $abc$40840$n5734
.sym 40143 VexRiscv._zz_47_[1]
.sym 40144 $abc$40840$n4789_1
.sym 40145 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 40146 VexRiscv._zz_47_[0]
.sym 40149 $abc$40840$n5380
.sym 40150 VexRiscv._zz_195_[32]
.sym 40151 $abc$40840$n233
.sym 40155 $abc$40840$n5406
.sym 40156 VexRiscv._zz_193_[8]
.sym 40158 $abc$40840$n233
.sym 40159 $abc$40840$n2633
.sym 40160 clk12_$glb_clk
.sym 40162 VexRiscv._zz_285_[0]
.sym 40163 VexRiscv._zz_199_[2]
.sym 40164 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 40165 VexRiscv._zz_285_[2]
.sym 40166 VexRiscv._zz_285_[1]
.sym 40167 VexRiscv._zz_199_[6]
.sym 40168 $abc$40840$n4197
.sym 40169 VexRiscv._zz_285_[3]
.sym 40170 $abc$40840$n4159
.sym 40171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 40174 $abc$40840$n3932
.sym 40175 $abc$40840$n5394
.sym 40177 $abc$40840$n2633
.sym 40178 $abc$40840$n5403
.sym 40180 $abc$40840$n5406
.sym 40181 VexRiscv._zz_129_[3]
.sym 40182 VexRiscv._zz_47_[0]
.sym 40183 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 40184 VexRiscv.CsrPlugin_mtval[26]
.sym 40185 $abc$40840$n4212
.sym 40186 $abc$40840$n4212
.sym 40187 $abc$40840$n4201
.sym 40188 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 40189 VexRiscv._zz_49_[0]
.sym 40191 $abc$40840$n5344
.sym 40192 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 40193 $abc$40840$n4747_1
.sym 40194 VexRiscv._zz_151_[17]
.sym 40195 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 40196 $abc$40840$n4961_1
.sym 40197 $abc$40840$n4153
.sym 40203 VexRiscv._zz_193_[13]
.sym 40205 $abc$40840$n2633
.sym 40206 VexRiscv._zz_198_
.sym 40208 VexRiscv._zz_199_[0]
.sym 40209 $abc$40840$n4347
.sym 40210 $abc$40840$n5409
.sym 40212 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 40213 VexRiscv._zz_193_[9]
.sym 40214 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 40215 VexRiscv._zz_193_[10]
.sym 40216 VexRiscv._zz_193_[11]
.sym 40217 $abc$40840$n233
.sym 40218 VexRiscv._zz_193_[12]
.sym 40226 $abc$40840$n5421
.sym 40229 $abc$40840$n5418
.sym 40230 $abc$40840$n233
.sym 40232 $abc$40840$n5412
.sym 40234 $abc$40840$n5415
.sym 40236 VexRiscv._zz_193_[12]
.sym 40237 $abc$40840$n5418
.sym 40239 $abc$40840$n233
.sym 40243 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 40245 $abc$40840$n4347
.sym 40248 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 40250 $abc$40840$n4347
.sym 40254 VexRiscv._zz_199_[0]
.sym 40256 VexRiscv._zz_198_
.sym 40261 $abc$40840$n5409
.sym 40262 $abc$40840$n233
.sym 40263 VexRiscv._zz_193_[9]
.sym 40266 $abc$40840$n233
.sym 40268 VexRiscv._zz_193_[10]
.sym 40269 $abc$40840$n5412
.sym 40272 VexRiscv._zz_193_[13]
.sym 40273 $abc$40840$n233
.sym 40275 $abc$40840$n5421
.sym 40279 $abc$40840$n5415
.sym 40280 $abc$40840$n233
.sym 40281 VexRiscv._zz_193_[11]
.sym 40282 $abc$40840$n2633
.sym 40283 clk12_$glb_clk
.sym 40285 VexRiscv._zz_151_[15]
.sym 40286 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 40287 VexRiscv._zz_151_[17]
.sym 40288 $abc$40840$n4190
.sym 40289 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 40290 VexRiscv._zz_151_[18]
.sym 40291 $abc$40840$n4189
.sym 40292 VexRiscv._zz_151_[16]
.sym 40293 basesoc_vexriscv_ibus_adr[0]
.sym 40295 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40297 VexRiscv._zz_129_[6]
.sym 40299 $abc$40840$n2656
.sym 40300 VexRiscv._zz_285_[2]
.sym 40301 $abc$40840$n5382
.sym 40302 VexRiscv._zz_198_
.sym 40303 $abc$40840$n4110
.sym 40304 VexRiscv._zz_199_[0]
.sym 40305 VexRiscv._zz_129_[2]
.sym 40306 $abc$40840$n5409
.sym 40307 $abc$40840$n4939
.sym 40308 $abc$40840$n2572
.sym 40309 VexRiscv._zz_193_[20]
.sym 40310 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 40311 $abc$40840$n4193
.sym 40312 VexRiscv._zz_151_[18]
.sym 40314 $abc$40840$n2653
.sym 40315 VexRiscv._zz_193_[28]
.sym 40316 $abc$40840$n233
.sym 40317 VexRiscv.CsrPlugin_hadException
.sym 40318 VexRiscv._zz_41_[9]
.sym 40319 VexRiscv._zz_193_[27]
.sym 40320 VexRiscv._zz_151_[9]
.sym 40326 $abc$40840$n4939
.sym 40327 $abc$40840$n3932
.sym 40328 $abc$40840$n4676
.sym 40329 $abc$40840$n4193
.sym 40330 $abc$40840$n6747_1
.sym 40333 VexRiscv._zz_36_[21]
.sym 40334 $abc$40840$n4939
.sym 40335 $abc$40840$n4756_1
.sym 40336 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 40337 VexRiscv._zz_49_[1]
.sym 40338 $abc$40840$n4997
.sym 40341 VexRiscv._zz_36_[16]
.sym 40342 VexRiscv._zz_47_[0]
.sym 40343 $abc$40840$n4345
.sym 40345 $abc$40840$n5021_1
.sym 40346 VexRiscv._zz_151_[21]
.sym 40347 $abc$40840$n5001
.sym 40348 VexRiscv._zz_36_[10]
.sym 40350 $abc$40840$n4379_1
.sym 40351 VexRiscv._zz_36_[15]
.sym 40352 VexRiscv._zz_49_[0]
.sym 40353 $abc$40840$n4747_1
.sym 40354 VexRiscv._zz_47_[1]
.sym 40356 $abc$40840$n4562_1
.sym 40360 $abc$40840$n4939
.sym 40361 VexRiscv._zz_36_[16]
.sym 40362 $abc$40840$n5001
.sym 40365 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 40366 $abc$40840$n4676
.sym 40367 VexRiscv._zz_47_[1]
.sym 40368 VexRiscv._zz_47_[0]
.sym 40372 VexRiscv._zz_36_[21]
.sym 40373 $abc$40840$n4939
.sym 40374 $abc$40840$n5021_1
.sym 40377 VexRiscv._zz_36_[21]
.sym 40379 $abc$40840$n4379_1
.sym 40380 $abc$40840$n4747_1
.sym 40383 VexRiscv._zz_49_[1]
.sym 40384 $abc$40840$n4193
.sym 40385 VexRiscv._zz_151_[21]
.sym 40386 VexRiscv._zz_49_[0]
.sym 40389 $abc$40840$n4562_1
.sym 40391 $abc$40840$n4379_1
.sym 40392 VexRiscv._zz_36_[10]
.sym 40396 $abc$40840$n4939
.sym 40397 VexRiscv._zz_36_[15]
.sym 40398 $abc$40840$n4997
.sym 40401 $abc$40840$n3932
.sym 40402 $abc$40840$n6747_1
.sym 40403 $abc$40840$n4345
.sym 40404 $abc$40840$n4756_1
.sym 40405 $abc$40840$n2592_$glb_ce
.sym 40406 clk12_$glb_clk
.sym 40408 VexRiscv._zz_193_[18]
.sym 40409 $abc$40840$n4092
.sym 40410 VexRiscv._zz_193_[23]
.sym 40411 $abc$40840$n5772
.sym 40412 VexRiscv._zz_151_[21]
.sym 40413 VexRiscv._zz_193_[19]
.sym 40414 VexRiscv._zz_193_[20]
.sym 40415 VexRiscv._zz_151_[19]
.sym 40417 VexRiscv._zz_151_[18]
.sym 40420 VexRiscv._zz_199_[16]
.sym 40421 basesoc_dat_w[3]
.sym 40422 VexRiscv.decode_to_execute_RS2[10]
.sym 40423 $abc$40840$n2653
.sym 40424 VexRiscv._zz_200_[3]
.sym 40425 VexRiscv._zz_151_[16]
.sym 40426 $abc$40840$n4358_1
.sym 40427 VexRiscv._zz_151_[15]
.sym 40428 VexRiscv._zz_151_[1]
.sym 40429 $abc$40840$n2656
.sym 40430 VexRiscv._zz_288_[31]
.sym 40431 $abc$40840$n3932
.sym 40432 VexRiscv._zz_151_[17]
.sym 40433 VexRiscv._zz_32_[1]
.sym 40434 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 40435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 40436 VexRiscv._zz_198_
.sym 40437 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 40439 VexRiscv._zz_151_[19]
.sym 40440 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40442 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 40443 $abc$40840$n4969
.sym 40450 VexRiscv._zz_151_[22]
.sym 40451 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40453 VexRiscv._zz_286_[1]
.sym 40455 $abc$40840$n3926
.sym 40456 $abc$40840$n6748_1
.sym 40457 VexRiscv._zz_32_[1]
.sym 40458 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 40459 VexRiscv._zz_49_[0]
.sym 40461 $abc$40840$n4758_1
.sym 40463 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 40464 VexRiscv._zz_151_[16]
.sym 40466 $abc$40840$n6667_1
.sym 40467 $abc$40840$n4153
.sym 40469 VexRiscv._zz_151_[21]
.sym 40470 $abc$40840$n4347
.sym 40471 VexRiscv._zz_199_[1]
.sym 40474 $abc$40840$n4760_1
.sym 40475 VexRiscv._zz_49_[1]
.sym 40476 $abc$40840$n233
.sym 40477 VexRiscv._zz_32_[0]
.sym 40478 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40479 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 40480 VexRiscv._zz_36_[21]
.sym 40482 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40484 VexRiscv._zz_151_[21]
.sym 40485 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 40489 VexRiscv._zz_199_[1]
.sym 40490 VexRiscv._zz_32_[0]
.sym 40491 VexRiscv._zz_286_[1]
.sym 40494 $abc$40840$n4153
.sym 40495 VexRiscv._zz_49_[0]
.sym 40496 VexRiscv._zz_151_[16]
.sym 40497 VexRiscv._zz_49_[1]
.sym 40500 VexRiscv._zz_151_[22]
.sym 40502 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 40503 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40507 $abc$40840$n4347
.sym 40508 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 40512 $abc$40840$n6667_1
.sym 40514 VexRiscv._zz_32_[1]
.sym 40515 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 40518 VexRiscv._zz_36_[21]
.sym 40524 $abc$40840$n4758_1
.sym 40525 $abc$40840$n4760_1
.sym 40526 $abc$40840$n6748_1
.sym 40527 $abc$40840$n3926
.sym 40528 $abc$40840$n233
.sym 40529 clk12_$glb_clk
.sym 40531 VexRiscv._zz_151_[8]
.sym 40532 $abc$40840$n4727_1
.sym 40533 VexRiscv._zz_151_[10]
.sym 40534 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 40535 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 40536 VexRiscv._zz_151_[9]
.sym 40537 $abc$40840$n4608_1
.sym 40538 VexRiscv._zz_151_[11]
.sym 40539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 40540 VexRiscv._zz_193_[19]
.sym 40543 VexRiscv._zz_151_[13]
.sym 40544 VexRiscv._zz_36_[1]
.sym 40545 VexRiscv._zz_151_[26]
.sym 40546 $abc$40840$n4742_1
.sym 40547 VexRiscv.CsrPlugin_mepc[10]
.sym 40548 VexRiscv._zz_199_[19]
.sym 40549 VexRiscv._zz_151_[22]
.sym 40550 VexRiscv._zz_193_[18]
.sym 40551 VexRiscv._zz_44_[0]
.sym 40552 VexRiscv._zz_199_[17]
.sym 40553 VexRiscv._zz_151_[31]
.sym 40554 VexRiscv.decode_to_execute_RS2[12]
.sym 40555 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 40556 $abc$40840$n4844_1
.sym 40557 VexRiscv._zz_49_[1]
.sym 40558 VexRiscv._zz_151_[9]
.sym 40559 $abc$40840$n6684_1
.sym 40560 VexRiscv._zz_47_[1]
.sym 40561 VexRiscv._zz_49_[1]
.sym 40562 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40563 VexRiscv._zz_199_[31]
.sym 40565 VexRiscv._zz_151_[19]
.sym 40566 VexRiscv._zz_151_[20]
.sym 40572 $abc$40840$n4638
.sym 40573 $abc$40840$n4682
.sym 40574 $abc$40840$n3932
.sym 40575 $abc$40840$n4759_1
.sym 40577 $abc$40840$n4981_1
.sym 40580 $abc$40840$n4379_1
.sym 40583 $abc$40840$n4939
.sym 40586 $abc$40840$n5005
.sym 40588 $abc$40840$n4361_1
.sym 40589 $abc$40840$n4727_1
.sym 40592 $abc$40840$n4791_1
.sym 40594 VexRiscv._zz_36_[17]
.sym 40595 $abc$40840$n5061_1
.sym 40597 $abc$40840$n4909_1
.sym 40600 VexRiscv._zz_36_[31]
.sym 40601 VexRiscv._zz_36_[11]
.sym 40602 $abc$40840$n4608_1
.sym 40606 $abc$40840$n5061_1
.sym 40607 $abc$40840$n4939
.sym 40608 VexRiscv._zz_36_[31]
.sym 40611 $abc$40840$n4759_1
.sym 40612 $abc$40840$n4791_1
.sym 40614 $abc$40840$n4361_1
.sym 40617 VexRiscv._zz_36_[11]
.sym 40619 $abc$40840$n4939
.sym 40620 $abc$40840$n4981_1
.sym 40623 $abc$40840$n4682
.sym 40625 $abc$40840$n4379_1
.sym 40626 VexRiscv._zz_36_[17]
.sym 40629 $abc$40840$n3932
.sym 40630 $abc$40840$n4759_1
.sym 40631 $abc$40840$n4361_1
.sym 40632 $abc$40840$n4727_1
.sym 40635 $abc$40840$n5005
.sym 40636 $abc$40840$n4939
.sym 40638 VexRiscv._zz_36_[17]
.sym 40641 $abc$40840$n4638
.sym 40643 $abc$40840$n4361_1
.sym 40644 $abc$40840$n4608_1
.sym 40647 $abc$40840$n4379_1
.sym 40648 $abc$40840$n4909_1
.sym 40649 VexRiscv._zz_36_[31]
.sym 40651 $abc$40840$n2592_$glb_ce
.sym 40652 clk12_$glb_clk
.sym 40654 $abc$40840$n6684_1
.sym 40655 VexRiscv._zz_199_[7]
.sym 40656 $abc$40840$n4570_1
.sym 40657 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 40658 $abc$40840$n4607_1
.sym 40659 VexRiscv._zz_36_[11]
.sym 40660 VexRiscv._zz_199_[9]
.sym 40661 VexRiscv._zz_199_[8]
.sym 40662 VexRiscv._zz_199_[21]
.sym 40663 VexRiscv._zz_129_[4]
.sym 40666 VexRiscv._zz_199_[4]
.sym 40667 VexRiscv._zz_193_[26]
.sym 40668 $abc$40840$n3932
.sym 40670 VexRiscv._zz_170_[1]
.sym 40671 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 40672 VexRiscv._zz_199_[11]
.sym 40674 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40675 $abc$40840$n2633
.sym 40676 VexRiscv._zz_47_[0]
.sym 40677 basesoc_ctrl_reset_reset_r
.sym 40678 VexRiscv._zz_151_[10]
.sym 40679 $abc$40840$n4146
.sym 40680 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 40681 VexRiscv.decode_to_execute_RS2[17]
.sym 40682 VexRiscv._zz_151_[17]
.sym 40684 VexRiscv._zz_151_[9]
.sym 40685 VexRiscv._zz_49_[0]
.sym 40686 $abc$40840$n4576_1
.sym 40687 $abc$40840$n4118
.sym 40688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 40689 $abc$40840$n4858_1
.sym 40695 $abc$40840$n4977_1
.sym 40696 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 40698 VexRiscv._zz_36_[10]
.sym 40699 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 40700 VexRiscv._zz_135_[9]
.sym 40701 $abc$40840$n5045
.sym 40704 VexRiscv._zz_36_[27]
.sym 40705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 40706 VexRiscv._zz_151_[25]
.sym 40707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 40709 $abc$40840$n4939
.sym 40712 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40714 VexRiscv._zz_135_[24]
.sym 40715 VexRiscv._zz_151_[17]
.sym 40716 $abc$40840$n4844_1
.sym 40717 $abc$40840$n4379_1
.sym 40721 VexRiscv._zz_288_[17]
.sym 40722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 40729 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 40730 VexRiscv._zz_151_[17]
.sym 40731 VexRiscv._zz_288_[17]
.sym 40734 VexRiscv._zz_135_[9]
.sym 40736 VexRiscv._zz_135_[24]
.sym 40741 VexRiscv._zz_36_[10]
.sym 40742 $abc$40840$n4977_1
.sym 40743 $abc$40840$n4939
.sym 40747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 40748 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 40749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 40752 $abc$40840$n4379_1
.sym 40753 $abc$40840$n4844_1
.sym 40754 VexRiscv._zz_36_[27]
.sym 40760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 40761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 40764 $abc$40840$n5045
.sym 40765 $abc$40840$n4939
.sym 40766 VexRiscv._zz_36_[27]
.sym 40770 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 40772 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40773 VexRiscv._zz_151_[25]
.sym 40774 $abc$40840$n2592_$glb_ce
.sym 40775 clk12_$glb_clk
.sym 40777 $abc$40840$n4574_1
.sym 40778 $abc$40840$n4590_1
.sym 40779 $abc$40840$n4854_1
.sym 40780 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 40781 $abc$40840$n4343_1
.sym 40782 $abc$40840$n4117
.sym 40783 VexRiscv._zz_36_[9]
.sym 40784 $abc$40840$n4584_1
.sym 40785 $abc$40840$n4580_1
.sym 40789 $abc$40840$n5750
.sym 40790 $abc$40840$n3283
.sym 40791 VexRiscv._zz_170_[2]
.sym 40792 VexRiscv._zz_151_[25]
.sym 40793 $abc$40840$n5752
.sym 40794 VexRiscv._zz_151_[24]
.sym 40795 VexRiscv._zz_199_[10]
.sym 40796 $abc$40840$n4939
.sym 40797 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 40798 basesoc_vexriscv_ibus_adr[1]
.sym 40799 $abc$40840$n4118
.sym 40800 $abc$40840$n4939
.sym 40801 $abc$40840$n4570_1
.sym 40804 $abc$40840$n233
.sym 40807 $abc$40840$n4791_1
.sym 40808 $abc$40840$n233
.sym 40809 VexRiscv._zz_151_[28]
.sym 40811 VexRiscv._zz_199_[8]
.sym 40812 $abc$40840$n4408_1
.sym 40818 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 40819 $abc$40840$n4408_1
.sym 40820 $abc$40840$n4361_1
.sym 40823 $abc$40840$n4821_1
.sym 40824 $abc$40840$n4836
.sym 40825 VexRiscv._zz_151_[26]
.sym 40826 $abc$40840$n4850_1
.sym 40827 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 40828 $abc$40840$n4345
.sym 40829 $abc$40840$n3926
.sym 40834 $abc$40840$n4568_1
.sym 40836 $abc$40840$n4191
.sym 40838 $abc$40840$n4459_1
.sym 40840 VexRiscv._zz_151_[24]
.sym 40841 $abc$40840$n4791_1
.sym 40844 $abc$40840$n4191
.sym 40846 $abc$40840$n4576_1
.sym 40847 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 40848 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40849 $abc$40840$n4858_1
.sym 40851 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 40857 $abc$40840$n4850_1
.sym 40858 $abc$40840$n3926
.sym 40860 $abc$40840$n4858_1
.sym 40863 $abc$40840$n4836
.sym 40864 $abc$40840$n4408_1
.sym 40865 $abc$40840$n4191
.sym 40866 $abc$40840$n4345
.sym 40870 $abc$40840$n3926
.sym 40871 $abc$40840$n4576_1
.sym 40872 $abc$40840$n4568_1
.sym 40875 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 40881 $abc$40840$n4791_1
.sym 40883 $abc$40840$n4821_1
.sym 40884 $abc$40840$n4361_1
.sym 40888 VexRiscv._zz_151_[26]
.sym 40889 $abc$40840$n4459_1
.sym 40890 $abc$40840$n4191
.sym 40893 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40894 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 40896 VexRiscv._zz_151_[24]
.sym 40897 $abc$40840$n8283_$glb_ce
.sym 40898 clk12_$glb_clk
.sym 40900 $abc$40840$n4568_1
.sym 40901 $abc$40840$n4559_1
.sym 40902 $abc$40840$n4553_1
.sym 40903 $abc$40840$n4569_1
.sym 40904 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 40905 $abc$40840$n4542_1
.sym 40906 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 40907 $abc$40840$n4538
.sym 40913 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 40914 $abc$40840$n4345
.sym 40915 $abc$40840$n2653
.sym 40916 $abc$40840$n4347
.sym 40918 $abc$40840$n6671_1
.sym 40919 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 40920 $abc$40840$n4347
.sym 40922 $abc$40840$n4361_1
.sym 40923 $PACKER_VCC_NET
.sym 40924 $abc$40840$n4459_1
.sym 40926 $abc$40840$n4587_1
.sym 40929 VexRiscv._zz_151_[17]
.sym 40932 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40934 VexRiscv._zz_170_[0]
.sym 40943 $abc$40840$n4693_1
.sym 40944 VexRiscv._zz_36_[10]
.sym 40945 VexRiscv._zz_151_[17]
.sym 40948 VexRiscv._zz_151_[27]
.sym 40949 $abc$40840$n4146
.sym 40950 $abc$40840$n4161
.sym 40951 $abc$40840$n4854_1
.sym 40952 VexRiscv.execute_LightShifterPlugin_isActive
.sym 40955 $abc$40840$n4856_1
.sym 40956 $abc$40840$n3932
.sym 40958 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 40960 $abc$40840$n4853_1
.sym 40961 $abc$40840$n4857_1
.sym 40962 $abc$40840$n4361_1
.sym 40963 $abc$40840$n4459_1
.sym 40965 $abc$40840$n4821_1
.sym 40968 $abc$40840$n233
.sym 40969 VexRiscv._zz_151_[28]
.sym 40970 $abc$40840$n4408_1
.sym 40971 $abc$40840$n4345
.sym 40972 $abc$40840$n4851_1
.sym 40974 $abc$40840$n4851_1
.sym 40975 $abc$40840$n4856_1
.sym 40976 $abc$40840$n3932
.sym 40977 $abc$40840$n4854_1
.sym 40980 VexRiscv._zz_36_[10]
.sym 40986 VexRiscv._zz_151_[17]
.sym 40987 $abc$40840$n4146
.sym 40988 $abc$40840$n4459_1
.sym 40992 VexRiscv._zz_151_[27]
.sym 40993 $abc$40840$n4459_1
.sym 40995 $abc$40840$n4161
.sym 40999 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 41000 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41001 VexRiscv._zz_151_[28]
.sym 41004 $abc$40840$n4146
.sym 41005 $abc$40840$n4693_1
.sym 41006 $abc$40840$n4345
.sym 41007 $abc$40840$n4408_1
.sym 41011 $abc$40840$n4821_1
.sym 41012 $abc$40840$n4857_1
.sym 41013 $abc$40840$n4361_1
.sym 41016 $abc$40840$n4853_1
.sym 41017 $abc$40840$n4161
.sym 41018 $abc$40840$n4345
.sym 41019 $abc$40840$n4408_1
.sym 41020 $abc$40840$n233
.sym 41021 clk12_$glb_clk
.sym 41023 $abc$40840$n4554_1
.sym 41024 $abc$40840$n4585_1
.sym 41025 $abc$40840$n4589_1
.sym 41026 VexRiscv._zz_49_[0]
.sym 41027 $abc$40840$n4555_1
.sym 41028 $abc$40840$n4408_1
.sym 41029 $abc$40840$n4459_1
.sym 41030 $abc$40840$n4587_1
.sym 41031 $abc$40840$n4857_1
.sym 41035 $abc$40840$n4688_1
.sym 41036 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 41038 VexRiscv._zz_151_[27]
.sym 41040 $abc$40840$n2502
.sym 41043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 41044 VexRiscv._zz_151_[27]
.sym 41046 $abc$40840$n4161
.sym 41049 $abc$40840$n4347
.sym 41051 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 41054 VexRiscv._zz_49_[1]
.sym 41075 $abc$40840$n233
.sym 41078 VexRiscv._zz_41_[10]
.sym 41087 VexRiscv._zz_41_[19]
.sym 41117 VexRiscv._zz_41_[19]
.sym 41134 VexRiscv._zz_41_[10]
.sym 41143 $abc$40840$n233
.sym 41144 clk12_$glb_clk
.sym 41155 $abc$40840$n4459_1
.sym 41157 VexRiscv._zz_49_[0]
.sym 41158 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41160 basesoc_dat_w[4]
.sym 41163 VexRiscv._zz_135_[9]
.sym 41168 VexRiscv._zz_49_[0]
.sym 41170 $abc$40840$n4361_1
.sym 41218 clk12
.sym 41260 $abc$40840$n3711
.sym 41264 waittimer0_count[11]
.sym 41267 array_muxed1[6]
.sym 41268 $abc$40840$n6823
.sym 41270 $abc$40840$n3909
.sym 41290 $abc$40840$n2471
.sym 41294 $abc$40840$n6801
.sym 41296 $PACKER_VCC_NET
.sym 41309 $abc$40840$n6823
.sym 41314 waittimer0_count[0]
.sym 41316 user_btn0
.sym 41327 user_btn0
.sym 41329 $abc$40840$n6823
.sym 41333 $abc$40840$n6801
.sym 41334 user_btn0
.sym 41358 $PACKER_VCC_NET
.sym 41360 waittimer0_count[0]
.sym 41367 $abc$40840$n2471
.sym 41368 clk12_$glb_clk
.sym 41369 sys_rst_$glb_sr
.sym 41374 csrbankarray_csrbank3_bitbang0_w[2]
.sym 41375 csrbankarray_csrbank3_bitbang0_w[1]
.sym 41376 $abc$40840$n2301
.sym 41377 $abc$40840$n2508
.sym 41379 csrbankarray_csrbank3_bitbang0_w[3]
.sym 41380 csrbankarray_csrbank3_bitbang0_w[0]
.sym 41387 eventmanager_status_w[1]
.sym 41388 $abc$40840$n6486_1
.sym 41390 $abc$40840$n6463_1
.sym 41391 basesoc_uart_phy_tx_reg[0]
.sym 41393 eventmanager_status_w[1]
.sym 41409 waittimer0_count[11]
.sym 41411 user_btn0
.sym 41416 sys_rst
.sym 41417 $abc$40840$n2471
.sym 41418 $abc$40840$n3758
.sym 41423 basesoc_we
.sym 41424 $abc$40840$n3909
.sym 41425 $abc$40840$n2301
.sym 41429 $abc$40840$n4287
.sym 41430 $abc$40840$n6427
.sym 41434 $abc$40840$n6480_1
.sym 41436 waittimer0_count[11]
.sym 41437 basesoc_timer0_value_status[14]
.sym 41440 $abc$40840$n4860
.sym 41451 basesoc_adr[11]
.sym 41455 basesoc_uart_phy_sink_ready
.sym 41458 $abc$40840$n3760_1
.sym 41460 basesoc_adr[12]
.sym 41463 array_muxed0[11]
.sym 41464 array_muxed0[12]
.sym 41474 $abc$40840$n3712_1
.sym 41475 $abc$40840$n2372
.sym 41487 array_muxed0[11]
.sym 41491 array_muxed0[12]
.sym 41496 basesoc_adr[12]
.sym 41498 basesoc_adr[11]
.sym 41499 $abc$40840$n3760_1
.sym 41502 $abc$40840$n3712_1
.sym 41504 $abc$40840$n3760_1
.sym 41508 basesoc_uart_phy_sink_ready
.sym 41511 $abc$40840$n2372
.sym 41515 basesoc_adr[11]
.sym 41517 basesoc_adr[12]
.sym 41527 basesoc_adr[11]
.sym 41529 basesoc_adr[12]
.sym 41531 clk12_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41533 $abc$40840$n2372
.sym 41535 basesoc_timer0_value_status[14]
.sym 41537 basesoc_timer0_value_status[1]
.sym 41546 csrbankarray_csrbank3_bitbang0_w[0]
.sym 41547 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 41548 basesoc_dat_w[1]
.sym 41549 basesoc_dat_w[3]
.sym 41551 $abc$40840$n3909
.sym 41552 array_muxed0[12]
.sym 41553 $abc$40840$n2510
.sym 41554 array_muxed0[4]
.sym 41556 $abc$40840$n2301
.sym 41557 csrbankarray_sel_r
.sym 41558 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 41559 $abc$40840$n2258
.sym 41560 basesoc_uart_phy_sink_valid
.sym 41561 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 41562 $abc$40840$n2368
.sym 41564 basesoc_timer0_value[14]
.sym 41565 sys_rst
.sym 41566 $abc$40840$n6466_1
.sym 41567 $abc$40840$n2447
.sym 41568 basesoc_ctrl_reset_reset_r
.sym 41574 basesoc_adr[10]
.sym 41579 $abc$40840$n3759
.sym 41580 array_muxed0[13]
.sym 41582 basesoc_adr[10]
.sym 41587 array_muxed0[9]
.sym 41588 basesoc_adr[13]
.sym 41589 $abc$40840$n3712_1
.sym 41592 basesoc_adr[9]
.sym 41597 $abc$40840$n3760_1
.sym 41601 array_muxed0[10]
.sym 41609 array_muxed0[10]
.sym 41613 $abc$40840$n3759
.sym 41615 $abc$40840$n3760_1
.sym 41619 array_muxed0[9]
.sym 41625 basesoc_adr[10]
.sym 41626 $abc$40840$n3712_1
.sym 41627 basesoc_adr[13]
.sym 41628 basesoc_adr[9]
.sym 41631 basesoc_adr[9]
.sym 41632 basesoc_adr[13]
.sym 41633 basesoc_adr[10]
.sym 41634 $abc$40840$n3759
.sym 41637 basesoc_adr[10]
.sym 41638 $abc$40840$n3712_1
.sym 41639 basesoc_adr[13]
.sym 41640 basesoc_adr[9]
.sym 41643 array_muxed0[13]
.sym 41649 basesoc_adr[13]
.sym 41651 basesoc_adr[10]
.sym 41652 basesoc_adr[9]
.sym 41654 clk12_$glb_clk
.sym 41655 sys_rst_$glb_sr
.sym 41656 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 41658 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 41659 reset_delay[0]
.sym 41660 $abc$40840$n7251
.sym 41661 reset_delay[1]
.sym 41662 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 41663 $abc$40840$n2258
.sym 41666 VexRiscv._zz_193_[15]
.sym 41670 $abc$40840$n3711
.sym 41671 $abc$40840$n6458_1
.sym 41672 array_muxed0[5]
.sym 41673 basesoc_uart_tx_fifo_consume[1]
.sym 41674 $abc$40840$n6472_1
.sym 41676 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 41677 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 41678 spiflash_bus_dat_r[25]
.sym 41679 array_muxed0[11]
.sym 41680 $abc$40840$n6100_1
.sym 41681 spiflash_bus_dat_r[4]
.sym 41682 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 41683 $PACKER_VCC_NET
.sym 41685 user_btn0
.sym 41686 $abc$40840$n6430
.sym 41687 $abc$40840$n3711
.sym 41688 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 41689 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 41690 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 41697 $abc$40840$n6432
.sym 41700 $abc$40840$n3855
.sym 41701 csrbankarray_sel_r
.sym 41702 $abc$40840$n4419
.sym 41703 slave_sel_r[0]
.sym 41704 $abc$40840$n6430
.sym 41705 $abc$40840$n4287
.sym 41706 $abc$40840$n6427
.sym 41707 basesoc_bus_wishbone_dat_r[1]
.sym 41708 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 41709 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 41711 $abc$40840$n6428
.sym 41712 spiflash_bus_dat_r[1]
.sym 41713 $abc$40840$n3710
.sym 41714 $abc$40840$n6425
.sym 41715 $abc$40840$n4860
.sym 41718 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 41719 $abc$40840$n4287
.sym 41720 slave_sel_r[1]
.sym 41721 $abc$40840$n4860
.sym 41726 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 41727 user_led4
.sym 41730 $abc$40840$n4287
.sym 41731 $abc$40840$n4860
.sym 41732 csrbankarray_sel_r
.sym 41733 $abc$40840$n4419
.sym 41736 $abc$40840$n4287
.sym 41737 csrbankarray_sel_r
.sym 41738 $abc$40840$n4419
.sym 41739 $abc$40840$n4860
.sym 41742 $abc$40840$n6432
.sym 41743 $abc$40840$n6430
.sym 41755 $abc$40840$n6428
.sym 41756 $abc$40840$n6427
.sym 41757 $abc$40840$n6425
.sym 41760 user_led4
.sym 41761 $abc$40840$n3710
.sym 41762 $abc$40840$n3855
.sym 41766 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 41767 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 41768 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 41769 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 41772 basesoc_bus_wishbone_dat_r[1]
.sym 41773 spiflash_bus_dat_r[1]
.sym 41774 slave_sel_r[1]
.sym 41775 slave_sel_r[0]
.sym 41777 clk12_$glb_clk
.sym 41778 sys_rst_$glb_sr
.sym 41779 reset_delay[2]
.sym 41780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 41781 reset_delay[4]
.sym 41782 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 41783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 41784 reset_delay[3]
.sym 41785 reset_delay[7]
.sym 41786 $abc$40840$n3577
.sym 41791 basesoc_dat_w[3]
.sym 41792 por_rst
.sym 41794 basesoc_adr[2]
.sym 41795 $abc$40840$n6484_1
.sym 41796 spiflash_bus_dat_r[18]
.sym 41797 spiflash_bus_dat_r[10]
.sym 41798 array_muxed0[2]
.sym 41799 array_muxed0[9]
.sym 41801 basesoc_uart_eventmanager_status_w[0]
.sym 41802 $abc$40840$n3733_1
.sym 41803 sys_rst
.sym 41804 $abc$40840$n3711
.sym 41805 $abc$40840$n3758
.sym 41806 basesoc_uart_phy_tx_busy
.sym 41807 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 41808 $abc$40840$n6443
.sym 41809 basesoc_we
.sym 41810 $abc$40840$n2471
.sym 41813 $abc$40840$n2258
.sym 41814 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 41820 $abc$40840$n6062_1
.sym 41821 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 41822 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 41823 eventmanager_status_w[1]
.sym 41824 $abc$40840$n6443
.sym 41825 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 41827 $abc$40840$n3725
.sym 41828 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 41829 csrbankarray_sel_r
.sym 41830 $abc$40840$n3758
.sym 41831 $abc$40840$n5892_1
.sym 41832 $abc$40840$n4419
.sym 41833 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 41834 $abc$40840$n98
.sym 41835 $abc$40840$n6089
.sym 41836 $abc$40840$n4860
.sym 41837 $abc$40840$n3855
.sym 41838 $abc$40840$n6092_1
.sym 41840 $abc$40840$n3734
.sym 41841 spiflash_bus_dat_r[4]
.sym 41842 slave_sel_r[0]
.sym 41843 slave_sel_r[1]
.sym 41844 $abc$40840$n5893_1
.sym 41845 basesoc_bus_wishbone_dat_r[4]
.sym 41846 $abc$40840$n4287
.sym 41847 $abc$40840$n3711
.sym 41848 $abc$40840$n3734
.sym 41849 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 41850 $abc$40840$n6442
.sym 41851 eventmanager_status_w[0]
.sym 41853 $abc$40840$n3711
.sym 41854 $abc$40840$n98
.sym 41855 $abc$40840$n6062_1
.sym 41856 $abc$40840$n3725
.sym 41859 $abc$40840$n6442
.sym 41860 $abc$40840$n6443
.sym 41861 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 41862 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 41865 $abc$40840$n5892_1
.sym 41866 $abc$40840$n5893_1
.sym 41868 $abc$40840$n3758
.sym 41871 spiflash_bus_dat_r[4]
.sym 41872 basesoc_bus_wishbone_dat_r[4]
.sym 41873 slave_sel_r[1]
.sym 41874 slave_sel_r[0]
.sym 41877 eventmanager_status_w[0]
.sym 41878 $abc$40840$n3734
.sym 41879 $abc$40840$n6089
.sym 41880 $abc$40840$n3855
.sym 41883 eventmanager_status_w[1]
.sym 41884 $abc$40840$n3734
.sym 41885 $abc$40840$n3855
.sym 41886 $abc$40840$n6092_1
.sym 41889 csrbankarray_sel_r
.sym 41890 $abc$40840$n4287
.sym 41891 $abc$40840$n4860
.sym 41892 $abc$40840$n4419
.sym 41895 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 41896 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 41897 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 41898 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 41900 clk12_$glb_clk
.sym 41901 sys_rst_$glb_sr
.sym 41902 $abc$40840$n208
.sym 41903 $abc$40840$n3576_1
.sym 41904 $abc$40840$n212
.sym 41905 $abc$40840$n5908_1
.sym 41906 $abc$40840$n216
.sym 41907 $abc$40840$n214
.sym 41908 sys_rst
.sym 41909 $abc$40840$n206
.sym 41912 basesoc_timer0_load_storage[3]
.sym 41914 basesoc_uart_phy_storage[22]
.sym 41916 $abc$40840$n3758
.sym 41917 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 41918 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 41923 $abc$40840$n3734
.sym 41924 $abc$40840$n6062_1
.sym 41925 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 41927 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 41928 $abc$40840$n6427
.sym 41929 slave_sel_r[1]
.sym 41930 $abc$40840$n5893_1
.sym 41931 sys_rst
.sym 41932 $abc$40840$n4287
.sym 41933 $abc$40840$n5
.sym 41934 waittimer0_count[11]
.sym 41935 $abc$40840$n208
.sym 41936 $abc$40840$n2471
.sym 41937 $abc$40840$n3733_1
.sym 41943 $abc$40840$n3829
.sym 41944 slave_sel_r[0]
.sym 41945 slave_sel_r[1]
.sym 41946 $abc$40840$n6427
.sym 41947 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 41948 $abc$40840$n3730_1
.sym 41949 basesoc_bus_wishbone_dat_r[5]
.sym 41950 $abc$40840$n6431
.sym 41951 spiflash_bus_dat_r[5]
.sym 41952 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 41953 $abc$40840$n6087
.sym 41954 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 41955 user_btn0
.sym 41957 $abc$40840$n3711
.sym 41958 basesoc_ctrl_bus_errors[31]
.sym 41960 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 41961 $abc$40840$n6445
.sym 41963 sys_rst
.sym 41964 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 41965 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 41966 $abc$40840$n6043
.sym 41969 basesoc_ctrl_storage[23]
.sym 41970 $abc$40840$n6082_1
.sym 41971 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 41973 $abc$40840$n6526
.sym 41974 eventmanager_status_w[0]
.sym 41976 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 41977 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 41979 $abc$40840$n6526
.sym 41983 sys_rst
.sym 41984 user_btn0
.sym 41985 eventmanager_status_w[0]
.sym 41988 basesoc_ctrl_bus_errors[31]
.sym 41989 $abc$40840$n3730_1
.sym 41990 $abc$40840$n3829
.sym 41991 basesoc_ctrl_storage[23]
.sym 41994 $abc$40840$n6431
.sym 41995 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 41996 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 41997 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 42000 $abc$40840$n6082_1
.sym 42001 $abc$40840$n6087
.sym 42003 $abc$40840$n3711
.sym 42006 $abc$40840$n3711
.sym 42008 $abc$40840$n6043
.sym 42012 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 42013 $abc$40840$n6427
.sym 42014 $abc$40840$n6445
.sym 42015 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 42018 spiflash_bus_dat_r[5]
.sym 42019 basesoc_bus_wishbone_dat_r[5]
.sym 42020 slave_sel_r[0]
.sym 42021 slave_sel_r[1]
.sym 42023 clk12_$glb_clk
.sym 42024 sys_rst_$glb_sr
.sym 42025 $abc$40840$n5893_1
.sym 42026 basesoc_timer0_load_storage[11]
.sym 42027 $abc$40840$n6100_1
.sym 42028 $abc$40840$n6047_1
.sym 42029 $abc$40840$n2256
.sym 42030 waittimer0_count[7]
.sym 42031 array_muxed0[3]
.sym 42032 $abc$40840$n6043
.sym 42035 VexRiscv._zz_193_[19]
.sym 42037 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 42038 sys_rst
.sym 42039 basesoc_uart_phy_storage[14]
.sym 42041 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 42042 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 42043 $abc$40840$n2343
.sym 42045 $abc$40840$n2548
.sym 42046 basesoc_timer0_value[25]
.sym 42047 $abc$40840$n3829
.sym 42049 $abc$40840$n3734
.sym 42050 $abc$40840$n2256
.sym 42051 $abc$40840$n2258
.sym 42052 user_btn0
.sym 42054 basesoc_vexriscv_dbus_adr[3]
.sym 42055 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 42056 basesoc_dat_w[3]
.sym 42057 sys_rst
.sym 42058 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 42059 $abc$40840$n6687_1
.sym 42060 basesoc_ctrl_bus_errors[9]
.sym 42071 waittimer0_count[4]
.sym 42073 $PACKER_VCC_NET
.sym 42074 waittimer0_count[6]
.sym 42075 waittimer0_count[0]
.sym 42076 waittimer0_count[3]
.sym 42078 waittimer0_count[2]
.sym 42079 waittimer0_count[1]
.sym 42081 $PACKER_VCC_NET
.sym 42083 waittimer0_count[5]
.sym 42093 $PACKER_VCC_NET
.sym 42095 waittimer0_count[7]
.sym 42098 $nextpnr_ICESTORM_LC_7$O
.sym 42101 waittimer0_count[0]
.sym 42104 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 42106 waittimer0_count[1]
.sym 42107 $PACKER_VCC_NET
.sym 42110 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 42112 waittimer0_count[2]
.sym 42113 $PACKER_VCC_NET
.sym 42114 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 42116 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 42118 $PACKER_VCC_NET
.sym 42119 waittimer0_count[3]
.sym 42120 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 42122 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 42124 waittimer0_count[4]
.sym 42125 $PACKER_VCC_NET
.sym 42126 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 42128 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 42130 $PACKER_VCC_NET
.sym 42131 waittimer0_count[5]
.sym 42132 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 42134 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 42136 waittimer0_count[6]
.sym 42137 $PACKER_VCC_NET
.sym 42138 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 42140 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 42142 waittimer0_count[7]
.sym 42143 $PACKER_VCC_NET
.sym 42144 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 42148 waittimer0_count[8]
.sym 42149 waittimer0_count[5]
.sym 42150 $abc$40840$n3859
.sym 42151 $abc$40840$n6687_1
.sym 42152 waittimer0_count[13]
.sym 42153 waittimer0_count[9]
.sym 42154 array_muxed0[6]
.sym 42155 $abc$40840$n6708_1
.sym 42158 basesoc_timer0_load_storage[5]
.sym 42159 VexRiscv._zz_193_[20]
.sym 42161 basesoc_timer0_load_storage[15]
.sym 42162 VexRiscv._zz_194_[13]
.sym 42163 basesoc_vexriscv_dbus_we
.sym 42164 $abc$40840$n138
.sym 42165 VexRiscv._zz_194_[3]
.sym 42166 $abc$40840$n148
.sym 42168 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42169 VexRiscv._zz_194_[3]
.sym 42170 basesoc_uart_phy_storage[31]
.sym 42171 basesoc_uart_phy_storage[27]
.sym 42172 $abc$40840$n6100_1
.sym 42173 $abc$40840$n144
.sym 42175 basesoc_adr[0]
.sym 42177 VexRiscv._zz_321_[0]
.sym 42178 basesoc_uart_phy_storage[9]
.sym 42179 $PACKER_VCC_NET
.sym 42180 $abc$40840$n6817
.sym 42181 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42182 $abc$40840$n4549_1
.sym 42183 VexRiscv._zz_193_[2]
.sym 42184 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 42191 waittimer0_count[10]
.sym 42195 $PACKER_VCC_NET
.sym 42200 waittimer0_count[12]
.sym 42203 $PACKER_VCC_NET
.sym 42205 waittimer0_count[8]
.sym 42209 waittimer0_count[13]
.sym 42210 waittimer0_count[11]
.sym 42214 waittimer0_count[15]
.sym 42218 waittimer0_count[9]
.sym 42220 waittimer0_count[14]
.sym 42221 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 42223 $PACKER_VCC_NET
.sym 42224 waittimer0_count[8]
.sym 42225 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 42227 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 42229 waittimer0_count[9]
.sym 42230 $PACKER_VCC_NET
.sym 42231 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 42233 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 42235 $PACKER_VCC_NET
.sym 42236 waittimer0_count[10]
.sym 42237 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 42239 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 42241 $PACKER_VCC_NET
.sym 42242 waittimer0_count[11]
.sym 42243 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 42245 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 42247 $PACKER_VCC_NET
.sym 42248 waittimer0_count[12]
.sym 42249 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 42251 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 42253 waittimer0_count[13]
.sym 42254 $PACKER_VCC_NET
.sym 42255 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 42257 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 42259 $PACKER_VCC_NET
.sym 42260 waittimer0_count[14]
.sym 42261 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 42263 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 42265 waittimer0_count[15]
.sym 42266 $PACKER_VCC_NET
.sym 42267 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 42271 $abc$40840$n4493_1
.sym 42272 $abc$40840$n4451_1
.sym 42273 $abc$40840$n120
.sym 42274 $abc$40840$n4549_1
.sym 42275 $abc$40840$n6084_1
.sym 42276 $abc$40840$n4619_1
.sym 42277 $abc$40840$n118
.sym 42278 VexRiscv._zz_79_[4]
.sym 42280 $abc$40840$n3711
.sym 42282 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 42283 $abc$40840$n7053
.sym 42284 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 42285 $abc$40840$n136
.sym 42286 basesoc_vexriscv_dbus_adr[5]
.sym 42287 basesoc_timer0_value[13]
.sym 42288 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 42289 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 42290 waittimer0_count[8]
.sym 42291 $abc$40840$n6082_1
.sym 42292 waittimer0_count[5]
.sym 42293 $abc$40840$n3829
.sym 42294 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42295 $abc$40840$n3859
.sym 42296 $abc$40840$n6712_1
.sym 42297 VexRiscv._zz_79_[6]
.sym 42298 basesoc_uart_phy_tx_busy
.sym 42299 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 42300 basesoc_we
.sym 42301 VexRiscv._zz_193_[22]
.sym 42302 $abc$40840$n2287
.sym 42303 csrbankarray_csrbank2_dat0_w[7]
.sym 42304 VexRiscv._zz_193_[7]
.sym 42305 $abc$40840$n3758
.sym 42306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 42307 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 42312 $abc$40840$n6833
.sym 42316 $abc$40840$n4441_1
.sym 42317 $abc$40840$n156
.sym 42319 $abc$40840$n158
.sym 42322 user_btn0
.sym 42327 $abc$40840$n6831
.sym 42328 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 42329 sys_rst
.sym 42330 $abc$40840$n2471
.sym 42332 waittimer0_count[16]
.sym 42337 VexRiscv._zz_321_[0]
.sym 42339 $PACKER_VCC_NET
.sym 42340 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 42341 VexRiscv._zz_193_[15]
.sym 42343 VexRiscv._zz_193_[2]
.sym 42345 waittimer0_count[16]
.sym 42347 $PACKER_VCC_NET
.sym 42348 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 42352 VexRiscv._zz_193_[2]
.sym 42354 VexRiscv._zz_321_[0]
.sym 42357 VexRiscv._zz_321_[0]
.sym 42359 VexRiscv._zz_193_[15]
.sym 42364 $abc$40840$n4441_1
.sym 42365 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 42366 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 42372 $abc$40840$n158
.sym 42375 user_btn0
.sym 42376 $abc$40840$n6831
.sym 42377 sys_rst
.sym 42384 $abc$40840$n156
.sym 42387 sys_rst
.sym 42388 $abc$40840$n6833
.sym 42389 user_btn0
.sym 42391 $abc$40840$n2471
.sym 42392 clk12_$glb_clk
.sym 42394 $abc$40840$n144
.sym 42395 VexRiscv._zz_314_[6]
.sym 42396 $abc$40840$n4613_1
.sym 42397 $abc$40840$n4254_1
.sym 42398 $abc$40840$n4532
.sym 42399 $abc$40840$n2285
.sym 42400 $abc$40840$n4596_1
.sym 42401 VexRiscv._zz_79_[6]
.sym 42402 VexRiscv.CsrPlugin_mtval[24]
.sym 42404 basesoc_vexriscv_dbus_adr[5]
.sym 42405 VexRiscv._zz_316_[13]
.sym 42406 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42409 $abc$40840$n9
.sym 42410 array_muxed0[10]
.sym 42411 VexRiscv._zz_79_[4]
.sym 42412 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 42413 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 42414 basesoc_adr[0]
.sym 42415 $abc$40840$n4451_1
.sym 42416 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 42417 $abc$40840$n6809_1
.sym 42418 $abc$40840$n3733_1
.sym 42419 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 42420 $abc$40840$n7190
.sym 42421 $abc$40840$n5
.sym 42422 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 42424 basesoc_vexriscv_dbus_adr[6]
.sym 42425 VexRiscv._zz_193_[3]
.sym 42426 VexRiscv._zz_35_[4]
.sym 42427 VexRiscv._zz_316_[6]
.sym 42428 slave_sel_r[1]
.sym 42429 VexRiscv._zz_194_[23]
.sym 42441 VexRiscv._zz_193_[3]
.sym 42445 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 42447 VexRiscv._zz_321_[0]
.sym 42451 VexRiscv._zz_253_[1]
.sym 42452 VexRiscv._zz_35_[4]
.sym 42456 VexRiscv._zz_193_[16]
.sym 42461 VexRiscv._zz_193_[22]
.sym 42462 VexRiscv._zz_193_[20]
.sym 42463 VexRiscv._zz_253_[0]
.sym 42464 VexRiscv._zz_193_[7]
.sym 42469 VexRiscv._zz_35_[4]
.sym 42474 VexRiscv._zz_321_[0]
.sym 42476 VexRiscv._zz_193_[16]
.sym 42482 VexRiscv._zz_193_[3]
.sym 42483 VexRiscv._zz_321_[0]
.sym 42486 VexRiscv._zz_321_[0]
.sym 42489 VexRiscv._zz_193_[20]
.sym 42495 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 42498 VexRiscv._zz_321_[0]
.sym 42500 VexRiscv._zz_193_[22]
.sym 42504 VexRiscv._zz_253_[1]
.sym 42507 VexRiscv._zz_253_[0]
.sym 42512 VexRiscv._zz_321_[0]
.sym 42513 VexRiscv._zz_193_[7]
.sym 42515 clk12_$glb_clk
.sym 42516 VexRiscv.reset_$glb_sr
.sym 42517 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 42518 $abc$40840$n4248_1
.sym 42519 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 42520 slave_sel_r[1]
.sym 42521 VexRiscv._zz_314_[30]
.sym 42522 $abc$40840$n4257
.sym 42523 $abc$40840$n4278_1
.sym 42524 VexRiscv._zz_314_[29]
.sym 42528 VexRiscv._zz_193_[4]
.sym 42529 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42530 $abc$40840$n3895_1
.sym 42531 $abc$40840$n2497
.sym 42533 waittimer2_count[4]
.sym 42534 VexRiscv._zz_79_[6]
.sym 42536 spiflash_bus_dat_r[5]
.sym 42538 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 42539 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42540 $abc$40840$n5
.sym 42541 $abc$40840$n3734
.sym 42542 VexRiscv._zz_193_[16]
.sym 42543 VexRiscv._zz_193_[17]
.sym 42544 VexRiscv._zz_35_[5]
.sym 42546 basesoc_vexriscv_dbus_adr[3]
.sym 42547 $abc$40840$n2285
.sym 42548 VexRiscv._zz_194_[4]
.sym 42549 sys_rst
.sym 42550 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 42551 VexRiscv._zz_79_[6]
.sym 42552 VexRiscv._zz_316_[7]
.sym 42559 $abc$40840$n4287_1
.sym 42561 VexRiscv._zz_193_[17]
.sym 42565 $abc$40840$n4245
.sym 42566 VexRiscv._zz_35_[6]
.sym 42568 VexRiscv._zz_193_[24]
.sym 42571 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42573 VexRiscv._zz_194_[3]
.sym 42575 VexRiscv._zz_316_[22]
.sym 42576 $abc$40840$n3647_1
.sym 42577 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 42579 VexRiscv._zz_193_[2]
.sym 42581 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 42586 VexRiscv._zz_328_
.sym 42587 VexRiscv._zz_321_[0]
.sym 42588 VexRiscv._zz_193_[21]
.sym 42589 VexRiscv._zz_194_[23]
.sym 42592 $abc$40840$n4245
.sym 42593 VexRiscv._zz_194_[23]
.sym 42594 VexRiscv._zz_316_[22]
.sym 42597 VexRiscv._zz_193_[21]
.sym 42600 VexRiscv._zz_321_[0]
.sym 42603 VexRiscv._zz_194_[3]
.sym 42604 VexRiscv._zz_193_[2]
.sym 42605 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42606 VexRiscv._zz_328_
.sym 42610 VexRiscv._zz_321_[0]
.sym 42611 VexRiscv._zz_193_[24]
.sym 42615 $abc$40840$n3647_1
.sym 42616 $abc$40840$n4287_1
.sym 42618 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 42622 VexRiscv._zz_321_[0]
.sym 42623 VexRiscv._zz_193_[17]
.sym 42630 VexRiscv._zz_35_[6]
.sym 42634 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42635 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 42638 clk12_$glb_clk
.sym 42639 VexRiscv.reset_$glb_sr
.sym 42640 $abc$40840$n4266_1
.sym 42641 basesoc_vexriscv_ibus_adr[6]
.sym 42642 $abc$40840$n4263
.sym 42643 $abc$40840$n6156
.sym 42644 $abc$40840$n6146
.sym 42645 $abc$40840$n6150
.sym 42646 $abc$40840$n4277
.sym 42647 $abc$40840$n4265
.sym 42648 user_btn2
.sym 42651 array_muxed1[6]
.sym 42652 $abc$40840$n2283
.sym 42653 basesoc_dat_w[4]
.sym 42654 VexRiscv._zz_193_[24]
.sym 42655 slave_sel_r[1]
.sym 42656 waittimer2_count[8]
.sym 42657 VexRiscv._zz_194_[12]
.sym 42660 basesoc_ctrl_bus_errors[31]
.sym 42661 $abc$40840$n4373_1
.sym 42662 basesoc_uart_phy_storage[22]
.sym 42663 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 42664 VexRiscv._zz_194_[7]
.sym 42665 VexRiscv._zz_193_[2]
.sym 42666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 42667 VexRiscv._zz_94_[18]
.sym 42670 basesoc_uart_phy_storage[9]
.sym 42671 $PACKER_VCC_NET
.sym 42672 VexRiscv._zz_194_[10]
.sym 42673 VexRiscv._zz_321_[0]
.sym 42674 VexRiscv._zz_193_[21]
.sym 42681 VexRiscv._zz_35_[6]
.sym 42682 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42684 VexRiscv._zz_194_[8]
.sym 42686 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 42687 $abc$40840$n4962
.sym 42689 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 42690 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42691 $abc$40840$n4938_1
.sym 42692 $abc$40840$n4245
.sym 42693 VexRiscv._zz_316_[5]
.sym 42695 VexRiscv._zz_194_[5]
.sym 42696 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 42698 VexRiscv._zz_193_[5]
.sym 42699 VexRiscv._zz_328_
.sym 42701 VexRiscv._zz_193_[4]
.sym 42702 VexRiscv.execute_to_memory_IS_DIV
.sym 42703 $abc$40840$n3647_1
.sym 42704 $abc$40840$n4265
.sym 42705 VexRiscv._zz_193_[7]
.sym 42706 $abc$40840$n4259
.sym 42709 $abc$40840$n4260_1
.sym 42710 VexRiscv._zz_194_[6]
.sym 42712 VexRiscv.memory_arbitration_isValid
.sym 42714 $abc$40840$n4962
.sym 42716 VexRiscv._zz_35_[6]
.sym 42717 $abc$40840$n4938_1
.sym 42720 $abc$40840$n4260_1
.sym 42722 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 42723 $abc$40840$n3647_1
.sym 42726 VexRiscv._zz_193_[4]
.sym 42727 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42728 VexRiscv._zz_328_
.sym 42729 VexRiscv._zz_194_[5]
.sym 42732 VexRiscv._zz_193_[5]
.sym 42733 VexRiscv._zz_328_
.sym 42734 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42735 VexRiscv._zz_194_[6]
.sym 42738 VexRiscv._zz_194_[6]
.sym 42739 VexRiscv._zz_316_[5]
.sym 42740 $abc$40840$n4245
.sym 42744 VexRiscv._zz_194_[8]
.sym 42745 VexRiscv._zz_328_
.sym 42746 VexRiscv._zz_193_[7]
.sym 42747 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42750 VexRiscv.memory_arbitration_isValid
.sym 42751 VexRiscv.execute_to_memory_IS_DIV
.sym 42752 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 42753 $abc$40840$n4265
.sym 42756 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 42757 $abc$40840$n4259
.sym 42758 VexRiscv.execute_to_memory_IS_DIV
.sym 42759 VexRiscv.memory_arbitration_isValid
.sym 42763 $abc$40840$n4268_1
.sym 42764 $abc$40840$n5587
.sym 42765 VexRiscv._zz_194_[10]
.sym 42766 VexRiscv._zz_194_[4]
.sym 42767 $abc$40840$n4941
.sym 42768 VexRiscv._zz_194_[6]
.sym 42769 $abc$40840$n5575
.sym 42770 $abc$40840$n5569
.sym 42771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 42774 $abc$40840$n3909
.sym 42775 VexRiscv._zz_35_[6]
.sym 42776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 42778 $abc$40840$n6156
.sym 42779 basesoc_dat_w[3]
.sym 42780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 42781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 42782 basesoc_vexriscv_dbus_adr[4]
.sym 42783 VexRiscv._zz_194_[5]
.sym 42785 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 42786 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42787 VexRiscv._zz_316_[29]
.sym 42790 VexRiscv._zz_316_[25]
.sym 42791 VexRiscv._zz_193_[7]
.sym 42792 $abc$40840$n4245
.sym 42793 VexRiscv._zz_193_[22]
.sym 42796 VexRiscv._zz_193_[21]
.sym 42797 VexRiscv._zz_194_[12]
.sym 42798 VexRiscv.memory_arbitration_isValid
.sym 42804 VexRiscv._zz_194_[12]
.sym 42805 VexRiscv.memory_arbitration_isValid
.sym 42810 $abc$40840$n4277
.sym 42814 VexRiscv._zz_316_[8]
.sym 42815 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 42817 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 42818 $abc$40840$n4245
.sym 42820 $abc$40840$n4268_1
.sym 42821 VexRiscv._zz_193_[10]
.sym 42822 VexRiscv._zz_194_[10]
.sym 42824 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42825 VexRiscv._zz_194_[9]
.sym 42826 VexRiscv._zz_193_[14]
.sym 42827 VexRiscv._zz_328_
.sym 42828 VexRiscv.execute_to_memory_IS_DIV
.sym 42829 VexRiscv._zz_193_[8]
.sym 42830 VexRiscv._zz_193_[11]
.sym 42831 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42832 VexRiscv._zz_194_[15]
.sym 42833 VexRiscv._zz_194_[9]
.sym 42834 VexRiscv._zz_193_[9]
.sym 42835 VexRiscv._zz_194_[11]
.sym 42837 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42838 VexRiscv._zz_328_
.sym 42839 VexRiscv._zz_194_[10]
.sym 42840 VexRiscv._zz_193_[9]
.sym 42843 VexRiscv._zz_194_[9]
.sym 42844 VexRiscv._zz_193_[8]
.sym 42845 VexRiscv._zz_328_
.sym 42846 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42850 VexRiscv._zz_316_[8]
.sym 42851 VexRiscv._zz_194_[9]
.sym 42852 $abc$40840$n4245
.sym 42855 VexRiscv._zz_328_
.sym 42856 VexRiscv._zz_194_[12]
.sym 42857 VexRiscv._zz_193_[11]
.sym 42858 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42861 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42862 VexRiscv._zz_328_
.sym 42863 VexRiscv._zz_193_[14]
.sym 42864 VexRiscv._zz_194_[15]
.sym 42867 VexRiscv._zz_193_[10]
.sym 42868 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42869 VexRiscv._zz_328_
.sym 42870 VexRiscv._zz_194_[11]
.sym 42873 $abc$40840$n4268_1
.sym 42874 VexRiscv.memory_arbitration_isValid
.sym 42875 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 42876 VexRiscv.execute_to_memory_IS_DIV
.sym 42879 VexRiscv.memory_arbitration_isValid
.sym 42880 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 42881 VexRiscv.execute_to_memory_IS_DIV
.sym 42882 $abc$40840$n4277
.sym 42886 VexRiscv._zz_314_[25]
.sym 42887 VexRiscv._zz_94_[18]
.sym 42888 $abc$40840$n5570
.sym 42889 array_muxed1[22]
.sym 42890 $abc$40840$n4782_1
.sym 42891 $abc$40840$n5588
.sym 42892 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 42893 $abc$40840$n4734_1
.sym 42894 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 42895 $abc$40840$n5106_1
.sym 42896 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 42897 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 42899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 42900 basesoc_uart_phy_storage[6]
.sym 42901 VexRiscv._zz_194_[4]
.sym 42902 VexRiscv._zz_50_[10]
.sym 42903 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 42904 basesoc_uart_phy_storage[30]
.sym 42906 $abc$40840$n4942_1
.sym 42908 basesoc_uart_phy_storage[26]
.sym 42909 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 42910 VexRiscv._zz_194_[10]
.sym 42911 $abc$40840$n4782_1
.sym 42912 VexRiscv._zz_194_[4]
.sym 42913 VexRiscv._zz_194_[23]
.sym 42914 VexRiscv._zz_193_[22]
.sym 42916 basesoc_vexriscv_dbus_adr[6]
.sym 42917 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42918 $abc$40840$n4938_1
.sym 42919 VexRiscv._zz_194_[24]
.sym 42920 VexRiscv._zz_319_
.sym 42921 VexRiscv._zz_194_[11]
.sym 42928 VexRiscv._zz_194_[11]
.sym 42929 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 42930 $abc$40840$n3731
.sym 42931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 42932 VexRiscv._zz_193_[22]
.sym 42933 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42936 $abc$40840$n4275
.sym 42937 VexRiscv._zz_194_[23]
.sym 42938 $abc$40840$n4245
.sym 42939 VexRiscv._zz_194_[22]
.sym 42941 $abc$40840$n3647_1
.sym 42945 VexRiscv._zz_193_[15]
.sym 42946 VexRiscv._zz_194_[16]
.sym 42947 $abc$40840$n6093
.sym 42948 VexRiscv._zz_316_[10]
.sym 42949 eventmanager_pending_w[1]
.sym 42950 VexRiscv._zz_328_
.sym 42952 VexRiscv._zz_194_[18]
.sym 42953 VexRiscv._zz_193_[17]
.sym 42956 VexRiscv._zz_193_[21]
.sym 42957 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 42958 VexRiscv._zz_328_
.sym 42960 VexRiscv._zz_193_[15]
.sym 42961 VexRiscv._zz_328_
.sym 42962 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42963 VexRiscv._zz_194_[16]
.sym 42966 VexRiscv._zz_316_[10]
.sym 42967 $abc$40840$n4245
.sym 42968 VexRiscv._zz_194_[11]
.sym 42973 $abc$40840$n3647_1
.sym 42974 $abc$40840$n4275
.sym 42975 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 42978 VexRiscv._zz_328_
.sym 42979 VexRiscv._zz_193_[21]
.sym 42980 VexRiscv._zz_194_[22]
.sym 42981 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 42990 VexRiscv._zz_194_[23]
.sym 42991 VexRiscv._zz_328_
.sym 42992 VexRiscv._zz_193_[22]
.sym 42993 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 42996 $abc$40840$n6093
.sym 42998 eventmanager_pending_w[1]
.sym 42999 $abc$40840$n3731
.sym 43002 VexRiscv._zz_328_
.sym 43003 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43004 VexRiscv._zz_193_[17]
.sym 43005 VexRiscv._zz_194_[18]
.sym 43006 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 43007 clk12_$glb_clk
.sym 43009 $abc$40840$n6194
.sym 43010 $abc$40840$n4332
.sym 43011 $abc$40840$n6202
.sym 43012 $abc$40840$n4331_1
.sym 43013 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 43014 $abc$40840$n4320
.sym 43015 $abc$40840$n4059
.sym 43016 $abc$40840$n6204
.sym 43017 basesoc_vexriscv_ibus_adr[19]
.sym 43018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 43020 VexRiscv._zz_151_[8]
.sym 43021 VexRiscv._zz_190_
.sym 43022 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 43023 $abc$40840$n4609_1
.sym 43024 $abc$40840$n2589
.sym 43025 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 43027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 43028 VexRiscv._zz_253_[1]
.sym 43029 $abc$40840$n2589
.sym 43030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 43031 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 43032 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 43033 $abc$40840$n6093
.sym 43034 VexRiscv._zz_193_[16]
.sym 43035 VexRiscv._zz_194_[29]
.sym 43036 basesoc_vexriscv_dbus_adr[10]
.sym 43037 VexRiscv._zz_311_
.sym 43038 $abc$40840$n4059
.sym 43039 VexRiscv._zz_193_[17]
.sym 43040 basesoc_adr[1]
.sym 43041 VexRiscv._zz_311_
.sym 43042 basesoc_vexriscv_dbus_adr[3]
.sym 43043 VexRiscv._zz_195_[32]
.sym 43044 $abc$40840$n2285
.sym 43050 $abc$40840$n4311
.sym 43051 VexRiscv._zz_321_[0]
.sym 43053 $abc$40840$n3647_1
.sym 43054 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43055 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 43057 VexRiscv._zz_328_
.sym 43058 VexRiscv.execute_to_memory_IS_DIV
.sym 43061 VexRiscv._zz_316_[30]
.sym 43062 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43063 VexRiscv._zz_193_[24]
.sym 43065 VexRiscv._zz_328_
.sym 43067 $abc$40840$n4245
.sym 43070 $abc$40840$n4310_1
.sym 43071 VexRiscv._zz_194_[25]
.sym 43072 VexRiscv._zz_193_[28]
.sym 43073 VexRiscv._zz_194_[29]
.sym 43076 VexRiscv._zz_194_[31]
.sym 43077 $abc$40840$n4331_1
.sym 43078 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 43079 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 43080 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 43081 VexRiscv.memory_arbitration_isValid
.sym 43083 VexRiscv.memory_arbitration_isValid
.sym 43084 VexRiscv.execute_to_memory_IS_DIV
.sym 43085 $abc$40840$n4331_1
.sym 43086 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 43089 $abc$40840$n4245
.sym 43090 VexRiscv._zz_316_[30]
.sym 43091 VexRiscv._zz_194_[31]
.sym 43096 VexRiscv._zz_321_[0]
.sym 43097 VexRiscv._zz_193_[28]
.sym 43101 VexRiscv._zz_328_
.sym 43102 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43103 VexRiscv._zz_194_[25]
.sym 43104 VexRiscv._zz_193_[24]
.sym 43109 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 43113 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43114 VexRiscv._zz_328_
.sym 43115 VexRiscv._zz_194_[29]
.sym 43116 VexRiscv._zz_193_[28]
.sym 43120 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 43121 $abc$40840$n4311
.sym 43122 $abc$40840$n3647_1
.sym 43125 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 43126 VexRiscv.memory_arbitration_isValid
.sym 43127 VexRiscv.execute_to_memory_IS_DIV
.sym 43128 $abc$40840$n4310_1
.sym 43129 $abc$40840$n8283_$glb_ce
.sym 43130 clk12_$glb_clk
.sym 43132 VexRiscv._zz_194_[17]
.sym 43133 VexRiscv._zz_194_[23]
.sym 43134 $abc$40840$n5644_1
.sym 43135 $abc$40840$n5608_1
.sym 43136 $abc$40840$n5626_1
.sym 43137 VexRiscv._zz_194_[11]
.sym 43138 $abc$40840$n5590
.sym 43139 VexRiscv._zz_194_[29]
.sym 43141 $abc$40840$n5428_1
.sym 43142 VexRiscv._zz_193_[15]
.sym 43143 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 43144 VexRiscv._zz_35_[29]
.sym 43145 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 43146 VexRiscv._zz_193_[24]
.sym 43148 basesoc_vexriscv_ibus_adr[18]
.sym 43149 $abc$40840$n3647_1
.sym 43150 $abc$40840$n4373_1
.sym 43151 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 43153 VexRiscv.execute_to_memory_IS_DIV
.sym 43154 $abc$40840$n3647_1
.sym 43155 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 43156 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 43157 VexRiscv._zz_195_[12]
.sym 43158 $abc$40840$n4283
.sym 43159 VexRiscv._zz_194_[11]
.sym 43160 VexRiscv._zz_321_[0]
.sym 43161 VexRiscv._zz_193_[2]
.sym 43162 VexRiscv._zz_194_[31]
.sym 43163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 43164 VexRiscv._zz_194_[10]
.sym 43165 VexRiscv._zz_193_[21]
.sym 43166 basesoc_uart_phy_storage[9]
.sym 43167 VexRiscv._zz_194_[16]
.sym 43174 $abc$40840$n4335
.sym 43175 $abc$40840$n2506
.sym 43176 VexRiscv._zz_194_[14]
.sym 43177 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 43178 VexRiscv._zz_321_[0]
.sym 43179 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 43182 VexRiscv._zz_194_[32]
.sym 43183 $abc$40840$n4284_1
.sym 43185 $abc$40840$n4245
.sym 43186 $abc$40840$n2871
.sym 43187 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43188 VexRiscv._zz_194_[28]
.sym 43189 VexRiscv._zz_193_[16]
.sym 43191 VexRiscv._zz_328_
.sym 43194 $abc$40840$n3647_1
.sym 43196 VexRiscv._zz_193_[27]
.sym 43197 VexRiscv._zz_194_[17]
.sym 43200 VexRiscv._zz_316_[13]
.sym 43201 VexRiscv._zz_311_
.sym 43202 VexRiscv._zz_313_[0]
.sym 43206 VexRiscv._zz_328_
.sym 43207 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43208 VexRiscv._zz_194_[28]
.sym 43209 VexRiscv._zz_193_[27]
.sym 43212 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43213 VexRiscv._zz_193_[16]
.sym 43214 VexRiscv._zz_194_[17]
.sym 43215 VexRiscv._zz_328_
.sym 43218 VexRiscv._zz_316_[13]
.sym 43219 $abc$40840$n4245
.sym 43221 VexRiscv._zz_194_[14]
.sym 43225 $abc$40840$n2871
.sym 43230 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 43231 $abc$40840$n4335
.sym 43233 $abc$40840$n3647_1
.sym 43236 $abc$40840$n4284_1
.sym 43237 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 43238 $abc$40840$n3647_1
.sym 43242 VexRiscv._zz_194_[32]
.sym 43243 VexRiscv._zz_311_
.sym 43244 VexRiscv._zz_313_[0]
.sym 43248 VexRiscv._zz_321_[0]
.sym 43250 VexRiscv._zz_193_[27]
.sym 43252 $abc$40840$n2506
.sym 43253 clk12_$glb_clk
.sym 43254 sys_rst_$glb_sr
.sym 43255 $abc$40840$n5612_1
.sym 43256 $abc$40840$n5597
.sym 43257 VexRiscv._zz_195_[0]
.sym 43258 basesoc_uart_phy_storage[9]
.sym 43259 $abc$40840$n5591
.sym 43260 $abc$40840$n5627
.sym 43261 $abc$40840$n5609
.sym 43262 $abc$40840$n5561
.sym 43263 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 43264 $abc$40840$n4667
.sym 43266 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 43268 $abc$40840$n8284
.sym 43269 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 43270 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 43271 basesoc_dat_w[5]
.sym 43272 VexRiscv._zz_194_[14]
.sym 43274 VexRiscv._zz_194_[17]
.sym 43275 VexRiscv._zz_194_[5]
.sym 43276 VexRiscv._zz_194_[23]
.sym 43277 $abc$40840$n5033
.sym 43278 VexRiscv._zz_194_[18]
.sym 43280 $abc$40840$n5397
.sym 43281 VexRiscv._zz_195_[17]
.sym 43282 VexRiscv._zz_193_[7]
.sym 43283 VexRiscv._zz_193_[3]
.sym 43284 VexRiscv._zz_193_[22]
.sym 43285 VexRiscv._zz_194_[12]
.sym 43286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 43287 VexRiscv._zz_195_[22]
.sym 43288 VexRiscv._zz_193_[21]
.sym 43290 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43296 VexRiscv._zz_194_[17]
.sym 43297 $abc$40840$n4245
.sym 43299 VexRiscv._zz_194_[16]
.sym 43302 $abc$40840$n5653
.sym 43304 $abc$40840$n5605
.sym 43305 VexRiscv._zz_193_[20]
.sym 43309 VexRiscv._zz_311_
.sym 43311 $abc$40840$n4305
.sym 43312 VexRiscv._zz_321_[7]
.sym 43313 $abc$40840$n5654_1
.sym 43316 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 43317 VexRiscv._zz_194_[21]
.sym 43318 VexRiscv._zz_319_
.sym 43319 VexRiscv._zz_328_
.sym 43320 $abc$40840$n3647_1
.sym 43321 VexRiscv._zz_316_[20]
.sym 43323 $abc$40840$n5606_1
.sym 43324 VexRiscv._zz_321_[5]
.sym 43327 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43329 VexRiscv._zz_194_[17]
.sym 43330 VexRiscv._zz_194_[16]
.sym 43331 VexRiscv._zz_311_
.sym 43336 VexRiscv._zz_319_
.sym 43337 $abc$40840$n5654_1
.sym 43338 $abc$40840$n5653
.sym 43344 VexRiscv._zz_321_[5]
.sym 43347 $abc$40840$n5605
.sym 43348 VexRiscv._zz_319_
.sym 43350 $abc$40840$n5606_1
.sym 43353 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 43355 $abc$40840$n4305
.sym 43356 $abc$40840$n3647_1
.sym 43359 VexRiscv._zz_328_
.sym 43360 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43361 VexRiscv._zz_194_[21]
.sym 43362 VexRiscv._zz_193_[20]
.sym 43367 VexRiscv._zz_321_[7]
.sym 43371 $abc$40840$n4245
.sym 43373 VexRiscv._zz_194_[21]
.sym 43374 VexRiscv._zz_316_[20]
.sym 43376 clk12_$glb_clk
.sym 43377 $abc$40840$n233_$glb_sr
.sym 43378 VexRiscv._zz_193_[3]
.sym 43379 $abc$40840$n5654_1
.sym 43380 VexRiscv._zz_193_[2]
.sym 43381 $abc$40840$n5606_1
.sym 43382 $abc$40840$n7859
.sym 43383 $abc$40840$n7858
.sym 43384 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 43385 $abc$40840$n7865
.sym 43386 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 43387 basesoc_timer0_load_storage[3]
.sym 43389 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 43390 $abc$40840$n2871
.sym 43391 $abc$40840$n7853
.sym 43393 $abc$40840$n235
.sym 43394 VexRiscv._zz_194_[32]
.sym 43395 VexRiscv._zz_195_[16]
.sym 43396 VexRiscv._zz_170_[0]
.sym 43397 VexRiscv._zz_194_[22]
.sym 43398 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 43399 VexRiscv._zz_321_[6]
.sym 43400 VexRiscv._zz_194_[13]
.sym 43401 VexRiscv._zz_194_[27]
.sym 43402 VexRiscv._zz_194_[25]
.sym 43403 VexRiscv._zz_194_[21]
.sym 43404 VexRiscv._zz_319_
.sym 43405 VexRiscv._zz_194_[23]
.sym 43406 VexRiscv._zz_194_[24]
.sym 43407 VexRiscv._zz_195_[30]
.sym 43408 basesoc_vexriscv_dbus_adr[6]
.sym 43409 VexRiscv._zz_194_[26]
.sym 43410 VexRiscv._zz_193_[22]
.sym 43411 VexRiscv._zz_195_[24]
.sym 43412 VexRiscv._zz_151_[3]
.sym 43413 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43420 VexRiscv._zz_194_[32]
.sym 43422 VexRiscv._zz_319_
.sym 43423 VexRiscv._zz_194_[25]
.sym 43424 $abc$40840$n5617
.sym 43426 $abc$40840$n5618_1
.sym 43427 VexRiscv._zz_194_[21]
.sym 43428 $abc$40840$n5630_1
.sym 43430 VexRiscv._zz_319_
.sym 43433 VexRiscv._zz_194_[26]
.sym 43435 VexRiscv._zz_194_[20]
.sym 43436 VexRiscv._zz_311_
.sym 43437 $abc$40840$n5632_1
.sym 43438 $abc$40840$n5633
.sym 43443 $abc$40840$n5651
.sym 43444 $abc$40840$n5650_1
.sym 43446 VexRiscv._zz_194_[31]
.sym 43449 VexRiscv._zz_194_[24]
.sym 43450 $abc$40840$n5629
.sym 43452 VexRiscv._zz_319_
.sym 43453 $abc$40840$n5617
.sym 43455 $abc$40840$n5618_1
.sym 43458 VexRiscv._zz_194_[32]
.sym 43460 VexRiscv._zz_311_
.sym 43461 VexRiscv._zz_194_[31]
.sym 43465 VexRiscv._zz_311_
.sym 43466 VexRiscv._zz_194_[25]
.sym 43467 VexRiscv._zz_194_[26]
.sym 43470 VexRiscv._zz_319_
.sym 43471 $abc$40840$n5650_1
.sym 43472 $abc$40840$n5651
.sym 43476 $abc$40840$n5632_1
.sym 43477 VexRiscv._zz_319_
.sym 43479 $abc$40840$n5633
.sym 43482 VexRiscv._zz_194_[21]
.sym 43484 VexRiscv._zz_311_
.sym 43485 VexRiscv._zz_194_[20]
.sym 43488 $abc$40840$n5629
.sym 43490 $abc$40840$n5630_1
.sym 43491 VexRiscv._zz_319_
.sym 43494 VexRiscv._zz_194_[24]
.sym 43496 VexRiscv._zz_311_
.sym 43497 VexRiscv._zz_194_[25]
.sym 43499 clk12_$glb_clk
.sym 43500 $abc$40840$n233_$glb_sr
.sym 43501 $abc$40840$n5651
.sym 43502 VexRiscv._zz_193_[7]
.sym 43503 VexRiscv._zz_193_[22]
.sym 43504 $abc$40840$n5633
.sym 43505 VexRiscv._zz_193_[21]
.sym 43506 VexRiscv._zz_193_[6]
.sym 43507 VexRiscv._zz_193_[16]
.sym 43508 VexRiscv._zz_288_[0]
.sym 43509 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 43510 $abc$40840$n7858
.sym 43511 VexRiscv._zz_193_[19]
.sym 43513 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 43514 $abc$40840$n7861
.sym 43515 VexRiscv.CsrPlugin_hadException
.sym 43516 VexRiscv._zz_195_[15]
.sym 43517 VexRiscv._zz_35_[31]
.sym 43518 VexRiscv._zz_170_[0]
.sym 43519 $abc$40840$n233
.sym 43520 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 43521 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 43522 $abc$40840$n2633
.sym 43523 $abc$40840$n2633
.sym 43524 VexRiscv.CsrPlugin_hadException
.sym 43525 basesoc_vexriscv_ibus_adr[17]
.sym 43526 basesoc_vexriscv_dbus_adr[3]
.sym 43527 $abc$40840$n2642
.sym 43528 basesoc_vexriscv_dbus_adr[10]
.sym 43529 VexRiscv._zz_193_[23]
.sym 43530 VexRiscv._zz_193_[16]
.sym 43531 VexRiscv._zz_151_[0]
.sym 43532 VexRiscv._zz_151_[11]
.sym 43533 VexRiscv._zz_194_[15]
.sym 43534 VexRiscv._zz_195_[32]
.sym 43535 VexRiscv._zz_193_[17]
.sym 43536 $abc$40840$n5442
.sym 43542 VexRiscv._zz_321_[22]
.sym 43544 $abc$40840$n8284
.sym 43545 VexRiscv._zz_195_[23]
.sym 43549 VexRiscv._zz_195_[18]
.sym 43551 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 43552 VexRiscv._zz_321_[19]
.sym 43553 VexRiscv._zz_195_[19]
.sym 43554 VexRiscv._zz_194_[19]
.sym 43558 VexRiscv._zz_195_[32]
.sym 43565 VexRiscv._zz_194_[23]
.sym 43566 VexRiscv._zz_321_[23]
.sym 43569 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 43570 VexRiscv._zz_194_[18]
.sym 43575 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 43581 VexRiscv._zz_195_[23]
.sym 43582 VexRiscv._zz_195_[32]
.sym 43583 VexRiscv._zz_194_[23]
.sym 43587 VexRiscv._zz_195_[32]
.sym 43588 VexRiscv._zz_194_[18]
.sym 43590 VexRiscv._zz_195_[18]
.sym 43594 VexRiscv._zz_321_[22]
.sym 43599 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 43605 VexRiscv._zz_321_[23]
.sym 43612 VexRiscv._zz_321_[19]
.sym 43618 VexRiscv._zz_195_[32]
.sym 43619 VexRiscv._zz_194_[19]
.sym 43620 VexRiscv._zz_195_[19]
.sym 43621 $abc$40840$n8284
.sym 43622 clk12_$glb_clk
.sym 43626 VexRiscv._zz_288_[1]
.sym 43627 VexRiscv._zz_288_[2]
.sym 43628 VexRiscv._zz_288_[3]
.sym 43629 VexRiscv._zz_288_[4]
.sym 43630 VexRiscv._zz_288_[5]
.sym 43631 VexRiscv._zz_288_[6]
.sym 43632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 43633 basesoc_timer0_load_storage[5]
.sym 43635 VexRiscv._zz_193_[20]
.sym 43636 $abc$40840$n5427
.sym 43638 VexRiscv._zz_199_[6]
.sym 43639 VexRiscv._zz_195_[23]
.sym 43640 VexRiscv._zz_328_
.sym 43641 VexRiscv._zz_195_[19]
.sym 43642 VexRiscv._zz_321_[20]
.sym 43643 $abc$40840$n5400
.sym 43644 $abc$40840$n7872
.sym 43645 VexRiscv.execute_to_memory_IS_DIV
.sym 43646 VexRiscv.lastStagePc[29]
.sym 43647 basesoc_uart_phy_storage[24]
.sym 43648 VexRiscv._zz_193_[22]
.sym 43649 VexRiscv._zz_193_[20]
.sym 43651 VexRiscv._zz_193_[5]
.sym 43652 VexRiscv._zz_193_[21]
.sym 43653 VexRiscv._zz_151_[7]
.sym 43654 VexRiscv._zz_151_[9]
.sym 43655 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 43656 $abc$40840$n2629
.sym 43657 VexRiscv._zz_151_[10]
.sym 43658 VexRiscv._zz_193_[15]
.sym 43659 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 43669 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 43671 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 43673 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 43675 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 43676 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 43677 VexRiscv._zz_321_[24]
.sym 43679 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 43684 VexRiscv._zz_151_[3]
.sym 43685 VexRiscv._zz_288_[3]
.sym 43688 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43699 VexRiscv._zz_321_[24]
.sym 43707 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 43713 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 43716 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 43722 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 43728 VexRiscv._zz_151_[3]
.sym 43729 VexRiscv._zz_288_[3]
.sym 43730 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43735 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 43743 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 43744 $abc$40840$n8283_$glb_ce
.sym 43745 clk12_$glb_clk
.sym 43747 VexRiscv._zz_288_[7]
.sym 43748 VexRiscv._zz_288_[8]
.sym 43749 VexRiscv._zz_288_[9]
.sym 43750 VexRiscv._zz_288_[10]
.sym 43751 VexRiscv._zz_288_[11]
.sym 43752 VexRiscv._zz_288_[12]
.sym 43753 VexRiscv._zz_288_[13]
.sym 43754 VexRiscv._zz_288_[14]
.sym 43755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 43756 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 43758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 43759 $abc$40840$n7874
.sym 43760 VexRiscv._zz_195_[26]
.sym 43761 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 43763 VexRiscv.CsrPlugin_mtval[17]
.sym 43764 VexRiscv._zz_195_[27]
.sym 43765 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 43766 VexRiscv._zz_199_[21]
.sym 43767 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 43769 VexRiscv._zz_194_[20]
.sym 43770 VexRiscv._zz_321_[27]
.sym 43771 VexRiscv._zz_285_[0]
.sym 43772 VexRiscv._zz_129_[2]
.sym 43773 VexRiscv._zz_36_[6]
.sym 43774 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43775 VexRiscv._zz_193_[3]
.sym 43776 $abc$40840$n5397
.sym 43777 VexRiscv._zz_151_[28]
.sym 43778 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 43779 VexRiscv._zz_288_[17]
.sym 43780 $abc$40840$n4212
.sym 43781 VexRiscv._zz_151_[4]
.sym 43782 VexRiscv._zz_193_[7]
.sym 43788 VexRiscv._zz_129_[2]
.sym 43790 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43791 VexRiscv._zz_151_[9]
.sym 43794 VexRiscv._zz_192_
.sym 43798 VexRiscv._zz_170_[0]
.sym 43799 $abc$40840$n2642
.sym 43800 VexRiscv._zz_199_[19]
.sym 43801 $abc$40840$n235
.sym 43802 VexRiscv._zz_151_[11]
.sym 43803 VexRiscv._zz_41_[19]
.sym 43804 $abc$40840$n4212
.sym 43805 VexRiscv._zz_288_[8]
.sym 43806 VexRiscv._zz_288_[9]
.sym 43808 VexRiscv._zz_288_[11]
.sym 43810 VexRiscv.decode_to_execute_RS2[10]
.sym 43811 VexRiscv._zz_170_[1]
.sym 43812 VexRiscv._zz_288_[7]
.sym 43813 VexRiscv._zz_151_[7]
.sym 43815 VexRiscv._zz_151_[8]
.sym 43817 VexRiscv._zz_151_[13]
.sym 43818 VexRiscv._zz_288_[13]
.sym 43821 VexRiscv._zz_151_[8]
.sym 43822 VexRiscv._zz_288_[8]
.sym 43823 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43827 VexRiscv._zz_199_[19]
.sym 43828 VexRiscv._zz_41_[19]
.sym 43830 $abc$40840$n4212
.sym 43833 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43834 VexRiscv._zz_288_[13]
.sym 43835 VexRiscv._zz_151_[13]
.sym 43839 VexRiscv._zz_288_[7]
.sym 43840 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43842 VexRiscv._zz_151_[7]
.sym 43847 VexRiscv._zz_192_
.sym 43851 VexRiscv._zz_151_[11]
.sym 43852 VexRiscv._zz_288_[11]
.sym 43854 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43857 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43859 VexRiscv._zz_288_[9]
.sym 43860 VexRiscv._zz_151_[9]
.sym 43863 VexRiscv._zz_170_[1]
.sym 43864 VexRiscv._zz_129_[2]
.sym 43865 VexRiscv._zz_170_[0]
.sym 43866 VexRiscv.decode_to_execute_RS2[10]
.sym 43867 $abc$40840$n2642
.sym 43868 clk12_$glb_clk
.sym 43869 $abc$40840$n235
.sym 43870 VexRiscv._zz_288_[15]
.sym 43871 VexRiscv._zz_288_[16]
.sym 43872 VexRiscv._zz_288_[17]
.sym 43873 VexRiscv._zz_288_[18]
.sym 43874 VexRiscv._zz_288_[19]
.sym 43875 VexRiscv._zz_288_[20]
.sym 43876 VexRiscv._zz_288_[21]
.sym 43877 VexRiscv._zz_288_[22]
.sym 43879 VexRiscv._zz_49_[0]
.sym 43880 VexRiscv._zz_49_[0]
.sym 43882 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 43883 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 43884 VexRiscv._zz_170_[0]
.sym 43885 VexRiscv._zz_291_[14]
.sym 43886 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 43887 VexRiscv._zz_288_[14]
.sym 43888 VexRiscv.decode_to_execute_RS2[23]
.sym 43889 basesoc_vexriscv_ibus_adr[9]
.sym 43890 $abc$40840$n4212
.sym 43891 grant
.sym 43892 VexRiscv.externalInterruptArray_regNext[0]
.sym 43893 VexRiscv._zz_41_[29]
.sym 43894 VexRiscv._zz_151_[15]
.sym 43895 VexRiscv._zz_151_[8]
.sym 43896 VexRiscv._zz_288_[10]
.sym 43897 VexRiscv._zz_170_[1]
.sym 43898 VexRiscv._zz_151_[17]
.sym 43899 VexRiscv._zz_151_[2]
.sym 43900 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 43901 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 43902 $abc$40840$n4957_1
.sym 43903 VexRiscv._zz_151_[13]
.sym 43904 VexRiscv._zz_151_[18]
.sym 43905 VexRiscv._zz_151_[19]
.sym 43911 $abc$40840$n5391
.sym 43913 $abc$40840$n2633
.sym 43918 $abc$40840$n5403
.sym 43921 $abc$40840$n233
.sym 43923 VexRiscv._zz_32_[1]
.sym 43924 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43926 $abc$40840$n5424
.sym 43927 VexRiscv._zz_288_[23]
.sym 43929 VexRiscv._zz_151_[22]
.sym 43930 VexRiscv._zz_151_[23]
.sym 43931 VexRiscv._zz_32_[0]
.sym 43933 VexRiscv._zz_288_[21]
.sym 43934 VexRiscv._zz_288_[22]
.sym 43935 VexRiscv._zz_193_[3]
.sym 43937 VexRiscv._zz_288_[25]
.sym 43938 VexRiscv._zz_151_[25]
.sym 43939 VexRiscv._zz_151_[21]
.sym 43941 VexRiscv._zz_193_[14]
.sym 43942 VexRiscv._zz_193_[7]
.sym 43944 $abc$40840$n5391
.sym 43945 $abc$40840$n233
.sym 43947 VexRiscv._zz_193_[3]
.sym 43950 VexRiscv._zz_151_[21]
.sym 43951 VexRiscv._zz_288_[21]
.sym 43953 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43956 VexRiscv._zz_32_[0]
.sym 43957 VexRiscv._zz_32_[1]
.sym 43963 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43964 VexRiscv._zz_288_[22]
.sym 43965 VexRiscv._zz_151_[22]
.sym 43968 VexRiscv._zz_288_[23]
.sym 43970 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43971 VexRiscv._zz_151_[23]
.sym 43974 $abc$40840$n233
.sym 43976 VexRiscv._zz_193_[14]
.sym 43977 $abc$40840$n5424
.sym 43981 $abc$40840$n233
.sym 43982 VexRiscv._zz_193_[7]
.sym 43983 $abc$40840$n5403
.sym 43987 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 43988 VexRiscv._zz_288_[25]
.sym 43989 VexRiscv._zz_151_[25]
.sym 43990 $abc$40840$n2633
.sym 43991 clk12_$glb_clk
.sym 43993 VexRiscv._zz_288_[23]
.sym 43994 VexRiscv._zz_288_[24]
.sym 43995 VexRiscv._zz_288_[25]
.sym 43996 VexRiscv._zz_288_[26]
.sym 43997 VexRiscv._zz_288_[27]
.sym 43998 VexRiscv._zz_288_[28]
.sym 43999 VexRiscv._zz_288_[29]
.sym 44000 VexRiscv._zz_288_[30]
.sym 44001 VexRiscv._zz_287_[2]
.sym 44002 VexRiscv._zz_288_[20]
.sym 44005 $abc$40840$n2653
.sym 44006 basesoc_dat_w[6]
.sym 44007 $abc$40840$n5362
.sym 44008 VexRiscv._zz_288_[18]
.sym 44009 VexRiscv._zz_41_[9]
.sym 44010 VexRiscv._zz_192_
.sym 44011 $abc$40840$n4212
.sym 44012 VexRiscv._zz_291_[17]
.sym 44013 VexRiscv.CsrPlugin_mtval[28]
.sym 44014 $abc$40840$n5424
.sym 44015 VexRiscv.decode_to_execute_RS2[11]
.sym 44016 VexRiscv._zz_287_[1]
.sym 44017 VexRiscv._zz_32_[0]
.sym 44018 $abc$40840$n4191
.sym 44019 VexRiscv._zz_199_[6]
.sym 44020 VexRiscv._zz_151_[16]
.sym 44021 VexRiscv._zz_193_[23]
.sym 44022 VexRiscv._zz_199_[13]
.sym 44023 $abc$40840$n5442
.sym 44024 VexRiscv._zz_151_[25]
.sym 44025 VexRiscv._zz_151_[21]
.sym 44026 VexRiscv._zz_193_[17]
.sym 44027 VexRiscv._zz_151_[0]
.sym 44028 VexRiscv._zz_151_[11]
.sym 44035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44039 $abc$40840$n4939
.sym 44041 VexRiscv._zz_151_[16]
.sym 44042 VexRiscv._zz_151_[15]
.sym 44043 VexRiscv._zz_288_[16]
.sym 44044 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44045 VexRiscv._zz_36_[6]
.sym 44046 VexRiscv._zz_36_[2]
.sym 44048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44053 $abc$40840$n4961_1
.sym 44056 $abc$40840$n4945_1
.sym 44058 $abc$40840$n4198
.sym 44061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 44073 $abc$40840$n4939
.sym 44074 $abc$40840$n4945_1
.sym 44075 VexRiscv._zz_36_[2]
.sym 44079 VexRiscv._zz_288_[16]
.sym 44080 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44082 VexRiscv._zz_151_[16]
.sym 44087 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 44093 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 44097 $abc$40840$n4939
.sym 44099 $abc$40840$n4961_1
.sym 44100 VexRiscv._zz_36_[6]
.sym 44104 $abc$40840$n4198
.sym 44106 VexRiscv._zz_151_[15]
.sym 44109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 44113 $abc$40840$n2592_$glb_ce
.sym 44114 clk12_$glb_clk
.sym 44116 VexRiscv._zz_288_[31]
.sym 44117 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 44118 VexRiscv._zz_151_[2]
.sym 44119 VexRiscv._zz_151_[0]
.sym 44120 VexRiscv._zz_151_[6]
.sym 44121 VexRiscv._zz_151_[3]
.sym 44122 VexRiscv._zz_291_[31]
.sym 44123 VexRiscv._zz_151_[1]
.sym 44124 array_muxed1[6]
.sym 44128 VexRiscv._zz_32_[1]
.sym 44129 VexRiscv._zz_129_[6]
.sym 44130 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 44131 $abc$40840$n5400
.sym 44132 VexRiscv._zz_199_[2]
.sym 44133 VexRiscv._zz_288_[30]
.sym 44134 VexRiscv._zz_160_
.sym 44135 $abc$40840$n5391
.sym 44136 $abc$40840$n4130
.sym 44137 VexRiscv._zz_47_[1]
.sym 44138 VexRiscv._zz_285_[1]
.sym 44139 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44140 VexRiscv._zz_151_[22]
.sym 44141 VexRiscv._zz_193_[20]
.sym 44142 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 44143 VexRiscv._zz_199_[17]
.sym 44144 VexRiscv._zz_151_[10]
.sym 44145 VexRiscv._zz_151_[7]
.sym 44146 VexRiscv._zz_291_[23]
.sym 44147 VexRiscv._zz_193_[22]
.sym 44148 VexRiscv._zz_44_[1]
.sym 44149 VexRiscv._zz_193_[23]
.sym 44150 VexRiscv._zz_151_[9]
.sym 44151 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 44157 VexRiscv._zz_199_[16]
.sym 44159 $abc$40840$n2656
.sym 44160 VexRiscv._zz_288_[26]
.sym 44161 VexRiscv._zz_151_[21]
.sym 44163 VexRiscv._zz_199_[15]
.sym 44164 VexRiscv._zz_285_[3]
.sym 44165 VexRiscv._zz_285_[0]
.sym 44167 VexRiscv._zz_199_[17]
.sym 44168 VexRiscv._zz_285_[2]
.sym 44169 VexRiscv._zz_285_[1]
.sym 44170 $abc$40840$n4201
.sym 44171 $abc$40840$n4197
.sym 44173 VexRiscv._zz_199_[18]
.sym 44175 VexRiscv._zz_44_[1]
.sym 44176 $abc$40840$n4193
.sym 44178 $abc$40840$n4191
.sym 44179 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 44180 VexRiscv._zz_44_[0]
.sym 44181 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44182 VexRiscv._zz_151_[26]
.sym 44184 $abc$40840$n4190
.sym 44187 VexRiscv._zz_151_[22]
.sym 44190 VexRiscv._zz_199_[15]
.sym 44191 VexRiscv._zz_44_[0]
.sym 44192 VexRiscv._zz_44_[1]
.sym 44193 VexRiscv._zz_285_[0]
.sym 44196 VexRiscv._zz_288_[26]
.sym 44198 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44199 VexRiscv._zz_151_[26]
.sym 44202 VexRiscv._zz_44_[1]
.sym 44203 VexRiscv._zz_199_[17]
.sym 44204 VexRiscv._zz_285_[2]
.sym 44205 VexRiscv._zz_44_[0]
.sym 44208 $abc$40840$n4193
.sym 44209 VexRiscv._zz_151_[26]
.sym 44210 $abc$40840$n4191
.sym 44211 VexRiscv._zz_151_[21]
.sym 44214 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 44220 VexRiscv._zz_44_[0]
.sym 44221 VexRiscv._zz_199_[18]
.sym 44222 VexRiscv._zz_285_[3]
.sym 44223 VexRiscv._zz_44_[1]
.sym 44226 $abc$40840$n4201
.sym 44227 VexRiscv._zz_151_[22]
.sym 44228 $abc$40840$n4190
.sym 44229 $abc$40840$n4197
.sym 44232 VexRiscv._zz_285_[1]
.sym 44233 VexRiscv._zz_199_[16]
.sym 44234 VexRiscv._zz_44_[0]
.sym 44235 VexRiscv._zz_44_[1]
.sym 44236 $abc$40840$n2656
.sym 44237 clk12_$glb_clk
.sym 44239 VexRiscv._zz_151_[31]
.sym 44240 VexRiscv._zz_151_[26]
.sym 44241 VexRiscv._zz_44_[1]
.sym 44242 VexRiscv._zz_199_[1]
.sym 44243 VexRiscv._zz_151_[13]
.sym 44244 VexRiscv._zz_151_[5]
.sym 44245 VexRiscv._zz_151_[22]
.sym 44246 VexRiscv._zz_44_[0]
.sym 44248 VexRiscv._zz_151_[3]
.sym 44250 VexRiscv._zz_151_[10]
.sym 44251 $abc$40840$n4345
.sym 44252 VexRiscv._zz_41_[29]
.sym 44253 VexRiscv._zz_47_[1]
.sym 44254 VexRiscv._zz_151_[0]
.sym 44256 $abc$40840$n5412
.sym 44257 VexRiscv._zz_151_[20]
.sym 44258 $abc$40840$n5415
.sym 44259 VexRiscv._zz_49_[1]
.sym 44260 $abc$40840$n5418
.sym 44261 VexRiscv._zz_36_[2]
.sym 44262 $abc$40840$n5421
.sym 44263 VexRiscv._zz_151_[2]
.sym 44264 $abc$40840$n3932
.sym 44265 VexRiscv._zz_151_[4]
.sym 44266 VexRiscv.decode_to_execute_RS2[24]
.sym 44267 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44268 $abc$40840$n4212
.sym 44269 VexRiscv._zz_170_[0]
.sym 44270 VexRiscv._zz_151_[18]
.sym 44271 VexRiscv._zz_288_[17]
.sym 44272 VexRiscv._zz_151_[31]
.sym 44273 VexRiscv._zz_151_[28]
.sym 44274 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 44280 VexRiscv._zz_193_[18]
.sym 44283 $abc$40840$n5436
.sym 44285 $abc$40840$n5439
.sym 44291 $abc$40840$n233
.sym 44294 VexRiscv._zz_199_[19]
.sym 44295 $abc$40840$n5433
.sym 44296 VexRiscv._zz_285_[4]
.sym 44297 VexRiscv._zz_286_[1]
.sym 44298 $abc$40840$n2633
.sym 44299 $abc$40840$n5448
.sym 44300 VexRiscv._zz_44_[1]
.sym 44301 VexRiscv._zz_193_[19]
.sym 44303 VexRiscv._zz_44_[0]
.sym 44306 VexRiscv._zz_199_[21]
.sym 44307 VexRiscv._zz_193_[22]
.sym 44309 VexRiscv._zz_198_
.sym 44310 VexRiscv._zz_193_[17]
.sym 44311 VexRiscv._zz_44_[0]
.sym 44313 $abc$40840$n5433
.sym 44315 $abc$40840$n233
.sym 44316 VexRiscv._zz_193_[17]
.sym 44320 VexRiscv._zz_44_[1]
.sym 44322 VexRiscv._zz_44_[0]
.sym 44325 $abc$40840$n233
.sym 44326 $abc$40840$n5448
.sym 44327 VexRiscv._zz_193_[22]
.sym 44331 VexRiscv._zz_199_[19]
.sym 44334 VexRiscv._zz_198_
.sym 44337 VexRiscv._zz_44_[0]
.sym 44338 VexRiscv._zz_199_[21]
.sym 44339 VexRiscv._zz_44_[1]
.sym 44340 VexRiscv._zz_286_[1]
.sym 44344 VexRiscv._zz_193_[18]
.sym 44345 $abc$40840$n5436
.sym 44346 $abc$40840$n233
.sym 44350 $abc$40840$n5439
.sym 44351 $abc$40840$n233
.sym 44352 VexRiscv._zz_193_[19]
.sym 44355 VexRiscv._zz_199_[19]
.sym 44356 VexRiscv._zz_285_[4]
.sym 44357 VexRiscv._zz_44_[0]
.sym 44358 VexRiscv._zz_44_[1]
.sym 44359 $abc$40840$n2633
.sym 44360 clk12_$glb_clk
.sym 44362 VexRiscv._zz_285_[4]
.sym 44363 VexRiscv._zz_199_[12]
.sym 44364 VexRiscv._zz_151_[7]
.sym 44365 VexRiscv._zz_199_[5]
.sym 44366 VexRiscv._zz_199_[4]
.sym 44367 VexRiscv._zz_170_[1]
.sym 44368 VexRiscv._zz_151_[12]
.sym 44369 VexRiscv._zz_151_[4]
.sym 44371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 44374 $abc$40840$n4146
.sym 44375 VexRiscv._zz_199_[28]
.sym 44376 $abc$40840$n4153
.sym 44377 VexRiscv._zz_199_[1]
.sym 44378 $abc$40840$n4118
.sym 44379 $abc$40840$n5436
.sym 44380 VexRiscv.decode_to_execute_RS2[17]
.sym 44381 $abc$40840$n5439
.sym 44382 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 44383 $abc$40840$n4201
.sym 44384 VexRiscv._zz_152_
.sym 44385 VexRiscv._zz_335_
.sym 44386 VexRiscv._zz_44_[1]
.sym 44387 $abc$40840$n4957_1
.sym 44388 $abc$40840$n4103
.sym 44389 VexRiscv._zz_170_[1]
.sym 44390 VexRiscv._zz_151_[13]
.sym 44391 $abc$40840$n4361_1
.sym 44392 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 44393 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 44394 VexRiscv._zz_151_[8]
.sym 44395 VexRiscv._zz_36_[7]
.sym 44396 VexRiscv._zz_288_[10]
.sym 44397 VexRiscv._zz_151_[19]
.sym 44404 $abc$40840$n4092
.sym 44405 $abc$40840$n2653
.sym 44406 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44407 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44408 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 44409 VexRiscv._zz_199_[9]
.sym 44410 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 44411 VexRiscv._zz_41_[9]
.sym 44412 VexRiscv.CsrPlugin_hadException
.sym 44413 VexRiscv._zz_199_[11]
.sym 44414 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 44415 VexRiscv._zz_151_[13]
.sym 44417 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 44418 VexRiscv._zz_199_[8]
.sym 44421 VexRiscv._zz_151_[20]
.sym 44428 $abc$40840$n4212
.sym 44429 VexRiscv._zz_199_[10]
.sym 44436 VexRiscv._zz_199_[8]
.sym 44437 $abc$40840$n4092
.sym 44443 VexRiscv._zz_151_[20]
.sym 44444 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44445 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 44449 $abc$40840$n4092
.sym 44451 VexRiscv._zz_199_[10]
.sym 44455 $abc$40840$n4212
.sym 44456 VexRiscv._zz_41_[9]
.sym 44457 VexRiscv._zz_199_[9]
.sym 44460 VexRiscv.CsrPlugin_hadException
.sym 44461 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 44463 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 44468 $abc$40840$n4092
.sym 44469 VexRiscv._zz_199_[9]
.sym 44473 VexRiscv._zz_151_[13]
.sym 44474 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44475 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 44478 VexRiscv._zz_199_[11]
.sym 44480 $abc$40840$n4092
.sym 44482 $abc$40840$n2653
.sym 44483 clk12_$glb_clk
.sym 44485 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 44486 $abc$40840$n4136
.sym 44487 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 44488 $abc$40840$n4115
.sym 44489 $abc$40840$n5750
.sym 44490 $abc$40840$n5752
.sym 44491 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 44492 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 44494 VexRiscv._zz_170_[1]
.sym 44497 VexRiscv._zz_36_[4]
.sym 44498 VexRiscv._zz_151_[12]
.sym 44499 $abc$40840$n2653
.sym 44500 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 44501 VexRiscv._zz_193_[28]
.sym 44502 $abc$40840$n4193
.sym 44503 VexRiscv._zz_199_[8]
.sym 44504 $abc$40840$n4712_1
.sym 44505 VexRiscv._zz_193_[27]
.sym 44506 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 44507 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 44508 basesoc_dat_w[3]
.sym 44509 VexRiscv._zz_170_[0]
.sym 44510 VexRiscv._zz_151_[10]
.sym 44511 $abc$40840$n4551_1
.sym 44513 VexRiscv._zz_151_[21]
.sym 44515 $abc$40840$n2642
.sym 44516 VexRiscv._zz_151_[9]
.sym 44517 $abc$40840$n4760_1
.sym 44519 VexRiscv._zz_151_[4]
.sym 44520 VexRiscv._zz_151_[11]
.sym 44526 $abc$40840$n4939
.sym 44527 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44528 $abc$40840$n4969
.sym 44530 $abc$40840$n4343_1
.sym 44532 $abc$40840$n4608_1
.sym 44533 $abc$40840$n4584_1
.sym 44534 $abc$40840$n3932
.sym 44536 VexRiscv._zz_151_[10]
.sym 44537 $abc$40840$n4580_1
.sym 44538 $abc$40840$n4939
.sym 44539 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44540 VexRiscv._zz_36_[9]
.sym 44543 $abc$40840$n3926
.sym 44544 VexRiscv._zz_151_[11]
.sym 44546 $abc$40840$n4965_1
.sym 44547 VexRiscv._zz_36_[8]
.sym 44548 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 44550 $abc$40840$n4973
.sym 44551 $abc$40840$n4361_1
.sym 44552 $abc$40840$n4570_1
.sym 44554 $abc$40840$n4360
.sym 44555 VexRiscv._zz_36_[7]
.sym 44556 VexRiscv._zz_288_[10]
.sym 44559 $abc$40840$n4343_1
.sym 44560 $abc$40840$n4360
.sym 44561 $abc$40840$n4361_1
.sym 44562 $abc$40840$n3932
.sym 44566 $abc$40840$n4965_1
.sym 44567 $abc$40840$n4939
.sym 44568 VexRiscv._zz_36_[7]
.sym 44571 VexRiscv._zz_151_[11]
.sym 44572 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44573 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 44577 VexRiscv._zz_151_[10]
.sym 44578 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 44579 VexRiscv._zz_288_[10]
.sym 44583 $abc$40840$n4608_1
.sym 44584 $abc$40840$n4570_1
.sym 44585 $abc$40840$n4361_1
.sym 44586 $abc$40840$n3932
.sym 44589 $abc$40840$n4584_1
.sym 44590 $abc$40840$n4580_1
.sym 44591 $abc$40840$n3926
.sym 44596 $abc$40840$n4973
.sym 44597 $abc$40840$n4939
.sym 44598 VexRiscv._zz_36_[9]
.sym 44601 VexRiscv._zz_36_[8]
.sym 44602 $abc$40840$n4939
.sym 44604 $abc$40840$n4969
.sym 44605 $abc$40840$n2592_$glb_ce
.sym 44606 clk12_$glb_clk
.sym 44608 $abc$40840$n4804
.sym 44609 $abc$40840$n4344
.sym 44610 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 44611 $abc$40840$n4113
.sym 44612 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 44613 VexRiscv._zz_36_[8]
.sym 44614 $abc$40840$n6671_1
.sym 44615 $abc$40840$n4114
.sym 44616 $abc$40840$n4607_1
.sym 44617 VexRiscv._zz_129_[7]
.sym 44619 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 44620 VexRiscv._zz_198_
.sym 44621 $abc$40840$n4795_1
.sym 44622 VexRiscv._zz_36_[11]
.sym 44623 VexRiscv._zz_170_[0]
.sym 44624 VexRiscv._zz_199_[7]
.sym 44625 basesoc_vexriscv_ibus_adr[2]
.sym 44626 basesoc_uart_phy_storage[19]
.sym 44627 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 44628 VexRiscv.decode_to_execute_RS2[30]
.sym 44630 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 44631 VexRiscv._zz_129_[5]
.sym 44632 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 44634 $abc$40840$n4585_1
.sym 44637 VexRiscv._zz_170_[1]
.sym 44638 VexRiscv._zz_49_[0]
.sym 44639 $abc$40840$n4520
.sym 44640 $abc$40840$n4360
.sym 44649 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 44650 $abc$40840$n4590_1
.sym 44651 $abc$40840$n4553_1
.sym 44652 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 44656 $abc$40840$n4347
.sym 44659 VexRiscv._zz_170_[1]
.sym 44660 $abc$40840$n4585_1
.sym 44661 $abc$40840$n3926
.sym 44662 $abc$40840$n4118
.sym 44663 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 44664 $abc$40840$n4345
.sym 44666 $abc$40840$n4344
.sym 44667 $abc$40840$n233
.sym 44671 $abc$40840$n4551_1
.sym 44674 VexRiscv._zz_151_[31]
.sym 44678 $abc$40840$n3932
.sym 44679 $abc$40840$n4587_1
.sym 44683 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 44685 $abc$40840$n4347
.sym 44688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 44690 $abc$40840$n4347
.sym 44694 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 44695 $abc$40840$n4347
.sym 44700 VexRiscv._zz_170_[1]
.sym 44708 $abc$40840$n4345
.sym 44709 $abc$40840$n4344
.sym 44713 VexRiscv._zz_151_[31]
.sym 44715 $abc$40840$n4118
.sym 44718 $abc$40840$n4553_1
.sym 44719 $abc$40840$n3926
.sym 44720 $abc$40840$n4551_1
.sym 44724 $abc$40840$n4587_1
.sym 44725 $abc$40840$n3932
.sym 44726 $abc$40840$n4590_1
.sym 44727 $abc$40840$n4585_1
.sym 44728 $abc$40840$n233
.sym 44729 clk12_$glb_clk
.sym 44731 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 44732 $abc$40840$n4626_1
.sym 44733 $abc$40840$n4586_1
.sym 44734 $abc$40840$n4536_1
.sym 44735 $abc$40840$n4627_1
.sym 44736 $abc$40840$n4501_1
.sym 44737 $abc$40840$n4121
.sym 44738 $abc$40840$n4537_1
.sym 44739 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 44743 $abc$40840$n5481_1
.sym 44744 VexRiscv._zz_49_[1]
.sym 44746 VexRiscv._zz_151_[19]
.sym 44747 VexRiscv._zz_151_[9]
.sym 44748 VexRiscv._zz_199_[31]
.sym 44749 $abc$40840$n6757_1
.sym 44750 $abc$40840$n6653
.sym 44751 $abc$40840$n4347
.sym 44752 VexRiscv.decode_to_execute_RS2[8]
.sym 44754 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 44757 $abc$40840$n3932
.sym 44759 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 44760 VexRiscv._zz_151_[31]
.sym 44763 $abc$40840$n4539_1
.sym 44764 $abc$40840$n3932
.sym 44772 $abc$40840$n4554_1
.sym 44773 VexRiscv._zz_151_[10]
.sym 44774 $abc$40840$n3932
.sym 44775 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 44776 $abc$40840$n4576_1
.sym 44778 VexRiscv._zz_36_[9]
.sym 44779 VexRiscv._zz_151_[9]
.sym 44780 $abc$40840$n4574_1
.sym 44781 $abc$40840$n4559_1
.sym 44782 $abc$40840$n3932
.sym 44783 $abc$40840$n233
.sym 44784 $abc$40840$n4570_1
.sym 44785 $abc$40840$n4361_1
.sym 44789 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44791 VexRiscv._zz_170_[0]
.sym 44792 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 44793 $abc$40840$n4556_1
.sym 44796 $abc$40840$n4571_1
.sym 44797 VexRiscv._zz_170_[1]
.sym 44799 $abc$40840$n4569_1
.sym 44800 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 44802 $abc$40840$n4347
.sym 44803 $abc$40840$n4538
.sym 44805 $abc$40840$n3932
.sym 44806 $abc$40840$n4571_1
.sym 44807 $abc$40840$n4569_1
.sym 44808 $abc$40840$n4574_1
.sym 44811 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 44813 $abc$40840$n4347
.sym 44817 $abc$40840$n4554_1
.sym 44818 $abc$40840$n3932
.sym 44819 $abc$40840$n4559_1
.sym 44820 $abc$40840$n4556_1
.sym 44824 $abc$40840$n4361_1
.sym 44825 $abc$40840$n4570_1
.sym 44826 $abc$40840$n4538
.sym 44831 VexRiscv._zz_36_[9]
.sym 44835 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 44837 $abc$40840$n4347
.sym 44841 VexRiscv._zz_170_[1]
.sym 44842 VexRiscv._zz_151_[10]
.sym 44843 $abc$40840$n4576_1
.sym 44844 VexRiscv._zz_170_[0]
.sym 44847 VexRiscv._zz_151_[9]
.sym 44849 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44850 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 44851 $abc$40840$n233
.sym 44852 clk12_$glb_clk
.sym 44854 $abc$40840$n4571_1
.sym 44855 basesoc_vexriscv_ibus_adr[22]
.sym 44856 $abc$40840$n4539_1
.sym 44857 $abc$40840$n4520
.sym 44858 $abc$40840$n4573_1
.sym 44859 $abc$40840$n4556_1
.sym 44860 $abc$40840$n4541_1
.sym 44861 $abc$40840$n4558_1
.sym 44866 VexRiscv.CsrPlugin_mepc[10]
.sym 44867 basesoc_dat_w[1]
.sym 44868 $abc$40840$n4858_1
.sym 44869 VexRiscv._zz_151_[17]
.sym 44870 $abc$40840$n3932
.sym 44871 $PACKER_GND_NET
.sym 44872 $abc$40840$n4576_1
.sym 44873 $abc$40840$n4361_1
.sym 44875 VexRiscv.CsrPlugin_mtval[21]
.sym 44877 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 44880 $abc$40840$n4103
.sym 44882 VexRiscv._zz_151_[8]
.sym 44897 VexRiscv._zz_135_[9]
.sym 44904 $abc$40840$n4345
.sym 44905 $abc$40840$n4586_1
.sym 44906 $abc$40840$n4103
.sym 44907 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44914 $abc$40840$n4520
.sym 44915 $abc$40840$n4555_1
.sym 44916 $abc$40840$n4408_1
.sym 44917 VexRiscv._zz_49_[1]
.sym 44919 $abc$40840$n4361_1
.sym 44920 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 44921 $abc$40840$n4589_1
.sym 44922 VexRiscv._zz_49_[0]
.sym 44923 VexRiscv._zz_151_[10]
.sym 44925 $abc$40840$n4459_1
.sym 44926 VexRiscv._zz_151_[11]
.sym 44928 $abc$40840$n4555_1
.sym 44929 $abc$40840$n4361_1
.sym 44931 $abc$40840$n4520
.sym 44934 $abc$40840$n4586_1
.sym 44935 $abc$40840$n4555_1
.sym 44936 $abc$40840$n4361_1
.sym 44940 VexRiscv._zz_151_[11]
.sym 44942 $abc$40840$n4103
.sym 44943 $abc$40840$n4459_1
.sym 44947 VexRiscv._zz_135_[9]
.sym 44953 VexRiscv.execute_LightShifterPlugin_isActive
.sym 44954 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 44955 VexRiscv._zz_151_[10]
.sym 44959 VexRiscv._zz_49_[0]
.sym 44961 VexRiscv._zz_49_[1]
.sym 44964 VexRiscv._zz_49_[1]
.sym 44966 VexRiscv._zz_49_[0]
.sym 44970 $abc$40840$n4408_1
.sym 44971 $abc$40840$n4345
.sym 44972 $abc$40840$n4589_1
.sym 44973 $abc$40840$n4103
.sym 44974 $abc$40840$n2592_$glb_ce
.sym 44975 clk12_$glb_clk
.sym 44985 basesoc_dat_w[3]
.sym 44986 $abc$40840$n233
.sym 44987 $abc$40840$n4408_1
.sym 44988 $abc$40840$n233
.sym 44990 $abc$40840$n4345
.sym 44991 VexRiscv._zz_151_[28]
.sym 44993 VexRiscv._zz_49_[0]
.sym 44994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 44996 $abc$40840$n4345
.sym 44999 VexRiscv._zz_151_[10]
.sym 45004 VexRiscv._zz_151_[9]
.sym 45008 VexRiscv._zz_151_[11]
.sym 45096 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 45098 $abc$40840$n2372
.sym 45099 $abc$40840$n2258
.sym 45100 VexRiscv._zz_193_[6]
.sym 45205 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 45206 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 45207 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 45208 basesoc_uart_tx_fifo_do_read
.sym 45209 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 45211 basesoc_uart_phy_sink_ready
.sym 45212 $abc$40840$n2510
.sym 45215 basesoc_vexriscv_ibus_adr[6]
.sym 45221 sys_rst
.sym 45230 $abc$40840$n6100_1
.sym 45240 basesoc_uart_phy_tx_busy
.sym 45242 array_muxed1[15]
.sym 45247 $abc$40840$n6100_1
.sym 45254 basesoc_we
.sym 45255 $abc$40840$n2301
.sym 45259 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 45260 $abc$40840$n231
.sym 45269 sys_rst
.sym 45273 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 45284 basesoc_we
.sym 45288 basesoc_dat_w[1]
.sym 45293 $abc$40840$n3892_1
.sym 45294 sys_rst
.sym 45296 basesoc_uart_phy_tx_busy
.sym 45297 basesoc_dat_w[3]
.sym 45302 basesoc_dat_w[2]
.sym 45305 basesoc_ctrl_reset_reset_r
.sym 45308 $abc$40840$n3710
.sym 45309 $abc$40840$n2508
.sym 45312 basesoc_uart_phy_sink_ready
.sym 45313 basesoc_uart_phy_sink_valid
.sym 45317 basesoc_dat_w[2]
.sym 45322 basesoc_dat_w[1]
.sym 45327 basesoc_uart_phy_sink_valid
.sym 45328 basesoc_uart_phy_tx_busy
.sym 45330 basesoc_uart_phy_sink_ready
.sym 45333 sys_rst
.sym 45334 $abc$40840$n3892_1
.sym 45335 $abc$40840$n3710
.sym 45336 basesoc_we
.sym 45348 basesoc_dat_w[3]
.sym 45352 basesoc_ctrl_reset_reset_r
.sym 45361 $abc$40840$n2508
.sym 45362 clk12_$glb_clk
.sym 45363 sys_rst_$glb_sr
.sym 45365 $abc$40840$n2381
.sym 45366 basesoc_uart_tx_fifo_level0[1]
.sym 45368 $abc$40840$n3783_1
.sym 45369 $abc$40840$n2382
.sym 45375 basesoc_dat_w[1]
.sym 45376 csrbankarray_csrbank3_bitbang0_w[2]
.sym 45380 csrbankarray_csrbank3_bitbang0_w[1]
.sym 45381 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 45382 user_btn0
.sym 45384 $abc$40840$n2439
.sym 45385 array_muxed0[10]
.sym 45387 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 45388 basesoc_timer0_value_status[1]
.sym 45389 $abc$40840$n2301
.sym 45390 basesoc_uart_tx_fifo_do_read
.sym 45391 $abc$40840$n2258
.sym 45392 $abc$40840$n6492
.sym 45393 basesoc_uart_phy_storage[19]
.sym 45394 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 45395 $abc$40840$n3710
.sym 45396 basesoc_uart_tx_fifo_wrport_we
.sym 45397 basesoc_uart_tx_fifo_wrport_we
.sym 45398 basesoc_uart_tx_fifo_level0[4]
.sym 45399 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 45408 basesoc_uart_tx_fifo_do_read
.sym 45414 sys_rst
.sym 45416 basesoc_timer0_value[1]
.sym 45427 basesoc_timer0_value[14]
.sym 45432 $abc$40840$n2447
.sym 45440 sys_rst
.sym 45441 basesoc_uart_tx_fifo_do_read
.sym 45450 basesoc_timer0_value[14]
.sym 45464 basesoc_timer0_value[1]
.sym 45484 $abc$40840$n2447
.sym 45485 clk12_$glb_clk
.sym 45486 sys_rst_$glb_sr
.sym 45487 basesoc_uart_eventmanager_status_w[0]
.sym 45488 basesoc_uart_tx_fifo_level0[2]
.sym 45489 basesoc_uart_tx_fifo_level0[0]
.sym 45490 basesoc_uart_tx_fifo_level0[4]
.sym 45491 $abc$40840$n7009
.sym 45492 reset_delay[5]
.sym 45493 basesoc_uart_tx_fifo_level0[3]
.sym 45494 $abc$40840$n7010
.sym 45495 spiflash_miso
.sym 45497 $abc$40840$n2285
.sym 45498 $abc$40840$n118
.sym 45499 $abc$40840$n2372
.sym 45500 sys_rst
.sym 45501 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 45502 $abc$40840$n2258
.sym 45503 basesoc_uart_phy_tx_busy
.sym 45504 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 45505 $abc$40840$n6457_1
.sym 45507 sys_rst
.sym 45510 array_muxed0[5]
.sym 45511 $abc$40840$n208
.sym 45512 $abc$40840$n210
.sym 45515 array_muxed0[6]
.sym 45519 user_btn2
.sym 45521 slave_sel_r[2]
.sym 45530 slave_sel_r[1]
.sym 45531 spiflash_bus_dat_r[9]
.sym 45532 $abc$40840$n6480_1
.sym 45533 $abc$40840$n6466_1
.sym 45537 $abc$40840$n208
.sym 45539 reset_delay[0]
.sym 45540 $abc$40840$n3733_1
.sym 45544 spiflash_bus_dat_r[15]
.sym 45546 basesoc_we
.sym 45552 $abc$40840$n6492
.sym 45554 $PACKER_VCC_NET
.sym 45555 $abc$40840$n6467_1
.sym 45556 sys_rst
.sym 45557 $abc$40840$n3711
.sym 45559 $abc$40840$n204
.sym 45561 slave_sel_r[1]
.sym 45562 $abc$40840$n6492
.sym 45563 spiflash_bus_dat_r[15]
.sym 45573 slave_sel_r[1]
.sym 45575 $abc$40840$n6480_1
.sym 45576 spiflash_bus_dat_r[9]
.sym 45582 $abc$40840$n208
.sym 45587 reset_delay[0]
.sym 45588 $PACKER_VCC_NET
.sym 45592 $abc$40840$n204
.sym 45599 $abc$40840$n6467_1
.sym 45600 $abc$40840$n6466_1
.sym 45603 sys_rst
.sym 45604 $abc$40840$n3711
.sym 45605 $abc$40840$n3733_1
.sym 45606 basesoc_we
.sym 45608 clk12_$glb_clk
.sym 45609 $abc$40840$n231_$glb_sr
.sym 45612 $abc$40840$n7252
.sym 45613 $abc$40840$n7253
.sym 45614 $abc$40840$n7254
.sym 45615 $abc$40840$n7255
.sym 45616 $abc$40840$n7256
.sym 45617 $abc$40840$n7257
.sym 45618 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 45619 array_muxed0[12]
.sym 45620 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 45621 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 45622 $abc$40840$n5
.sym 45623 basesoc_uart_tx_fifo_level0[3]
.sym 45625 spiflash_bus_dat_r[9]
.sym 45626 slave_sel_r[1]
.sym 45627 $abc$40840$n3904
.sym 45628 $abc$40840$n3733_1
.sym 45629 $abc$40840$n4860
.sym 45630 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 45631 $abc$40840$n4287
.sym 45632 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 45634 basesoc_uart_phy_storage[3]
.sym 45635 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 45636 $abc$40840$n3758
.sym 45637 $abc$40840$n7255
.sym 45638 $abc$40840$n6100_1
.sym 45639 $abc$40840$n7251
.sym 45641 $abc$40840$n7257
.sym 45643 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 45644 basesoc_we
.sym 45645 basesoc_uart_phy_storage[30]
.sym 45653 $abc$40840$n212
.sym 45655 $abc$40840$n216
.sym 45656 $abc$40840$n214
.sym 45659 $abc$40840$n208
.sym 45666 $abc$40840$n206
.sym 45672 $abc$40840$n210
.sym 45680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 45681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 45682 $abc$40840$n204
.sym 45684 $abc$40840$n212
.sym 45692 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 45696 $abc$40840$n216
.sym 45703 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 45710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 45715 $abc$40840$n206
.sym 45723 $abc$40840$n214
.sym 45726 $abc$40840$n210
.sym 45727 $abc$40840$n206
.sym 45728 $abc$40840$n208
.sym 45729 $abc$40840$n204
.sym 45730 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 45731 clk12_$glb_clk
.sym 45733 $abc$40840$n7258
.sym 45734 $abc$40840$n7259
.sym 45735 $abc$40840$n7260
.sym 45736 $abc$40840$n7261
.sym 45737 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 45738 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 45739 reset_delay[8]
.sym 45740 reset_delay[11]
.sym 45742 array_muxed1[22]
.sym 45743 array_muxed1[22]
.sym 45744 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 45745 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 45746 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 45748 basesoc_uart_phy_storage[6]
.sym 45749 user_btn0
.sym 45750 basesoc_adr[1]
.sym 45752 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 45753 basesoc_dat_w[3]
.sym 45755 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 45757 $abc$40840$n6086_1
.sym 45761 sys_rst
.sym 45764 basesoc_timer0_load_storage[11]
.sym 45765 $abc$40840$n7256
.sym 45766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 45767 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 45768 $abc$40840$n204
.sym 45776 $abc$40840$n7252
.sym 45777 $abc$40840$n7253
.sym 45778 $abc$40840$n216
.sym 45781 basesoc_uart_phy_storage[14]
.sym 45783 $abc$40840$n218
.sym 45784 $abc$40840$n212
.sym 45785 $abc$40840$n2548
.sym 45786 $abc$40840$n7254
.sym 45789 $abc$40840$n3577
.sym 45790 basesoc_adr[1]
.sym 45791 $abc$40840$n3576_1
.sym 45795 $abc$40840$n214
.sym 45797 por_rst
.sym 45798 $abc$40840$n3575
.sym 45799 $abc$40840$n7251
.sym 45800 basesoc_adr[0]
.sym 45801 $abc$40840$n7257
.sym 45805 basesoc_uart_phy_storage[30]
.sym 45808 por_rst
.sym 45809 $abc$40840$n7251
.sym 45813 $abc$40840$n214
.sym 45814 $abc$40840$n218
.sym 45815 $abc$40840$n212
.sym 45816 $abc$40840$n216
.sym 45819 $abc$40840$n7252
.sym 45820 por_rst
.sym 45825 basesoc_adr[0]
.sym 45826 basesoc_uart_phy_storage[30]
.sym 45827 basesoc_uart_phy_storage[14]
.sym 45828 basesoc_adr[1]
.sym 45832 por_rst
.sym 45834 $abc$40840$n7254
.sym 45839 por_rst
.sym 45840 $abc$40840$n7257
.sym 45843 $abc$40840$n3577
.sym 45844 $abc$40840$n3575
.sym 45846 $abc$40840$n3576_1
.sym 45849 $abc$40840$n7253
.sym 45851 por_rst
.sym 45853 $abc$40840$n2548
.sym 45854 clk12_$glb_clk
.sym 45856 $abc$40840$n3575
.sym 45857 reset_delay[10]
.sym 45858 reset_delay[9]
.sym 45859 reset_delay[6]
.sym 45860 $abc$40840$n224
.sym 45861 $abc$40840$n222
.sym 45862 $abc$40840$n220
.sym 45863 $abc$40840$n226
.sym 45865 $abc$40840$n3774
.sym 45866 csrbankarray_csrbank2_dat0_w[7]
.sym 45867 VexRiscv._zz_193_[3]
.sym 45868 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 45869 eventmanager_status_w[2]
.sym 45870 basesoc_adr[0]
.sym 45871 $abc$40840$n2447
.sym 45872 basesoc_adr[0]
.sym 45873 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 45875 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 45876 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 45877 basesoc_uart_phy_storage[9]
.sym 45878 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 45879 $abc$40840$n218
.sym 45881 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 45883 $abc$40840$n2258
.sym 45884 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 45885 $abc$40840$n3730_1
.sym 45886 grant
.sym 45887 $abc$40840$n3710
.sym 45888 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 45889 basesoc_vexriscv_ibus_adr[3]
.sym 45890 basesoc_uart_phy_storage[23]
.sym 45891 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 45897 $abc$40840$n3711
.sym 45898 $abc$40840$n148
.sym 45899 basesoc_ctrl_bus_errors[1]
.sym 45900 basesoc_vexriscv_ibus_adr[3]
.sym 45902 $abc$40840$n6044
.sym 45903 sys_rst
.sym 45904 $abc$40840$n3733_1
.sym 45905 basesoc_we
.sym 45909 $abc$40840$n3730_1
.sym 45911 basesoc_vexriscv_dbus_we
.sym 45912 grant
.sym 45913 $abc$40840$n118
.sym 45915 basesoc_ctrl_bus_errors[9]
.sym 45916 $abc$40840$n3834
.sym 45918 $abc$40840$n3823
.sym 45919 $abc$40840$n6047_1
.sym 45920 basesoc_adr[0]
.sym 45923 basesoc_uart_phy_storage[9]
.sym 45924 $abc$40840$n2431
.sym 45925 basesoc_vexriscv_dbus_adr[3]
.sym 45926 $abc$40840$n144
.sym 45927 basesoc_dat_w[3]
.sym 45928 basesoc_adr[1]
.sym 45930 $abc$40840$n144
.sym 45931 basesoc_uart_phy_storage[9]
.sym 45932 basesoc_adr[1]
.sym 45933 basesoc_adr[0]
.sym 45938 basesoc_dat_w[3]
.sym 45943 basesoc_vexriscv_dbus_we
.sym 45944 grant
.sym 45948 $abc$40840$n3733_1
.sym 45949 $abc$40840$n118
.sym 45950 $abc$40840$n3823
.sym 45951 basesoc_ctrl_bus_errors[9]
.sym 45954 sys_rst
.sym 45955 basesoc_we
.sym 45956 $abc$40840$n3711
.sym 45957 $abc$40840$n3730_1
.sym 45962 $abc$40840$n148
.sym 45967 basesoc_vexriscv_ibus_adr[3]
.sym 45968 grant
.sym 45969 basesoc_vexriscv_dbus_adr[3]
.sym 45972 $abc$40840$n6044
.sym 45973 $abc$40840$n6047_1
.sym 45974 $abc$40840$n3834
.sym 45975 basesoc_ctrl_bus_errors[1]
.sym 45976 $abc$40840$n2431
.sym 45977 clk12_$glb_clk
.sym 45978 sys_rst_$glb_sr
.sym 45979 $abc$40840$n6056_1
.sym 45980 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 45981 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 45982 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 45983 $abc$40840$n6085
.sym 45984 $abc$40840$n6439
.sym 45985 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 45986 $abc$40840$n6082_1
.sym 45988 VexRiscv._zz_170_[1]
.sym 45989 VexRiscv._zz_170_[1]
.sym 45991 basesoc_uart_phy_storage[24]
.sym 45992 $abc$40840$n2254
.sym 45993 $abc$40840$n6040_1
.sym 45994 $abc$40840$n6718_1
.sym 45995 basesoc_ctrl_bus_errors[1]
.sym 45998 array_muxed1[11]
.sym 45999 $abc$40840$n6712_1
.sym 46000 sys_rst
.sym 46001 basesoc_we
.sym 46002 basesoc_vexriscv_ibus_adr[13]
.sym 46003 $abc$40840$n2285
.sym 46004 basesoc_adr[2]
.sym 46005 VexRiscv._zz_314_[6]
.sym 46006 sys_rst
.sym 46007 array_muxed0[6]
.sym 46008 $abc$40840$n2256
.sym 46009 basesoc_ctrl_bus_errors[21]
.sym 46010 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 46011 user_btn2
.sym 46012 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 46013 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 46014 $abc$40840$n4373_1
.sym 46020 user_btn0
.sym 46021 $abc$40840$n6819
.sym 46023 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 46024 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 46028 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 46029 waittimer0_count[11]
.sym 46031 $abc$40840$n2471
.sym 46032 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 46033 $abc$40840$n6827
.sym 46035 basesoc_vexriscv_dbus_adr[6]
.sym 46036 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 46037 $abc$40840$n6817
.sym 46038 basesoc_vexriscv_ibus_adr[6]
.sym 46040 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 46041 waittimer0_count[9]
.sym 46046 grant
.sym 46048 waittimer0_count[13]
.sym 46049 $abc$40840$n6811
.sym 46053 user_btn0
.sym 46054 $abc$40840$n6817
.sym 46060 user_btn0
.sym 46062 $abc$40840$n6811
.sym 46066 waittimer0_count[9]
.sym 46067 waittimer0_count[11]
.sym 46068 waittimer0_count[13]
.sym 46071 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 46072 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 46073 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 46074 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 46077 $abc$40840$n6827
.sym 46079 user_btn0
.sym 46084 user_btn0
.sym 46085 $abc$40840$n6819
.sym 46089 basesoc_vexriscv_dbus_adr[6]
.sym 46091 basesoc_vexriscv_ibus_adr[6]
.sym 46092 grant
.sym 46095 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 46096 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 46097 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 46098 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 46099 $abc$40840$n2471
.sym 46100 clk12_$glb_clk
.sym 46101 sys_rst_$glb_sr
.sym 46102 $abc$40840$n5896_1
.sym 46103 $abc$40840$n6810_1
.sym 46104 $abc$40840$n6072_1
.sym 46105 $abc$40840$n6083
.sym 46106 basesoc_vexriscv_ibus_adr[3]
.sym 46107 basesoc_vexriscv_ibus_adr[11]
.sym 46108 $abc$40840$n6811_1
.sym 46109 $abc$40840$n4398_1
.sym 46111 basesoc_vexriscv_ibus_adr[17]
.sym 46112 basesoc_vexriscv_ibus_adr[17]
.sym 46113 VexRiscv._zz_193_[2]
.sym 46114 basesoc_ctrl_bus_errors[23]
.sym 46115 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 46116 sys_rst
.sym 46117 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 46118 $abc$40840$n6073_1
.sym 46119 $abc$40840$n7190
.sym 46121 basesoc_ctrl_bus_errors[27]
.sym 46122 VexRiscv._zz_79_[3]
.sym 46123 basesoc_vexriscv_dbus_adr[6]
.sym 46124 user_btn0
.sym 46125 basesoc_ctrl_bus_errors[11]
.sym 46126 basesoc_uart_phy_storage[3]
.sym 46127 basesoc_vexriscv_ibus_adr[3]
.sym 46128 $abc$40840$n3758
.sym 46129 basesoc_adr[1]
.sym 46131 $abc$40840$n4980
.sym 46132 basesoc_uart_phy_storage[30]
.sym 46133 $abc$40840$n3834
.sym 46134 $abc$40840$n4980
.sym 46135 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 46136 basesoc_dat_w[7]
.sym 46143 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 46144 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 46145 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 46146 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 46148 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 46149 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 46150 $abc$40840$n6708_1
.sym 46151 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 46153 $abc$40840$n4451_1
.sym 46154 $abc$40840$n2258
.sym 46156 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 46157 $abc$40840$n9
.sym 46159 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 46160 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 46164 $abc$40840$n4441_1
.sym 46165 $abc$40840$n4531_1
.sym 46166 $abc$40840$n5
.sym 46167 basesoc_ctrl_storage[31]
.sym 46168 $abc$40840$n4441_1
.sym 46171 $abc$40840$n3733_1
.sym 46172 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 46173 $abc$40840$n4531_1
.sym 46174 $abc$40840$n4373_1
.sym 46176 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 46177 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 46178 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 46179 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 46182 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 46183 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 46184 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 46185 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 46189 $abc$40840$n9
.sym 46194 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 46195 $abc$40840$n4441_1
.sym 46196 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 46197 $abc$40840$n4531_1
.sym 46201 basesoc_ctrl_storage[31]
.sym 46203 $abc$40840$n3733_1
.sym 46206 $abc$40840$n4531_1
.sym 46207 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 46208 $abc$40840$n4441_1
.sym 46209 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 46215 $abc$40840$n5
.sym 46218 $abc$40840$n4451_1
.sym 46219 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 46220 $abc$40840$n6708_1
.sym 46221 $abc$40840$n4373_1
.sym 46222 $abc$40840$n2258
.sym 46223 clk12_$glb_clk
.sym 46225 waittimer2_count[0]
.sym 46226 $abc$40840$n2497
.sym 46227 $abc$40840$n6079
.sym 46228 VexRiscv._zz_79_[1]
.sym 46229 $abc$40840$n6731
.sym 46230 waittimer2_count[4]
.sym 46231 waittimer2_count[2]
.sym 46234 basesoc_vexriscv_ibus_adr[11]
.sym 46236 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 46237 $abc$40840$n3829
.sym 46239 basesoc_ctrl_bus_errors[9]
.sym 46241 basesoc_dat_w[5]
.sym 46242 $abc$40840$n112
.sym 46243 $abc$40840$n120
.sym 46244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 46245 $abc$40840$n2256
.sym 46246 VexRiscv._zz_35_[5]
.sym 46247 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 46248 sys_rst
.sym 46249 VexRiscv._zz_316_[3]
.sym 46250 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 46251 basesoc_vexriscv_ibus_adr[6]
.sym 46252 VexRiscv._zz_194_[2]
.sym 46253 $abc$40840$n4596_1
.sym 46254 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 46255 VexRiscv._zz_79_[6]
.sym 46258 sys_rst
.sym 46259 VexRiscv._zz_193_[29]
.sym 46260 slave_sel_r[1]
.sym 46266 $abc$40840$n4493_1
.sym 46267 basesoc_we
.sym 46268 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 46270 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 46271 $abc$40840$n6712_1
.sym 46272 $abc$40840$n4531_1
.sym 46274 VexRiscv._zz_321_[0]
.sym 46275 VexRiscv._zz_316_[3]
.sym 46276 sys_rst
.sym 46277 $abc$40840$n2287
.sym 46278 $abc$40840$n5
.sym 46279 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 46280 $abc$40840$n4531_1
.sym 46282 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 46284 $abc$40840$n4373_1
.sym 46285 VexRiscv._zz_194_[4]
.sym 46286 $abc$40840$n3734
.sym 46287 $abc$40840$n4441_1
.sym 46288 $abc$40840$n3758
.sym 46291 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 46294 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 46295 VexRiscv._zz_193_[6]
.sym 46296 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 46297 $abc$40840$n4245
.sym 46302 $abc$40840$n5
.sym 46307 VexRiscv._zz_321_[0]
.sym 46308 VexRiscv._zz_193_[6]
.sym 46311 $abc$40840$n4531_1
.sym 46312 $abc$40840$n4441_1
.sym 46313 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 46314 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 46318 $abc$40840$n4245
.sym 46319 VexRiscv._zz_194_[4]
.sym 46320 VexRiscv._zz_316_[3]
.sym 46323 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 46324 $abc$40840$n4531_1
.sym 46325 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 46326 $abc$40840$n4441_1
.sym 46329 basesoc_we
.sym 46330 $abc$40840$n3758
.sym 46331 sys_rst
.sym 46332 $abc$40840$n3734
.sym 46335 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 46336 $abc$40840$n4531_1
.sym 46337 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 46338 $abc$40840$n4441_1
.sym 46341 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 46342 $abc$40840$n4493_1
.sym 46343 $abc$40840$n6712_1
.sym 46344 $abc$40840$n4373_1
.sym 46345 $abc$40840$n2287
.sym 46346 clk12_$glb_clk
.sym 46348 waittimer2_count[9]
.sym 46349 waittimer2_count[13]
.sym 46350 $abc$40840$n3880_1
.sym 46351 $abc$40840$n5899_1
.sym 46352 $abc$40840$n2283
.sym 46353 $abc$40840$n4247
.sym 46354 waittimer2_count[11]
.sym 46355 $abc$40840$n5898_1
.sym 46356 waittimer2_count[3]
.sym 46357 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 46358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 46360 $abc$40840$n144
.sym 46361 waittimer2_count[2]
.sym 46362 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 46363 VexRiscv._zz_79_[1]
.sym 46364 $PACKER_VCC_NET
.sym 46368 $PACKER_VCC_NET
.sym 46369 $abc$40840$n2497
.sym 46370 VexRiscv._zz_321_[0]
.sym 46371 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 46372 basesoc_dat_w[2]
.sym 46373 $abc$40840$n2283
.sym 46374 $abc$40840$n2287
.sym 46375 $abc$40840$n4254_1
.sym 46376 VexRiscv._zz_193_[30]
.sym 46377 grant
.sym 46378 $abc$40840$n6694
.sym 46379 $abc$40840$n3710
.sym 46380 VexRiscv._zz_35_[4]
.sym 46381 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 46382 slave_sel[1]
.sym 46383 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 46389 slave_sel[1]
.sym 46394 VexRiscv._zz_193_[30]
.sym 46395 $abc$40840$n7190
.sym 46399 basesoc_uart_phy_tx_busy
.sym 46400 $abc$40840$n3758
.sym 46403 VexRiscv._zz_194_[12]
.sym 46404 $abc$40840$n4245
.sym 46407 VexRiscv._zz_316_[4]
.sym 46408 $abc$40840$n5899_1
.sym 46410 VexRiscv._zz_316_[11]
.sym 46412 VexRiscv._zz_194_[2]
.sym 46413 VexRiscv._zz_316_[1]
.sym 46417 VexRiscv._zz_194_[5]
.sym 46418 VexRiscv._zz_321_[0]
.sym 46419 VexRiscv._zz_193_[29]
.sym 46420 $abc$40840$n5898_1
.sym 46422 $abc$40840$n3758
.sym 46423 $abc$40840$n5899_1
.sym 46424 $abc$40840$n5898_1
.sym 46428 VexRiscv._zz_316_[1]
.sym 46430 VexRiscv._zz_194_[2]
.sym 46431 $abc$40840$n4245
.sym 46434 $abc$40840$n7190
.sym 46437 basesoc_uart_phy_tx_busy
.sym 46441 slave_sel[1]
.sym 46446 VexRiscv._zz_321_[0]
.sym 46449 VexRiscv._zz_193_[30]
.sym 46453 VexRiscv._zz_316_[4]
.sym 46454 VexRiscv._zz_194_[5]
.sym 46455 $abc$40840$n4245
.sym 46458 $abc$40840$n4245
.sym 46459 VexRiscv._zz_316_[11]
.sym 46461 VexRiscv._zz_194_[12]
.sym 46464 VexRiscv._zz_193_[29]
.sym 46465 VexRiscv._zz_321_[0]
.sym 46469 clk12_$glb_clk
.sym 46470 sys_rst_$glb_sr
.sym 46471 VexRiscv._zz_35_[1]
.sym 46472 $abc$40840$n4256_1
.sym 46473 VexRiscv._zz_35_[4]
.sym 46474 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 46475 VexRiscv._zz_35_[6]
.sym 46476 $abc$40840$n4262_1
.sym 46477 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 46478 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 46480 array_muxed0[1]
.sym 46481 array_muxed0[1]
.sym 46482 $abc$40840$n2372
.sym 46483 basesoc_we
.sym 46484 basesoc_uart_phy_storage[11]
.sym 46489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 46490 VexRiscv._zz_194_[12]
.sym 46491 VexRiscv.externalInterruptArray_regNext[1]
.sym 46493 $abc$40840$n6747
.sym 46494 $abc$40840$n3880_1
.sym 46495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 46496 $abc$40840$n2256
.sym 46497 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 46498 VexRiscv._zz_194_[5]
.sym 46499 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 46500 $abc$40840$n3993
.sym 46502 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 46503 VexRiscv._zz_194_[5]
.sym 46504 $abc$40840$n4278_1
.sym 46505 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 46506 basesoc_ctrl_storage[22]
.sym 46515 VexRiscv._zz_194_[4]
.sym 46516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 46518 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46519 VexRiscv._zz_316_[7]
.sym 46520 VexRiscv._zz_316_[6]
.sym 46523 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 46524 VexRiscv._zz_193_[1]
.sym 46525 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 46526 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46528 $abc$40840$n4278_1
.sym 46531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 46532 $abc$40840$n3647_1
.sym 46534 VexRiscv._zz_194_[7]
.sym 46535 $abc$40840$n4245
.sym 46536 $abc$40840$n4266_1
.sym 46537 VexRiscv._zz_194_[8]
.sym 46539 VexRiscv._zz_328_
.sym 46540 VexRiscv._zz_193_[3]
.sym 46541 VexRiscv._zz_194_[2]
.sym 46542 VexRiscv._zz_193_[6]
.sym 46543 VexRiscv._zz_328_
.sym 46546 VexRiscv._zz_316_[7]
.sym 46547 VexRiscv._zz_194_[8]
.sym 46548 $abc$40840$n4245
.sym 46552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 46558 $abc$40840$n4245
.sym 46559 VexRiscv._zz_194_[7]
.sym 46560 VexRiscv._zz_316_[6]
.sym 46563 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46564 VexRiscv._zz_194_[7]
.sym 46565 VexRiscv._zz_193_[6]
.sym 46566 VexRiscv._zz_328_
.sym 46569 VexRiscv._zz_194_[2]
.sym 46570 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46571 VexRiscv._zz_328_
.sym 46572 VexRiscv._zz_193_[1]
.sym 46575 VexRiscv._zz_194_[4]
.sym 46576 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46577 VexRiscv._zz_193_[3]
.sym 46578 VexRiscv._zz_328_
.sym 46581 $abc$40840$n3647_1
.sym 46582 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 46583 $abc$40840$n4278_1
.sym 46588 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 46589 $abc$40840$n4266_1
.sym 46590 $abc$40840$n3647_1
.sym 46591 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 46592 clk12_$glb_clk
.sym 46594 basesoc_uart_phy_storage[26]
.sym 46595 VexRiscv._zz_35_[3]
.sym 46596 basesoc_uart_phy_storage[28]
.sym 46597 $abc$40840$n4445_1
.sym 46598 $abc$40840$n4253
.sym 46599 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 46600 basesoc_uart_phy_storage[30]
.sym 46601 $abc$40840$n4392_1
.sym 46602 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 46603 $abc$40840$n186
.sym 46604 VexRiscv._zz_193_[6]
.sym 46605 VexRiscv._zz_151_[20]
.sym 46606 VexRiscv._zz_79_[5]
.sym 46607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 46608 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 46610 basesoc_vexriscv_ibus_adr[6]
.sym 46611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 46614 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46615 VexRiscv._zz_194_[23]
.sym 46616 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 46617 VexRiscv._zz_35_[4]
.sym 46618 $abc$40840$n3647_1
.sym 46619 $abc$40840$n4980
.sym 46620 VexRiscv._zz_194_[7]
.sym 46621 $abc$40840$n3647_1
.sym 46622 VexRiscv._zz_194_[3]
.sym 46623 basesoc_uart_phy_storage[30]
.sym 46624 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 46625 VexRiscv._zz_328_
.sym 46626 basesoc_uart_phy_rx_busy
.sym 46627 $PACKER_VCC_NET
.sym 46628 VexRiscv._zz_193_[6]
.sym 46629 VexRiscv._zz_328_
.sym 46635 VexRiscv._zz_35_[1]
.sym 46636 $abc$40840$n3647_1
.sym 46637 $abc$40840$n4269
.sym 46638 $abc$40840$n4942_1
.sym 46639 VexRiscv._zz_194_[7]
.sym 46640 $abc$40840$n5588
.sym 46645 $abc$40840$n5570
.sym 46646 VexRiscv._zz_194_[4]
.sym 46648 VexRiscv._zz_311_
.sym 46650 $abc$40840$n5569
.sym 46651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 46652 $abc$40840$n5587
.sym 46656 VexRiscv._zz_194_[6]
.sym 46657 VexRiscv._zz_319_
.sym 46658 VexRiscv._zz_194_[5]
.sym 46659 $abc$40840$n5576
.sym 46661 VexRiscv._zz_194_[10]
.sym 46663 $abc$40840$n4938_1
.sym 46665 $abc$40840$n5575
.sym 46666 VexRiscv._zz_194_[11]
.sym 46668 $abc$40840$n4269
.sym 46669 $abc$40840$n3647_1
.sym 46670 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 46675 VexRiscv._zz_194_[11]
.sym 46676 VexRiscv._zz_194_[10]
.sym 46677 VexRiscv._zz_311_
.sym 46681 $abc$40840$n5587
.sym 46682 VexRiscv._zz_319_
.sym 46683 $abc$40840$n5588
.sym 46686 $abc$40840$n5570
.sym 46687 $abc$40840$n5569
.sym 46689 VexRiscv._zz_319_
.sym 46692 VexRiscv._zz_35_[1]
.sym 46693 $abc$40840$n4942_1
.sym 46695 $abc$40840$n4938_1
.sym 46698 $abc$40840$n5576
.sym 46699 VexRiscv._zz_319_
.sym 46700 $abc$40840$n5575
.sym 46704 VexRiscv._zz_311_
.sym 46706 VexRiscv._zz_194_[7]
.sym 46707 VexRiscv._zz_194_[6]
.sym 46711 VexRiscv._zz_194_[4]
.sym 46712 VexRiscv._zz_194_[5]
.sym 46713 VexRiscv._zz_311_
.sym 46715 clk12_$glb_clk
.sym 46716 $abc$40840$n233_$glb_sr
.sym 46717 $abc$40840$n5576
.sym 46718 $abc$40840$n4949_1
.sym 46719 $abc$40840$n3993
.sym 46720 $abc$40840$n4436_1
.sym 46721 VexRiscv._zz_190_
.sym 46722 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 46723 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 46724 $abc$40840$n2589
.sym 46725 $abc$40840$n4941
.sym 46726 $abc$40840$n5134
.sym 46727 $abc$40840$n4953_1
.sym 46728 $abc$40840$n4941
.sym 46730 $abc$40840$n3952
.sym 46731 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 46732 $abc$40840$n2642
.sym 46733 basesoc_vexriscv_dbus_adr[10]
.sym 46734 VexRiscv._zz_311_
.sym 46735 basesoc_vexriscv_ibus_adr[14]
.sym 46736 VexRiscv._zz_311_
.sym 46737 $abc$40840$n5308_1
.sym 46738 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 46739 $abc$40840$n4814
.sym 46740 $abc$40840$n4059
.sym 46741 VexRiscv._zz_194_[26]
.sym 46742 VexRiscv._zz_194_[10]
.sym 46743 $abc$40840$n4445_1
.sym 46744 VexRiscv._zz_194_[2]
.sym 46746 $PACKER_VCC_NET
.sym 46747 VexRiscv.decode_to_execute_RS2[22]
.sym 46748 VexRiscv._zz_194_[6]
.sym 46749 VexRiscv._zz_314_[25]
.sym 46750 sys_rst
.sym 46751 VexRiscv._zz_193_[29]
.sym 46752 VexRiscv._zz_193_[25]
.sym 46758 VexRiscv._zz_321_[0]
.sym 46759 VexRiscv._zz_193_[25]
.sym 46760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 46766 VexRiscv._zz_253_[1]
.sym 46770 $abc$40840$n3993
.sym 46771 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 46773 VexRiscv.decode_to_execute_RS2[22]
.sym 46774 VexRiscv._zz_195_[9]
.sym 46776 VexRiscv._zz_170_[1]
.sym 46777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 46779 VexRiscv._zz_129_[6]
.sym 46780 VexRiscv._zz_195_[32]
.sym 46782 VexRiscv._zz_194_[3]
.sym 46783 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 46784 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 46787 VexRiscv._zz_195_[3]
.sym 46788 VexRiscv._zz_194_[9]
.sym 46791 VexRiscv._zz_321_[0]
.sym 46792 VexRiscv._zz_193_[25]
.sym 46797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 46798 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 46799 $abc$40840$n3993
.sym 46803 VexRiscv._zz_195_[32]
.sym 46805 VexRiscv._zz_195_[3]
.sym 46806 VexRiscv._zz_194_[3]
.sym 46809 VexRiscv._zz_129_[6]
.sym 46810 VexRiscv.decode_to_execute_RS2[22]
.sym 46812 VexRiscv._zz_170_[1]
.sym 46815 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 46816 VexRiscv._zz_253_[1]
.sym 46822 VexRiscv._zz_195_[32]
.sym 46823 VexRiscv._zz_194_[9]
.sym 46824 VexRiscv._zz_195_[9]
.sym 46828 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 46835 VexRiscv._zz_253_[1]
.sym 46836 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 46837 $abc$40840$n8283_$glb_ce
.sym 46838 clk12_$glb_clk
.sym 46840 $abc$40840$n2591
.sym 46841 $abc$40840$n5572
.sym 46842 VexRiscv._zz_314_[32]
.sym 46843 VexRiscv._zz_35_[25]
.sym 46844 $abc$40840$n4319_1
.sym 46845 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 46846 $abc$40840$n5560
.sym 46847 $abc$40840$n5584
.sym 46848 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 46849 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 46851 basesoc_dat_w[1]
.sym 46852 VexRiscv._zz_79_[25]
.sym 46853 VexRiscv._zz_35_[10]
.sym 46854 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 46856 VexRiscv._zz_194_[11]
.sym 46857 $abc$40840$n4374
.sym 46858 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 46859 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 46860 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 46861 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 46863 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 46864 $abc$40840$n3993
.sym 46865 VexRiscv._zz_129_[6]
.sym 46866 $abc$40840$n2283
.sym 46867 $abc$40840$n3710
.sym 46868 VexRiscv._zz_190_
.sym 46869 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 46870 basesoc_vexriscv_ibus_adr[20]
.sym 46871 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 46872 VexRiscv._zz_193_[30]
.sym 46873 grant
.sym 46874 VexRiscv._zz_194_[9]
.sym 46875 $abc$40840$n4734_1
.sym 46883 VexRiscv._zz_316_[25]
.sym 46884 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46885 basesoc_vexriscv_dbus_adr[20]
.sym 46886 $abc$40840$n3647_1
.sym 46887 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 46888 basesoc_vexriscv_ibus_adr[20]
.sym 46890 VexRiscv._zz_316_[29]
.sym 46892 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46893 $abc$40840$n4245
.sym 46897 grant
.sym 46898 VexRiscv._zz_193_[30]
.sym 46899 VexRiscv._zz_194_[31]
.sym 46901 VexRiscv._zz_194_[26]
.sym 46903 VexRiscv._zz_194_[30]
.sym 46906 $abc$40840$n4332
.sym 46907 VexRiscv._zz_328_
.sym 46908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 46911 VexRiscv._zz_193_[29]
.sym 46912 VexRiscv._zz_193_[25]
.sym 46914 VexRiscv._zz_194_[26]
.sym 46915 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46916 VexRiscv._zz_193_[25]
.sym 46917 VexRiscv._zz_328_
.sym 46920 $abc$40840$n4245
.sym 46921 VexRiscv._zz_316_[29]
.sym 46923 VexRiscv._zz_194_[30]
.sym 46926 VexRiscv._zz_194_[30]
.sym 46927 VexRiscv._zz_328_
.sym 46928 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46929 VexRiscv._zz_193_[29]
.sym 46932 $abc$40840$n3647_1
.sym 46933 $abc$40840$n4332
.sym 46935 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 46938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 46945 VexRiscv._zz_316_[25]
.sym 46946 $abc$40840$n4245
.sym 46947 VexRiscv._zz_194_[26]
.sym 46950 grant
.sym 46952 basesoc_vexriscv_dbus_adr[20]
.sym 46953 basesoc_vexriscv_ibus_adr[20]
.sym 46956 VexRiscv._zz_193_[30]
.sym 46957 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 46958 VexRiscv._zz_328_
.sym 46959 VexRiscv._zz_194_[31]
.sym 46960 $abc$40840$n2592_$glb_ce
.sym 46961 clk12_$glb_clk
.sym 46963 $abc$40840$n5647
.sym 46964 VexRiscv._zz_194_[2]
.sym 46965 $abc$40840$n5563
.sym 46966 VexRiscv._zz_194_[9]
.sym 46967 $abc$40840$n5573
.sym 46968 VexRiscv._zz_194_[1]
.sym 46969 VexRiscv._zz_194_[30]
.sym 46970 VexRiscv._zz_194_[5]
.sym 46971 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 46973 $abc$40840$n2285
.sym 46974 VexRiscv._zz_288_[27]
.sym 46975 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 46976 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 46977 VexRiscv.memory_arbitration_isValid
.sym 46978 VexRiscv._zz_35_[25]
.sym 46979 $abc$40840$n2592
.sym 46981 $abc$40840$n4378
.sym 46982 basesoc_vexriscv_ibus_adr[16]
.sym 46983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 46984 $abc$40840$n2594
.sym 46985 $abc$40840$n2594
.sym 46986 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 46987 $abc$40840$n4985_1
.sym 46988 VexRiscv._zz_193_[31]
.sym 46989 $abc$40840$n2256
.sym 46990 VexRiscv._zz_321_[1]
.sym 46992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 46993 VexRiscv._zz_328_
.sym 46994 VexRiscv._zz_194_[5]
.sym 46995 VexRiscv._zz_321_[4]
.sym 46996 VexRiscv._zz_311_
.sym 46997 VexRiscv._zz_50_[8]
.sym 46998 basesoc_ctrl_storage[22]
.sym 47004 VexRiscv._zz_194_[24]
.sym 47005 VexRiscv._zz_194_[23]
.sym 47007 VexRiscv._zz_319_
.sym 47008 VexRiscv._zz_194_[18]
.sym 47009 $abc$40840$n5627
.sym 47010 $abc$40840$n5590
.sym 47011 VexRiscv._zz_194_[29]
.sym 47012 VexRiscv._zz_194_[17]
.sym 47016 $abc$40840$n5591
.sym 47018 $abc$40840$n5609
.sym 47020 VexRiscv._zz_311_
.sym 47021 $abc$40840$n5645
.sym 47022 $abc$40840$n5644_1
.sym 47024 $abc$40840$n5626_1
.sym 47026 VexRiscv._zz_194_[30]
.sym 47030 VexRiscv._zz_194_[12]
.sym 47031 $abc$40840$n5608_1
.sym 47033 VexRiscv._zz_194_[11]
.sym 47037 $abc$40840$n5608_1
.sym 47038 $abc$40840$n5609
.sym 47040 VexRiscv._zz_319_
.sym 47043 VexRiscv._zz_319_
.sym 47044 $abc$40840$n5626_1
.sym 47045 $abc$40840$n5627
.sym 47049 VexRiscv._zz_194_[30]
.sym 47051 VexRiscv._zz_311_
.sym 47052 VexRiscv._zz_194_[29]
.sym 47056 VexRiscv._zz_194_[18]
.sym 47057 VexRiscv._zz_194_[17]
.sym 47058 VexRiscv._zz_311_
.sym 47061 VexRiscv._zz_194_[24]
.sym 47062 VexRiscv._zz_194_[23]
.sym 47063 VexRiscv._zz_311_
.sym 47067 VexRiscv._zz_319_
.sym 47068 $abc$40840$n5590
.sym 47069 $abc$40840$n5591
.sym 47073 VexRiscv._zz_194_[11]
.sym 47074 VexRiscv._zz_194_[12]
.sym 47075 VexRiscv._zz_311_
.sym 47079 $abc$40840$n5645
.sym 47081 VexRiscv._zz_319_
.sym 47082 $abc$40840$n5644_1
.sym 47084 clk12_$glb_clk
.sym 47085 $abc$40840$n233_$glb_sr
.sym 47086 VexRiscv._zz_90_
.sym 47087 $abc$40840$n5645
.sym 47088 $abc$40840$n7850
.sym 47089 $abc$40840$n7852
.sym 47090 $abc$40840$n7851
.sym 47091 $abc$40840$n7854
.sym 47092 $abc$40840$n7856
.sym 47093 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 47095 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 47096 VexRiscv._zz_36_[5]
.sym 47097 VexRiscv._zz_151_[6]
.sym 47098 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 47099 csrbankarray_csrbank2_dat0_w[4]
.sym 47100 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 47101 VexRiscv._zz_194_[4]
.sym 47102 $abc$40840$n4938_1
.sym 47103 VexRiscv._zz_50_[9]
.sym 47105 $abc$40840$n5170_1
.sym 47106 $abc$40840$n5585
.sym 47107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 47108 VexRiscv._zz_319_
.sym 47109 $abc$40840$n4938_1
.sym 47110 VexRiscv._zz_194_[3]
.sym 47111 $abc$40840$n5388
.sym 47112 VexRiscv._zz_321_[0]
.sym 47113 $abc$40840$n5385
.sym 47114 basesoc_uart_phy_rx_busy
.sym 47115 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 47116 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 47117 basesoc_we
.sym 47118 VexRiscv._zz_194_[30]
.sym 47119 $PACKER_VCC_NET
.sym 47120 VexRiscv._zz_193_[6]
.sym 47121 VexRiscv._zz_328_
.sym 47127 VexRiscv._zz_194_[22]
.sym 47130 VexRiscv._zz_194_[16]
.sym 47131 VexRiscv._zz_194_[10]
.sym 47132 VexRiscv._zz_195_[12]
.sym 47133 VexRiscv._zz_195_[16]
.sym 47135 VexRiscv._zz_194_[17]
.sym 47137 VexRiscv._zz_195_[0]
.sym 47138 $abc$40840$n2283
.sym 47143 VexRiscv._zz_195_[32]
.sym 47144 VexRiscv._zz_195_[22]
.sym 47146 VexRiscv._zz_195_[17]
.sym 47148 VexRiscv._zz_193_[31]
.sym 47150 VexRiscv._zz_195_[10]
.sym 47152 $PACKER_VCC_NET
.sym 47153 $abc$40840$n7850
.sym 47154 basesoc_dat_w[1]
.sym 47158 VexRiscv._zz_194_[12]
.sym 47161 VexRiscv._zz_194_[17]
.sym 47162 VexRiscv._zz_195_[32]
.sym 47163 VexRiscv._zz_195_[17]
.sym 47167 VexRiscv._zz_194_[12]
.sym 47168 VexRiscv._zz_195_[12]
.sym 47169 VexRiscv._zz_195_[32]
.sym 47172 $PACKER_VCC_NET
.sym 47173 VexRiscv._zz_193_[31]
.sym 47175 $abc$40840$n7850
.sym 47181 basesoc_dat_w[1]
.sym 47184 VexRiscv._zz_195_[32]
.sym 47185 VexRiscv._zz_195_[10]
.sym 47186 VexRiscv._zz_194_[10]
.sym 47191 VexRiscv._zz_194_[22]
.sym 47192 VexRiscv._zz_195_[22]
.sym 47193 VexRiscv._zz_195_[32]
.sym 47196 VexRiscv._zz_195_[16]
.sym 47198 VexRiscv._zz_195_[32]
.sym 47199 VexRiscv._zz_194_[16]
.sym 47202 VexRiscv._zz_195_[0]
.sym 47204 VexRiscv._zz_193_[31]
.sym 47205 VexRiscv._zz_195_[32]
.sym 47206 $abc$40840$n2283
.sym 47207 clk12_$glb_clk
.sym 47208 sys_rst_$glb_sr
.sym 47209 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 47210 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 47211 $abc$40840$n2461
.sym 47212 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 47213 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 47214 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 47215 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 47216 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 47217 $abc$40840$n132
.sym 47218 VexRiscv._zz_311_
.sym 47219 VexRiscv._zz_151_[3]
.sym 47220 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 47221 $abc$40840$n3895_1
.sym 47222 $abc$40840$n6093
.sym 47223 $abc$40840$n2285
.sym 47224 VexRiscv.decode_to_execute_RS2[13]
.sym 47225 $abc$40840$n4779_1
.sym 47226 $abc$40840$n2642
.sym 47227 basesoc_dat_w[5]
.sym 47228 VexRiscv._zz_90_
.sym 47229 basesoc_adr[1]
.sym 47230 slave_sel[1]
.sym 47232 $abc$40840$n7855
.sym 47233 VexRiscv._zz_321_[27]
.sym 47234 VexRiscv._zz_193_[16]
.sym 47235 VexRiscv._zz_50_[8]
.sym 47236 VexRiscv._zz_170_[1]
.sym 47237 VexRiscv.decode_to_execute_IS_MUL
.sym 47238 sys_rst
.sym 47239 VexRiscv._zz_41_[30]
.sym 47240 $abc$40840$n4445_1
.sym 47241 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 47242 $abc$40840$n8284
.sym 47243 VexRiscv._zz_193_[29]
.sym 47244 VexRiscv.CsrPlugin_hadException
.sym 47251 $abc$40840$n233
.sym 47252 $abc$40840$n2633
.sym 47253 VexRiscv._zz_194_[31]
.sym 47257 VexRiscv._zz_288_[0]
.sym 47259 $abc$40840$n233
.sym 47260 VexRiscv._zz_321_[15]
.sym 47264 VexRiscv._zz_195_[15]
.sym 47265 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47267 VexRiscv._zz_193_[1]
.sym 47268 VexRiscv._zz_193_[2]
.sym 47270 VexRiscv._zz_321_[8]
.sym 47271 $abc$40840$n5388
.sym 47272 VexRiscv._zz_195_[31]
.sym 47273 $abc$40840$n5385
.sym 47276 VexRiscv._zz_151_[0]
.sym 47278 VexRiscv._zz_194_[15]
.sym 47279 VexRiscv._zz_195_[32]
.sym 47281 VexRiscv._zz_321_[9]
.sym 47284 $abc$40840$n233
.sym 47285 VexRiscv._zz_193_[2]
.sym 47286 $abc$40840$n5388
.sym 47289 VexRiscv._zz_194_[31]
.sym 47290 VexRiscv._zz_195_[32]
.sym 47292 VexRiscv._zz_195_[31]
.sym 47296 $abc$40840$n5385
.sym 47297 $abc$40840$n233
.sym 47298 VexRiscv._zz_193_[1]
.sym 47301 VexRiscv._zz_195_[15]
.sym 47303 VexRiscv._zz_194_[15]
.sym 47304 VexRiscv._zz_195_[32]
.sym 47309 VexRiscv._zz_321_[9]
.sym 47314 VexRiscv._zz_321_[8]
.sym 47319 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47320 VexRiscv._zz_288_[0]
.sym 47322 VexRiscv._zz_151_[0]
.sym 47327 VexRiscv._zz_321_[15]
.sym 47329 $abc$40840$n2633
.sym 47330 clk12_$glb_clk
.sym 47332 $abc$40840$n7871
.sym 47333 $abc$40840$n7870
.sym 47334 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 47335 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 47336 $abc$40840$n7877
.sym 47337 VexRiscv._zz_328_
.sym 47338 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 47339 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 47340 $abc$40840$n7859
.sym 47341 csrbankarray_csrbank2_dat0_w[7]
.sym 47342 csrbankarray_csrbank2_dat0_w[7]
.sym 47344 VexRiscv._zz_195_[12]
.sym 47345 $abc$40840$n7057
.sym 47346 $abc$40840$n7083
.sym 47347 $abc$40840$n7067
.sym 47348 basesoc_vexriscv_ibus_adr[27]
.sym 47349 VexRiscv._zz_194_[10]
.sym 47350 $abc$40840$n2535
.sym 47351 basesoc_uart_phy_storage[9]
.sym 47352 user_led2
.sym 47353 $abc$40840$n7063
.sym 47354 VexRiscv._zz_194_[11]
.sym 47355 $abc$40840$n7095
.sym 47356 VexRiscv._zz_193_[30]
.sym 47357 VexRiscv.CsrPlugin_mepc[9]
.sym 47358 $abc$40840$n2633
.sym 47359 VexRiscv._zz_151_[5]
.sym 47360 VexRiscv._zz_151_[1]
.sym 47361 VexRiscv._zz_129_[6]
.sym 47362 VexRiscv._zz_197_
.sym 47364 VexRiscv._zz_292_
.sym 47365 grant
.sym 47366 VexRiscv._zz_151_[5]
.sym 47367 $abc$40840$n3710
.sym 47373 $abc$40840$n5400
.sym 47374 VexRiscv._zz_195_[30]
.sym 47375 VexRiscv._zz_292_
.sym 47378 VexRiscv._zz_195_[24]
.sym 47381 $abc$40840$n5397
.sym 47384 $abc$40840$n2633
.sym 47386 $abc$40840$n5427
.sym 47389 VexRiscv._zz_195_[32]
.sym 47390 VexRiscv._zz_194_[30]
.sym 47392 VexRiscv._zz_193_[6]
.sym 47393 VexRiscv._zz_193_[21]
.sym 47394 $abc$40840$n233
.sym 47395 VexRiscv._zz_194_[24]
.sym 47396 VexRiscv._zz_151_[0]
.sym 47397 $abc$40840$n5445
.sym 47398 VexRiscv._zz_291_[0]
.sym 47399 $abc$40840$n5442
.sym 47402 VexRiscv._zz_193_[20]
.sym 47403 VexRiscv._zz_193_[15]
.sym 47404 VexRiscv._zz_193_[5]
.sym 47406 VexRiscv._zz_195_[32]
.sym 47407 VexRiscv._zz_195_[30]
.sym 47409 VexRiscv._zz_194_[30]
.sym 47412 $abc$40840$n233
.sym 47413 $abc$40840$n5400
.sym 47414 VexRiscv._zz_193_[6]
.sym 47418 VexRiscv._zz_193_[21]
.sym 47419 $abc$40840$n5445
.sym 47421 $abc$40840$n233
.sym 47424 VexRiscv._zz_195_[24]
.sym 47425 VexRiscv._zz_195_[32]
.sym 47427 VexRiscv._zz_194_[24]
.sym 47430 VexRiscv._zz_193_[20]
.sym 47431 $abc$40840$n5442
.sym 47433 $abc$40840$n233
.sym 47436 $abc$40840$n5397
.sym 47438 $abc$40840$n233
.sym 47439 VexRiscv._zz_193_[5]
.sym 47443 VexRiscv._zz_193_[15]
.sym 47444 $abc$40840$n5427
.sym 47445 $abc$40840$n233
.sym 47449 VexRiscv._zz_291_[0]
.sym 47450 VexRiscv._zz_151_[0]
.sym 47451 VexRiscv._zz_292_
.sym 47452 $abc$40840$n2633
.sym 47453 clk12_$glb_clk
.sym 47455 VexRiscv.CsrPlugin_mtval[20]
.sym 47456 VexRiscv._zz_291_[0]
.sym 47457 VexRiscv.CsrPlugin_mtval[16]
.sym 47458 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 47459 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 47460 VexRiscv.CsrPlugin_mtval[17]
.sym 47461 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 47462 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 47464 VexRiscv._zz_170_[1]
.sym 47465 VexRiscv._zz_170_[1]
.sym 47466 VexRiscv._zz_151_[22]
.sym 47467 VexRiscv._zz_195_[20]
.sym 47468 $abc$40840$n7868
.sym 47469 VexRiscv._zz_195_[17]
.sym 47471 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47472 VexRiscv._zz_36_[6]
.sym 47473 VexRiscv._zz_195_[22]
.sym 47474 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 47475 VexRiscv._zz_285_[0]
.sym 47476 $abc$40840$n7873
.sym 47477 $abc$40840$n4212
.sym 47479 $abc$40840$n4985_1
.sym 47480 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47481 $abc$40840$n2256
.sym 47482 $abc$40840$n6655
.sym 47483 $abc$40840$n4068
.sym 47485 VexRiscv._zz_328_
.sym 47486 VexRiscv._zz_321_[20]
.sym 47487 VexRiscv._zz_193_[31]
.sym 47488 VexRiscv._zz_193_[16]
.sym 47489 VexRiscv._zz_50_[8]
.sym 47490 basesoc_ctrl_storage[22]
.sym 47497 VexRiscv._zz_151_[2]
.sym 47498 VexRiscv._zz_151_[0]
.sym 47512 VexRiscv._zz_291_[6]
.sym 47513 VexRiscv._zz_291_[1]
.sym 47514 VexRiscv._zz_291_[5]
.sym 47516 VexRiscv._zz_151_[1]
.sym 47518 VexRiscv._zz_151_[4]
.sym 47519 VexRiscv._zz_151_[5]
.sym 47520 VexRiscv._zz_151_[6]
.sym 47521 VexRiscv._zz_291_[0]
.sym 47522 VexRiscv._zz_151_[3]
.sym 47524 VexRiscv._zz_292_
.sym 47525 VexRiscv._zz_291_[2]
.sym 47526 VexRiscv._zz_291_[4]
.sym 47527 VexRiscv._zz_291_[3]
.sym 47528 $nextpnr_ICESTORM_LC_23$O
.sym 47531 VexRiscv._zz_151_[0]
.sym 47534 $auto$maccmap.cc:240:synth$8626.C[1]
.sym 47536 VexRiscv._zz_291_[0]
.sym 47537 VexRiscv._zz_292_
.sym 47540 $auto$maccmap.cc:240:synth$8626.C[2]
.sym 47542 VexRiscv._zz_291_[1]
.sym 47543 VexRiscv._zz_151_[1]
.sym 47544 $auto$maccmap.cc:240:synth$8626.C[1]
.sym 47546 $auto$maccmap.cc:240:synth$8626.C[3]
.sym 47548 VexRiscv._zz_291_[2]
.sym 47549 VexRiscv._zz_151_[2]
.sym 47550 $auto$maccmap.cc:240:synth$8626.C[2]
.sym 47552 $auto$maccmap.cc:240:synth$8626.C[4]
.sym 47554 VexRiscv._zz_151_[3]
.sym 47555 VexRiscv._zz_291_[3]
.sym 47556 $auto$maccmap.cc:240:synth$8626.C[3]
.sym 47558 $auto$maccmap.cc:240:synth$8626.C[5]
.sym 47560 VexRiscv._zz_151_[4]
.sym 47561 VexRiscv._zz_291_[4]
.sym 47562 $auto$maccmap.cc:240:synth$8626.C[4]
.sym 47564 $auto$maccmap.cc:240:synth$8626.C[6]
.sym 47566 VexRiscv._zz_151_[5]
.sym 47567 VexRiscv._zz_291_[5]
.sym 47568 $auto$maccmap.cc:240:synth$8626.C[5]
.sym 47570 $auto$maccmap.cc:240:synth$8626.C[7]
.sym 47572 VexRiscv._zz_291_[6]
.sym 47573 VexRiscv._zz_151_[6]
.sym 47574 $auto$maccmap.cc:240:synth$8626.C[6]
.sym 47578 VexRiscv._zz_291_[6]
.sym 47579 VexRiscv._zz_291_[1]
.sym 47580 VexRiscv._zz_291_[5]
.sym 47581 VexRiscv._zz_50_[8]
.sym 47582 VexRiscv._zz_291_[19]
.sym 47583 VexRiscv._zz_291_[2]
.sym 47584 VexRiscv._zz_291_[4]
.sym 47585 VexRiscv._zz_291_[3]
.sym 47586 VexRiscv._zz_151_[12]
.sym 47588 VexRiscv._zz_288_[24]
.sym 47589 VexRiscv._zz_151_[12]
.sym 47590 VexRiscv._zz_194_[21]
.sym 47591 VexRiscv._zz_194_[13]
.sym 47592 VexRiscv._zz_319_
.sym 47593 VexRiscv._zz_194_[24]
.sym 47594 $abc$40840$n7880
.sym 47595 basesoc_uart_phy_storage[27]
.sym 47596 VexRiscv._zz_195_[30]
.sym 47597 VexRiscv._zz_194_[14]
.sym 47598 $abc$40840$n6653
.sym 47599 VexRiscv._zz_194_[25]
.sym 47600 VexRiscv._zz_195_[24]
.sym 47601 VexRiscv._zz_151_[2]
.sym 47602 VexRiscv._zz_151_[1]
.sym 47603 $abc$40840$n4183
.sym 47604 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 47605 $abc$40840$n5385
.sym 47606 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 47607 $abc$40840$n5388
.sym 47608 VexRiscv._zz_151_[6]
.sym 47609 $abc$40840$n4148
.sym 47610 $abc$40840$n4138
.sym 47611 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 47612 $abc$40840$n233
.sym 47613 $abc$40840$n233
.sym 47614 $auto$maccmap.cc:240:synth$8626.C[7]
.sym 47620 VexRiscv._zz_151_[7]
.sym 47624 VexRiscv._zz_151_[10]
.sym 47625 VexRiscv._zz_151_[11]
.sym 47629 VexRiscv._zz_151_[9]
.sym 47633 VexRiscv._zz_291_[14]
.sym 47635 VexRiscv._zz_291_[12]
.sym 47636 VexRiscv._zz_291_[11]
.sym 47637 VexRiscv._zz_291_[7]
.sym 47639 VexRiscv._zz_291_[9]
.sym 47640 VexRiscv._zz_151_[8]
.sym 47641 VexRiscv._zz_151_[14]
.sym 47642 VexRiscv._zz_151_[12]
.sym 47644 VexRiscv._zz_151_[13]
.sym 47646 VexRiscv._zz_291_[10]
.sym 47649 VexRiscv._zz_291_[13]
.sym 47650 VexRiscv._zz_291_[8]
.sym 47651 $auto$maccmap.cc:240:synth$8626.C[8]
.sym 47653 VexRiscv._zz_151_[7]
.sym 47654 VexRiscv._zz_291_[7]
.sym 47655 $auto$maccmap.cc:240:synth$8626.C[7]
.sym 47657 $auto$maccmap.cc:240:synth$8626.C[9]
.sym 47659 VexRiscv._zz_291_[8]
.sym 47660 VexRiscv._zz_151_[8]
.sym 47661 $auto$maccmap.cc:240:synth$8626.C[8]
.sym 47663 $auto$maccmap.cc:240:synth$8626.C[10]
.sym 47665 VexRiscv._zz_151_[9]
.sym 47666 VexRiscv._zz_291_[9]
.sym 47667 $auto$maccmap.cc:240:synth$8626.C[9]
.sym 47669 $auto$maccmap.cc:240:synth$8626.C[11]
.sym 47671 VexRiscv._zz_291_[10]
.sym 47672 VexRiscv._zz_151_[10]
.sym 47673 $auto$maccmap.cc:240:synth$8626.C[10]
.sym 47675 $auto$maccmap.cc:240:synth$8626.C[12]
.sym 47677 VexRiscv._zz_291_[11]
.sym 47678 VexRiscv._zz_151_[11]
.sym 47679 $auto$maccmap.cc:240:synth$8626.C[11]
.sym 47681 $auto$maccmap.cc:240:synth$8626.C[13]
.sym 47683 VexRiscv._zz_291_[12]
.sym 47684 VexRiscv._zz_151_[12]
.sym 47685 $auto$maccmap.cc:240:synth$8626.C[12]
.sym 47687 $auto$maccmap.cc:240:synth$8626.C[14]
.sym 47689 VexRiscv._zz_291_[13]
.sym 47690 VexRiscv._zz_151_[13]
.sym 47691 $auto$maccmap.cc:240:synth$8626.C[13]
.sym 47693 $auto$maccmap.cc:240:synth$8626.C[15]
.sym 47695 VexRiscv._zz_151_[14]
.sym 47696 VexRiscv._zz_291_[14]
.sym 47697 $auto$maccmap.cc:240:synth$8626.C[14]
.sym 47701 VexRiscv._zz_291_[12]
.sym 47702 VexRiscv._zz_291_[11]
.sym 47703 VexRiscv._zz_291_[7]
.sym 47704 VexRiscv._zz_291_[10]
.sym 47705 VexRiscv._zz_291_[9]
.sym 47706 basesoc_ctrl_storage[22]
.sym 47707 VexRiscv._zz_291_[13]
.sym 47708 VexRiscv._zz_291_[8]
.sym 47709 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 47712 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 47713 basesoc_vexriscv_ibus_adr[24]
.sym 47715 $abc$40840$n4545_1
.sym 47716 $abc$40840$n4063
.sym 47717 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 47718 VexRiscv._zz_199_[6]
.sym 47719 VexRiscv._zz_199_[13]
.sym 47720 VexRiscv.execute_arbitration_isStuckByOthers
.sym 47721 $abc$40840$n4175
.sym 47722 VexRiscv._zz_32_[0]
.sym 47723 VexRiscv._zz_195_[32]
.sym 47724 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 47725 VexRiscv._zz_151_[27]
.sym 47726 VexRiscv._zz_288_[29]
.sym 47727 VexRiscv._zz_50_[8]
.sym 47728 $abc$40840$n4445_1
.sym 47729 VexRiscv.decode_to_execute_IS_MUL
.sym 47730 VexRiscv._zz_151_[13]
.sym 47732 VexRiscv._zz_170_[1]
.sym 47733 $abc$40840$n4103
.sym 47734 VexRiscv._zz_193_[29]
.sym 47735 $abc$40840$n8284
.sym 47736 VexRiscv._zz_151_[4]
.sym 47737 $auto$maccmap.cc:240:synth$8626.C[15]
.sym 47742 VexRiscv._zz_291_[17]
.sym 47744 VexRiscv._zz_291_[18]
.sym 47746 VexRiscv._zz_291_[16]
.sym 47750 VexRiscv._zz_291_[21]
.sym 47754 VexRiscv._zz_291_[19]
.sym 47755 VexRiscv._zz_291_[20]
.sym 47756 VexRiscv._zz_291_[15]
.sym 47759 VexRiscv._zz_291_[22]
.sym 47760 VexRiscv._zz_151_[19]
.sym 47761 VexRiscv._zz_151_[18]
.sym 47762 VexRiscv._zz_151_[21]
.sym 47763 VexRiscv._zz_151_[17]
.sym 47765 VexRiscv._zz_151_[16]
.sym 47767 VexRiscv._zz_151_[15]
.sym 47769 VexRiscv._zz_151_[22]
.sym 47770 VexRiscv._zz_151_[20]
.sym 47774 $auto$maccmap.cc:240:synth$8626.C[16]
.sym 47776 VexRiscv._zz_291_[15]
.sym 47777 VexRiscv._zz_151_[15]
.sym 47778 $auto$maccmap.cc:240:synth$8626.C[15]
.sym 47780 $auto$maccmap.cc:240:synth$8626.C[17]
.sym 47782 VexRiscv._zz_291_[16]
.sym 47783 VexRiscv._zz_151_[16]
.sym 47784 $auto$maccmap.cc:240:synth$8626.C[16]
.sym 47786 $auto$maccmap.cc:240:synth$8626.C[18]
.sym 47788 VexRiscv._zz_151_[17]
.sym 47789 VexRiscv._zz_291_[17]
.sym 47790 $auto$maccmap.cc:240:synth$8626.C[17]
.sym 47792 $auto$maccmap.cc:240:synth$8626.C[19]
.sym 47794 VexRiscv._zz_291_[18]
.sym 47795 VexRiscv._zz_151_[18]
.sym 47796 $auto$maccmap.cc:240:synth$8626.C[18]
.sym 47798 $auto$maccmap.cc:240:synth$8626.C[20]
.sym 47800 VexRiscv._zz_291_[19]
.sym 47801 VexRiscv._zz_151_[19]
.sym 47802 $auto$maccmap.cc:240:synth$8626.C[19]
.sym 47804 $auto$maccmap.cc:240:synth$8626.C[21]
.sym 47806 VexRiscv._zz_291_[20]
.sym 47807 VexRiscv._zz_151_[20]
.sym 47808 $auto$maccmap.cc:240:synth$8626.C[20]
.sym 47810 $auto$maccmap.cc:240:synth$8626.C[22]
.sym 47812 VexRiscv._zz_291_[21]
.sym 47813 VexRiscv._zz_151_[21]
.sym 47814 $auto$maccmap.cc:240:synth$8626.C[21]
.sym 47816 $auto$maccmap.cc:240:synth$8626.C[23]
.sym 47818 VexRiscv._zz_151_[22]
.sym 47819 VexRiscv._zz_291_[22]
.sym 47820 $auto$maccmap.cc:240:synth$8626.C[22]
.sym 47824 VexRiscv._zz_199_[3]
.sym 47825 VexRiscv._zz_291_[22]
.sym 47826 $abc$40840$n5738
.sym 47827 VexRiscv._zz_291_[30]
.sym 47828 VexRiscv._zz_291_[28]
.sym 47829 $abc$40840$n5744
.sym 47830 VexRiscv._zz_291_[29]
.sym 47831 VexRiscv._zz_291_[25]
.sym 47834 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 47835 VexRiscv._zz_151_[2]
.sym 47836 $abc$40840$n5365
.sym 47837 VexRiscv._zz_291_[23]
.sym 47838 VexRiscv._zz_291_[18]
.sym 47839 VexRiscv.decode_to_execute_RS2[28]
.sym 47840 $abc$40840$n4095
.sym 47841 $abc$40840$n2629
.sym 47842 VexRiscv._zz_291_[16]
.sym 47843 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 47844 VexRiscv._zz_291_[15]
.sym 47845 $PACKER_VCC_NET
.sym 47846 VexRiscv._zz_291_[21]
.sym 47847 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 47848 $abc$40840$n4123
.sym 47849 VexRiscv.CsrPlugin_mepc[9]
.sym 47850 VexRiscv._zz_151_[26]
.sym 47851 VexRiscv._zz_151_[1]
.sym 47852 VexRiscv._zz_193_[30]
.sym 47853 VexRiscv._zz_151_[23]
.sym 47854 $abc$40840$n4347
.sym 47855 $abc$40840$n4626_1
.sym 47856 VexRiscv._zz_292_
.sym 47857 $abc$40840$n4201
.sym 47858 VexRiscv._zz_151_[5]
.sym 47859 $abc$40840$n2633
.sym 47860 $auto$maccmap.cc:240:synth$8626.C[23]
.sym 47865 VexRiscv._zz_151_[24]
.sym 47876 VexRiscv._zz_151_[26]
.sym 47877 VexRiscv._zz_151_[23]
.sym 47879 VexRiscv._zz_151_[30]
.sym 47880 VexRiscv._zz_151_[28]
.sym 47883 VexRiscv._zz_291_[23]
.sym 47885 VexRiscv._zz_151_[27]
.sym 47886 VexRiscv._zz_291_[26]
.sym 47887 VexRiscv._zz_291_[29]
.sym 47888 VexRiscv._zz_291_[24]
.sym 47889 VexRiscv._zz_151_[29]
.sym 47891 VexRiscv._zz_291_[27]
.sym 47892 VexRiscv._zz_291_[30]
.sym 47893 VexRiscv._zz_291_[28]
.sym 47895 VexRiscv._zz_151_[25]
.sym 47896 VexRiscv._zz_291_[25]
.sym 47897 $auto$maccmap.cc:240:synth$8626.C[24]
.sym 47899 VexRiscv._zz_151_[23]
.sym 47900 VexRiscv._zz_291_[23]
.sym 47901 $auto$maccmap.cc:240:synth$8626.C[23]
.sym 47903 $auto$maccmap.cc:240:synth$8626.C[25]
.sym 47905 VexRiscv._zz_151_[24]
.sym 47906 VexRiscv._zz_291_[24]
.sym 47907 $auto$maccmap.cc:240:synth$8626.C[24]
.sym 47909 $auto$maccmap.cc:240:synth$8626.C[26]
.sym 47911 VexRiscv._zz_151_[25]
.sym 47912 VexRiscv._zz_291_[25]
.sym 47913 $auto$maccmap.cc:240:synth$8626.C[25]
.sym 47915 $auto$maccmap.cc:240:synth$8626.C[27]
.sym 47917 VexRiscv._zz_151_[26]
.sym 47918 VexRiscv._zz_291_[26]
.sym 47919 $auto$maccmap.cc:240:synth$8626.C[26]
.sym 47921 $auto$maccmap.cc:240:synth$8626.C[28]
.sym 47923 VexRiscv._zz_291_[27]
.sym 47924 VexRiscv._zz_151_[27]
.sym 47925 $auto$maccmap.cc:240:synth$8626.C[27]
.sym 47927 $auto$maccmap.cc:240:synth$8626.C[29]
.sym 47929 VexRiscv._zz_151_[28]
.sym 47930 VexRiscv._zz_291_[28]
.sym 47931 $auto$maccmap.cc:240:synth$8626.C[28]
.sym 47933 $auto$maccmap.cc:240:synth$8626.C[30]
.sym 47935 VexRiscv._zz_151_[29]
.sym 47936 VexRiscv._zz_291_[29]
.sym 47937 $auto$maccmap.cc:240:synth$8626.C[29]
.sym 47939 $auto$maccmap.cc:240:synth$8626.C[31]
.sym 47941 VexRiscv._zz_291_[30]
.sym 47942 VexRiscv._zz_151_[30]
.sym 47943 $auto$maccmap.cc:240:synth$8626.C[30]
.sym 47947 VexRiscv.CsrPlugin_mepc[0]
.sym 47948 $abc$40840$n5336_1
.sym 47949 VexRiscv._zz_291_[27]
.sym 47950 VexRiscv.CsrPlugin_mepc[4]
.sym 47951 $abc$40840$n5764
.sym 47952 VexRiscv._zz_291_[26]
.sym 47953 VexRiscv._zz_151_[14]
.sym 47954 VexRiscv._zz_291_[24]
.sym 47955 $abc$40840$n6649
.sym 47957 VexRiscv._zz_151_[0]
.sym 47958 $abc$40840$n6649
.sym 47959 $abc$40840$n3932
.sym 47960 VexRiscv._zz_151_[2]
.sym 47961 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 47962 $abc$40840$n4841
.sym 47963 VexRiscv._zz_285_[3]
.sym 47964 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 47965 $abc$40840$n5397
.sym 47966 VexRiscv._zz_199_[3]
.sym 47967 VexRiscv._zz_151_[30]
.sym 47968 VexRiscv._zz_129_[2]
.sym 47969 VexRiscv._zz_151_[24]
.sym 47970 $abc$40840$n4357
.sym 47971 VexRiscv._zz_193_[31]
.sym 47972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 47973 VexRiscv._zz_151_[3]
.sym 47974 $abc$40840$n4939
.sym 47975 VexRiscv._zz_151_[29]
.sym 47976 $abc$40840$n4985_1
.sym 47977 VexRiscv._zz_199_[5]
.sym 47979 VexRiscv.decode_to_execute_RS2[31]
.sym 47980 VexRiscv._zz_193_[16]
.sym 47981 VexRiscv._zz_199_[31]
.sym 47982 VexRiscv.lastStagePc[0]
.sym 47983 $auto$maccmap.cc:240:synth$8626.C[31]
.sym 47988 VexRiscv._zz_151_[31]
.sym 47990 VexRiscv._zz_44_[1]
.sym 47991 VexRiscv._zz_199_[1]
.sym 47994 VexRiscv._zz_291_[31]
.sym 47995 VexRiscv._zz_199_[0]
.sym 47996 VexRiscv._zz_199_[3]
.sym 47998 VexRiscv._zz_44_[1]
.sym 48000 VexRiscv._zz_41_[29]
.sym 48002 VexRiscv._zz_199_[6]
.sym 48003 VexRiscv._zz_44_[0]
.sym 48005 $abc$40840$n4092
.sym 48007 VexRiscv._zz_285_[2]
.sym 48008 VexRiscv._zz_285_[1]
.sym 48012 VexRiscv._zz_285_[0]
.sym 48013 VexRiscv._zz_199_[2]
.sym 48015 $abc$40840$n233
.sym 48016 VexRiscv._zz_292_
.sym 48017 $abc$40840$n4118
.sym 48019 VexRiscv._zz_285_[3]
.sym 48021 VexRiscv._zz_151_[31]
.sym 48023 VexRiscv._zz_291_[31]
.sym 48024 $auto$maccmap.cc:240:synth$8626.C[31]
.sym 48029 VexRiscv._zz_41_[29]
.sym 48033 VexRiscv._zz_199_[2]
.sym 48034 VexRiscv._zz_44_[1]
.sym 48035 VexRiscv._zz_44_[0]
.sym 48036 VexRiscv._zz_285_[2]
.sym 48039 VexRiscv._zz_285_[0]
.sym 48040 VexRiscv._zz_44_[0]
.sym 48041 VexRiscv._zz_199_[0]
.sym 48042 VexRiscv._zz_44_[1]
.sym 48046 VexRiscv._zz_199_[6]
.sym 48048 $abc$40840$n4092
.sym 48051 VexRiscv._zz_44_[1]
.sym 48052 VexRiscv._zz_44_[0]
.sym 48053 VexRiscv._zz_199_[3]
.sym 48054 VexRiscv._zz_285_[3]
.sym 48057 $abc$40840$n4118
.sym 48060 VexRiscv._zz_292_
.sym 48063 VexRiscv._zz_199_[1]
.sym 48064 VexRiscv._zz_44_[0]
.sym 48065 VexRiscv._zz_44_[1]
.sym 48066 VexRiscv._zz_285_[1]
.sym 48067 $abc$40840$n233
.sym 48068 clk12_$glb_clk
.sym 48070 $abc$40840$n4119
.sym 48071 $abc$40840$n5766
.sym 48072 $abc$40840$n5770
.sym 48073 $abc$40840$n5778
.sym 48074 $abc$40840$n5768
.sym 48075 $abc$40840$n4118
.sym 48076 VexRiscv._zz_193_[31]
.sym 48077 VexRiscv._zz_193_[17]
.sym 48078 VexRiscv._zz_151_[20]
.sym 48082 VexRiscv._zz_199_[15]
.sym 48083 VexRiscv._zz_44_[1]
.sym 48084 VexRiscv.decode_to_execute_RS2[9]
.sym 48085 $abc$40840$n4348
.sym 48086 VexRiscv._zz_151_[28]
.sym 48087 $abc$40840$n4672
.sym 48088 VexRiscv._zz_151_[2]
.sym 48089 VexRiscv.decode_to_execute_RS2[15]
.sym 48090 $abc$40840$n4191
.sym 48091 VexRiscv.decode_to_execute_RS2[22]
.sym 48092 VexRiscv._zz_151_[6]
.sym 48093 $abc$40840$n4103
.sym 48094 $abc$40840$n4183
.sym 48096 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 48097 $abc$40840$n4140
.sym 48098 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 48099 VexRiscv._zz_151_[6]
.sym 48100 VexRiscv._zz_44_[0]
.sym 48101 $abc$40840$n233
.sym 48102 $abc$40840$n4138
.sym 48103 $abc$40840$n4168
.sym 48104 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 48105 VexRiscv._zz_151_[1]
.sym 48112 VexRiscv._zz_286_[6]
.sym 48113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 48114 VexRiscv._zz_199_[26]
.sym 48115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 48116 VexRiscv._zz_170_[1]
.sym 48118 VexRiscv._zz_44_[0]
.sym 48120 $abc$40840$n4092
.sym 48121 VexRiscv._zz_286_[2]
.sym 48122 VexRiscv._zz_199_[5]
.sym 48123 VexRiscv._zz_199_[13]
.sym 48124 VexRiscv._zz_152_
.sym 48126 VexRiscv._zz_44_[0]
.sym 48128 VexRiscv._zz_199_[22]
.sym 48129 VexRiscv._zz_44_[1]
.sym 48132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 48134 $abc$40840$n4939
.sym 48135 $abc$40840$n4941
.sym 48136 VexRiscv._zz_36_[1]
.sym 48137 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 48141 VexRiscv._zz_199_[31]
.sym 48144 VexRiscv._zz_44_[1]
.sym 48145 VexRiscv._zz_44_[0]
.sym 48146 VexRiscv._zz_152_
.sym 48147 VexRiscv._zz_199_[31]
.sym 48150 VexRiscv._zz_286_[6]
.sym 48151 VexRiscv._zz_44_[1]
.sym 48152 VexRiscv._zz_199_[26]
.sym 48153 VexRiscv._zz_44_[0]
.sym 48156 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 48157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 48158 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 48159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 48162 $abc$40840$n4941
.sym 48163 VexRiscv._zz_36_[1]
.sym 48164 $abc$40840$n4939
.sym 48168 VexRiscv._zz_44_[0]
.sym 48169 VexRiscv._zz_199_[13]
.sym 48170 VexRiscv._zz_44_[1]
.sym 48171 VexRiscv._zz_170_[1]
.sym 48175 VexRiscv._zz_199_[5]
.sym 48177 $abc$40840$n4092
.sym 48180 VexRiscv._zz_44_[0]
.sym 48181 VexRiscv._zz_199_[22]
.sym 48182 VexRiscv._zz_44_[1]
.sym 48183 VexRiscv._zz_286_[2]
.sym 48186 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 48187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 48188 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 48189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 48190 $abc$40840$n2592_$glb_ce
.sym 48191 clk12_$glb_clk
.sym 48193 VexRiscv._zz_193_[25]
.sym 48194 VexRiscv._zz_193_[24]
.sym 48195 VexRiscv._zz_193_[26]
.sym 48196 $abc$40840$n4081
.sym 48197 VexRiscv._zz_193_[29]
.sym 48198 VexRiscv._zz_193_[28]
.sym 48199 VexRiscv._zz_193_[30]
.sym 48200 VexRiscv._zz_193_[27]
.sym 48201 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 48203 $abc$40840$n4953_1
.sym 48205 VexRiscv._zz_151_[31]
.sym 48206 VexRiscv._zz_151_[25]
.sym 48207 VexRiscv._zz_151_[5]
.sym 48208 VexRiscv._zz_199_[26]
.sym 48209 $abc$40840$n5442
.sym 48210 VexRiscv._zz_193_[17]
.sym 48211 VexRiscv._zz_44_[1]
.sym 48212 VexRiscv.decode_to_execute_RS2[26]
.sym 48213 $abc$40840$n5448
.sym 48214 $abc$40840$n4191
.sym 48215 VexRiscv._zz_151_[13]
.sym 48216 $abc$40840$n3935
.sym 48217 VexRiscv._zz_49_[1]
.sym 48218 VexRiscv._zz_193_[29]
.sym 48219 VexRiscv._zz_170_[1]
.sym 48220 VexRiscv._zz_151_[27]
.sym 48221 VexRiscv.decode_to_execute_IS_MUL
.sym 48222 VexRiscv._zz_151_[13]
.sym 48223 VexRiscv._zz_151_[4]
.sym 48224 VexRiscv._zz_151_[5]
.sym 48225 $abc$40840$n4189
.sym 48226 VexRiscv._zz_288_[29]
.sym 48227 $abc$40840$n8284
.sym 48228 VexRiscv._zz_49_[1]
.sym 48235 VexRiscv._zz_199_[12]
.sym 48238 VexRiscv._zz_199_[4]
.sym 48239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 48240 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 48241 $abc$40840$n4939
.sym 48244 VexRiscv._zz_44_[1]
.sym 48246 $abc$40840$n4985_1
.sym 48247 VexRiscv._zz_36_[4]
.sym 48249 VexRiscv._zz_44_[0]
.sym 48250 $abc$40840$n4957_1
.sym 48251 $abc$40840$n4092
.sym 48254 VexRiscv._zz_170_[0]
.sym 48255 VexRiscv._zz_36_[5]
.sym 48256 $abc$40840$n4953_1
.sym 48258 VexRiscv._zz_285_[4]
.sym 48259 VexRiscv._zz_199_[7]
.sym 48263 VexRiscv._zz_36_[12]
.sym 48269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 48273 $abc$40840$n4985_1
.sym 48274 VexRiscv._zz_36_[12]
.sym 48275 $abc$40840$n4939
.sym 48279 VexRiscv._zz_199_[7]
.sym 48280 $abc$40840$n4092
.sym 48285 VexRiscv._zz_36_[5]
.sym 48287 $abc$40840$n4939
.sym 48288 $abc$40840$n4957_1
.sym 48291 $abc$40840$n4953_1
.sym 48292 $abc$40840$n4939
.sym 48293 VexRiscv._zz_36_[4]
.sym 48297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 48303 VexRiscv._zz_170_[0]
.sym 48304 VexRiscv._zz_199_[12]
.sym 48305 VexRiscv._zz_44_[0]
.sym 48306 VexRiscv._zz_44_[1]
.sym 48309 VexRiscv._zz_285_[4]
.sym 48310 VexRiscv._zz_44_[0]
.sym 48311 VexRiscv._zz_44_[1]
.sym 48312 VexRiscv._zz_199_[4]
.sym 48313 $abc$40840$n2592_$glb_ce
.sym 48314 clk12_$glb_clk
.sym 48316 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 48317 $abc$40840$n4165
.sym 48318 $abc$40840$n4158
.sym 48319 basesoc_uart_phy_storage[23]
.sym 48320 VexRiscv._zz_198_
.sym 48321 VexRiscv._zz_36_[12]
.sym 48322 basesoc_uart_phy_storage[19]
.sym 48323 $abc$40840$n5798
.sym 48324 basesoc_dat_w[1]
.sym 48325 VexRiscv._zz_41_[8]
.sym 48329 $abc$40840$n5794
.sym 48330 VexRiscv._zz_170_[1]
.sym 48331 basesoc_ctrl_reset_reset_r
.sym 48332 VexRiscv._zz_199_[12]
.sym 48333 $abc$40840$n4360
.sym 48334 VexRiscv._zz_151_[7]
.sym 48335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 48336 VexRiscv._zz_199_[5]
.sym 48337 $abc$40840$n4637
.sym 48338 VexRiscv._zz_193_[23]
.sym 48339 VexRiscv._zz_44_[1]
.sym 48340 VexRiscv._zz_197_
.sym 48341 VexRiscv._zz_151_[7]
.sym 48342 $abc$40840$n4626_1
.sym 48343 $abc$40840$n4123
.sym 48344 $abc$40840$n5482
.sym 48345 VexRiscv.CsrPlugin_mepc[9]
.sym 48346 VexRiscv._zz_170_[2]
.sym 48347 VexRiscv._zz_170_[1]
.sym 48348 VexRiscv._zz_193_[30]
.sym 48349 VexRiscv._zz_151_[12]
.sym 48351 VexRiscv._zz_151_[23]
.sym 48357 VexRiscv._zz_151_[24]
.sym 48362 VexRiscv._zz_36_[11]
.sym 48364 VexRiscv._zz_199_[8]
.sym 48366 $abc$40840$n4138
.sym 48367 $abc$40840$n4140
.sym 48370 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 48371 VexRiscv._zz_199_[9]
.sym 48373 $abc$40840$n6649
.sym 48375 VexRiscv._zz_151_[10]
.sym 48376 VexRiscv._zz_151_[25]
.sym 48380 VexRiscv._zz_151_[27]
.sym 48381 VexRiscv._zz_288_[27]
.sym 48383 VexRiscv._zz_288_[24]
.sym 48384 $abc$40840$n233
.sym 48385 VexRiscv._zz_198_
.sym 48386 VexRiscv._zz_36_[12]
.sym 48388 VexRiscv._zz_151_[2]
.sym 48391 VexRiscv._zz_288_[27]
.sym 48392 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 48393 VexRiscv._zz_151_[27]
.sym 48396 $abc$40840$n4140
.sym 48397 $abc$40840$n4138
.sym 48398 VexRiscv._zz_151_[25]
.sym 48399 VexRiscv._zz_151_[10]
.sym 48404 VexRiscv._zz_36_[12]
.sym 48409 VexRiscv._zz_151_[2]
.sym 48411 $abc$40840$n6649
.sym 48415 VexRiscv._zz_199_[8]
.sym 48417 VexRiscv._zz_198_
.sym 48420 VexRiscv._zz_199_[9]
.sym 48422 VexRiscv._zz_198_
.sym 48427 VexRiscv._zz_36_[11]
.sym 48432 VexRiscv._zz_288_[24]
.sym 48433 VexRiscv._zz_151_[24]
.sym 48435 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 48436 $abc$40840$n233
.sym 48437 clk12_$glb_clk
.sym 48439 $abc$40840$n4157
.sym 48440 $abc$40840$n6724_1
.sym 48441 $abc$40840$n4605_1
.sym 48442 $abc$40840$n4109
.sym 48443 $abc$40840$n4125
.sym 48444 VexRiscv.lastStagePc[0]
.sym 48445 $abc$40840$n6757_1
.sym 48446 $abc$40840$n6756
.sym 48448 $abc$40840$n2285
.sym 48451 VexRiscv._zz_151_[30]
.sym 48452 $abc$40840$n4138
.sym 48453 $abc$40840$n4212
.sym 48454 VexRiscv._zz_151_[28]
.sym 48455 VexRiscv._zz_170_[0]
.sym 48456 VexRiscv.decode_to_execute_RS2[27]
.sym 48457 VexRiscv._zz_199_[27]
.sym 48458 $abc$40840$n4159
.sym 48459 VexRiscv._zz_151_[18]
.sym 48460 VexRiscv.decode_to_execute_RS2[29]
.sym 48461 VexRiscv._zz_151_[31]
.sym 48462 VexRiscv.decode_to_execute_RS2[24]
.sym 48463 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 48464 VexRiscv._zz_151_[14]
.sym 48465 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 48466 VexRiscv.lastStagePc[0]
.sym 48467 VexRiscv._zz_151_[29]
.sym 48468 $abc$40840$n4106
.sym 48470 $abc$40840$n233
.sym 48472 VexRiscv.decode_to_execute_IS_DIV
.sym 48473 VexRiscv._zz_151_[3]
.sym 48474 VexRiscv._zz_199_[31]
.sym 48480 $abc$40840$n4534_1
.sym 48481 VexRiscv._zz_151_[8]
.sym 48482 $abc$40840$n2642
.sym 48483 $abc$40840$n4536_1
.sym 48484 VexRiscv._zz_170_[0]
.sym 48485 $abc$40840$n4117
.sym 48487 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 48488 $abc$40840$n6653
.sym 48489 $abc$40840$n4136
.sym 48490 VexRiscv._zz_170_[1]
.sym 48491 $abc$40840$n4115
.sym 48493 $abc$40840$n5481_1
.sym 48494 $abc$40840$n4121
.sym 48495 $abc$40840$n3926
.sym 48496 $abc$40840$n4143
.sym 48498 VexRiscv._zz_49_[1]
.sym 48499 $abc$40840$n4113
.sym 48500 $abc$40840$n4125
.sym 48502 $abc$40840$n4347
.sym 48503 $abc$40840$n4114
.sym 48504 $abc$40840$n5482
.sym 48506 VexRiscv._zz_170_[2]
.sym 48507 $abc$40840$n4087
.sym 48509 $abc$40840$n4129
.sym 48510 VexRiscv._zz_151_[0]
.sym 48511 VexRiscv._zz_49_[0]
.sym 48513 $abc$40840$n4347
.sym 48516 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 48519 $abc$40840$n6653
.sym 48520 VexRiscv._zz_49_[0]
.sym 48521 VexRiscv._zz_151_[0]
.sym 48522 VexRiscv._zz_49_[1]
.sym 48525 $abc$40840$n4534_1
.sym 48526 VexRiscv._zz_151_[8]
.sym 48527 VexRiscv._zz_170_[0]
.sym 48528 VexRiscv._zz_170_[1]
.sym 48531 $abc$40840$n4114
.sym 48532 $abc$40840$n4136
.sym 48534 $abc$40840$n4129
.sym 48538 $abc$40840$n5482
.sym 48539 $abc$40840$n5481_1
.sym 48544 $abc$40840$n4534_1
.sym 48545 $abc$40840$n4536_1
.sym 48546 $abc$40840$n3926
.sym 48549 $abc$40840$n4143
.sym 48550 VexRiscv._zz_170_[2]
.sym 48551 $abc$40840$n4087
.sym 48552 $abc$40840$n4113
.sym 48555 $abc$40840$n4117
.sym 48556 $abc$40840$n4115
.sym 48557 $abc$40840$n4121
.sym 48558 $abc$40840$n4125
.sym 48559 $abc$40840$n2642
.sym 48560 clk12_$glb_clk
.sym 48562 $abc$40840$n4143
.sym 48563 $abc$40840$n4099
.sym 48564 $abc$40840$n4101
.sym 48565 $abc$40840$n4087
.sym 48566 VexRiscv.lastStagePc[5]
.sym 48567 $abc$40840$n4098
.sym 48568 $abc$40840$n4105
.sym 48569 $abc$40840$n6723_1
.sym 48571 VexRiscv._zz_36_[5]
.sym 48574 $abc$40840$n4534_1
.sym 48575 $abc$40840$n4873_1
.sym 48576 VexRiscv._zz_36_[8]
.sym 48579 VexRiscv._zz_36_[7]
.sym 48580 $abc$40840$n4361_1
.sym 48581 $abc$40840$n4808
.sym 48582 $abc$40840$n4191
.sym 48583 VexRiscv._zz_47_[1]
.sym 48585 VexRiscv._zz_36_[9]
.sym 48586 $abc$40840$n4183
.sym 48589 $abc$40840$n233
.sym 48591 VexRiscv._zz_151_[6]
.sym 48592 VexRiscv._zz_151_[6]
.sym 48594 $abc$40840$n4138
.sym 48595 VexRiscv.execute_LightShifterPlugin_isActive
.sym 48603 $abc$40840$n4361_1
.sym 48605 $abc$40840$n233
.sym 48606 VexRiscv.execute_LightShifterPlugin_isActive
.sym 48607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 48608 VexRiscv._zz_36_[8]
.sym 48610 $abc$40840$n4538
.sym 48611 VexRiscv._zz_151_[7]
.sym 48613 $abc$40840$n4123
.sym 48615 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 48616 $abc$40840$n4542_1
.sym 48619 VexRiscv._zz_151_[12]
.sym 48621 $abc$40840$n4586_1
.sym 48622 $abc$40840$n3932
.sym 48624 VexRiscv._zz_151_[14]
.sym 48625 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 48626 $abc$40840$n4537_1
.sym 48627 VexRiscv._zz_151_[8]
.sym 48628 $abc$40840$n4539_1
.sym 48631 $abc$40840$n4627_1
.sym 48632 $abc$40840$n4501_1
.sym 48637 VexRiscv._zz_36_[8]
.sym 48642 $abc$40840$n3932
.sym 48643 $abc$40840$n4361_1
.sym 48644 $abc$40840$n4627_1
.sym 48645 $abc$40840$n4586_1
.sym 48648 VexRiscv._zz_151_[12]
.sym 48649 VexRiscv.execute_LightShifterPlugin_isActive
.sym 48651 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 48654 $abc$40840$n4537_1
.sym 48655 $abc$40840$n4539_1
.sym 48656 $abc$40840$n3932
.sym 48657 $abc$40840$n4542_1
.sym 48660 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 48661 VexRiscv.execute_LightShifterPlugin_isActive
.sym 48663 VexRiscv._zz_151_[14]
.sym 48666 VexRiscv._zz_151_[7]
.sym 48667 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 48668 VexRiscv.execute_LightShifterPlugin_isActive
.sym 48673 $abc$40840$n4123
.sym 48675 VexRiscv._zz_151_[8]
.sym 48679 $abc$40840$n4361_1
.sym 48680 $abc$40840$n4538
.sym 48681 $abc$40840$n4501_1
.sym 48682 $abc$40840$n233
.sym 48683 clk12_$glb_clk
.sym 48685 $abc$40840$n4181
.sym 48686 VexRiscv.lastStagePc[15]
.sym 48687 $abc$40840$n4173
.sym 48688 $abc$40840$n4185
.sym 48689 $abc$40840$n4172
.sym 48690 VexRiscv.lastStagePc[4]
.sym 48691 VexRiscv.lastStagePc[24]
.sym 48692 $abc$40840$n5345_1
.sym 48697 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 48698 VexRiscv._zz_170_[0]
.sym 48699 $abc$40840$n4551_1
.sym 48700 VexRiscv._zz_151_[21]
.sym 48701 $abc$40840$n2642
.sym 48702 $abc$40840$n5337_1
.sym 48703 VexRiscv._zz_151_[11]
.sym 48704 VexRiscv._zz_151_[4]
.sym 48705 VexRiscv._zz_151_[9]
.sym 48706 $abc$40840$n4148
.sym 48708 $abc$40840$n4760_1
.sym 48709 VexRiscv._zz_49_[1]
.sym 48710 $abc$40840$n4189
.sym 48712 $abc$40840$n8284
.sym 48713 VexRiscv.lastStagePc[5]
.sym 48715 $abc$40840$n8284
.sym 48717 VexRiscv._zz_151_[5]
.sym 48719 basesoc_vexriscv_ibus_adr[22]
.sym 48726 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 48728 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 48730 $abc$40840$n4573_1
.sym 48731 $abc$40840$n4408_1
.sym 48732 $abc$40840$n4345
.sym 48733 $abc$40840$n4558_1
.sym 48737 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 48738 $abc$40840$n4345
.sym 48739 $abc$40840$n4408_1
.sym 48740 $abc$40840$n4459_1
.sym 48747 $abc$40840$n4093
.sym 48748 VexRiscv._zz_151_[10]
.sym 48752 VexRiscv.execute_LightShifterPlugin_isActive
.sym 48753 VexRiscv._zz_151_[9]
.sym 48754 $abc$40840$n4138
.sym 48755 VexRiscv._zz_151_[8]
.sym 48756 $abc$40840$n4541_1
.sym 48757 $abc$40840$n4123
.sym 48759 $abc$40840$n4408_1
.sym 48760 $abc$40840$n4138
.sym 48761 $abc$40840$n4573_1
.sym 48762 $abc$40840$n4345
.sym 48766 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 48771 $abc$40840$n4345
.sym 48772 $abc$40840$n4408_1
.sym 48773 $abc$40840$n4123
.sym 48774 $abc$40840$n4541_1
.sym 48778 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 48779 VexRiscv.execute_LightShifterPlugin_isActive
.sym 48780 VexRiscv._zz_151_[8]
.sym 48784 $abc$40840$n4459_1
.sym 48785 VexRiscv._zz_151_[10]
.sym 48786 $abc$40840$n4138
.sym 48789 $abc$40840$n4093
.sym 48790 $abc$40840$n4345
.sym 48791 $abc$40840$n4558_1
.sym 48792 $abc$40840$n4408_1
.sym 48795 VexRiscv._zz_151_[8]
.sym 48796 $abc$40840$n4459_1
.sym 48797 $abc$40840$n4123
.sym 48801 $abc$40840$n4459_1
.sym 48803 $abc$40840$n4093
.sym 48804 VexRiscv._zz_151_[9]
.sym 48805 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 48806 clk12_$glb_clk
.sym 48810 clk12
.sym 48816 $abc$40840$n4520
.sym 48817 VexRiscv.lastStagePc[24]
.sym 48818 $PACKER_GND_NET
.sym 48819 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 48820 basesoc_vexriscv_ibus_adr[22]
.sym 48823 $abc$40840$n4187
.sym 48826 $abc$40840$n4175
.sym 48827 VexRiscv._zz_151_[7]
.sym 48830 VexRiscv._zz_151_[7]
.sym 48831 $abc$40840$n2653
.sym 48833 clk12
.sym 48834 VexRiscv._zz_151_[6]
.sym 48839 $abc$40840$n4123
.sym 48882 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 48906 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 48924 basesoc_uart_phy_storage[19]
.sym 48925 array_muxed1[15]
.sym 48927 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 48942 $abc$40840$n231
.sym 49034 serial_rx
.sym 49037 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 49039 $abc$40840$n7132
.sym 49040 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 49043 $abc$40840$n6018
.sym 49047 basesoc_uart_phy_storage[26]
.sym 49048 $abc$40840$n2301
.sym 49051 basesoc_uart_tx_fifo_level0[4]
.sym 49054 $abc$40840$n6344_1
.sym 49073 serial_rx
.sym 49080 $abc$40840$n2381
.sym 49088 basesoc_uart_tx_fifo_do_read
.sym 49097 basesoc_uart_tx_fifo_level0[4]
.sym 49098 basesoc_ctrl_reset_reset_r
.sym 49099 basesoc_ctrl_storage[27]
.sym 49100 basesoc_uart_tx_fifo_level0[1]
.sym 49105 $PACKER_VCC_NET
.sym 49114 csrbankarray_csrbank3_bitbang0_w[1]
.sym 49116 $abc$40840$n6654
.sym 49118 csrbankarray_csrbank3_bitbang0_w[3]
.sym 49121 csrbankarray_csrbank3_bitbang0_w[2]
.sym 49123 basesoc_we
.sym 49125 $abc$40840$n3783_1
.sym 49127 csrbankarray_csrbank3_bitbang0_w[0]
.sym 49128 basesoc_uart_tx_fifo_level0[4]
.sym 49131 $abc$40840$n3731
.sym 49135 $abc$40840$n3892_1
.sym 49136 $abc$40840$n6018
.sym 49137 sys_rst
.sym 49140 $abc$40840$n3710
.sym 49143 basesoc_uart_phy_sink_ready
.sym 49144 basesoc_uart_phy_sink_valid
.sym 49146 $abc$40840$n3892_1
.sym 49148 $abc$40840$n3710
.sym 49149 csrbankarray_csrbank3_bitbang0_w[3]
.sym 49153 $abc$40840$n3892_1
.sym 49154 csrbankarray_csrbank3_bitbang0_w[1]
.sym 49155 $abc$40840$n3710
.sym 49158 $abc$40840$n3710
.sym 49159 $abc$40840$n6018
.sym 49160 $abc$40840$n3892_1
.sym 49161 csrbankarray_csrbank3_bitbang0_w[0]
.sym 49164 $abc$40840$n3783_1
.sym 49165 basesoc_uart_tx_fifo_level0[4]
.sym 49166 basesoc_uart_phy_sink_ready
.sym 49167 basesoc_uart_phy_sink_valid
.sym 49170 $abc$40840$n3892_1
.sym 49171 csrbankarray_csrbank3_bitbang0_w[2]
.sym 49172 $abc$40840$n3710
.sym 49183 $abc$40840$n6654
.sym 49188 basesoc_we
.sym 49189 $abc$40840$n3892_1
.sym 49190 sys_rst
.sym 49191 $abc$40840$n3731
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 basesoc_ctrl_storage[26]
.sym 49196 basesoc_ctrl_storage[24]
.sym 49197 basesoc_ctrl_storage[27]
.sym 49201 $abc$40840$n6019
.sym 49205 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 49207 $abc$40840$n210
.sym 49208 basesoc_uart_phy_tx_busy
.sym 49209 basesoc_timer0_reload_storage[14]
.sym 49210 $abc$40840$n6654
.sym 49212 user_btn2
.sym 49213 slave_sel_r[2]
.sym 49214 array_muxed0[6]
.sym 49215 $abc$40840$n6469_1
.sym 49216 $abc$40840$n6475_1
.sym 49217 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 49218 spiflash_bus_dat_r[26]
.sym 49221 $abc$40840$n2382
.sym 49222 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 49223 $abc$40840$n3731
.sym 49224 basesoc_uart_eventmanager_status_w[0]
.sym 49226 $abc$40840$n3725
.sym 49227 $abc$40840$n3730_1
.sym 49229 $PACKER_VCC_NET
.sym 49230 basesoc_uart_phy_sink_valid
.sym 49237 basesoc_uart_tx_fifo_level0[2]
.sym 49238 basesoc_uart_tx_fifo_level0[0]
.sym 49239 basesoc_uart_tx_fifo_do_read
.sym 49241 sys_rst
.sym 49242 basesoc_uart_tx_fifo_level0[3]
.sym 49246 basesoc_uart_tx_fifo_level0[0]
.sym 49247 $abc$40840$n2382
.sym 49248 sys_rst
.sym 49252 basesoc_uart_tx_fifo_wrport_we
.sym 49254 basesoc_uart_tx_fifo_level0[1]
.sym 49275 basesoc_uart_tx_fifo_do_read
.sym 49276 basesoc_uart_tx_fifo_wrport_we
.sym 49277 sys_rst
.sym 49283 basesoc_uart_tx_fifo_level0[1]
.sym 49293 basesoc_uart_tx_fifo_level0[3]
.sym 49294 basesoc_uart_tx_fifo_level0[2]
.sym 49295 basesoc_uart_tx_fifo_level0[1]
.sym 49296 basesoc_uart_tx_fifo_level0[0]
.sym 49299 basesoc_uart_tx_fifo_do_read
.sym 49300 basesoc_uart_tx_fifo_wrport_we
.sym 49301 sys_rst
.sym 49302 basesoc_uart_tx_fifo_level0[0]
.sym 49315 $abc$40840$n2382
.sym 49316 clk12_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49320 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 49321 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 49322 $abc$40840$n5
.sym 49324 $abc$40840$n3733_1
.sym 49325 $abc$40840$n6037_1
.sym 49330 basesoc_uart_phy_storage[4]
.sym 49332 array_muxed0[12]
.sym 49333 basesoc_uart_phy_storage[3]
.sym 49335 array_muxed0[12]
.sym 49336 basesoc_uart_tx_fifo_level0[1]
.sym 49337 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 49338 $abc$40840$n2298
.sym 49339 $abc$40840$n7255
.sym 49340 $abc$40840$n2301
.sym 49341 spram_wren0
.sym 49345 basesoc_adr[3]
.sym 49346 basesoc_ctrl_storage[16]
.sym 49347 basesoc_adr[0]
.sym 49348 $abc$40840$n7012
.sym 49349 $abc$40840$n7015
.sym 49350 serial_rx
.sym 49351 basesoc_uart_phy_storage[28]
.sym 49352 basesoc_uart_tx_fifo_level0[2]
.sym 49353 $abc$40840$n3710
.sym 49360 $abc$40840$n7013
.sym 49362 $abc$40840$n7016
.sym 49363 basesoc_uart_tx_fifo_wrport_we
.sym 49367 $abc$40840$n7018
.sym 49369 basesoc_uart_tx_fifo_level0[0]
.sym 49371 $abc$40840$n3783_1
.sym 49372 $abc$40840$n7019
.sym 49373 $abc$40840$n7015
.sym 49374 $abc$40840$n7012
.sym 49375 $abc$40840$n210
.sym 49378 basesoc_uart_tx_fifo_level0[4]
.sym 49382 $abc$40840$n7010
.sym 49386 $abc$40840$n2381
.sym 49387 $abc$40840$n7009
.sym 49389 $PACKER_VCC_NET
.sym 49393 basesoc_uart_tx_fifo_level0[4]
.sym 49395 $abc$40840$n3783_1
.sym 49399 basesoc_uart_tx_fifo_wrport_we
.sym 49400 $abc$40840$n7013
.sym 49401 $abc$40840$n7012
.sym 49405 $abc$40840$n7010
.sym 49406 basesoc_uart_tx_fifo_wrport_we
.sym 49407 $abc$40840$n7009
.sym 49410 $abc$40840$n7018
.sym 49411 basesoc_uart_tx_fifo_wrport_we
.sym 49413 $abc$40840$n7019
.sym 49417 basesoc_uart_tx_fifo_level0[0]
.sym 49419 $PACKER_VCC_NET
.sym 49423 $abc$40840$n210
.sym 49429 $abc$40840$n7015
.sym 49430 basesoc_uart_tx_fifo_wrport_we
.sym 49431 $abc$40840$n7016
.sym 49434 basesoc_uart_tx_fifo_level0[0]
.sym 49436 $PACKER_VCC_NET
.sym 49438 $abc$40840$n2381
.sym 49439 clk12_$glb_clk
.sym 49440 sys_rst_$glb_sr
.sym 49441 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 49442 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 49443 $abc$40840$n5902_1
.sym 49444 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 49445 $abc$40840$n5892_1
.sym 49446 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 49447 $abc$40840$n5911_1
.sym 49448 $abc$40840$n5910_1
.sym 49452 $abc$40840$n3993
.sym 49453 $abc$40840$n231
.sym 49454 $abc$40840$n7013
.sym 49455 user_led4
.sym 49456 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 49457 basesoc_uart_tx_fifo_level0[2]
.sym 49458 $abc$40840$n7016
.sym 49459 basesoc_uart_tx_fifo_level0[0]
.sym 49460 $abc$40840$n7019
.sym 49461 basesoc_dat_w[4]
.sym 49462 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 49463 $abc$40840$n7018
.sym 49464 spiflash_bus_dat_r[19]
.sym 49466 $abc$40840$n3758
.sym 49467 VexRiscv._zz_170_[0]
.sym 49470 $abc$40840$n3855
.sym 49471 reset_delay[6]
.sym 49472 $abc$40840$n2381
.sym 49473 $PACKER_VCC_NET
.sym 49474 basesoc_uart_tx_fifo_level0[3]
.sym 49475 $abc$40840$n6037_1
.sym 49482 reset_delay[2]
.sym 49484 $PACKER_VCC_NET
.sym 49487 reset_delay[3]
.sym 49489 reset_delay[6]
.sym 49492 reset_delay[4]
.sym 49495 reset_delay[5]
.sym 49496 reset_delay[7]
.sym 49499 $PACKER_VCC_NET
.sym 49501 reset_delay[0]
.sym 49511 reset_delay[1]
.sym 49514 $nextpnr_ICESTORM_LC_3$O
.sym 49516 reset_delay[0]
.sym 49520 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 49522 reset_delay[1]
.sym 49523 $PACKER_VCC_NET
.sym 49526 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 49528 $PACKER_VCC_NET
.sym 49529 reset_delay[2]
.sym 49530 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 49532 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 49534 $PACKER_VCC_NET
.sym 49535 reset_delay[3]
.sym 49536 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 49538 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 49540 reset_delay[4]
.sym 49541 $PACKER_VCC_NET
.sym 49542 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 49544 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 49546 reset_delay[5]
.sym 49547 $PACKER_VCC_NET
.sym 49548 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 49550 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 49552 reset_delay[6]
.sym 49553 $PACKER_VCC_NET
.sym 49554 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 49556 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 49558 $PACKER_VCC_NET
.sym 49559 reset_delay[7]
.sym 49560 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 49564 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 49565 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 49566 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 49567 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 49568 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 49569 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 49570 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 49571 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 49576 basesoc_uart_phy_storage[7]
.sym 49577 basesoc_dat_w[2]
.sym 49578 $abc$40840$n2252
.sym 49579 basesoc_uart_phy_storage[23]
.sym 49580 basesoc_dat_w[7]
.sym 49581 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 49582 basesoc_uart_phy_storage[19]
.sym 49583 basesoc_uart_phy_storage[17]
.sym 49584 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 49585 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 49586 $abc$40840$n7164
.sym 49587 $abc$40840$n4860
.sym 49588 $abc$40840$n5901_1
.sym 49589 basesoc_adr[2]
.sym 49590 basesoc_ctrl_reset_reset_r
.sym 49592 basesoc_ctrl_storage[27]
.sym 49593 array_muxed0[6]
.sym 49594 basesoc_adr[1]
.sym 49596 basesoc_adr[1]
.sym 49598 basesoc_uart_phy_storage[12]
.sym 49600 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 49607 reset_delay[9]
.sym 49609 $abc$40840$n218
.sym 49611 reset_delay[8]
.sym 49612 reset_delay[11]
.sym 49614 reset_delay[10]
.sym 49616 $abc$40840$n233
.sym 49617 $abc$40840$n224
.sym 49625 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 49627 VexRiscv._zz_170_[0]
.sym 49633 $PACKER_VCC_NET
.sym 49637 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 49639 $PACKER_VCC_NET
.sym 49640 reset_delay[8]
.sym 49641 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 49643 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 49645 reset_delay[9]
.sym 49646 $PACKER_VCC_NET
.sym 49647 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 49649 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 49651 $PACKER_VCC_NET
.sym 49652 reset_delay[10]
.sym 49653 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 49656 reset_delay[11]
.sym 49658 $PACKER_VCC_NET
.sym 49659 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 49664 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 49671 VexRiscv._zz_170_[0]
.sym 49676 $abc$40840$n218
.sym 49682 $abc$40840$n224
.sym 49684 $abc$40840$n233
.sym 49685 clk12_$glb_clk
.sym 49687 $abc$40840$n6036_1
.sym 49688 $abc$40840$n6040_1
.sym 49689 basesoc_timer0_load_storage[15]
.sym 49690 $abc$40840$n6053_1
.sym 49691 basesoc_timer0_load_storage[8]
.sym 49692 $abc$40840$n6050_1
.sym 49693 $abc$40840$n5901_1
.sym 49694 $abc$40840$n6038_1
.sym 49697 basesoc_uart_phy_storage[23]
.sym 49699 basesoc_dat_w[2]
.sym 49700 $abc$40840$n4980
.sym 49702 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 49704 $abc$40840$n233
.sym 49705 basesoc_dat_w[2]
.sym 49706 basesoc_adr[1]
.sym 49707 $abc$40840$n2285
.sym 49708 basesoc_adr[2]
.sym 49709 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 49710 $abc$40840$n11
.sym 49711 $abc$40840$n2516
.sym 49712 basesoc_ctrl_storage[0]
.sym 49713 $abc$40840$n6041_1
.sym 49714 $abc$40840$n2281
.sym 49715 $abc$40840$n3826
.sym 49716 basesoc_ctrl_bus_errors[8]
.sym 49717 basesoc_uart_phy_rx_busy
.sym 49718 eventmanager_status_w[1]
.sym 49719 $abc$40840$n3725
.sym 49720 $abc$40840$n6076_1
.sym 49721 basesoc_vexriscv_ibus_adr[11]
.sym 49722 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 49729 $abc$40840$n7259
.sym 49731 $abc$40840$n7261
.sym 49738 $abc$40840$n7260
.sym 49739 $abc$40840$n2548
.sym 49740 $abc$40840$n7256
.sym 49741 $abc$40840$n222
.sym 49742 $abc$40840$n220
.sym 49752 por_rst
.sym 49756 $abc$40840$n224
.sym 49759 $abc$40840$n226
.sym 49761 $abc$40840$n222
.sym 49762 $abc$40840$n224
.sym 49763 $abc$40840$n226
.sym 49764 $abc$40840$n220
.sym 49770 $abc$40840$n226
.sym 49775 $abc$40840$n222
.sym 49781 $abc$40840$n220
.sym 49786 por_rst
.sym 49788 $abc$40840$n7261
.sym 49791 por_rst
.sym 49793 $abc$40840$n7259
.sym 49798 $abc$40840$n7256
.sym 49800 por_rst
.sym 49803 $abc$40840$n7260
.sym 49805 por_rst
.sym 49807 $abc$40840$n2548
.sym 49808 clk12_$glb_clk
.sym 49810 $abc$40840$n3826
.sym 49811 basesoc_ctrl_storage[8]
.sym 49812 $abc$40840$n6062_1
.sym 49813 $abc$40840$n6058_1
.sym 49814 $abc$40840$n6057_1
.sym 49815 $abc$40840$n5895_1
.sym 49816 $abc$40840$n6059_1
.sym 49817 $abc$40840$n6041_1
.sym 49820 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 49821 VexRiscv._zz_198_
.sym 49822 $abc$40840$n3823
.sym 49823 $abc$40840$n3725
.sym 49824 $abc$40840$n138
.sym 49825 basesoc_dat_w[7]
.sym 49826 $abc$40840$n3834
.sym 49827 $abc$40840$n2548
.sym 49828 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 49829 array_muxed0[4]
.sym 49830 $abc$40840$n3834
.sym 49831 $abc$40840$n4980
.sym 49832 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 49833 basesoc_uart_phy_storage[4]
.sym 49835 basesoc_ctrl_bus_errors[20]
.sym 49836 basesoc_adr[0]
.sym 49837 $abc$40840$n2254
.sym 49838 por_rst
.sym 49839 basesoc_adr[0]
.sym 49840 basesoc_adr[3]
.sym 49841 $abc$40840$n130
.sym 49842 serial_rx
.sym 49843 basesoc_uart_phy_storage[28]
.sym 49844 $abc$40840$n3727_1
.sym 49845 slave_sel_r[0]
.sym 49851 $abc$40840$n5896_1
.sym 49853 $abc$40840$n6060_1
.sym 49854 basesoc_ctrl_bus_errors[7]
.sym 49855 basesoc_ctrl_storage[19]
.sym 49856 $abc$40840$n3711
.sym 49857 $abc$40840$n6811_1
.sym 49859 $abc$40840$n6056_1
.sym 49860 $abc$40840$n6086_1
.sym 49861 $abc$40840$n6072_1
.sym 49862 $abc$40840$n6083
.sym 49863 $abc$40840$n6085
.sym 49864 basesoc_ctrl_bus_errors[23]
.sym 49866 $abc$40840$n6073_1
.sym 49867 $abc$40840$n7053
.sym 49868 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 49870 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 49871 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 49872 $abc$40840$n5895_1
.sym 49873 $abc$40840$n3758
.sym 49875 $abc$40840$n3826
.sym 49877 basesoc_uart_phy_rx_busy
.sym 49878 $abc$40840$n3834
.sym 49879 $abc$40840$n6057_1
.sym 49880 $abc$40840$n3730_1
.sym 49881 $abc$40840$n6059_1
.sym 49882 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 49884 $abc$40840$n3730_1
.sym 49885 $abc$40840$n6057_1
.sym 49886 basesoc_ctrl_storage[19]
.sym 49887 $abc$40840$n6059_1
.sym 49890 $abc$40840$n3711
.sym 49892 $abc$40840$n6056_1
.sym 49893 $abc$40840$n6060_1
.sym 49896 $abc$40840$n6073_1
.sym 49897 $abc$40840$n3711
.sym 49898 $abc$40840$n6811_1
.sym 49899 $abc$40840$n6072_1
.sym 49903 $abc$40840$n5896_1
.sym 49904 $abc$40840$n5895_1
.sym 49905 $abc$40840$n3758
.sym 49908 $abc$40840$n6086_1
.sym 49910 $abc$40840$n3834
.sym 49911 basesoc_ctrl_bus_errors[7]
.sym 49914 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 49915 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 49916 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 49917 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 49920 $abc$40840$n7053
.sym 49921 basesoc_uart_phy_rx_busy
.sym 49926 $abc$40840$n6085
.sym 49927 $abc$40840$n6083
.sym 49928 $abc$40840$n3826
.sym 49929 basesoc_ctrl_bus_errors[23]
.sym 49931 clk12_$glb_clk
.sym 49932 sys_rst_$glb_sr
.sym 49933 $abc$40840$n122
.sym 49934 $abc$40840$n124
.sym 49935 $abc$40840$n6064_1
.sym 49936 $abc$40840$n6077_1
.sym 49937 $abc$40840$n6076_1
.sym 49938 $abc$40840$n6078_1
.sym 49939 $abc$40840$n6063_1
.sym 49940 $abc$40840$n6066_1
.sym 49941 VexRiscv._zz_79_[5]
.sym 49943 basesoc_dat_w[7]
.sym 49944 VexRiscv._zz_79_[5]
.sym 49945 basesoc_vexriscv_dbus_adr[7]
.sym 49946 $abc$40840$n2516
.sym 49947 slave_sel_r[1]
.sym 49948 basesoc_ctrl_bus_errors[7]
.sym 49949 $abc$40840$n6060_1
.sym 49950 basesoc_vexriscv_ibus_adr[6]
.sym 49951 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 49952 $PACKER_VCC_NET
.sym 49953 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 49954 $abc$40840$n3834
.sym 49956 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 49957 $abc$40840$n7
.sym 49958 $abc$40840$n3731
.sym 49959 $abc$40840$n6745
.sym 49960 basesoc_ctrl_bus_errors[29]
.sym 49962 $abc$40840$n3855
.sym 49963 $abc$40840$n3731
.sym 49964 $abc$40840$n2497
.sym 49965 basesoc_ctrl_bus_errors[30]
.sym 49966 basesoc_ctrl_storage[30]
.sym 49968 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 49974 $abc$40840$n3829
.sym 49975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 49976 basesoc_ctrl_bus_errors[21]
.sym 49977 basesoc_ctrl_bus_errors[15]
.sym 49978 $abc$40840$n6084_1
.sym 49979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 49980 $abc$40840$n112
.sym 49981 basesoc_ctrl_bus_errors[13]
.sym 49982 $abc$40840$n3731
.sym 49983 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 49984 basesoc_ctrl_bus_errors[29]
.sym 49985 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 49986 $abc$40840$n3730_1
.sym 49987 basesoc_adr[2]
.sym 49988 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 49990 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 49991 $abc$40840$n6809_1
.sym 49992 basesoc_adr[1]
.sym 49996 $abc$40840$n3823
.sym 49998 basesoc_uart_phy_storage[26]
.sym 49999 $abc$40840$n6810_1
.sym 50000 basesoc_adr[3]
.sym 50001 $abc$40840$n130
.sym 50002 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 50004 basesoc_adr[0]
.sym 50007 $abc$40840$n130
.sym 50008 basesoc_adr[0]
.sym 50009 basesoc_adr[1]
.sym 50010 basesoc_uart_phy_storage[26]
.sym 50013 $abc$40840$n3731
.sym 50014 basesoc_adr[2]
.sym 50015 $abc$40840$n6809_1
.sym 50016 basesoc_ctrl_bus_errors[21]
.sym 50019 $abc$40840$n112
.sym 50020 $abc$40840$n3730_1
.sym 50021 $abc$40840$n3829
.sym 50022 basesoc_ctrl_bus_errors[29]
.sym 50025 basesoc_ctrl_bus_errors[15]
.sym 50026 $abc$40840$n6084_1
.sym 50028 $abc$40840$n3823
.sym 50032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 50039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 50043 $abc$40840$n6810_1
.sym 50044 basesoc_ctrl_bus_errors[13]
.sym 50045 $abc$40840$n3823
.sym 50046 basesoc_adr[3]
.sym 50049 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 50050 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 50051 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 50052 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 50053 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 50054 clk12_$glb_clk
.sym 50058 $abc$40840$n6735
.sym 50059 $abc$40840$n6737
.sym 50060 $abc$40840$n6739
.sym 50061 $abc$40840$n6741
.sym 50062 $abc$40840$n6743
.sym 50063 $abc$40840$n6745
.sym 50064 $abc$40840$n6073
.sym 50065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 50066 array_muxed1[15]
.sym 50067 basesoc_uart_phy_storage[19]
.sym 50068 $abc$40840$n3829
.sym 50069 $abc$40840$n6694
.sym 50070 $abc$40840$n3823
.sym 50071 basesoc_ctrl_bus_errors[15]
.sym 50072 basesoc_ctrl_bus_errors[22]
.sym 50073 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 50074 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 50075 basesoc_ctrl_bus_errors[12]
.sym 50076 $abc$40840$n2271
.sym 50077 basesoc_ctrl_bus_errors[13]
.sym 50078 basesoc_vexriscv_ibus_adr[3]
.sym 50079 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 50082 $abc$40840$n3823
.sym 50084 $abc$40840$n3730_1
.sym 50086 basesoc_adr[0]
.sym 50088 waittimer2_count[0]
.sym 50091 basesoc_adr[0]
.sym 50099 $abc$40840$n4373_1
.sym 50100 basesoc_ctrl_storage[22]
.sym 50101 $abc$40840$n6731
.sym 50105 eventmanager_status_w[2]
.sym 50106 user_btn2
.sym 50108 $PACKER_VCC_NET
.sym 50110 $abc$40840$n3730_1
.sym 50112 $abc$40840$n4398_1
.sym 50113 waittimer2_count[0]
.sym 50115 $abc$40840$n6735
.sym 50116 $abc$40840$n3727_1
.sym 50120 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 50121 sys_rst
.sym 50123 $abc$40840$n6694
.sym 50124 $abc$40840$n2497
.sym 50125 $abc$40840$n6739
.sym 50126 $abc$40840$n110
.sym 50130 $abc$40840$n6731
.sym 50132 user_btn2
.sym 50136 sys_rst
.sym 50138 eventmanager_status_w[2]
.sym 50139 user_btn2
.sym 50142 $abc$40840$n110
.sym 50143 $abc$40840$n3727_1
.sym 50144 $abc$40840$n3730_1
.sym 50145 basesoc_ctrl_storage[22]
.sym 50148 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 50149 $abc$40840$n4373_1
.sym 50150 $abc$40840$n6694
.sym 50151 $abc$40840$n4398_1
.sym 50154 waittimer2_count[0]
.sym 50156 $PACKER_VCC_NET
.sym 50162 $abc$40840$n6739
.sym 50163 user_btn2
.sym 50166 $abc$40840$n6735
.sym 50168 user_btn2
.sym 50176 $abc$40840$n2497
.sym 50177 clk12_$glb_clk
.sym 50178 sys_rst_$glb_sr
.sym 50179 $abc$40840$n6747
.sym 50180 $abc$40840$n6749
.sym 50181 $abc$40840$n6751
.sym 50182 $abc$40840$n6753
.sym 50183 $abc$40840$n6755
.sym 50184 $abc$40840$n6757
.sym 50185 $abc$40840$n6759
.sym 50186 $abc$40840$n6761
.sym 50188 $abc$40840$n6741
.sym 50189 slave_sel[1]
.sym 50190 VexRiscv._zz_41_[13]
.sym 50191 waittimer2_count[0]
.sym 50192 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 50193 $abc$40840$n4373_1
.sym 50194 waittimer2_count[8]
.sym 50195 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 50196 basesoc_ctrl_storage[22]
.sym 50197 $abc$40840$n4373_1
.sym 50198 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 50199 waittimer2_count[5]
.sym 50200 basesoc_ctrl_bus_errors[21]
.sym 50201 eventmanager_status_w[2]
.sym 50203 $abc$40840$n2283
.sym 50205 VexRiscv._zz_35_[3]
.sym 50206 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 50207 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 50208 VexRiscv.execute_to_memory_IS_DIV
.sym 50210 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 50211 $abc$40840$n2516
.sym 50212 $abc$40840$n110
.sym 50213 VexRiscv.execute_to_memory_IS_DIV
.sym 50214 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 50221 $abc$40840$n4248_1
.sym 50222 $abc$40840$n3647_1
.sym 50223 $abc$40840$n3758
.sym 50224 user_btn2
.sym 50225 sys_rst
.sym 50229 basesoc_uart_phy_storage[3]
.sym 50230 basesoc_adr[1]
.sym 50232 basesoc_uart_phy_storage[11]
.sym 50233 basesoc_we
.sym 50234 waittimer2_count[11]
.sym 50235 $abc$40840$n3731
.sym 50237 $abc$40840$n6749
.sym 50239 $abc$40840$n6753
.sym 50240 basesoc_uart_phy_storage[19]
.sym 50241 $abc$40840$n6757
.sym 50242 basesoc_uart_phy_storage[27]
.sym 50244 waittimer2_count[9]
.sym 50245 waittimer2_count[13]
.sym 50246 basesoc_adr[0]
.sym 50247 $abc$40840$n2497
.sym 50250 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 50251 basesoc_adr[0]
.sym 50255 user_btn2
.sym 50256 $abc$40840$n6749
.sym 50259 $abc$40840$n6757
.sym 50262 user_btn2
.sym 50265 waittimer2_count[13]
.sym 50266 waittimer2_count[9]
.sym 50268 waittimer2_count[11]
.sym 50271 basesoc_uart_phy_storage[11]
.sym 50272 basesoc_uart_phy_storage[27]
.sym 50273 basesoc_adr[1]
.sym 50274 basesoc_adr[0]
.sym 50277 basesoc_we
.sym 50278 sys_rst
.sym 50279 $abc$40840$n3731
.sym 50280 $abc$40840$n3758
.sym 50283 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 50284 $abc$40840$n3647_1
.sym 50285 $abc$40840$n4248_1
.sym 50289 user_btn2
.sym 50290 $abc$40840$n6753
.sym 50295 basesoc_adr[1]
.sym 50296 basesoc_uart_phy_storage[19]
.sym 50297 basesoc_adr[0]
.sym 50298 basesoc_uart_phy_storage[3]
.sym 50299 $abc$40840$n2497
.sym 50300 clk12_$glb_clk
.sym 50301 sys_rst_$glb_sr
.sym 50302 $abc$40840$n6763
.sym 50303 waittimer2_count[12]
.sym 50304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 50305 waittimer2_count[16]
.sym 50306 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 50307 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 50308 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 50309 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 50312 $abc$40840$n4949_1
.sym 50313 basesoc_dat_w[6]
.sym 50314 basesoc_vexriscv_ibus_adr[3]
.sym 50315 $PACKER_VCC_NET
.sym 50316 $abc$40840$n4980
.sym 50318 $abc$40840$n3647_1
.sym 50319 basesoc_uart_phy_rx_busy
.sym 50320 $abc$40840$n4980
.sym 50321 VexRiscv._zz_194_[3]
.sym 50322 slave_sel_r[1]
.sym 50324 $abc$40840$n2283
.sym 50326 VexRiscv._zz_194_[22]
.sym 50327 serial_rx
.sym 50328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 50330 $abc$40840$n3993
.sym 50331 $abc$40840$n2283
.sym 50332 $abc$40840$n2603
.sym 50333 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 50334 VexRiscv._zz_79_[3]
.sym 50335 basesoc_uart_phy_storage[28]
.sym 50336 $abc$40840$n4980
.sym 50337 $abc$40840$n130
.sym 50344 $abc$40840$n4256_1
.sym 50346 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 50348 $abc$40840$n4262_1
.sym 50350 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 50351 VexRiscv._zz_35_[1]
.sym 50353 $abc$40840$n4263
.sym 50354 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 50356 $abc$40840$n4247
.sym 50359 $abc$40840$n3993
.sym 50363 VexRiscv.memory_arbitration_isValid
.sym 50364 $abc$40840$n4257
.sym 50365 $abc$40840$n4991
.sym 50366 $abc$40840$n5308_1
.sym 50367 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 50368 VexRiscv.execute_to_memory_IS_DIV
.sym 50370 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 50371 $abc$40840$n3647_1
.sym 50372 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 50373 VexRiscv.execute_to_memory_IS_DIV
.sym 50374 $abc$40840$n3647_1
.sym 50376 VexRiscv.memory_arbitration_isValid
.sym 50377 VexRiscv.execute_to_memory_IS_DIV
.sym 50378 $abc$40840$n4247
.sym 50379 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 50382 $abc$40840$n4257
.sym 50384 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 50385 $abc$40840$n3647_1
.sym 50388 VexRiscv.memory_arbitration_isValid
.sym 50389 $abc$40840$n4256_1
.sym 50390 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 50391 VexRiscv.execute_to_memory_IS_DIV
.sym 50396 $abc$40840$n5308_1
.sym 50397 $abc$40840$n3993
.sym 50400 VexRiscv.memory_arbitration_isValid
.sym 50401 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 50402 VexRiscv.execute_to_memory_IS_DIV
.sym 50403 $abc$40840$n4262_1
.sym 50406 $abc$40840$n3647_1
.sym 50408 $abc$40840$n4263
.sym 50409 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 50412 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 50414 $abc$40840$n4991
.sym 50420 VexRiscv._zz_35_[1]
.sym 50423 clk12_$glb_clk
.sym 50424 VexRiscv.reset_$glb_sr
.sym 50425 $abc$40840$n4814
.sym 50426 $abc$40840$n2603
.sym 50427 $abc$40840$n3951
.sym 50430 basesoc_uart_phy_storage[10]
.sym 50431 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 50432 $abc$40840$n5308_1
.sym 50434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 50435 VexRiscv._zz_50_[8]
.sym 50438 $abc$40840$n5311_1
.sym 50439 $abc$40840$n4427
.sym 50440 $abc$40840$n4989_1
.sym 50443 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 50444 $abc$40840$n6763
.sym 50445 $abc$40840$n4445
.sym 50446 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 50447 VexRiscv._zz_35_[6]
.sym 50448 $PACKER_VCC_NET
.sym 50449 VexRiscv.memory_arbitration_isValid
.sym 50450 $abc$40840$n3855
.sym 50451 $abc$40840$n4991
.sym 50452 $abc$40840$n2254
.sym 50453 $abc$40840$n4378
.sym 50454 VexRiscv._zz_195_[32]
.sym 50455 VexRiscv._zz_35_[25]
.sym 50457 $abc$40840$n7
.sym 50458 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 50459 $abc$40840$n2642
.sym 50460 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 50466 VexRiscv._zz_35_[1]
.sym 50467 VexRiscv.memory_arbitration_isValid
.sym 50468 $abc$40840$n4254_1
.sym 50469 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 50471 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 50475 basesoc_dat_w[2]
.sym 50476 VexRiscv._zz_35_[4]
.sym 50477 $abc$40840$n2287
.sym 50479 $abc$40840$n4378
.sym 50481 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 50482 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 50485 VexRiscv.execute_to_memory_IS_DIV
.sym 50486 $abc$40840$n4253
.sym 50488 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 50489 $abc$40840$n4393_1
.sym 50490 $abc$40840$n3993
.sym 50491 $abc$40840$n3647_1
.sym 50493 $abc$40840$n4446
.sym 50494 basesoc_dat_w[6]
.sym 50495 basesoc_dat_w[4]
.sym 50499 basesoc_dat_w[2]
.sym 50505 VexRiscv.memory_arbitration_isValid
.sym 50506 $abc$40840$n4253
.sym 50507 VexRiscv.execute_to_memory_IS_DIV
.sym 50508 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 50511 basesoc_dat_w[4]
.sym 50517 VexRiscv._zz_35_[4]
.sym 50518 $abc$40840$n4446
.sym 50520 $abc$40840$n4378
.sym 50523 $abc$40840$n3647_1
.sym 50525 $abc$40840$n4254_1
.sym 50526 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 50529 $abc$40840$n3993
.sym 50530 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 50531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 50532 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 50538 basesoc_dat_w[6]
.sym 50542 VexRiscv._zz_35_[1]
.sym 50543 $abc$40840$n4393_1
.sym 50544 $abc$40840$n4378
.sym 50545 $abc$40840$n2287
.sym 50546 clk12_$glb_clk
.sym 50547 sys_rst_$glb_sr
.sym 50548 $abc$40840$n5310_1
.sym 50549 $abc$40840$n2613
.sym 50550 VexRiscv.execute_arbitration_isValid
.sym 50551 $abc$40840$n3681
.sym 50552 $abc$40840$n5567
.sym 50553 $abc$40840$n5594
.sym 50554 $abc$40840$n3955
.sym 50555 $abc$40840$n4991
.sym 50556 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 50559 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 50560 $abc$40840$n4460
.sym 50561 basesoc_vexriscv_ibus_adr[20]
.sym 50562 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 50563 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 50565 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 50566 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 50567 VexRiscv._zz_190_
.sym 50568 $abc$40840$n6779
.sym 50569 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 50570 $abc$40840$n4488
.sym 50571 $PACKER_VCC_NET
.sym 50572 VexRiscv._zz_190_
.sym 50573 basesoc_uart_phy_storage[28]
.sym 50574 VexRiscv._zz_194_[2]
.sym 50575 $abc$40840$n235
.sym 50576 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 50577 VexRiscv._zz_50_[9]
.sym 50578 $abc$40840$n4938_1
.sym 50579 VexRiscv._zz_194_[29]
.sym 50581 basesoc_uart_phy_storage[30]
.sym 50582 VexRiscv._zz_194_[1]
.sym 50583 $abc$40840$n4392_1
.sym 50591 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 50592 $abc$40840$n4437
.sym 50595 $abc$40840$n4003
.sym 50597 $abc$40840$n233
.sym 50598 VexRiscv._zz_35_[3]
.sym 50599 VexRiscv._zz_194_[5]
.sym 50600 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 50602 $abc$40840$n4980
.sym 50603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 50604 $abc$40840$n4938_1
.sym 50606 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 50611 $abc$40840$n3997
.sym 50612 $abc$40840$n4991
.sym 50613 $abc$40840$n4378
.sym 50614 VexRiscv._zz_195_[32]
.sym 50615 $abc$40840$n3994
.sym 50616 $abc$40840$n2589
.sym 50619 $abc$40840$n4950
.sym 50620 VexRiscv._zz_195_[5]
.sym 50622 VexRiscv._zz_195_[5]
.sym 50623 VexRiscv._zz_194_[5]
.sym 50624 VexRiscv._zz_195_[32]
.sym 50628 $abc$40840$n4950
.sym 50629 $abc$40840$n4938_1
.sym 50631 VexRiscv._zz_35_[3]
.sym 50634 $abc$40840$n4003
.sym 50635 $abc$40840$n3994
.sym 50636 $abc$40840$n3997
.sym 50637 $abc$40840$n233
.sym 50640 $abc$40840$n4378
.sym 50642 $abc$40840$n4437
.sym 50643 VexRiscv._zz_35_[3]
.sym 50646 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 50647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 50648 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 50649 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 50652 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 50653 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 50655 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 50659 $abc$40840$n4991
.sym 50664 $abc$40840$n4991
.sym 50667 $abc$40840$n4980
.sym 50668 $abc$40840$n2589
.sym 50669 clk12_$glb_clk
.sym 50670 VexRiscv.reset_$glb_sr
.sym 50671 $abc$40840$n2594
.sym 50672 $abc$40840$n5332_1
.sym 50673 $abc$40840$n3994
.sym 50674 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 50675 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 50676 $abc$40840$n2592
.sym 50677 $abc$40840$n3997
.sym 50678 $abc$40840$n3661_1
.sym 50679 VexRiscv._zz_190_
.sym 50680 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 50681 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 50682 VexRiscv._zz_193_[25]
.sym 50683 $abc$40840$n233
.sym 50684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 50685 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 50686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 50687 VexRiscv._zz_311_
.sym 50688 $abc$40840$n4991
.sym 50689 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 50690 $abc$40840$n5310_1
.sym 50691 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 50693 $abc$40840$n4472
.sym 50694 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 50695 $abc$40840$n2283
.sym 50696 VexRiscv._zz_194_[30]
.sym 50697 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 50698 VexRiscv._zz_194_[6]
.sym 50699 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 50700 VexRiscv._zz_195_[2]
.sym 50701 VexRiscv._zz_194_[6]
.sym 50702 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 50703 $abc$40840$n2591
.sym 50704 $abc$40840$n110
.sym 50706 VexRiscv._zz_195_[5]
.sym 50712 $abc$40840$n3647_1
.sym 50713 VexRiscv._zz_194_[2]
.sym 50714 $abc$40840$n2591
.sym 50715 VexRiscv._zz_194_[6]
.sym 50717 $abc$40840$n4320
.sym 50719 VexRiscv._zz_194_[5]
.sym 50720 $abc$40840$n4980
.sym 50721 VexRiscv.memory_arbitration_isValid
.sym 50723 $abc$40840$n233
.sym 50724 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 50725 VexRiscv._zz_194_[10]
.sym 50727 $abc$40840$n4991
.sym 50729 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 50731 VexRiscv._zz_194_[9]
.sym 50733 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 50735 VexRiscv.execute_to_memory_IS_DIV
.sym 50737 VexRiscv._zz_321_[0]
.sym 50740 $abc$40840$n4319_1
.sym 50741 VexRiscv._zz_311_
.sym 50742 VexRiscv._zz_194_[1]
.sym 50743 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 50745 $abc$40840$n233
.sym 50747 $abc$40840$n4991
.sym 50748 $abc$40840$n4980
.sym 50751 VexRiscv._zz_194_[6]
.sym 50753 VexRiscv._zz_194_[5]
.sym 50754 VexRiscv._zz_311_
.sym 50757 VexRiscv._zz_321_[0]
.sym 50758 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 50763 VexRiscv.execute_to_memory_IS_DIV
.sym 50764 VexRiscv.memory_arbitration_isValid
.sym 50765 $abc$40840$n4319_1
.sym 50766 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 50769 $abc$40840$n3647_1
.sym 50770 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 50772 $abc$40840$n4320
.sym 50777 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 50778 $abc$40840$n4991
.sym 50782 VexRiscv._zz_194_[2]
.sym 50783 VexRiscv._zz_311_
.sym 50784 VexRiscv._zz_194_[1]
.sym 50787 VexRiscv._zz_194_[9]
.sym 50788 VexRiscv._zz_194_[10]
.sym 50790 VexRiscv._zz_311_
.sym 50791 $abc$40840$n2591
.sym 50792 clk12_$glb_clk
.sym 50793 VexRiscv.reset_$glb_sr
.sym 50794 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 50795 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 50796 $abc$40840$n5564
.sym 50797 $abc$40840$n5648_1
.sym 50798 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 50799 $abc$40840$n3995
.sym 50800 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 50801 $abc$40840$n5585
.sym 50802 $abc$40840$n4378
.sym 50804 VexRiscv._zz_193_[24]
.sym 50806 $abc$40840$n4508
.sym 50807 $PACKER_VCC_NET
.sym 50808 VexRiscv._zz_194_[7]
.sym 50809 $abc$40840$n233
.sym 50811 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 50812 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 50814 $abc$40840$n4980
.sym 50815 $abc$40840$n4993
.sym 50816 $abc$40840$n3647_1
.sym 50819 user_led3
.sym 50820 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 50821 VexRiscv._zz_195_[9]
.sym 50822 VexRiscv._zz_194_[31]
.sym 50823 VexRiscv.execute_arbitration_isValid
.sym 50824 $abc$40840$n2283
.sym 50825 $abc$40840$n3926
.sym 50826 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 50827 serial_rx
.sym 50828 VexRiscv._zz_195_[3]
.sym 50829 $abc$40840$n3932
.sym 50836 $abc$40840$n5572
.sym 50838 $abc$40840$n5585
.sym 50839 $abc$40840$n5573
.sym 50840 VexRiscv._zz_319_
.sym 50841 $abc$40840$n5560
.sym 50844 VexRiscv._zz_194_[2]
.sym 50848 VexRiscv._zz_194_[31]
.sym 50849 VexRiscv._zz_194_[4]
.sym 50850 $abc$40840$n5584
.sym 50851 $abc$40840$n5647
.sym 50853 $abc$40840$n5563
.sym 50854 $abc$40840$n5648_1
.sym 50855 VexRiscv._zz_195_[4]
.sym 50857 VexRiscv._zz_194_[30]
.sym 50859 VexRiscv._zz_311_
.sym 50860 VexRiscv._zz_195_[32]
.sym 50861 $abc$40840$n5564
.sym 50863 VexRiscv._zz_194_[3]
.sym 50866 $abc$40840$n5561
.sym 50868 VexRiscv._zz_194_[31]
.sym 50870 VexRiscv._zz_194_[30]
.sym 50871 VexRiscv._zz_311_
.sym 50874 $abc$40840$n5564
.sym 50875 $abc$40840$n5563
.sym 50876 VexRiscv._zz_319_
.sym 50881 VexRiscv._zz_194_[3]
.sym 50882 VexRiscv._zz_194_[2]
.sym 50883 VexRiscv._zz_311_
.sym 50886 VexRiscv._zz_319_
.sym 50888 $abc$40840$n5585
.sym 50889 $abc$40840$n5584
.sym 50892 VexRiscv._zz_195_[32]
.sym 50893 VexRiscv._zz_194_[4]
.sym 50894 VexRiscv._zz_195_[4]
.sym 50898 VexRiscv._zz_319_
.sym 50899 $abc$40840$n5560
.sym 50901 $abc$40840$n5561
.sym 50904 $abc$40840$n5647
.sym 50905 VexRiscv._zz_319_
.sym 50907 $abc$40840$n5648_1
.sym 50910 $abc$40840$n5572
.sym 50911 $abc$40840$n5573
.sym 50912 VexRiscv._zz_319_
.sym 50915 clk12_$glb_clk
.sym 50916 $abc$40840$n233_$glb_sr
.sym 50918 VexRiscv._zz_195_[1]
.sym 50919 VexRiscv._zz_195_[2]
.sym 50920 VexRiscv._zz_195_[3]
.sym 50921 VexRiscv._zz_195_[4]
.sym 50922 VexRiscv._zz_195_[5]
.sym 50923 VexRiscv._zz_195_[6]
.sym 50924 VexRiscv._zz_195_[7]
.sym 50925 VexRiscv.CsrPlugin_hadException
.sym 50926 VexRiscv._zz_334_
.sym 50927 VexRiscv._zz_334_
.sym 50929 VexRiscv.CsrPlugin_exception
.sym 50930 $abc$40840$n5070_1
.sym 50932 VexRiscv.decode_to_execute_IS_MUL
.sym 50933 $abc$40840$n8284
.sym 50934 basesoc_dat_w[5]
.sym 50935 VexRiscv.CsrPlugin_hadException
.sym 50936 VexRiscv._zz_79_[25]
.sym 50937 $PACKER_VCC_NET
.sym 50938 $abc$40840$n4413_1
.sym 50939 $PACKER_VCC_NET
.sym 50940 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 50942 $abc$40840$n7071
.sym 50943 $abc$40840$n3855
.sym 50944 VexRiscv._zz_194_[9]
.sym 50945 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 50946 VexRiscv._zz_195_[32]
.sym 50947 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 50948 $abc$40840$n7864
.sym 50949 $abc$40840$n7
.sym 50950 $abc$40840$n7863
.sym 50951 VexRiscv._zz_328_
.sym 50960 $abc$40840$n3710
.sym 50962 VexRiscv._zz_321_[4]
.sym 50969 $abc$40840$n3855
.sym 50970 VexRiscv._zz_195_[32]
.sym 50971 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 50973 VexRiscv._zz_321_[1]
.sym 50977 VexRiscv._zz_321_[0]
.sym 50979 user_led3
.sym 50980 VexRiscv._zz_321_[2]
.sym 50981 VexRiscv._zz_321_[6]
.sym 50982 VexRiscv._zz_194_[28]
.sym 50986 VexRiscv._zz_170_[0]
.sym 50987 VexRiscv._zz_195_[28]
.sym 50988 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 50989 VexRiscv._zz_170_[1]
.sym 50991 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 50992 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 50993 VexRiscv._zz_170_[1]
.sym 50994 VexRiscv._zz_170_[0]
.sym 50997 VexRiscv._zz_194_[28]
.sym 50999 VexRiscv._zz_195_[32]
.sym 51000 VexRiscv._zz_195_[28]
.sym 51004 VexRiscv._zz_321_[0]
.sym 51010 VexRiscv._zz_321_[2]
.sym 51015 VexRiscv._zz_321_[1]
.sym 51022 VexRiscv._zz_321_[4]
.sym 51030 VexRiscv._zz_321_[6]
.sym 51033 user_led3
.sym 51034 $abc$40840$n3710
.sym 51036 $abc$40840$n3855
.sym 51038 clk12_$glb_clk
.sym 51039 sys_rst_$glb_sr
.sym 51040 VexRiscv._zz_195_[8]
.sym 51041 VexRiscv._zz_195_[9]
.sym 51042 VexRiscv._zz_195_[10]
.sym 51043 VexRiscv._zz_195_[11]
.sym 51044 VexRiscv._zz_195_[12]
.sym 51045 VexRiscv._zz_195_[13]
.sym 51046 VexRiscv._zz_195_[14]
.sym 51047 VexRiscv._zz_195_[15]
.sym 51048 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 51049 $abc$40840$n6669
.sym 51051 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 51052 $PACKER_VCC_NET
.sym 51053 VexRiscv._zz_195_[6]
.sym 51054 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 51055 VexRiscv._zz_190_
.sym 51056 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 51057 VexRiscv._zz_195_[7]
.sym 51059 VexRiscv.CsrPlugin_mepc[9]
.sym 51060 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 51061 $abc$40840$n3895_1
.sym 51062 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 51063 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 51064 VexRiscv._zz_194_[17]
.sym 51065 basesoc_uart_phy_storage[28]
.sym 51066 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 51067 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 51068 VexRiscv.CsrPlugin_mepc[19]
.sym 51069 basesoc_uart_phy_storage[30]
.sym 51070 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 51071 VexRiscv._zz_194_[29]
.sym 51072 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 51073 VexRiscv._zz_195_[28]
.sym 51074 VexRiscv._zz_193_[31]
.sym 51075 VexRiscv.CsrPlugin_mepc[4]
.sym 51081 basesoc_uart_phy_rx_busy
.sym 51083 $abc$40840$n7063
.sym 51084 basesoc_we
.sym 51085 $abc$40840$n7057
.sym 51087 $abc$40840$n7055
.sym 51088 $abc$40840$n7083
.sym 51093 $abc$40840$n7095
.sym 51095 $abc$40840$n7067
.sym 51102 $abc$40840$n7071
.sym 51103 $abc$40840$n3855
.sym 51109 sys_rst
.sym 51112 $abc$40840$n3710
.sym 51114 $abc$40840$n7057
.sym 51116 basesoc_uart_phy_rx_busy
.sym 51121 basesoc_uart_phy_rx_busy
.sym 51122 $abc$40840$n7083
.sym 51126 $abc$40840$n3710
.sym 51127 sys_rst
.sym 51128 $abc$40840$n3855
.sym 51129 basesoc_we
.sym 51132 $abc$40840$n7067
.sym 51133 basesoc_uart_phy_rx_busy
.sym 51140 basesoc_uart_phy_rx_busy
.sym 51141 $abc$40840$n7071
.sym 51145 basesoc_uart_phy_rx_busy
.sym 51147 $abc$40840$n7055
.sym 51150 $abc$40840$n7063
.sym 51152 basesoc_uart_phy_rx_busy
.sym 51156 $abc$40840$n7095
.sym 51157 basesoc_uart_phy_rx_busy
.sym 51161 clk12_$glb_clk
.sym 51162 sys_rst_$glb_sr
.sym 51163 VexRiscv._zz_195_[16]
.sym 51164 VexRiscv._zz_195_[17]
.sym 51165 VexRiscv._zz_195_[18]
.sym 51166 VexRiscv._zz_195_[19]
.sym 51167 VexRiscv._zz_195_[20]
.sym 51168 VexRiscv._zz_195_[21]
.sym 51169 VexRiscv._zz_195_[22]
.sym 51170 VexRiscv._zz_195_[23]
.sym 51171 csrbankarray_csrbank2_dat0_w[4]
.sym 51173 basesoc_uart_phy_storage[23]
.sym 51174 VexRiscv._zz_151_[14]
.sym 51175 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 51176 basesoc_vexriscv_ibus_adr[28]
.sym 51177 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 51178 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 51179 $abc$40840$n7860
.sym 51180 VexRiscv._zz_194_[8]
.sym 51181 $abc$40840$n2461
.sym 51183 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 51184 $abc$40840$n4373_1
.sym 51185 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 51187 VexRiscv._zz_195_[10]
.sym 51188 VexRiscv._zz_194_[30]
.sym 51189 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 51190 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 51191 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 51192 VexRiscv._zz_194_[16]
.sym 51193 VexRiscv._zz_194_[28]
.sym 51194 VexRiscv._zz_194_[15]
.sym 51195 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 51196 $abc$40840$n110
.sym 51197 VexRiscv.CsrPlugin_mepc[10]
.sym 51204 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51206 $abc$40840$n233
.sym 51207 VexRiscv._zz_41_[6]
.sym 51208 VexRiscv._zz_321_[27]
.sym 51211 VexRiscv._zz_321_[21]
.sym 51214 VexRiscv._zz_41_[30]
.sym 51219 VexRiscv._zz_170_[1]
.sym 51220 $abc$40840$n4068
.sym 51223 VexRiscv._zz_321_[20]
.sym 51227 VexRiscv._zz_197_
.sym 51228 VexRiscv._zz_198_
.sym 51230 VexRiscv._zz_288_[1]
.sym 51233 VexRiscv._zz_151_[1]
.sym 51235 VexRiscv._zz_41_[13]
.sym 51240 VexRiscv._zz_321_[21]
.sym 51245 VexRiscv._zz_321_[20]
.sym 51249 VexRiscv._zz_151_[1]
.sym 51250 VexRiscv._zz_288_[1]
.sym 51251 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51255 VexRiscv._zz_41_[30]
.sym 51261 VexRiscv._zz_321_[27]
.sym 51267 VexRiscv._zz_198_
.sym 51268 $abc$40840$n4068
.sym 51269 VexRiscv._zz_197_
.sym 51270 VexRiscv._zz_170_[1]
.sym 51276 VexRiscv._zz_41_[6]
.sym 51282 VexRiscv._zz_41_[13]
.sym 51283 $abc$40840$n233
.sym 51284 clk12_$glb_clk
.sym 51286 VexRiscv._zz_195_[24]
.sym 51287 VexRiscv._zz_195_[25]
.sym 51288 VexRiscv._zz_195_[26]
.sym 51289 VexRiscv._zz_195_[27]
.sym 51290 VexRiscv._zz_195_[28]
.sym 51291 VexRiscv._zz_195_[29]
.sym 51292 VexRiscv._zz_195_[30]
.sym 51293 VexRiscv._zz_195_[31]
.sym 51296 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 51297 VexRiscv._zz_198_
.sym 51298 $abc$40840$n5017
.sym 51299 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 51300 $abc$40840$n233
.sym 51301 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 51302 $abc$40840$n4641
.sym 51303 VexRiscv._zz_41_[6]
.sym 51304 basesoc_vexriscv_ibus_adr[26]
.sym 51305 $abc$40840$n233
.sym 51306 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 51307 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 51308 VexRiscv.decode_to_execute_RS2[25]
.sym 51309 $abc$40840$n3904
.sym 51310 $abc$40840$n7876
.sym 51311 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 51312 $abc$40840$n2283
.sym 51313 $abc$40840$n3932
.sym 51314 VexRiscv._zz_199_[14]
.sym 51315 VexRiscv._zz_194_[31]
.sym 51316 VexRiscv._zz_195_[21]
.sym 51317 VexRiscv._zz_195_[31]
.sym 51318 user_led3
.sym 51319 VexRiscv.CsrPlugin_mepc[17]
.sym 51320 $abc$40840$n2633
.sym 51321 VexRiscv._zz_194_[20]
.sym 51329 VexRiscv.CsrPlugin_hadException
.sym 51330 VexRiscv._zz_151_[12]
.sym 51332 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 51333 VexRiscv._zz_151_[5]
.sym 51334 VexRiscv._zz_288_[6]
.sym 51337 VexRiscv._zz_151_[4]
.sym 51338 $abc$40840$n6653
.sym 51340 VexRiscv._zz_288_[4]
.sym 51341 VexRiscv._zz_288_[5]
.sym 51345 VexRiscv._zz_292_
.sym 51349 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 51351 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 51353 VexRiscv._zz_151_[6]
.sym 51354 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51356 VexRiscv._zz_288_[12]
.sym 51363 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 51367 VexRiscv._zz_292_
.sym 51369 $abc$40840$n6653
.sym 51373 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 51379 VexRiscv._zz_151_[5]
.sym 51380 VexRiscv._zz_288_[5]
.sym 51381 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51384 VexRiscv._zz_288_[4]
.sym 51386 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51387 VexRiscv._zz_151_[4]
.sym 51391 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 51396 VexRiscv._zz_288_[12]
.sym 51398 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51399 VexRiscv._zz_151_[12]
.sym 51402 VexRiscv._zz_288_[6]
.sym 51404 VexRiscv._zz_151_[6]
.sym 51405 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51406 VexRiscv.CsrPlugin_hadException
.sym 51407 clk12_$glb_clk
.sym 51409 VexRiscv._zz_195_[32]
.sym 51410 VexRiscv._zz_41_[19]
.sym 51411 VexRiscv._zz_292_
.sym 51412 $abc$40840$n5762
.sym 51413 $abc$40840$n4496_1
.sym 51414 $abc$40840$n5746
.sym 51415 VexRiscv._zz_41_[29]
.sym 51416 $abc$40840$n5760
.sym 51418 basesoc_dat_w[7]
.sym 51419 basesoc_dat_w[7]
.sym 51421 VexRiscv.CsrPlugin_mtval[20]
.sym 51423 VexRiscv._zz_151_[4]
.sym 51424 VexRiscv.decode_to_execute_RS2[13]
.sym 51425 basesoc_uart_phy_storage[31]
.sym 51426 VexRiscv._zz_288_[2]
.sym 51427 VexRiscv.CsrPlugin_mtval[16]
.sym 51429 $PACKER_VCC_NET
.sym 51430 VexRiscv._zz_41_[30]
.sym 51432 $abc$40840$n7875
.sym 51433 $abc$40840$n6649
.sym 51434 $abc$40840$n5445
.sym 51435 $abc$40840$n4731_1
.sym 51436 $abc$40840$n5382
.sym 51437 $abc$40840$n7
.sym 51438 VexRiscv._zz_41_[28]
.sym 51439 basesoc_uart_phy_storage[23]
.sym 51440 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51441 VexRiscv._zz_198_
.sym 51442 VexRiscv._zz_195_[32]
.sym 51443 $abc$40840$n4110
.sym 51444 $abc$40840$n4126
.sym 51450 $abc$40840$n6651_1
.sym 51457 $abc$40840$n6655
.sym 51459 $abc$40840$n6649
.sym 51461 $abc$40840$n4175
.sym 51466 $abc$40840$n4183
.sym 51469 $abc$40840$n4110
.sym 51476 VexRiscv._zz_292_
.sym 51477 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 51481 $abc$40840$n6657_1
.sym 51483 $abc$40840$n4183
.sym 51484 VexRiscv._zz_292_
.sym 51490 $abc$40840$n6651_1
.sym 51491 VexRiscv._zz_292_
.sym 51496 VexRiscv._zz_292_
.sym 51497 $abc$40840$n4175
.sym 51504 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 51508 VexRiscv._zz_292_
.sym 51510 $abc$40840$n4110
.sym 51513 VexRiscv._zz_292_
.sym 51516 $abc$40840$n6649
.sym 51520 VexRiscv._zz_292_
.sym 51522 $abc$40840$n6655
.sym 51525 VexRiscv._zz_292_
.sym 51528 $abc$40840$n6657_1
.sym 51530 clk12_$glb_clk
.sym 51531 VexRiscv.reset_$glb_sr
.sym 51532 VexRiscv._zz_291_[21]
.sym 51533 VexRiscv._zz_291_[18]
.sym 51534 $abc$40840$n130
.sym 51535 $abc$40840$n4110
.sym 51536 VexRiscv._zz_291_[17]
.sym 51537 $abc$40840$n4095
.sym 51538 VexRiscv._zz_291_[16]
.sym 51539 VexRiscv._zz_291_[15]
.sym 51541 array_muxed1[15]
.sym 51543 basesoc_uart_phy_storage[19]
.sym 51544 $abc$40840$n6651_1
.sym 51545 VexRiscv._zz_199_[18]
.sym 51546 $abc$40840$n2633
.sym 51547 VexRiscv._zz_129_[6]
.sym 51548 VexRiscv.decode_to_execute_RS2[14]
.sym 51549 grant
.sym 51550 $abc$40840$n5029
.sym 51551 $abc$40840$n2653
.sym 51552 $abc$40840$n4626_1
.sym 51553 $abc$40840$n4347
.sym 51554 VexRiscv.decode_to_execute_RS2[20]
.sym 51555 VexRiscv._zz_292_
.sym 51556 VexRiscv._zz_292_
.sym 51557 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 51558 $abc$40840$n5762
.sym 51559 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 51560 $abc$40840$n4347
.sym 51561 VexRiscv._zz_199_[3]
.sym 51562 VexRiscv.CsrPlugin_mepc[4]
.sym 51563 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 51564 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 51565 VexRiscv._zz_193_[31]
.sym 51567 $abc$40840$n6657_1
.sym 51573 $abc$40840$n4093
.sym 51575 VexRiscv._zz_292_
.sym 51576 $abc$40840$n4148
.sym 51581 $abc$40840$n4187
.sym 51584 $abc$40840$n2256
.sym 51585 $abc$40840$n4138
.sym 51590 $abc$40840$n4103
.sym 51593 $abc$40840$n4123
.sym 51600 basesoc_dat_w[6]
.sym 51604 $abc$40840$n4126
.sym 51608 VexRiscv._zz_292_
.sym 51609 $abc$40840$n4148
.sym 51613 VexRiscv._zz_292_
.sym 51614 $abc$40840$n4103
.sym 51618 VexRiscv._zz_292_
.sym 51621 $abc$40840$n4187
.sym 51624 $abc$40840$n4138
.sym 51625 VexRiscv._zz_292_
.sym 51630 VexRiscv._zz_292_
.sym 51632 $abc$40840$n4093
.sym 51637 basesoc_dat_w[6]
.sym 51642 $abc$40840$n4126
.sym 51644 VexRiscv._zz_292_
.sym 51649 $abc$40840$n4123
.sym 51651 VexRiscv._zz_292_
.sym 51652 $abc$40840$n2256
.sym 51653 clk12_$glb_clk
.sym 51654 sys_rst_$glb_sr
.sym 51656 $abc$40840$n5382
.sym 51657 $abc$40840$n5385
.sym 51658 $abc$40840$n5388
.sym 51659 $abc$40840$n5391
.sym 51660 $abc$40840$n5394
.sym 51661 $abc$40840$n5397
.sym 51662 $abc$40840$n5400
.sym 51663 VexRiscv._zz_41_[13]
.sym 51667 $abc$40840$n4093
.sym 51668 VexRiscv._zz_321_[20]
.sym 51669 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 51670 VexRiscv._zz_199_[31]
.sym 51671 $abc$40840$n4939
.sym 51672 VexRiscv._zz_151_[23]
.sym 51673 basesoc_vexriscv_dbus_adr[18]
.sym 51674 VexRiscv.decode_to_execute_RS2[19]
.sym 51675 VexRiscv.execute_to_memory_IS_DIV
.sym 51676 $abc$40840$n5478_1
.sym 51677 $abc$40840$n4187
.sym 51678 $abc$40840$n6655
.sym 51679 $abc$40840$n5337_1
.sym 51680 VexRiscv._zz_151_[14]
.sym 51681 $abc$40840$n4110
.sym 51682 $abc$40840$n4166
.sym 51683 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 51684 $abc$40840$n4132
.sym 51685 $abc$40840$n4095
.sym 51686 VexRiscv._zz_151_[13]
.sym 51688 VexRiscv.CsrPlugin_mepc[10]
.sym 51689 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 51690 $abc$40840$n4161
.sym 51696 VexRiscv._zz_36_[3]
.sym 51701 $abc$40840$n4095
.sym 51704 $abc$40840$n4140
.sym 51706 $abc$40840$n4166
.sym 51712 VexRiscv._zz_198_
.sym 51714 VexRiscv._zz_199_[5]
.sym 51716 VexRiscv._zz_292_
.sym 51718 $abc$40840$n4130
.sym 51719 $abc$40840$n4939
.sym 51720 $abc$40840$n4201
.sym 51721 $abc$40840$n4949_1
.sym 51722 VexRiscv._zz_199_[2]
.sym 51729 VexRiscv._zz_36_[3]
.sym 51730 $abc$40840$n4939
.sym 51731 $abc$40840$n4949_1
.sym 51735 $abc$40840$n4201
.sym 51736 VexRiscv._zz_292_
.sym 51742 VexRiscv._zz_199_[2]
.sym 51743 VexRiscv._zz_198_
.sym 51748 $abc$40840$n4130
.sym 51750 VexRiscv._zz_292_
.sym 51755 VexRiscv._zz_292_
.sym 51756 $abc$40840$n4095
.sym 51760 VexRiscv._zz_198_
.sym 51762 VexRiscv._zz_199_[5]
.sym 51765 VexRiscv._zz_292_
.sym 51766 $abc$40840$n4166
.sym 51771 $abc$40840$n4140
.sym 51772 VexRiscv._zz_292_
.sym 51775 $abc$40840$n2592_$glb_ce
.sym 51776 clk12_$glb_clk
.sym 51778 $abc$40840$n5403
.sym 51779 $abc$40840$n5406
.sym 51780 $abc$40840$n5409
.sym 51781 $abc$40840$n5412
.sym 51782 $abc$40840$n5415
.sym 51783 $abc$40840$n5418
.sym 51784 $abc$40840$n5421
.sym 51785 $abc$40840$n5424
.sym 51788 VexRiscv.CsrPlugin_mepc[4]
.sym 51790 VexRiscv._zz_188_
.sym 51791 VexRiscv.decode_to_execute_RS2[23]
.sym 51792 $abc$40840$n2641
.sym 51793 $abc$40840$n5388
.sym 51794 $abc$40840$n4168
.sym 51795 $abc$40840$n4138
.sym 51796 $abc$40840$n4198
.sym 51797 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 51798 $abc$40840$n4148
.sym 51799 $abc$40840$n4183
.sym 51800 $abc$40840$n4140
.sym 51801 $abc$40840$n5385
.sym 51802 VexRiscv._zz_49_[0]
.sym 51803 VexRiscv.CsrPlugin_mepc[17]
.sym 51804 $abc$40840$n2283
.sym 51805 $abc$40840$n2633
.sym 51806 VexRiscv._zz_151_[14]
.sym 51808 $abc$40840$n5394
.sym 51809 user_led3
.sym 51810 VexRiscv._zz_41_[31]
.sym 51811 $abc$40840$n5403
.sym 51812 VexRiscv._zz_199_[14]
.sym 51813 $abc$40840$n5406
.sym 51819 VexRiscv._zz_199_[14]
.sym 51822 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 51827 VexRiscv.CsrPlugin_mepc[0]
.sym 51828 VexRiscv._zz_292_
.sym 51830 $abc$40840$n4191
.sym 51832 VexRiscv._zz_199_[15]
.sym 51836 $abc$40840$n5336_1
.sym 51837 VexRiscv._zz_44_[1]
.sym 51839 $abc$40840$n5337_1
.sym 51840 VexRiscv._zz_170_[2]
.sym 51841 $abc$40840$n2653
.sym 51842 VexRiscv._zz_44_[0]
.sym 51843 $abc$40840$n5345_1
.sym 51844 $abc$40840$n4132
.sym 51845 VexRiscv.lastStagePc[0]
.sym 51847 VexRiscv._zz_198_
.sym 51849 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 51850 $abc$40840$n4161
.sym 51853 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 51854 $abc$40840$n5337_1
.sym 51855 $abc$40840$n5336_1
.sym 51858 VexRiscv.lastStagePc[0]
.sym 51859 $abc$40840$n2653
.sym 51860 VexRiscv.CsrPlugin_mepc[0]
.sym 51864 $abc$40840$n4161
.sym 51866 VexRiscv._zz_292_
.sym 51870 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 51872 $abc$40840$n5345_1
.sym 51873 $abc$40840$n5337_1
.sym 51878 VexRiscv._zz_199_[15]
.sym 51879 VexRiscv._zz_198_
.sym 51883 VexRiscv._zz_292_
.sym 51885 $abc$40840$n4191
.sym 51888 VexRiscv._zz_44_[1]
.sym 51889 VexRiscv._zz_44_[0]
.sym 51890 VexRiscv._zz_199_[14]
.sym 51891 VexRiscv._zz_170_[2]
.sym 51895 $abc$40840$n4132
.sym 51897 VexRiscv._zz_292_
.sym 51899 clk12_$glb_clk
.sym 51901 $abc$40840$n5427
.sym 51902 $abc$40840$n5430
.sym 51903 $abc$40840$n5433
.sym 51904 $abc$40840$n5436
.sym 51905 $abc$40840$n5439
.sym 51906 $abc$40840$n5442
.sym 51907 $abc$40840$n5445
.sym 51908 $abc$40840$n5448
.sym 51909 $abc$40840$n4103
.sym 51912 $abc$40840$n4103
.sym 51913 VexRiscv.CsrPlugin_mepc[0]
.sym 51914 VexRiscv.decode_to_execute_RS2[18]
.sym 51915 VexRiscv._zz_49_[1]
.sym 51916 VexRiscv.decode_to_execute_RS2[21]
.sym 51917 $abc$40840$n4445_1
.sym 51918 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 51919 $abc$40840$n4103
.sym 51920 $abc$40840$n4468_1
.sym 51921 VexRiscv.CsrPlugin_mepc[4]
.sym 51922 VexRiscv._zz_129_[0]
.sym 51923 VexRiscv._zz_151_[27]
.sym 51924 $abc$40840$n4350
.sym 51925 $abc$40840$n5409
.sym 51926 VexRiscv._zz_170_[2]
.sym 51927 $abc$40840$n4118
.sym 51928 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 51929 $abc$40840$n5345_1
.sym 51930 $abc$40840$n5445
.sym 51931 basesoc_uart_phy_storage[23]
.sym 51932 $abc$40840$n5750
.sym 51933 VexRiscv._zz_198_
.sym 51934 $abc$40840$n5752
.sym 51936 $abc$40840$n4126
.sym 51944 $abc$40840$n2633
.sym 51946 $abc$40840$n3935
.sym 51947 VexRiscv._zz_42_[1]
.sym 51949 VexRiscv._zz_199_[18]
.sym 51950 $abc$40840$n4119
.sym 51951 VexRiscv._zz_199_[22]
.sym 51954 VexRiscv.decode_to_execute_RS2[31]
.sym 51955 VexRiscv._zz_193_[16]
.sym 51956 VexRiscv._zz_193_[30]
.sym 51957 VexRiscv._zz_42_[0]
.sym 51958 VexRiscv._zz_152_
.sym 51959 $abc$40840$n5430
.sym 51962 VexRiscv._zz_198_
.sym 51964 $abc$40840$n233
.sym 51965 $abc$40840$n5472
.sym 51966 VexRiscv._zz_199_[16]
.sym 51968 VexRiscv._zz_199_[17]
.sym 51970 VexRiscv._zz_41_[31]
.sym 51975 VexRiscv._zz_152_
.sym 51976 VexRiscv.decode_to_execute_RS2[31]
.sym 51977 VexRiscv._zz_42_[0]
.sym 51978 VexRiscv._zz_42_[1]
.sym 51983 VexRiscv._zz_199_[16]
.sym 51984 VexRiscv._zz_198_
.sym 51987 VexRiscv._zz_198_
.sym 51988 VexRiscv._zz_199_[18]
.sym 51994 VexRiscv._zz_198_
.sym 51996 VexRiscv._zz_199_[22]
.sym 52001 VexRiscv._zz_198_
.sym 52002 VexRiscv._zz_199_[17]
.sym 52005 $abc$40840$n4119
.sym 52006 $abc$40840$n3935
.sym 52007 VexRiscv._zz_41_[31]
.sym 52012 VexRiscv._zz_193_[30]
.sym 52013 $abc$40840$n233
.sym 52014 $abc$40840$n5472
.sym 52018 VexRiscv._zz_193_[16]
.sym 52019 $abc$40840$n5430
.sym 52020 $abc$40840$n233
.sym 52021 $abc$40840$n2633
.sym 52022 clk12_$glb_clk
.sym 52024 $abc$40840$n5451
.sym 52025 $abc$40840$n5454
.sym 52026 $abc$40840$n5457
.sym 52027 $abc$40840$n5460
.sym 52028 $abc$40840$n5463
.sym 52029 $abc$40840$n5466
.sym 52030 $abc$40840$n5469
.sym 52031 $abc$40840$n5472
.sym 52032 VexRiscv.decode_to_execute_RS2[12]
.sym 52036 VexRiscv.decode_to_execute_RS2[9]
.sym 52037 VexRiscv._zz_286_[1]
.sym 52038 $abc$40840$n4379_1
.sym 52039 VexRiscv._zz_129_[7]
.sym 52040 VexRiscv._zz_151_[1]
.sym 52041 $abc$40840$n4201
.sym 52042 VexRiscv._zz_151_[23]
.sym 52043 VexRiscv._zz_42_[1]
.sym 52044 $abc$40840$n4379_1
.sym 52045 VexRiscv._zz_42_[0]
.sym 52046 $abc$40840$n4123
.sym 52047 VexRiscv._zz_199_[22]
.sym 52048 basesoc_dat_w[3]
.sym 52050 VexRiscv._zz_151_[16]
.sym 52051 $abc$40840$n4347
.sym 52052 VexRiscv._zz_199_[16]
.sym 52053 $abc$40840$n4599_1
.sym 52054 VexRiscv._zz_151_[20]
.sym 52055 VexRiscv._zz_151_[1]
.sym 52056 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 52057 VexRiscv._zz_193_[31]
.sym 52058 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 52059 $abc$40840$n6657_1
.sym 52065 VexRiscv._zz_193_[25]
.sym 52070 VexRiscv._zz_193_[23]
.sym 52075 VexRiscv._zz_193_[26]
.sym 52076 $abc$40840$n233
.sym 52077 VexRiscv._zz_193_[29]
.sym 52078 VexRiscv._zz_193_[28]
.sym 52081 $abc$40840$n5451
.sym 52082 VexRiscv._zz_193_[24]
.sym 52083 $abc$40840$n2633
.sym 52084 $abc$40840$n5460
.sym 52085 $abc$40840$n5463
.sym 52086 $abc$40840$n5466
.sym 52087 $abc$40840$n5469
.sym 52088 VexRiscv._zz_193_[27]
.sym 52090 $abc$40840$n5454
.sym 52091 $abc$40840$n5457
.sym 52093 VexRiscv._zz_197_
.sym 52094 VexRiscv.decode_to_execute_IS_MUL
.sym 52098 $abc$40840$n5454
.sym 52099 VexRiscv._zz_193_[24]
.sym 52100 $abc$40840$n233
.sym 52105 $abc$40840$n233
.sym 52106 VexRiscv._zz_193_[23]
.sym 52107 $abc$40840$n5451
.sym 52110 VexRiscv._zz_193_[25]
.sym 52112 $abc$40840$n233
.sym 52113 $abc$40840$n5457
.sym 52117 VexRiscv.decode_to_execute_IS_MUL
.sym 52118 VexRiscv._zz_197_
.sym 52122 VexRiscv._zz_193_[28]
.sym 52124 $abc$40840$n233
.sym 52125 $abc$40840$n5466
.sym 52128 VexRiscv._zz_193_[27]
.sym 52129 $abc$40840$n5463
.sym 52131 $abc$40840$n233
.sym 52134 $abc$40840$n233
.sym 52136 $abc$40840$n5469
.sym 52137 VexRiscv._zz_193_[29]
.sym 52140 VexRiscv._zz_193_[26]
.sym 52142 $abc$40840$n5460
.sym 52143 $abc$40840$n233
.sym 52144 $abc$40840$n2633
.sym 52145 clk12_$glb_clk
.sym 52147 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 52148 $abc$40840$n5754
.sym 52149 $abc$40840$n5748
.sym 52150 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 52151 $abc$40840$n5742
.sym 52152 $abc$40840$n5756
.sym 52153 $abc$40840$n5736
.sym 52154 $abc$40840$n5788
.sym 52156 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 52159 $abc$40840$n4776_1
.sym 52160 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 52161 VexRiscv._zz_41_[20]
.sym 52162 VexRiscv.decode_to_execute_RS2[17]
.sym 52163 VexRiscv._zz_151_[11]
.sym 52164 VexRiscv.decode_to_execute_RS2[31]
.sym 52165 $abc$40840$n4106
.sym 52166 VexRiscv._zz_151_[29]
.sym 52167 $abc$40840$n233
.sym 52169 VexRiscv.decode_to_execute_IS_DIV
.sym 52170 VexRiscv._zz_151_[23]
.sym 52171 VexRiscv._zz_36_[24]
.sym 52173 VexRiscv._zz_36_[12]
.sym 52174 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 52175 $abc$40840$n5337_1
.sym 52176 $abc$40840$n4161
.sym 52178 $abc$40840$n4110
.sym 52179 $abc$40840$n4166
.sym 52180 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 52181 $abc$40840$n4132
.sym 52182 $abc$40840$n4095
.sym 52188 $abc$40840$n4168
.sym 52189 $abc$40840$n6724_1
.sym 52190 $abc$40840$n2285
.sym 52191 VexRiscv._zz_151_[18]
.sym 52192 $abc$40840$n4161
.sym 52194 $abc$40840$n3926
.sym 52195 VexRiscv._zz_151_[27]
.sym 52196 $abc$40840$n4159
.sym 52197 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 52198 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 52199 $abc$40840$n4081
.sym 52200 $abc$40840$n4607_1
.sym 52201 VexRiscv._zz_288_[29]
.sym 52204 VexRiscv._zz_151_[29]
.sym 52205 $abc$40840$n4166
.sym 52206 VexRiscv._zz_151_[23]
.sym 52208 basesoc_dat_w[3]
.sym 52209 VexRiscv.decode_to_execute_IS_DIV
.sym 52211 VexRiscv._zz_199_[31]
.sym 52213 $abc$40840$n4599_1
.sym 52214 basesoc_dat_w[7]
.sym 52221 VexRiscv._zz_151_[29]
.sym 52222 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 52223 VexRiscv._zz_288_[29]
.sym 52227 VexRiscv._zz_151_[18]
.sym 52228 $abc$40840$n4168
.sym 52229 $abc$40840$n4166
.sym 52230 VexRiscv._zz_151_[29]
.sym 52233 VexRiscv._zz_151_[23]
.sym 52234 $abc$40840$n4159
.sym 52235 $abc$40840$n4161
.sym 52236 VexRiscv._zz_151_[27]
.sym 52239 basesoc_dat_w[7]
.sym 52245 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 52246 VexRiscv._zz_199_[31]
.sym 52247 $abc$40840$n4081
.sym 52248 VexRiscv.decode_to_execute_IS_DIV
.sym 52251 $abc$40840$n6724_1
.sym 52252 $abc$40840$n4599_1
.sym 52253 $abc$40840$n4607_1
.sym 52254 $abc$40840$n3926
.sym 52259 basesoc_dat_w[3]
.sym 52263 VexRiscv.decode_to_execute_IS_DIV
.sym 52264 $abc$40840$n4081
.sym 52265 VexRiscv._zz_199_[31]
.sym 52266 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 52267 $abc$40840$n2285
.sym 52268 clk12_$glb_clk
.sym 52269 sys_rst_$glb_sr
.sym 52270 $abc$40840$n6825_1
.sym 52271 basesoc_uart_phy_storage[12]
.sym 52272 $abc$40840$n4089
.sym 52273 $abc$40840$n6767_1
.sym 52274 $abc$40840$n5796
.sym 52275 $abc$40840$n6768
.sym 52276 VexRiscv._zz_36_[24]
.sym 52277 $abc$40840$n5790
.sym 52278 VexRiscv._zz_198_
.sym 52282 $abc$40840$n4921_1
.sym 52283 VexRiscv._zz_199_[27]
.sym 52284 basesoc_vexriscv_dbus_adr[28]
.sym 52285 VexRiscv.decode_to_execute_RS2[30]
.sym 52286 VexRiscv.execute_LightShifterPlugin_isActive
.sym 52287 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 52288 $abc$40840$n2641
.sym 52289 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 52290 $abc$40840$n3926
.sym 52291 VexRiscv._zz_44_[0]
.sym 52292 VexRiscv._zz_198_
.sym 52293 VexRiscv._zz_199_[27]
.sym 52294 VexRiscv._zz_151_[14]
.sym 52295 VexRiscv._zz_199_[4]
.sym 52296 user_led3
.sym 52297 VexRiscv._zz_170_[1]
.sym 52298 VexRiscv._zz_49_[0]
.sym 52299 VexRiscv.CsrPlugin_mepc[17]
.sym 52301 VexRiscv._zz_47_[0]
.sym 52302 VexRiscv._zz_199_[11]
.sym 52303 $abc$40840$n3932
.sym 52304 $abc$40840$n2283
.sym 52305 $abc$40840$n6719_1
.sym 52311 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 52312 $abc$40840$n4165
.sym 52314 $abc$40840$n3932
.sym 52318 $abc$40840$n6723_1
.sym 52319 $abc$40840$n4804
.sym 52320 VexRiscv._zz_49_[1]
.sym 52321 $abc$40840$n4158
.sym 52322 $abc$40840$n8284
.sym 52323 VexRiscv._zz_151_[13]
.sym 52324 VexRiscv._zz_49_[0]
.sym 52327 $abc$40840$n3932
.sym 52328 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 52329 $abc$40840$n4605_1
.sym 52330 VexRiscv._zz_151_[19]
.sym 52331 $abc$40840$n4126
.sym 52332 VexRiscv._zz_151_[24]
.sym 52333 $abc$40840$n4347
.sym 52334 $abc$40840$n6756
.sym 52338 $abc$40840$n4110
.sym 52341 $abc$40840$n4132
.sym 52342 $abc$40840$n4345
.sym 52345 $abc$40840$n4165
.sym 52347 $abc$40840$n4158
.sym 52350 $abc$40840$n3932
.sym 52351 $abc$40840$n4345
.sym 52352 $abc$40840$n6723_1
.sym 52353 $abc$40840$n4605_1
.sym 52357 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 52358 $abc$40840$n4347
.sym 52362 VexRiscv._zz_151_[19]
.sym 52365 $abc$40840$n4110
.sym 52370 $abc$40840$n4126
.sym 52371 VexRiscv._zz_151_[13]
.sym 52375 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 52380 $abc$40840$n4345
.sym 52381 $abc$40840$n6756
.sym 52382 $abc$40840$n3932
.sym 52383 $abc$40840$n4804
.sym 52386 $abc$40840$n4132
.sym 52387 VexRiscv._zz_49_[1]
.sym 52388 VexRiscv._zz_151_[24]
.sym 52389 VexRiscv._zz_49_[0]
.sym 52390 $abc$40840$n8284
.sym 52391 clk12_$glb_clk
.sym 52393 $abc$40840$n4144
.sym 52394 $abc$40840$n4088
.sym 52395 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 52396 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 52397 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 52398 $abc$40840$n4145
.sym 52399 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 52400 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 52401 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 52402 VexRiscv._zz_334_
.sym 52405 VexRiscv._zz_151_[5]
.sym 52406 VexRiscv._zz_49_[1]
.sym 52407 grant
.sym 52408 $abc$40840$n4361_1
.sym 52411 VexRiscv._zz_151_[29]
.sym 52412 VexRiscv.lastStagePc[5]
.sym 52413 $abc$40840$n4806
.sym 52414 VexRiscv._zz_49_[1]
.sym 52415 $abc$40840$n4129
.sym 52416 VexRiscv._zz_170_[1]
.sym 52417 $abc$40840$n4126
.sym 52418 VexRiscv._zz_151_[24]
.sym 52420 $abc$40840$n5345_1
.sym 52423 VexRiscv._zz_41_[4]
.sym 52434 VexRiscv._zz_151_[12]
.sym 52435 $abc$40840$n4106
.sym 52436 $abc$40840$n4148
.sym 52437 $abc$40840$n4109
.sym 52438 $abc$40840$n4172
.sym 52439 $abc$40840$n4098
.sym 52442 $abc$40840$n4157
.sym 52443 VexRiscv._zz_151_[11]
.sym 52444 $abc$40840$n4101
.sym 52448 VexRiscv._zz_151_[3]
.sym 52450 $abc$40840$n4144
.sym 52451 $abc$40840$n4088
.sym 52452 $abc$40840$n8284
.sym 52454 VexRiscv._zz_151_[14]
.sym 52455 $abc$40840$n4189
.sym 52456 $abc$40840$n4105
.sym 52457 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 52458 VexRiscv._zz_49_[0]
.sym 52459 $abc$40840$n4099
.sym 52461 $abc$40840$n6657_1
.sym 52462 VexRiscv._zz_49_[1]
.sym 52465 $abc$40840$n4103
.sym 52467 $abc$40840$n4172
.sym 52468 $abc$40840$n4157
.sym 52469 $abc$40840$n4144
.sym 52470 $abc$40840$n4189
.sym 52474 $abc$40840$n6657_1
.sym 52475 VexRiscv._zz_151_[3]
.sym 52479 VexRiscv._zz_151_[11]
.sym 52481 $abc$40840$n4103
.sym 52485 $abc$40840$n4088
.sym 52487 $abc$40840$n4098
.sym 52492 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 52497 $abc$40840$n4101
.sym 52498 $abc$40840$n4105
.sym 52499 $abc$40840$n4109
.sym 52500 $abc$40840$n4099
.sym 52504 $abc$40840$n4106
.sym 52505 VexRiscv._zz_151_[14]
.sym 52509 VexRiscv._zz_49_[0]
.sym 52510 VexRiscv._zz_151_[12]
.sym 52511 VexRiscv._zz_49_[1]
.sym 52512 $abc$40840$n4148
.sym 52513 $abc$40840$n8284
.sym 52514 clk12_$glb_clk
.sym 52516 VexRiscv.CsrPlugin_mepc[29]
.sym 52517 $abc$40840$n4177
.sym 52518 VexRiscv.CsrPlugin_mepc[17]
.sym 52519 $abc$40840$n5395_1
.sym 52520 $abc$40840$n5371_1
.sym 52521 $abc$40840$n6719_1
.sym 52522 $abc$40840$n4090
.sym 52528 VexRiscv._zz_151_[6]
.sym 52529 user_led0
.sym 52530 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 52531 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 52532 VexRiscv._zz_151_[12]
.sym 52533 $abc$40840$n4501_1
.sym 52534 VexRiscv.CsrPlugin_mepc[9]
.sym 52535 $abc$40840$n2653
.sym 52536 VexRiscv._zz_170_[1]
.sym 52537 VexRiscv._zz_170_[2]
.sym 52538 VexRiscv._zz_129_[4]
.sym 52539 $abc$40840$n4761_1
.sym 52540 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 52546 VexRiscv._zz_151_[20]
.sym 52547 $abc$40840$n6657_1
.sym 52557 $abc$40840$n4187
.sym 52558 VexRiscv._zz_151_[6]
.sym 52559 $abc$40840$n4173
.sym 52561 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 52566 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 52569 $abc$40840$n4183
.sym 52570 $abc$40840$n4175
.sym 52571 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 52574 $abc$40840$n4177
.sym 52575 $abc$40840$n8284
.sym 52580 $abc$40840$n2653
.sym 52581 $abc$40840$n4181
.sym 52582 VexRiscv._zz_151_[5]
.sym 52583 VexRiscv.CsrPlugin_mepc[4]
.sym 52584 $abc$40840$n4185
.sym 52586 VexRiscv.lastStagePc[4]
.sym 52587 VexRiscv._zz_151_[7]
.sym 52591 VexRiscv._zz_151_[6]
.sym 52593 $abc$40840$n4183
.sym 52597 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 52602 VexRiscv._zz_151_[5]
.sym 52604 $abc$40840$n4175
.sym 52609 $abc$40840$n4187
.sym 52610 VexRiscv._zz_151_[7]
.sym 52614 $abc$40840$n4173
.sym 52615 $abc$40840$n4177
.sym 52616 $abc$40840$n4185
.sym 52617 $abc$40840$n4181
.sym 52621 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 52627 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 52632 VexRiscv.CsrPlugin_mepc[4]
.sym 52633 VexRiscv.lastStagePc[4]
.sym 52634 $abc$40840$n2653
.sym 52636 $abc$40840$n8284
.sym 52637 clk12_$glb_clk
.sym 52647 $abc$40840$n4093
.sym 52648 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 52650 $abc$40840$n4178
.sym 52651 VexRiscv.lastStagePc[15]
.sym 52652 VexRiscv._zz_41_[10]
.sym 52653 $abc$40840$n4187
.sym 52654 VexRiscv.CsrPlugin_mepc[29]
.sym 52656 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 52658 VexRiscv.CsrPlugin_mepc[17]
.sym 52660 $abc$40840$n5337_1
.sym 52671 VexRiscv.reset
.sym 52683 VexRiscv.reset
.sym 52705 VexRiscv.reset
.sym 52713 $abc$40840$n231
.sym 52737 $abc$40840$n231
.sym 52758 $abc$40840$n3733_1
.sym 52772 $PACKER_VCC_NET
.sym 52867 basesoc_uart_phy_uart_clk_txen
.sym 52868 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 52869 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 52870 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 52871 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 52872 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 52873 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 52874 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 52881 $abc$40840$n6478_1
.sym 52884 $abc$40840$n5880_1
.sym 52885 $PACKER_VCC_NET
.sym 52888 $abc$40840$n5880_1
.sym 52896 $abc$40840$n7180
.sym 52922 basesoc_dat_w[3]
.sym 52927 basesoc_ctrl_storage[26]
.sym 52932 basesoc_uart_phy_storage[0]
.sym 52944 basesoc_uart_phy_storage[0]
.sym 52947 csrbankarray_csrbank3_bitbang_en0_w
.sym 52950 $abc$40840$n6019
.sym 52956 basesoc_uart_phy_tx_busy
.sym 52960 $abc$40840$n3731
.sym 52961 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 52963 $abc$40840$n7138
.sym 52970 csrbankarray_csrbank3_bitbang0_w[1]
.sym 52971 $abc$40840$n7132
.sym 52984 $abc$40840$n7132
.sym 52985 basesoc_uart_phy_tx_busy
.sym 52995 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 52996 basesoc_uart_phy_storage[0]
.sym 53002 $abc$40840$n7138
.sym 53004 basesoc_uart_phy_tx_busy
.sym 53019 csrbankarray_csrbank3_bitbang_en0_w
.sym 53020 $abc$40840$n3731
.sym 53021 csrbankarray_csrbank3_bitbang0_w[1]
.sym 53022 $abc$40840$n6019
.sym 53024 clk12_$glb_clk
.sym 53025 sys_rst_$glb_sr
.sym 53027 $abc$40840$n7134
.sym 53028 $abc$40840$n7136
.sym 53029 $abc$40840$n7138
.sym 53030 $abc$40840$n7140
.sym 53031 $abc$40840$n7142
.sym 53032 $abc$40840$n7144
.sym 53033 $abc$40840$n7146
.sym 53035 $PACKER_VCC_NET
.sym 53036 $PACKER_VCC_NET
.sym 53038 $abc$40840$n6488_1
.sym 53039 $abc$40840$n7012
.sym 53040 basesoc_timer0_value_status[8]
.sym 53041 $abc$40840$n6347_1
.sym 53043 csrbankarray_csrbank3_bitbang_en0_w
.sym 53044 basesoc_uart_tx_fifo_level0[2]
.sym 53046 $abc$40840$n7015
.sym 53047 spiflash_bus_dat_r[24]
.sym 53049 basesoc_timer0_reload_storage[15]
.sym 53053 basesoc_uart_phy_storage[7]
.sym 53055 basesoc_uart_phy_storage[2]
.sym 53056 $abc$40840$n3734
.sym 53058 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 53060 $abc$40840$n124
.sym 53070 basesoc_ctrl_reset_reset_r
.sym 53071 basesoc_dat_w[2]
.sym 53079 spiflash_miso
.sym 53082 $abc$40840$n3734
.sym 53088 basesoc_dat_w[3]
.sym 53094 $abc$40840$n2258
.sym 53102 basesoc_dat_w[2]
.sym 53108 basesoc_ctrl_reset_reset_r
.sym 53113 basesoc_dat_w[3]
.sym 53136 $abc$40840$n3734
.sym 53137 spiflash_miso
.sym 53146 $abc$40840$n2258
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 $abc$40840$n7148
.sym 53150 $abc$40840$n7150
.sym 53151 $abc$40840$n7152
.sym 53152 $abc$40840$n7154
.sym 53153 $abc$40840$n7156
.sym 53154 $abc$40840$n7158
.sym 53155 $abc$40840$n7160
.sym 53156 $abc$40840$n7162
.sym 53159 $abc$40840$n2613
.sym 53162 basesoc_uart_tx_fifo_level0[3]
.sym 53163 basesoc_uart_tx_fifo_do_read
.sym 53164 array_muxed0[13]
.sym 53165 $abc$40840$n2514
.sym 53166 array_muxed0[7]
.sym 53167 basesoc_dat_w[2]
.sym 53169 array_muxed0[11]
.sym 53171 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 53172 $PACKER_VCC_NET
.sym 53173 $abc$40840$n5
.sym 53174 $abc$40840$n7180
.sym 53175 $abc$40840$n7178
.sym 53177 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 53178 basesoc_dat_w[1]
.sym 53179 sys_rst
.sym 53181 basesoc_uart_phy_tx_busy
.sym 53183 basesoc_uart_phy_storage[15]
.sym 53184 basesoc_uart_phy_storage[14]
.sym 53194 $abc$40840$n3730_1
.sym 53199 basesoc_ctrl_storage[24]
.sym 53200 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 53201 $abc$40840$n2229
.sym 53202 basesoc_dat_w[1]
.sym 53203 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 53205 sys_rst
.sym 53208 basesoc_adr[3]
.sym 53209 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 53211 basesoc_ctrl_storage[16]
.sym 53212 basesoc_adr[2]
.sym 53216 $abc$40840$n3734
.sym 53219 $PACKER_VCC_NET
.sym 53220 $abc$40840$n3733_1
.sym 53222 $nextpnr_ICESTORM_LC_20$O
.sym 53224 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 53228 $auto$alumacc.cc:474:replace_alu$4111.C[2]
.sym 53230 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 53236 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 53238 $auto$alumacc.cc:474:replace_alu$4111.C[2]
.sym 53241 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 53242 $PACKER_VCC_NET
.sym 53248 basesoc_dat_w[1]
.sym 53249 sys_rst
.sym 53259 basesoc_adr[2]
.sym 53261 basesoc_adr[3]
.sym 53262 $abc$40840$n3734
.sym 53265 basesoc_ctrl_storage[16]
.sym 53266 $abc$40840$n3730_1
.sym 53267 $abc$40840$n3733_1
.sym 53268 basesoc_ctrl_storage[24]
.sym 53269 $abc$40840$n2229
.sym 53270 clk12_$glb_clk
.sym 53271 VexRiscv.reset_$glb_sr
.sym 53272 $abc$40840$n7164
.sym 53273 $abc$40840$n7166
.sym 53274 $abc$40840$n7168
.sym 53275 $abc$40840$n7170
.sym 53276 $abc$40840$n7172
.sym 53277 $abc$40840$n7174
.sym 53278 $abc$40840$n7176
.sym 53279 $abc$40840$n7178
.sym 53284 basesoc_ctrl_reset_reset_r
.sym 53285 basesoc_uart_tx_fifo_level0[4]
.sym 53287 basesoc_uart_phy_storage[12]
.sym 53288 basesoc_uart_tx_fifo_level0[1]
.sym 53289 $abc$40840$n2229
.sym 53290 array_muxed0[6]
.sym 53292 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 53294 array_muxed0[8]
.sym 53295 spiflash_bus_dat_r[11]
.sym 53297 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 53299 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 53301 $abc$40840$n5
.sym 53302 basesoc_uart_phy_storage[10]
.sym 53303 basesoc_uart_phy_storage[20]
.sym 53304 basesoc_uart_phy_storage[27]
.sym 53305 basesoc_uart_phy_storage[31]
.sym 53306 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 53307 $abc$40840$n3711
.sym 53313 basesoc_uart_phy_storage[17]
.sym 53314 basesoc_adr[0]
.sym 53316 basesoc_uart_phy_storage[31]
.sym 53318 basesoc_uart_phy_storage[28]
.sym 53319 $abc$40840$n5911_1
.sym 53322 basesoc_adr[0]
.sym 53323 $abc$40840$n5902_1
.sym 53326 basesoc_uart_phy_storage[7]
.sym 53327 basesoc_uart_phy_storage[23]
.sym 53332 $abc$40840$n124
.sym 53333 $abc$40840$n5901_1
.sym 53335 basesoc_uart_phy_storage[12]
.sym 53337 $abc$40840$n3758
.sym 53338 $abc$40840$n7166
.sym 53340 basesoc_adr[1]
.sym 53341 basesoc_uart_phy_tx_busy
.sym 53342 $abc$40840$n7174
.sym 53343 basesoc_uart_phy_storage[15]
.sym 53344 $abc$40840$n5910_1
.sym 53347 $abc$40840$n5902_1
.sym 53348 $abc$40840$n5901_1
.sym 53349 $abc$40840$n3758
.sym 53353 $abc$40840$n5910_1
.sym 53354 $abc$40840$n3758
.sym 53355 $abc$40840$n5911_1
.sym 53358 basesoc_uart_phy_storage[12]
.sym 53359 basesoc_adr[0]
.sym 53360 basesoc_adr[1]
.sym 53361 basesoc_uart_phy_storage[28]
.sym 53365 $abc$40840$n7166
.sym 53366 basesoc_uart_phy_tx_busy
.sym 53370 basesoc_uart_phy_storage[17]
.sym 53371 basesoc_adr[0]
.sym 53372 basesoc_adr[1]
.sym 53373 $abc$40840$n124
.sym 53376 basesoc_uart_phy_tx_busy
.sym 53377 $abc$40840$n7174
.sym 53382 basesoc_adr[0]
.sym 53383 basesoc_uart_phy_storage[15]
.sym 53384 basesoc_adr[1]
.sym 53385 basesoc_uart_phy_storage[31]
.sym 53388 basesoc_adr[0]
.sym 53389 basesoc_adr[1]
.sym 53390 basesoc_uart_phy_storage[23]
.sym 53391 basesoc_uart_phy_storage[7]
.sym 53393 clk12_$glb_clk
.sym 53394 sys_rst_$glb_sr
.sym 53395 $abc$40840$n7180
.sym 53396 $abc$40840$n7182
.sym 53397 $abc$40840$n7184
.sym 53398 $abc$40840$n7186
.sym 53399 $abc$40840$n7188
.sym 53400 $abc$40840$n7190
.sym 53401 $abc$40840$n7192
.sym 53402 $abc$40840$n7194
.sym 53405 basesoc_uart_phy_storage[12]
.sym 53407 $abc$40840$n98
.sym 53408 $abc$40840$n2516
.sym 53409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 53411 $abc$40840$n2281
.sym 53413 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 53414 $abc$40840$n2281
.sym 53415 eventmanager_status_w[1]
.sym 53416 basesoc_uart_phy_rx_busy
.sym 53417 basesoc_timer0_value[8]
.sym 53418 basesoc_timer0_value_status[25]
.sym 53419 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 53421 $abc$40840$n136
.sym 53422 basesoc_ctrl_storage[11]
.sym 53424 basesoc_ctrl_storage[26]
.sym 53426 user_btn2
.sym 53427 $abc$40840$n3733_1
.sym 53428 basesoc_uart_phy_storage[0]
.sym 53429 array_muxed0[2]
.sym 53430 basesoc_uart_phy_storage[18]
.sym 53436 $abc$40840$n6036_1
.sym 53438 $abc$40840$n3710
.sym 53441 $abc$40840$n6050_1
.sym 53443 $abc$40840$n6038_1
.sym 53444 $abc$40840$n6813_1
.sym 53450 $abc$40840$n6807_1
.sym 53453 basesoc_uart_phy_tx_busy
.sym 53454 $abc$40840$n7184
.sym 53455 $abc$40840$n7186
.sym 53456 $abc$40840$n7188
.sym 53457 $abc$40840$n6076_1
.sym 53458 $abc$40840$n7192
.sym 53461 $abc$40840$n7182
.sym 53466 $abc$40840$n6041_1
.sym 53467 $abc$40840$n3711
.sym 53470 basesoc_uart_phy_tx_busy
.sym 53471 $abc$40840$n7188
.sym 53475 basesoc_uart_phy_tx_busy
.sym 53477 $abc$40840$n7186
.sym 53481 $abc$40840$n7182
.sym 53484 basesoc_uart_phy_tx_busy
.sym 53489 basesoc_uart_phy_tx_busy
.sym 53490 $abc$40840$n7184
.sym 53493 $abc$40840$n3711
.sym 53494 $abc$40840$n6041_1
.sym 53495 $abc$40840$n6036_1
.sym 53496 $abc$40840$n6038_1
.sym 53499 $abc$40840$n6813_1
.sym 53500 $abc$40840$n3710
.sym 53501 $abc$40840$n6076_1
.sym 53502 $abc$40840$n3711
.sym 53505 $abc$40840$n7192
.sym 53508 basesoc_uart_phy_tx_busy
.sym 53511 $abc$40840$n6050_1
.sym 53512 $abc$40840$n3710
.sym 53513 $abc$40840$n6807_1
.sym 53514 $abc$40840$n3711
.sym 53516 clk12_$glb_clk
.sym 53517 sys_rst_$glb_sr
.sym 53518 $abc$40840$n7035
.sym 53519 $abc$40840$n6039_1
.sym 53520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 53521 basesoc_uart_phy_storage[20]
.sym 53522 basesoc_uart_phy_storage[1]
.sym 53523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 53524 $abc$40840$n6046_1
.sym 53525 basesoc_uart_phy_storage[25]
.sym 53530 $abc$40840$n6813_1
.sym 53531 basesoc_adr[0]
.sym 53532 slave_sel_r[0]
.sym 53533 por_rst
.sym 53534 basesoc_bus_wishbone_dat_r[6]
.sym 53535 $abc$40840$n6470_1
.sym 53536 basesoc_timer0_value_status[13]
.sym 53537 basesoc_adr[3]
.sym 53538 $abc$40840$n6807_1
.sym 53539 $abc$40840$n132
.sym 53540 basesoc_uart_phy_storage[28]
.sym 53541 basesoc_uart_phy_storage[0]
.sym 53542 basesoc_uart_phy_storage[2]
.sym 53543 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 53544 $abc$40840$n124
.sym 53545 basesoc_uart_phy_rx_busy
.sym 53546 $abc$40840$n9
.sym 53547 basesoc_uart_phy_storage[7]
.sym 53549 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 53550 basesoc_ctrl_bus_errors[10]
.sym 53551 $abc$40840$n6062_1
.sym 53552 basesoc_uart_phy_storage[26]
.sym 53553 basesoc_uart_phy_storage[30]
.sym 53560 basesoc_ctrl_storage[8]
.sym 53561 basesoc_ctrl_bus_errors[10]
.sym 53562 $abc$40840$n6037_1
.sym 53563 basesoc_uart_phy_storage[4]
.sym 53564 $abc$40840$n3823
.sym 53565 basesoc_dat_w[7]
.sym 53567 basesoc_ctrl_bus_errors[0]
.sym 53569 basesoc_adr[1]
.sym 53570 $abc$40840$n2431
.sym 53571 $abc$40840$n106
.sym 53573 basesoc_ctrl_reset_reset_r
.sym 53574 $abc$40840$n3834
.sym 53576 $abc$40840$n6039_1
.sym 53577 $abc$40840$n6040_1
.sym 53579 basesoc_ctrl_bus_errors[8]
.sym 53581 $abc$40840$n3727_1
.sym 53583 $abc$40840$n6051_1
.sym 53584 basesoc_ctrl_storage[26]
.sym 53586 $abc$40840$n6053_1
.sym 53587 $abc$40840$n3733_1
.sym 53589 basesoc_adr[0]
.sym 53590 $abc$40840$n138
.sym 53592 $abc$40840$n3834
.sym 53593 basesoc_ctrl_bus_errors[0]
.sym 53595 $abc$40840$n6037_1
.sym 53599 basesoc_ctrl_bus_errors[8]
.sym 53600 $abc$40840$n3823
.sym 53606 basesoc_dat_w[7]
.sym 53610 $abc$40840$n3733_1
.sym 53611 $abc$40840$n3727_1
.sym 53612 $abc$40840$n106
.sym 53613 basesoc_ctrl_storage[26]
.sym 53617 basesoc_ctrl_reset_reset_r
.sym 53622 $abc$40840$n3823
.sym 53623 $abc$40840$n6053_1
.sym 53624 $abc$40840$n6051_1
.sym 53625 basesoc_ctrl_bus_errors[10]
.sym 53628 basesoc_uart_phy_storage[4]
.sym 53629 basesoc_adr[0]
.sym 53630 $abc$40840$n138
.sym 53631 basesoc_adr[1]
.sym 53634 $abc$40840$n6039_1
.sym 53635 $abc$40840$n6040_1
.sym 53636 basesoc_ctrl_storage[8]
.sym 53637 $abc$40840$n3727_1
.sym 53638 $abc$40840$n2431
.sym 53639 clk12_$glb_clk
.sym 53640 sys_rst_$glb_sr
.sym 53641 $abc$40840$n6051_1
.sym 53642 $abc$40840$n2498
.sym 53643 $abc$40840$n6052_1
.sym 53644 $abc$40840$n6065_1
.sym 53645 $abc$40840$n3741
.sym 53646 basesoc_uart_phy_storage[18]
.sym 53647 basesoc_uart_phy_storage[2]
.sym 53648 waittimer2_count[1]
.sym 53649 VexRiscv._zz_194_[22]
.sym 53650 $abc$40840$n5594
.sym 53651 $abc$40840$n5594
.sym 53652 VexRiscv._zz_194_[22]
.sym 53653 basesoc_ctrl_bus_errors[0]
.sym 53654 $abc$40840$n7
.sym 53655 $abc$40840$n4287
.sym 53656 $abc$40840$n2271
.sym 53657 basesoc_ctrl_bus_errors[1]
.sym 53658 $abc$40840$n2431
.sym 53659 $abc$40840$n106
.sym 53661 basesoc_timer0_value[10]
.sym 53662 array_muxed0[3]
.sym 53663 basesoc_timer0_load_storage[8]
.sym 53664 $PACKER_VCC_NET
.sym 53665 sys_rst
.sym 53666 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 53668 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 53669 user_btn2
.sym 53670 basesoc_ctrl_bus_errors[19]
.sym 53671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 53672 waittimer2_count[1]
.sym 53673 $abc$40840$n5
.sym 53674 basesoc_uart_phy_storage[15]
.sym 53675 basesoc_uart_phy_storage[29]
.sym 53676 basesoc_uart_phy_storage[14]
.sym 53682 basesoc_adr[2]
.sym 53683 basesoc_adr[1]
.sym 53685 $abc$40840$n6058_1
.sym 53686 $abc$40840$n3725
.sym 53687 basesoc_ctrl_storage[0]
.sym 53690 $abc$40840$n122
.sym 53691 $abc$40840$n3823
.sym 53692 basesoc_ctrl_storage[11]
.sym 53693 basesoc_ctrl_reset_reset_r
.sym 53694 basesoc_ctrl_bus_errors[19]
.sym 53695 basesoc_ctrl_storage[27]
.sym 53696 $abc$40840$n6063_1
.sym 53697 $abc$40840$n6066_1
.sym 53698 $abc$40840$n3826
.sym 53699 $abc$40840$n3733_1
.sym 53700 $abc$40840$n2254
.sym 53701 $abc$40840$n6065_1
.sym 53702 basesoc_adr[0]
.sym 53703 basesoc_ctrl_bus_errors[27]
.sym 53705 basesoc_adr[3]
.sym 53706 basesoc_ctrl_bus_errors[24]
.sym 53707 basesoc_ctrl_bus_errors[11]
.sym 53708 $abc$40840$n3731
.sym 53709 $abc$40840$n3727_1
.sym 53711 $abc$40840$n3829
.sym 53713 $abc$40840$n136
.sym 53715 basesoc_adr[2]
.sym 53716 $abc$40840$n3731
.sym 53718 basesoc_adr[3]
.sym 53724 basesoc_ctrl_reset_reset_r
.sym 53728 $abc$40840$n6063_1
.sym 53729 $abc$40840$n6066_1
.sym 53730 $abc$40840$n6065_1
.sym 53733 $abc$40840$n3733_1
.sym 53734 basesoc_ctrl_storage[27]
.sym 53735 basesoc_ctrl_bus_errors[19]
.sym 53736 $abc$40840$n3826
.sym 53739 $abc$40840$n3823
.sym 53741 basesoc_ctrl_bus_errors[11]
.sym 53742 $abc$40840$n6058_1
.sym 53745 basesoc_adr[1]
.sym 53746 $abc$40840$n136
.sym 53747 $abc$40840$n122
.sym 53748 basesoc_adr[0]
.sym 53751 $abc$40840$n3727_1
.sym 53752 basesoc_ctrl_bus_errors[27]
.sym 53753 $abc$40840$n3829
.sym 53754 basesoc_ctrl_storage[11]
.sym 53757 basesoc_ctrl_storage[0]
.sym 53758 $abc$40840$n3725
.sym 53759 basesoc_ctrl_bus_errors[24]
.sym 53760 $abc$40840$n3829
.sym 53761 $abc$40840$n2254
.sym 53762 clk12_$glb_clk
.sym 53763 sys_rst_$glb_sr
.sym 53764 $abc$40840$n3738
.sym 53765 $abc$40840$n114
.sym 53766 $abc$40840$n116
.sym 53767 $abc$40840$n112
.sym 53768 $abc$40840$n3745_1
.sym 53769 $abc$40840$n3739_1
.sym 53770 $abc$40840$n3740
.sym 53771 $abc$40840$n3737
.sym 53774 $abc$40840$n2592
.sym 53775 slave_sel_r[0]
.sym 53777 $abc$40840$n3823
.sym 53778 basesoc_adr[0]
.sym 53779 $abc$40840$n5880_1
.sym 53780 waittimer2_count[0]
.sym 53781 $abc$40840$n3730_1
.sym 53783 array_muxed0[8]
.sym 53785 $abc$40840$n2498
.sym 53786 array_muxed0[0]
.sym 53787 basesoc_ctrl_reset_reset_r
.sym 53789 $abc$40840$n5
.sym 53790 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 53791 $abc$40840$n176
.sym 53792 basesoc_ctrl_bus_errors[24]
.sym 53794 basesoc_uart_phy_storage[18]
.sym 53795 $abc$40840$n3737
.sym 53796 basesoc_uart_phy_storage[2]
.sym 53797 basesoc_ctrl_bus_errors[31]
.sym 53798 basesoc_uart_phy_storage[10]
.sym 53799 VexRiscv._zz_194_[12]
.sym 53805 $abc$40840$n3826
.sym 53807 $abc$40840$n2281
.sym 53809 basesoc_ctrl_bus_errors[14]
.sym 53810 basesoc_ctrl_bus_errors[20]
.sym 53812 basesoc_ctrl_bus_errors[22]
.sym 53813 basesoc_ctrl_bus_errors[12]
.sym 53814 $abc$40840$n108
.sym 53815 $abc$40840$n6064_1
.sym 53817 $abc$40840$n3829
.sym 53819 $abc$40840$n3727_1
.sym 53820 $abc$40840$n3823
.sym 53821 basesoc_ctrl_storage[30]
.sym 53822 $abc$40840$n7
.sym 53823 $abc$40840$n116
.sym 53824 $abc$40840$n3733_1
.sym 53825 $abc$40840$n120
.sym 53829 $abc$40840$n3730_1
.sym 53830 basesoc_ctrl_bus_errors[30]
.sym 53831 $abc$40840$n6079
.sym 53832 $abc$40840$n6077_1
.sym 53833 $abc$40840$n5
.sym 53834 $abc$40840$n6078_1
.sym 53835 $abc$40840$n3823
.sym 53839 $abc$40840$n7
.sym 53844 $abc$40840$n5
.sym 53850 $abc$40840$n3823
.sym 53851 basesoc_ctrl_bus_errors[12]
.sym 53852 $abc$40840$n116
.sym 53853 $abc$40840$n3730_1
.sym 53856 $abc$40840$n3829
.sym 53857 $abc$40840$n6078_1
.sym 53859 basesoc_ctrl_bus_errors[30]
.sym 53862 $abc$40840$n3826
.sym 53863 $abc$40840$n6079
.sym 53864 $abc$40840$n6077_1
.sym 53865 basesoc_ctrl_bus_errors[22]
.sym 53868 $abc$40840$n3733_1
.sym 53869 basesoc_ctrl_storage[30]
.sym 53870 $abc$40840$n3823
.sym 53871 basesoc_ctrl_bus_errors[14]
.sym 53874 $abc$40840$n120
.sym 53875 $abc$40840$n6064_1
.sym 53877 $abc$40840$n3733_1
.sym 53880 basesoc_ctrl_bus_errors[20]
.sym 53881 $abc$40840$n3826
.sym 53882 $abc$40840$n3727_1
.sym 53883 $abc$40840$n108
.sym 53884 $abc$40840$n2281
.sym 53885 clk12_$glb_clk
.sym 53887 eventmanager_status_w[2]
.sym 53888 $abc$40840$n3881_1
.sym 53889 waittimer2_count[6]
.sym 53890 $abc$40840$n3882_1
.sym 53891 $abc$40840$n174
.sym 53892 $abc$40840$n3879_1
.sym 53894 waittimer2_count[7]
.sym 53896 $abc$40840$n6069
.sym 53897 VexRiscv._zz_195_[11]
.sym 53898 VexRiscv._zz_195_[32]
.sym 53899 VexRiscv._zz_79_[3]
.sym 53900 $abc$40840$n108
.sym 53902 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 53903 basesoc_ctrl_bus_errors[13]
.sym 53904 VexRiscv._zz_35_[3]
.sym 53905 basesoc_ctrl_bus_errors[14]
.sym 53906 basesoc_vexriscv_ibus_adr[11]
.sym 53909 basesoc_ctrl_bus_errors[8]
.sym 53910 $abc$40840$n4441_1
.sym 53911 $abc$40840$n5567
.sym 53913 basesoc_uart_phy_storage[0]
.sym 53914 basesoc_dat_w[5]
.sym 53916 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 53917 $abc$40840$n136
.sym 53918 $abc$40840$n7053
.sym 53920 array_muxed0[2]
.sym 53921 basesoc_vexriscv_dbus_adr[4]
.sym 53922 $abc$40840$n136
.sym 53931 waittimer2_count[5]
.sym 53932 waittimer2_count[3]
.sym 53934 waittimer2_count[2]
.sym 53936 waittimer2_count[0]
.sym 53941 waittimer2_count[4]
.sym 53942 waittimer2_count[1]
.sym 53945 $PACKER_VCC_NET
.sym 53946 waittimer2_count[6]
.sym 53950 $PACKER_VCC_NET
.sym 53951 waittimer2_count[7]
.sym 53953 $PACKER_VCC_NET
.sym 53958 $PACKER_VCC_NET
.sym 53960 $nextpnr_ICESTORM_LC_9$O
.sym 53962 waittimer2_count[0]
.sym 53966 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 53968 $PACKER_VCC_NET
.sym 53969 waittimer2_count[1]
.sym 53972 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 53974 $PACKER_VCC_NET
.sym 53975 waittimer2_count[2]
.sym 53976 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 53978 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 53980 waittimer2_count[3]
.sym 53981 $PACKER_VCC_NET
.sym 53982 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 53984 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 53986 $PACKER_VCC_NET
.sym 53987 waittimer2_count[4]
.sym 53988 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 53990 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 53992 $PACKER_VCC_NET
.sym 53993 waittimer2_count[5]
.sym 53994 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 53996 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 53998 $PACKER_VCC_NET
.sym 53999 waittimer2_count[6]
.sym 54000 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 54002 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 54004 $PACKER_VCC_NET
.sym 54005 waittimer2_count[7]
.sym 54006 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 54010 $abc$40840$n180
.sym 54011 waittimer2_count[15]
.sym 54012 waittimer2_count[14]
.sym 54013 $abc$40840$n3883_1
.sym 54014 waittimer2_count[10]
.sym 54015 $abc$40840$n184
.sym 54016 $abc$40840$n182
.sym 54017 $abc$40840$n178
.sym 54020 VexRiscv.execute_to_memory_IS_DIV
.sym 54022 basesoc_ctrl_bus_errors[20]
.sym 54023 VexRiscv._zz_194_[22]
.sym 54024 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 54025 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54027 VexRiscv._zz_79_[3]
.sym 54031 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 54033 $abc$40840$n4441_1
.sym 54034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 54035 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 54036 $abc$40840$n4034_1
.sym 54038 basesoc_uart_phy_rx_busy
.sym 54039 VexRiscv._zz_194_[3]
.sym 54040 basesoc_uart_phy_storage[7]
.sym 54041 basesoc_adr[0]
.sym 54042 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 54043 basesoc_uart_phy_storage[26]
.sym 54045 basesoc_uart_phy_storage[30]
.sym 54046 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 54052 waittimer2_count[12]
.sym 54055 $PACKER_VCC_NET
.sym 54059 waittimer2_count[9]
.sym 54060 waittimer2_count[13]
.sym 54063 $PACKER_VCC_NET
.sym 54065 waittimer2_count[11]
.sym 54068 waittimer2_count[15]
.sym 54077 waittimer2_count[14]
.sym 54079 waittimer2_count[10]
.sym 54081 $PACKER_VCC_NET
.sym 54082 waittimer2_count[8]
.sym 54083 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 54085 $PACKER_VCC_NET
.sym 54086 waittimer2_count[8]
.sym 54087 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 54089 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 54091 $PACKER_VCC_NET
.sym 54092 waittimer2_count[9]
.sym 54093 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 54095 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 54097 waittimer2_count[10]
.sym 54098 $PACKER_VCC_NET
.sym 54099 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 54101 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 54103 $PACKER_VCC_NET
.sym 54104 waittimer2_count[11]
.sym 54105 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 54107 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 54109 waittimer2_count[12]
.sym 54110 $PACKER_VCC_NET
.sym 54111 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 54113 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 54115 waittimer2_count[13]
.sym 54116 $PACKER_VCC_NET
.sym 54117 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 54119 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 54121 waittimer2_count[14]
.sym 54122 $PACKER_VCC_NET
.sym 54123 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 54125 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 54127 $PACKER_VCC_NET
.sym 54128 waittimer2_count[15]
.sym 54129 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 54134 $abc$40840$n4427
.sym 54135 $abc$40840$n4430
.sym 54136 $abc$40840$n4433
.sym 54137 $abc$40840$n4436
.sym 54138 $abc$40840$n4439
.sym 54139 $abc$40840$n4442
.sym 54140 $abc$40840$n4445
.sym 54145 VexRiscv._zz_35_[25]
.sym 54146 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 54147 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 54148 $abc$40840$n2642
.sym 54149 basesoc_ctrl_bus_errors[29]
.sym 54150 $abc$40840$n6745
.sym 54151 basesoc_ctrl_bus_errors[30]
.sym 54152 basesoc_dat_w[6]
.sym 54153 $abc$40840$n2497
.sym 54154 VexRiscv._zz_50_[10]
.sym 54155 $abc$40840$n2642
.sym 54157 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 54158 basesoc_uart_phy_storage[15]
.sym 54160 basesoc_uart_phy_storage[14]
.sym 54161 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 54162 $abc$40840$n233
.sym 54163 VexRiscv.decode_to_execute_RS2[11]
.sym 54164 $abc$40840$n2589
.sym 54165 VexRiscv._zz_41_[8]
.sym 54166 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 54167 VexRiscv._zz_253_[1]
.sym 54168 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 54169 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 54175 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 54176 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 54177 waittimer2_count[16]
.sym 54178 $PACKER_VCC_NET
.sym 54182 $abc$40840$n180
.sym 54185 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 54187 $abc$40840$n186
.sym 54194 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 54198 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 54207 $PACKER_VCC_NET
.sym 54208 waittimer2_count[16]
.sym 54210 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 54213 $abc$40840$n180
.sym 54219 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 54226 $abc$40840$n186
.sym 54232 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 54237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 54245 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 54252 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 54253 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 54254 clk12_$glb_clk
.sym 54256 $abc$40840$n4448
.sym 54257 $abc$40840$n4451
.sym 54258 $abc$40840$n4454
.sym 54259 $abc$40840$n4457
.sym 54260 $abc$40840$n4460
.sym 54261 $abc$40840$n4463
.sym 54262 $abc$40840$n4466
.sym 54263 $abc$40840$n4469
.sym 54264 array_muxed0[0]
.sym 54265 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 54266 VexRiscv._zz_194_[21]
.sym 54267 $abc$40840$n130
.sym 54269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 54270 VexRiscv._zz_194_[8]
.sym 54271 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 54273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 54274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 54276 VexRiscv._zz_190_
.sym 54277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 54278 $abc$40840$n5069
.sym 54279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 54280 basesoc_uart_phy_storage[22]
.sym 54281 $abc$40840$n5
.sym 54282 basesoc_uart_phy_storage[10]
.sym 54283 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 54284 basesoc_uart_phy_storage[2]
.sym 54285 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 54286 basesoc_uart_phy_storage[18]
.sym 54287 VexRiscv._zz_194_[12]
.sym 54289 VexRiscv.execute_arbitration_isValid
.sym 54291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54297 $abc$40840$n235
.sym 54299 $abc$40840$n2603
.sym 54305 $abc$40840$n5310_1
.sym 54307 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 54308 $abc$40840$n4034_1
.sym 54310 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 54311 $abc$40840$n4980
.sym 54312 $abc$40840$n5308_1
.sym 54314 $abc$40840$n3952
.sym 54315 $abc$40840$n3951
.sym 54316 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 54320 $abc$40840$n130
.sym 54324 $abc$40840$n2642
.sym 54325 $abc$40840$n5311_1
.sym 54327 VexRiscv._zz_253_[1]
.sym 54331 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 54333 VexRiscv._zz_253_[1]
.sym 54336 $abc$40840$n4980
.sym 54337 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 54339 $abc$40840$n4034_1
.sym 54344 $abc$40840$n235
.sym 54345 $abc$40840$n3952
.sym 54362 $abc$40840$n130
.sym 54366 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 54367 $abc$40840$n5310_1
.sym 54368 $abc$40840$n5308_1
.sym 54369 $abc$40840$n5311_1
.sym 54373 $abc$40840$n3951
.sym 54374 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 54375 $abc$40840$n2642
.sym 54376 $abc$40840$n2603
.sym 54377 clk12_$glb_clk
.sym 54378 VexRiscv.reset_$glb_sr
.sym 54379 $abc$40840$n4472
.sym 54380 $abc$40840$n4475
.sym 54381 $abc$40840$n4478
.sym 54382 $abc$40840$n4481
.sym 54383 $abc$40840$n4484
.sym 54384 $abc$40840$n4487
.sym 54385 $abc$40840$n4490
.sym 54386 $abc$40840$n4493
.sym 54387 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 54388 $abc$40840$n4463
.sym 54389 VexRiscv._zz_195_[29]
.sym 54391 $abc$40840$n235
.sym 54392 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 54394 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 54395 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 54396 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 54397 $abc$40840$n3951
.sym 54398 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 54399 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 54400 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 54402 $abc$40840$n4454
.sym 54403 $abc$40840$n5567
.sym 54404 $abc$40840$n3951
.sym 54405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 54406 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 54408 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 54409 $abc$40840$n136
.sym 54410 basesoc_uart_phy_storage[0]
.sym 54411 $abc$40840$n5311_1
.sym 54412 array_muxed0[2]
.sym 54413 basesoc_dat_w[5]
.sym 54414 $abc$40840$n5308_1
.sym 54422 $abc$40840$n3993
.sym 54423 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 54424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 54425 $abc$40840$n2592
.sym 54426 $abc$40840$n2642
.sym 54428 $abc$40840$n3952
.sym 54430 $abc$40840$n3951
.sym 54431 $abc$40840$n4980
.sym 54433 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 54434 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 54437 VexRiscv._zz_195_[2]
.sym 54438 $abc$40840$n2613
.sym 54439 $abc$40840$n3681
.sym 54440 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 54442 VexRiscv._zz_195_[11]
.sym 54443 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 54446 VexRiscv._zz_194_[11]
.sym 54447 VexRiscv._zz_194_[2]
.sym 54448 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 54450 $abc$40840$n3955
.sym 54451 VexRiscv._zz_195_[32]
.sym 54454 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 54456 $abc$40840$n3951
.sym 54459 $abc$40840$n2592
.sym 54460 $abc$40840$n4980
.sym 54461 $abc$40840$n3951
.sym 54465 $abc$40840$n3993
.sym 54466 $abc$40840$n3952
.sym 54467 $abc$40840$n2642
.sym 54468 $abc$40840$n3681
.sym 54471 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 54472 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 54473 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 54474 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 54477 VexRiscv._zz_195_[32]
.sym 54478 VexRiscv._zz_195_[2]
.sym 54479 VexRiscv._zz_194_[2]
.sym 54484 VexRiscv._zz_195_[32]
.sym 54485 VexRiscv._zz_194_[11]
.sym 54486 VexRiscv._zz_195_[11]
.sym 54489 $abc$40840$n2642
.sym 54490 $abc$40840$n3952
.sym 54491 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 54495 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 54496 $abc$40840$n3993
.sym 54497 $abc$40840$n3955
.sym 54499 $abc$40840$n2613
.sym 54500 clk12_$glb_clk
.sym 54501 VexRiscv.reset_$glb_sr
.sym 54502 $abc$40840$n4496
.sym 54503 $abc$40840$n4499
.sym 54504 $abc$40840$n4502
.sym 54505 $abc$40840$n4505
.sym 54506 $abc$40840$n4508
.sym 54507 $abc$40840$n4511
.sym 54508 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 54509 $abc$40840$n3660_1
.sym 54510 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 54511 $PACKER_VCC_NET
.sym 54512 $PACKER_VCC_NET
.sym 54514 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 54516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 54517 $abc$40840$n4034_1
.sym 54518 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 54519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 54520 VexRiscv.execute_arbitration_isValid
.sym 54521 $abc$40840$n4980
.sym 54522 $abc$40840$n3681
.sym 54523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 54524 VexRiscv._zz_50_[10]
.sym 54525 $abc$40840$n4478
.sym 54526 VexRiscv.CsrPlugin_hadException
.sym 54527 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 54528 basesoc_uart_phy_storage[7]
.sym 54529 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 54530 basesoc_uart_phy_rx_busy
.sym 54531 VexRiscv._zz_194_[4]
.sym 54532 VexRiscv._zz_194_[3]
.sym 54533 basesoc_adr[0]
.sym 54534 $abc$40840$n5322_1
.sym 54535 basesoc_uart_phy_storage[26]
.sym 54536 $abc$40840$n4493
.sym 54537 basesoc_uart_phy_storage[6]
.sym 54543 $abc$40840$n5310_1
.sym 54545 VexRiscv.execute_arbitration_isValid
.sym 54546 $abc$40840$n4980
.sym 54547 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 54548 $abc$40840$n3995
.sym 54549 $abc$40840$n233
.sym 54550 $abc$40840$n235
.sym 54551 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 54552 $abc$40840$n5332_1
.sym 54555 $abc$40840$n3662_1
.sym 54557 $abc$40840$n233
.sym 54558 $abc$40840$n4991
.sym 54560 VexRiscv.CsrPlugin_interrupt_valid
.sym 54561 $abc$40840$n3994
.sym 54563 VexRiscv.CsrPlugin_exception
.sym 54564 $abc$40840$n2592
.sym 54565 $abc$40840$n3997
.sym 54566 $abc$40840$n3932
.sym 54567 $abc$40840$n3998
.sym 54568 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 54569 $abc$40840$n3993
.sym 54570 $abc$40840$n3926
.sym 54571 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 54572 $abc$40840$n2592
.sym 54574 $abc$40840$n5308_1
.sym 54576 $abc$40840$n4991
.sym 54577 $abc$40840$n4980
.sym 54578 $abc$40840$n2592
.sym 54582 $abc$40840$n235
.sym 54583 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 54584 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 54585 $abc$40840$n233
.sym 54588 $abc$40840$n3926
.sym 54589 $abc$40840$n3995
.sym 54590 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 54591 $abc$40840$n3662_1
.sym 54594 $abc$40840$n2592
.sym 54595 $abc$40840$n5310_1
.sym 54596 $abc$40840$n3993
.sym 54597 $abc$40840$n5308_1
.sym 54600 $abc$40840$n5332_1
.sym 54602 $abc$40840$n5310_1
.sym 54603 $abc$40840$n2592
.sym 54606 $abc$40840$n233
.sym 54607 $abc$40840$n3994
.sym 54609 $abc$40840$n3997
.sym 54613 $abc$40840$n3932
.sym 54615 $abc$40840$n3998
.sym 54618 VexRiscv.CsrPlugin_interrupt_valid
.sym 54619 VexRiscv.CsrPlugin_exception
.sym 54620 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 54621 VexRiscv.execute_arbitration_isValid
.sym 54623 clk12_$glb_clk
.sym 54624 VexRiscv.reset_$glb_sr
.sym 54625 $abc$40840$n4812
.sym 54626 VexRiscv.CsrPlugin_interrupt_valid
.sym 54627 $abc$40840$n5334_1
.sym 54628 VexRiscv._zz_50_[9]
.sym 54629 VexRiscv.CsrPlugin_exception
.sym 54630 $abc$40840$n8284
.sym 54631 VexRiscv.CsrPlugin_hadException
.sym 54632 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 54633 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 54636 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 54637 $abc$40840$n4378
.sym 54638 VexRiscv.memory_arbitration_isValid
.sym 54639 VexRiscv.lastStageIsFiring
.sym 54641 $abc$40840$n2254
.sym 54642 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 54643 $abc$40840$n3662_1
.sym 54644 $abc$40840$n3647_1
.sym 54645 VexRiscv.memory_arbitration_isValid
.sym 54646 VexRiscv._zz_35_[25]
.sym 54647 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 54648 $abc$40840$n4502
.sym 54649 $abc$40840$n233
.sym 54650 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 54651 $abc$40840$n4609_1
.sym 54652 basesoc_uart_phy_storage[14]
.sym 54653 $abc$40840$n3998
.sym 54654 VexRiscv.CsrPlugin_hadException
.sym 54655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 54656 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 54657 basesoc_uart_phy_storage[15]
.sym 54658 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 54659 VexRiscv.decode_to_execute_RS2[11]
.sym 54660 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 54667 VexRiscv._zz_195_[1]
.sym 54675 VexRiscv._zz_194_[8]
.sym 54679 VexRiscv._zz_194_[1]
.sym 54680 VexRiscv._zz_194_[29]
.sym 54682 VexRiscv._zz_90_
.sym 54683 $abc$40840$n7039
.sym 54684 VexRiscv._zz_195_[29]
.sym 54685 VexRiscv._zz_195_[32]
.sym 54686 VexRiscv.execute_arbitration_isValid
.sym 54690 basesoc_uart_phy_rx_busy
.sym 54691 VexRiscv._zz_195_[8]
.sym 54692 $abc$40840$n7041
.sym 54694 $abc$40840$n7045
.sym 54696 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 54697 $abc$40840$n7051
.sym 54699 $abc$40840$n7051
.sym 54700 basesoc_uart_phy_rx_busy
.sym 54705 $abc$40840$n7039
.sym 54707 basesoc_uart_phy_rx_busy
.sym 54711 VexRiscv._zz_194_[1]
.sym 54712 VexRiscv._zz_195_[1]
.sym 54714 VexRiscv._zz_195_[32]
.sym 54717 VexRiscv._zz_195_[32]
.sym 54718 VexRiscv._zz_195_[29]
.sym 54719 VexRiscv._zz_194_[29]
.sym 54724 basesoc_uart_phy_rx_busy
.sym 54726 $abc$40840$n7041
.sym 54730 VexRiscv._zz_90_
.sym 54731 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 54732 VexRiscv.execute_arbitration_isValid
.sym 54736 basesoc_uart_phy_rx_busy
.sym 54738 $abc$40840$n7045
.sym 54741 VexRiscv._zz_195_[32]
.sym 54742 VexRiscv._zz_195_[8]
.sym 54744 VexRiscv._zz_194_[8]
.sym 54746 clk12_$glb_clk
.sym 54747 sys_rst_$glb_sr
.sym 54749 $abc$40840$n7039
.sym 54750 $abc$40840$n7041
.sym 54751 $abc$40840$n7043
.sym 54752 $abc$40840$n7045
.sym 54753 $abc$40840$n7047
.sym 54754 $abc$40840$n7049
.sym 54755 $abc$40840$n7051
.sym 54756 $abc$40840$n4815_1
.sym 54757 $abc$40840$n8284
.sym 54758 $abc$40840$n5754
.sym 54760 $abc$40840$n5324_1
.sym 54761 VexRiscv._zz_194_[8]
.sym 54762 VexRiscv.CsrPlugin_mepc[4]
.sym 54763 VexRiscv._zz_50_[9]
.sym 54764 $abc$40840$n4938_1
.sym 54765 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 54766 $abc$40840$n4392_1
.sym 54767 VexRiscv.CsrPlugin_mepc[19]
.sym 54768 $abc$40840$n3904
.sym 54769 VexRiscv._zz_190_
.sym 54770 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 54771 $abc$40840$n235
.sym 54772 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 54773 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 54774 basesoc_uart_phy_storage[10]
.sym 54775 VexRiscv._zz_194_[12]
.sym 54776 basesoc_uart_phy_storage[2]
.sym 54777 VexRiscv._zz_195_[8]
.sym 54778 VexRiscv.execute_to_memory_IS_DIV
.sym 54779 basesoc_uart_phy_storage[17]
.sym 54780 basesoc_uart_phy_storage[22]
.sym 54781 $abc$40840$n5
.sym 54782 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 54783 basesoc_uart_phy_storage[18]
.sym 54791 $abc$40840$n7850
.sym 54792 $abc$40840$n7852
.sym 54793 $abc$40840$n7851
.sym 54795 $abc$40840$n7856
.sym 54796 VexRiscv._zz_194_[6]
.sym 54799 VexRiscv._zz_194_[7]
.sym 54800 $abc$40840$n7857
.sym 54801 VexRiscv._zz_194_[4]
.sym 54802 $abc$40840$n7854
.sym 54804 VexRiscv._zz_194_[3]
.sym 54806 $abc$40840$n7855
.sym 54810 VexRiscv._zz_194_[1]
.sym 54814 VexRiscv._zz_194_[2]
.sym 54817 $abc$40840$n7853
.sym 54819 VexRiscv._zz_193_[31]
.sym 54820 VexRiscv._zz_194_[5]
.sym 54821 $auto$alumacc.cc:474:replace_alu$4105.C[1]
.sym 54823 VexRiscv._zz_193_[31]
.sym 54824 $abc$40840$n7850
.sym 54827 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 54829 $abc$40840$n7851
.sym 54830 VexRiscv._zz_194_[1]
.sym 54831 $auto$alumacc.cc:474:replace_alu$4105.C[1]
.sym 54833 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 54835 $abc$40840$n7852
.sym 54836 VexRiscv._zz_194_[2]
.sym 54837 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 54839 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 54841 VexRiscv._zz_194_[3]
.sym 54842 $abc$40840$n7853
.sym 54843 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 54845 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 54847 VexRiscv._zz_194_[4]
.sym 54848 $abc$40840$n7854
.sym 54849 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 54851 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 54853 VexRiscv._zz_194_[5]
.sym 54854 $abc$40840$n7855
.sym 54855 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 54857 $auto$alumacc.cc:474:replace_alu$4105.C[7]
.sym 54859 VexRiscv._zz_194_[6]
.sym 54860 $abc$40840$n7856
.sym 54861 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 54863 $auto$alumacc.cc:474:replace_alu$4105.C[8]
.sym 54865 $abc$40840$n7857
.sym 54866 VexRiscv._zz_194_[7]
.sym 54867 $auto$alumacc.cc:474:replace_alu$4105.C[7]
.sym 54871 $abc$40840$n7053
.sym 54872 $abc$40840$n7055
.sym 54873 $abc$40840$n7057
.sym 54874 $abc$40840$n7059
.sym 54875 $abc$40840$n7061
.sym 54876 $abc$40840$n7063
.sym 54877 $abc$40840$n7065
.sym 54878 $abc$40840$n7067
.sym 54879 $abc$40840$n5579
.sym 54881 basesoc_uart_phy_storage[12]
.sym 54882 $abc$40840$n5748
.sym 54883 VexRiscv._zz_194_[15]
.sym 54884 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 54885 VexRiscv._zz_194_[7]
.sym 54886 VexRiscv.CsrPlugin_mepc[10]
.sym 54887 basesoc_uart_phy_storage[3]
.sym 54888 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 54890 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 54891 basesoc_uart_phy_storage[4]
.sym 54892 $abc$40840$n2283
.sym 54893 VexRiscv._zz_194_[6]
.sym 54895 $abc$40840$n5033
.sym 54896 VexRiscv._zz_194_[23]
.sym 54897 basesoc_uart_phy_storage[12]
.sym 54898 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 54899 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 54900 $abc$40840$n7065
.sym 54901 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 54902 basesoc_uart_phy_storage[0]
.sym 54903 VexRiscv._zz_194_[14]
.sym 54904 array_muxed0[2]
.sym 54905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 54906 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 54907 $auto$alumacc.cc:474:replace_alu$4105.C[8]
.sym 54914 $abc$40840$n7865
.sym 54917 $abc$40840$n7863
.sym 54918 VexRiscv._zz_194_[8]
.sym 54919 $abc$40840$n7860
.sym 54923 $abc$40840$n7864
.sym 54924 $abc$40840$n7859
.sym 54925 $abc$40840$n7862
.sym 54926 $abc$40840$n7858
.sym 54927 VexRiscv._zz_194_[9]
.sym 54929 VexRiscv._zz_194_[14]
.sym 54931 VexRiscv._zz_194_[15]
.sym 54932 $abc$40840$n7861
.sym 54935 VexRiscv._zz_194_[12]
.sym 54936 VexRiscv._zz_194_[11]
.sym 54939 VexRiscv._zz_194_[10]
.sym 54941 VexRiscv._zz_194_[13]
.sym 54944 $auto$alumacc.cc:474:replace_alu$4105.C[9]
.sym 54946 $abc$40840$n7858
.sym 54947 VexRiscv._zz_194_[8]
.sym 54948 $auto$alumacc.cc:474:replace_alu$4105.C[8]
.sym 54950 $auto$alumacc.cc:474:replace_alu$4105.C[10]
.sym 54952 VexRiscv._zz_194_[9]
.sym 54953 $abc$40840$n7859
.sym 54954 $auto$alumacc.cc:474:replace_alu$4105.C[9]
.sym 54956 $auto$alumacc.cc:474:replace_alu$4105.C[11]
.sym 54958 $abc$40840$n7860
.sym 54959 VexRiscv._zz_194_[10]
.sym 54960 $auto$alumacc.cc:474:replace_alu$4105.C[10]
.sym 54962 $auto$alumacc.cc:474:replace_alu$4105.C[12]
.sym 54964 $abc$40840$n7861
.sym 54965 VexRiscv._zz_194_[11]
.sym 54966 $auto$alumacc.cc:474:replace_alu$4105.C[11]
.sym 54968 $auto$alumacc.cc:474:replace_alu$4105.C[13]
.sym 54970 VexRiscv._zz_194_[12]
.sym 54971 $abc$40840$n7862
.sym 54972 $auto$alumacc.cc:474:replace_alu$4105.C[12]
.sym 54974 $auto$alumacc.cc:474:replace_alu$4105.C[14]
.sym 54976 VexRiscv._zz_194_[13]
.sym 54977 $abc$40840$n7863
.sym 54978 $auto$alumacc.cc:474:replace_alu$4105.C[13]
.sym 54980 $auto$alumacc.cc:474:replace_alu$4105.C[15]
.sym 54982 VexRiscv._zz_194_[14]
.sym 54983 $abc$40840$n7864
.sym 54984 $auto$alumacc.cc:474:replace_alu$4105.C[14]
.sym 54986 $auto$alumacc.cc:474:replace_alu$4105.C[16]
.sym 54988 $abc$40840$n7865
.sym 54989 VexRiscv._zz_194_[15]
.sym 54990 $auto$alumacc.cc:474:replace_alu$4105.C[15]
.sym 54994 $abc$40840$n7069
.sym 54995 $abc$40840$n7071
.sym 54996 $abc$40840$n7073
.sym 54997 $abc$40840$n7075
.sym 54998 $abc$40840$n7077
.sym 54999 $abc$40840$n7079
.sym 55000 $abc$40840$n7081
.sym 55001 $abc$40840$n7083
.sym 55003 VexRiscv._zz_135_[21]
.sym 55004 VexRiscv._zz_135_[21]
.sym 55006 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 55007 $abc$40840$n3926
.sym 55008 VexRiscv._zz_195_[13]
.sym 55009 $abc$40840$n7059
.sym 55010 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 55011 $abc$40840$n4379_1
.sym 55012 basesoc_vexriscv_ibus_adr[15]
.sym 55013 $abc$40840$n2633
.sym 55014 $abc$40840$n2623
.sym 55015 VexRiscv._zz_195_[21]
.sym 55016 VexRiscv.CsrPlugin_mepc[17]
.sym 55017 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 55018 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 55019 $abc$40840$n7077
.sym 55020 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55021 VexRiscv._zz_194_[27]
.sym 55022 basesoc_uart_phy_rx_busy
.sym 55023 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 55024 VexRiscv._zz_194_[32]
.sym 55025 basesoc_adr[0]
.sym 55026 VexRiscv._zz_195_[16]
.sym 55027 VexRiscv._zz_194_[13]
.sym 55028 basesoc_uart_phy_storage[26]
.sym 55029 VexRiscv._zz_170_[0]
.sym 55030 $auto$alumacc.cc:474:replace_alu$4105.C[16]
.sym 55035 $abc$40840$n7871
.sym 55037 VexRiscv._zz_194_[19]
.sym 55038 $abc$40840$n7869
.sym 55039 VexRiscv._zz_194_[17]
.sym 55042 VexRiscv._zz_194_[18]
.sym 55044 $abc$40840$n7870
.sym 55045 $abc$40840$n7867
.sym 55047 $abc$40840$n7866
.sym 55051 VexRiscv._zz_194_[22]
.sym 55054 $abc$40840$n7872
.sym 55055 VexRiscv._zz_194_[16]
.sym 55056 VexRiscv._zz_194_[23]
.sym 55058 VexRiscv._zz_194_[20]
.sym 55060 $abc$40840$n7868
.sym 55061 VexRiscv._zz_194_[21]
.sym 55066 $abc$40840$n7873
.sym 55067 $auto$alumacc.cc:474:replace_alu$4105.C[17]
.sym 55069 $abc$40840$n7866
.sym 55070 VexRiscv._zz_194_[16]
.sym 55071 $auto$alumacc.cc:474:replace_alu$4105.C[16]
.sym 55073 $auto$alumacc.cc:474:replace_alu$4105.C[18]
.sym 55075 VexRiscv._zz_194_[17]
.sym 55076 $abc$40840$n7867
.sym 55077 $auto$alumacc.cc:474:replace_alu$4105.C[17]
.sym 55079 $auto$alumacc.cc:474:replace_alu$4105.C[19]
.sym 55081 VexRiscv._zz_194_[18]
.sym 55082 $abc$40840$n7868
.sym 55083 $auto$alumacc.cc:474:replace_alu$4105.C[18]
.sym 55085 $auto$alumacc.cc:474:replace_alu$4105.C[20]
.sym 55087 VexRiscv._zz_194_[19]
.sym 55088 $abc$40840$n7869
.sym 55089 $auto$alumacc.cc:474:replace_alu$4105.C[19]
.sym 55091 $auto$alumacc.cc:474:replace_alu$4105.C[21]
.sym 55093 VexRiscv._zz_194_[20]
.sym 55094 $abc$40840$n7870
.sym 55095 $auto$alumacc.cc:474:replace_alu$4105.C[20]
.sym 55097 $auto$alumacc.cc:474:replace_alu$4105.C[22]
.sym 55099 $abc$40840$n7871
.sym 55100 VexRiscv._zz_194_[21]
.sym 55101 $auto$alumacc.cc:474:replace_alu$4105.C[21]
.sym 55103 $auto$alumacc.cc:474:replace_alu$4105.C[23]
.sym 55105 $abc$40840$n7872
.sym 55106 VexRiscv._zz_194_[22]
.sym 55107 $auto$alumacc.cc:474:replace_alu$4105.C[22]
.sym 55109 $auto$alumacc.cc:474:replace_alu$4105.C[24]
.sym 55111 $abc$40840$n7873
.sym 55112 VexRiscv._zz_194_[23]
.sym 55113 $auto$alumacc.cc:474:replace_alu$4105.C[23]
.sym 55117 $abc$40840$n7085
.sym 55118 $abc$40840$n7087
.sym 55119 $abc$40840$n7089
.sym 55120 $abc$40840$n7091
.sym 55121 $abc$40840$n7093
.sym 55122 $abc$40840$n7095
.sym 55123 $abc$40840$n7097
.sym 55124 $abc$40840$n7099
.sym 55128 $abc$40840$n5742
.sym 55129 basesoc_uart_phy_storage[23]
.sym 55130 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 55131 VexRiscv._zz_194_[19]
.sym 55132 VexRiscv._zz_321_[21]
.sym 55133 VexRiscv._zz_194_[9]
.sym 55134 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 55135 VexRiscv._zz_41_[28]
.sym 55137 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 55138 $abc$40840$n7071
.sym 55139 VexRiscv.lastStagePc[16]
.sym 55140 $abc$40840$n233
.sym 55141 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 55142 VexRiscv._zz_41_[29]
.sym 55143 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 55144 $abc$40840$n233
.sym 55145 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 55146 VexRiscv.CsrPlugin_hadException
.sym 55147 $abc$40840$n7079
.sym 55148 $abc$40840$n4609_1
.sym 55149 VexRiscv._zz_170_[0]
.sym 55150 VexRiscv.decode_to_execute_RS2[11]
.sym 55151 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 55152 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 55153 $auto$alumacc.cc:474:replace_alu$4105.C[24]
.sym 55158 $abc$40840$n7878
.sym 55161 $abc$40840$n7879
.sym 55162 VexRiscv._zz_194_[26]
.sym 55163 VexRiscv._zz_194_[30]
.sym 55164 VexRiscv._zz_194_[29]
.sym 55168 VexRiscv._zz_194_[28]
.sym 55170 $abc$40840$n7875
.sym 55171 $abc$40840$n7881
.sym 55175 $abc$40840$n7876
.sym 55176 $abc$40840$n7880
.sym 55177 VexRiscv._zz_194_[24]
.sym 55178 $abc$40840$n7877
.sym 55181 VexRiscv._zz_194_[27]
.sym 55186 VexRiscv._zz_194_[31]
.sym 55187 $abc$40840$n7874
.sym 55189 VexRiscv._zz_194_[25]
.sym 55190 $auto$alumacc.cc:474:replace_alu$4105.C[25]
.sym 55192 VexRiscv._zz_194_[24]
.sym 55193 $abc$40840$n7874
.sym 55194 $auto$alumacc.cc:474:replace_alu$4105.C[24]
.sym 55196 $auto$alumacc.cc:474:replace_alu$4105.C[26]
.sym 55198 VexRiscv._zz_194_[25]
.sym 55199 $abc$40840$n7875
.sym 55200 $auto$alumacc.cc:474:replace_alu$4105.C[25]
.sym 55202 $auto$alumacc.cc:474:replace_alu$4105.C[27]
.sym 55204 $abc$40840$n7876
.sym 55205 VexRiscv._zz_194_[26]
.sym 55206 $auto$alumacc.cc:474:replace_alu$4105.C[26]
.sym 55208 $auto$alumacc.cc:474:replace_alu$4105.C[28]
.sym 55210 $abc$40840$n7877
.sym 55211 VexRiscv._zz_194_[27]
.sym 55212 $auto$alumacc.cc:474:replace_alu$4105.C[27]
.sym 55214 $auto$alumacc.cc:474:replace_alu$4105.C[29]
.sym 55216 VexRiscv._zz_194_[28]
.sym 55217 $abc$40840$n7878
.sym 55218 $auto$alumacc.cc:474:replace_alu$4105.C[28]
.sym 55220 $auto$alumacc.cc:474:replace_alu$4105.C[30]
.sym 55222 VexRiscv._zz_194_[29]
.sym 55223 $abc$40840$n7879
.sym 55224 $auto$alumacc.cc:474:replace_alu$4105.C[29]
.sym 55226 $auto$alumacc.cc:474:replace_alu$4105.C[31]
.sym 55228 VexRiscv._zz_194_[30]
.sym 55229 $abc$40840$n7880
.sym 55230 $auto$alumacc.cc:474:replace_alu$4105.C[30]
.sym 55232 $auto$alumacc.cc:474:replace_alu$4105.C[32]
.sym 55234 $abc$40840$n7881
.sym 55235 VexRiscv._zz_194_[31]
.sym 55236 $auto$alumacc.cc:474:replace_alu$4105.C[31]
.sym 55240 $abc$40840$n6727
.sym 55241 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 55242 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 55243 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 55244 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 55245 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 55246 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 55247 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 55250 $abc$40840$n2592
.sym 55251 $abc$40840$n5796
.sym 55252 $abc$40840$n7878
.sym 55253 $abc$40840$n2633
.sym 55254 basesoc_uart_phy_storage[30]
.sym 55255 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 55256 $abc$40840$n4939
.sym 55258 VexRiscv._zz_321_[25]
.sym 55259 basesoc_dat_w[7]
.sym 55260 basesoc_uart_phy_storage[28]
.sym 55261 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 55262 VexRiscv._zz_199_[16]
.sym 55264 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 55265 $abc$40840$n5427
.sym 55266 $abc$40840$n5746
.sym 55267 basesoc_uart_phy_storage[24]
.sym 55268 $abc$40840$n5400
.sym 55269 basesoc_uart_phy_storage[19]
.sym 55272 $abc$40840$n7097
.sym 55273 VexRiscv.lastStagePc[29]
.sym 55274 $abc$40840$n5
.sym 55275 basesoc_uart_phy_storage[17]
.sym 55276 $auto$alumacc.cc:474:replace_alu$4105.C[32]
.sym 55283 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 55287 $PACKER_VCC_NET
.sym 55289 VexRiscv._zz_199_[14]
.sym 55296 VexRiscv._zz_194_[32]
.sym 55297 $abc$40840$n4347
.sym 55299 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 55300 VexRiscv._zz_199_[6]
.sym 55304 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 55306 VexRiscv._zz_198_
.sym 55307 VexRiscv._zz_135_[21]
.sym 55309 VexRiscv._zz_199_[13]
.sym 55314 $PACKER_VCC_NET
.sym 55316 VexRiscv._zz_194_[32]
.sym 55317 $auto$alumacc.cc:474:replace_alu$4105.C[32]
.sym 55321 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 55327 VexRiscv._zz_135_[21]
.sym 55333 VexRiscv._zz_198_
.sym 55334 VexRiscv._zz_199_[14]
.sym 55339 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 55340 $abc$40840$n4347
.sym 55344 VexRiscv._zz_199_[6]
.sym 55347 VexRiscv._zz_198_
.sym 55352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 55356 VexRiscv._zz_199_[13]
.sym 55357 VexRiscv._zz_198_
.sym 55360 $abc$40840$n2592_$glb_ce
.sym 55361 clk12_$glb_clk
.sym 55363 $abc$40840$n6715
.sym 55364 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 55365 VexRiscv._zz_291_[23]
.sym 55366 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 55367 $abc$40840$n4111
.sym 55368 VexRiscv._zz_291_[20]
.sym 55369 $abc$40840$n4096
.sym 55370 VexRiscv._zz_291_[14]
.sym 55374 $abc$40840$n5736
.sym 55375 VexRiscv._zz_195_[32]
.sym 55376 VexRiscv._zz_199_[17]
.sym 55377 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 55378 VexRiscv._zz_151_[13]
.sym 55379 VexRiscv._zz_41_[19]
.sym 55381 $abc$40840$n5347
.sym 55382 VexRiscv._zz_151_[14]
.sym 55383 $PACKER_VCC_NET
.sym 55384 VexRiscv.decode_to_execute_RS2[15]
.sym 55385 $abc$40840$n110
.sym 55386 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 55388 $abc$40840$n3935
.sym 55389 basesoc_uart_phy_storage[12]
.sym 55390 VexRiscv.CsrPlugin_mtval[17]
.sym 55391 array_muxed0[2]
.sym 55392 $abc$40840$n5033
.sym 55393 VexRiscv._zz_41_[16]
.sym 55394 $abc$40840$n4345
.sym 55395 VexRiscv.CsrPlugin_mepc[29]
.sym 55396 VexRiscv._zz_41_[29]
.sym 55397 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55398 $abc$40840$n5760
.sym 55404 $abc$40840$n7
.sym 55405 VexRiscv._zz_41_[28]
.sym 55406 VexRiscv._zz_292_
.sym 55412 $abc$40840$n3935
.sym 55413 VexRiscv._zz_41_[19]
.sym 55415 $abc$40840$n2283
.sym 55421 $abc$40840$n4153
.sym 55423 $abc$40840$n4193
.sym 55424 $abc$40840$n4146
.sym 55425 $abc$40840$n4168
.sym 55426 $abc$40840$n4096
.sym 55432 $abc$40840$n4111
.sym 55434 $abc$40840$n4198
.sym 55439 VexRiscv._zz_292_
.sym 55440 $abc$40840$n4193
.sym 55444 VexRiscv._zz_292_
.sym 55445 $abc$40840$n4168
.sym 55451 $abc$40840$n7
.sym 55455 $abc$40840$n3935
.sym 55457 $abc$40840$n4111
.sym 55458 VexRiscv._zz_41_[19]
.sym 55461 $abc$40840$n4146
.sym 55463 VexRiscv._zz_292_
.sym 55467 VexRiscv._zz_41_[28]
.sym 55469 $abc$40840$n3935
.sym 55470 $abc$40840$n4096
.sym 55474 $abc$40840$n4153
.sym 55475 VexRiscv._zz_292_
.sym 55479 $abc$40840$n4198
.sym 55480 VexRiscv._zz_292_
.sym 55483 $abc$40840$n2283
.sym 55484 clk12_$glb_clk
.sym 55486 $abc$40840$n4140
.sym 55487 $abc$40840$n4153
.sym 55488 $abc$40840$n5740
.sym 55489 $abc$40840$n4193
.sym 55490 $abc$40840$n4146
.sym 55491 $abc$40840$n4168
.sym 55492 $abc$40840$n4198
.sym 55493 $abc$40840$n4148
.sym 55495 VexRiscv.execute_to_memory_IS_DIV
.sym 55498 $abc$40840$n4212
.sym 55499 VexRiscv._zz_49_[0]
.sym 55500 VexRiscv._zz_151_[14]
.sym 55501 VexRiscv.CsrPlugin_mtval[26]
.sym 55502 VexRiscv._zz_129_[3]
.sym 55503 VexRiscv._zz_41_[31]
.sym 55504 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 55505 VexRiscv._zz_199_[14]
.sym 55506 VexRiscv._zz_36_[6]
.sym 55507 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 55508 $abc$40840$n7876
.sym 55509 $abc$40840$n3932
.sym 55510 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 55511 $abc$40840$n4146
.sym 55512 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55513 VexRiscv._zz_41_[29]
.sym 55514 VexRiscv._zz_152_
.sym 55515 VexRiscv.decode_to_execute_RS2[17]
.sym 55516 VexRiscv._zz_199_[28]
.sym 55517 basesoc_adr[0]
.sym 55518 $abc$40840$n5774
.sym 55519 VexRiscv.decode_to_execute_RS2[9]
.sym 55520 VexRiscv._zz_291_[14]
.sym 55521 $abc$40840$n4153
.sym 55529 VexRiscv._zz_198_
.sym 55532 $abc$40840$n5744
.sym 55537 $abc$40840$n5738
.sym 55538 $abc$40840$n5746
.sym 55541 $abc$40840$n5734
.sym 55545 $abc$40840$n5740
.sym 55547 $abc$40840$n5736
.sym 55551 $abc$40840$n5742
.sym 55555 $abc$40840$n5748
.sym 55559 $auto$alumacc.cc:474:replace_alu$4072.C[1]
.sym 55561 $abc$40840$n5734
.sym 55562 VexRiscv._zz_198_
.sym 55565 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 55567 $abc$40840$n5736
.sym 55569 $auto$alumacc.cc:474:replace_alu$4072.C[1]
.sym 55571 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 55573 $abc$40840$n5738
.sym 55575 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 55577 $auto$alumacc.cc:474:replace_alu$4072.C[4]
.sym 55579 $abc$40840$n5740
.sym 55581 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 55583 $auto$alumacc.cc:474:replace_alu$4072.C[5]
.sym 55585 $abc$40840$n5742
.sym 55587 $auto$alumacc.cc:474:replace_alu$4072.C[4]
.sym 55589 $auto$alumacc.cc:474:replace_alu$4072.C[6]
.sym 55592 $abc$40840$n5744
.sym 55593 $auto$alumacc.cc:474:replace_alu$4072.C[5]
.sym 55595 $auto$alumacc.cc:474:replace_alu$4072.C[7]
.sym 55598 $abc$40840$n5746
.sym 55599 $auto$alumacc.cc:474:replace_alu$4072.C[6]
.sym 55601 $auto$alumacc.cc:474:replace_alu$4072.C[8]
.sym 55604 $abc$40840$n5748
.sym 55605 $auto$alumacc.cc:474:replace_alu$4072.C[7]
.sym 55609 $abc$40840$n3935
.sym 55610 $abc$40840$n4147
.sym 55611 $abc$40840$n4154
.sym 55612 $abc$40840$n4194
.sym 55613 $abc$40840$n4169
.sym 55614 $abc$40840$n4202
.sym 55615 $abc$40840$n4103
.sym 55616 $abc$40840$n4199
.sym 55617 VexRiscv._zz_129_[6]
.sym 55621 $abc$40840$n4939
.sym 55622 VexRiscv._zz_199_[0]
.sym 55623 $abc$40840$n4126
.sym 55624 VexRiscv._zz_285_[2]
.sym 55625 VexRiscv._zz_198_
.sym 55626 VexRiscv._zz_129_[2]
.sym 55627 VexRiscv._zz_129_[6]
.sym 55628 $abc$40840$n4140
.sym 55629 $abc$40840$n2572
.sym 55630 $abc$40840$n2656
.sym 55631 $abc$40840$n6649
.sym 55632 $abc$40840$n4731_1
.sym 55633 VexRiscv._zz_170_[0]
.sym 55634 VexRiscv._zz_41_[29]
.sym 55635 $abc$40840$n4193
.sym 55636 $abc$40840$n4609_1
.sym 55638 $abc$40840$n5758
.sym 55639 $abc$40840$n5424
.sym 55641 $abc$40840$n4212
.sym 55642 VexRiscv.decode_to_execute_RS2[11]
.sym 55643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 55644 $abc$40840$n233
.sym 55645 $auto$alumacc.cc:474:replace_alu$4072.C[8]
.sym 55653 $abc$40840$n5762
.sym 55654 $abc$40840$n5764
.sym 55662 $abc$40840$n5758
.sym 55667 $abc$40840$n5754
.sym 55668 $abc$40840$n5760
.sym 55677 $abc$40840$n5750
.sym 55679 $abc$40840$n5752
.sym 55680 $abc$40840$n5756
.sym 55682 $auto$alumacc.cc:474:replace_alu$4072.C[9]
.sym 55685 $abc$40840$n5750
.sym 55686 $auto$alumacc.cc:474:replace_alu$4072.C[8]
.sym 55688 $auto$alumacc.cc:474:replace_alu$4072.C[10]
.sym 55690 $abc$40840$n5752
.sym 55692 $auto$alumacc.cc:474:replace_alu$4072.C[9]
.sym 55694 $auto$alumacc.cc:474:replace_alu$4072.C[11]
.sym 55696 $abc$40840$n5754
.sym 55698 $auto$alumacc.cc:474:replace_alu$4072.C[10]
.sym 55700 $auto$alumacc.cc:474:replace_alu$4072.C[12]
.sym 55703 $abc$40840$n5756
.sym 55704 $auto$alumacc.cc:474:replace_alu$4072.C[11]
.sym 55706 $auto$alumacc.cc:474:replace_alu$4072.C[13]
.sym 55708 $abc$40840$n5758
.sym 55710 $auto$alumacc.cc:474:replace_alu$4072.C[12]
.sym 55712 $auto$alumacc.cc:474:replace_alu$4072.C[14]
.sym 55714 $abc$40840$n5760
.sym 55716 $auto$alumacc.cc:474:replace_alu$4072.C[13]
.sym 55718 $auto$alumacc.cc:474:replace_alu$4072.C[15]
.sym 55720 $abc$40840$n5762
.sym 55722 $auto$alumacc.cc:474:replace_alu$4072.C[14]
.sym 55724 $auto$alumacc.cc:474:replace_alu$4072.C[16]
.sym 55726 $abc$40840$n5764
.sym 55728 $auto$alumacc.cc:474:replace_alu$4072.C[15]
.sym 55732 $abc$40840$n4123
.sym 55733 $abc$40840$n4192
.sym 55734 $abc$40840$n4166
.sym 55735 $abc$40840$n4132
.sym 55736 VexRiscv.decode_to_execute_RS2[9]
.sym 55737 $abc$40840$n4191
.sym 55738 VexRiscv.decode_to_execute_RS2[12]
.sym 55739 $abc$40840$n4130
.sym 55741 VexRiscv._zz_194_[21]
.sym 55744 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 55745 VexRiscv.decode_to_execute_RS2[10]
.sym 55746 VexRiscv._zz_199_[3]
.sym 55747 $abc$40840$n2656
.sym 55748 VexRiscv._zz_200_[3]
.sym 55749 VexRiscv._zz_151_[16]
.sym 55750 $abc$40840$n4358_1
.sym 55751 $abc$40840$n6657_1
.sym 55752 $abc$40840$n3932
.sym 55753 VexRiscv._zz_151_[20]
.sym 55754 VexRiscv._zz_151_[15]
.sym 55756 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 55757 VexRiscv._zz_198_
.sym 55758 VexRiscv._zz_288_[30]
.sym 55759 basesoc_uart_phy_storage[17]
.sym 55760 $abc$40840$n7097
.sym 55761 basesoc_uart_phy_storage[19]
.sym 55762 $abc$40840$n5784
.sym 55763 $abc$40840$n4130
.sym 55764 $abc$40840$n5427
.sym 55765 VexRiscv.lastStagePc[29]
.sym 55766 $abc$40840$n5756
.sym 55767 VexRiscv._zz_36_[11]
.sym 55768 $auto$alumacc.cc:474:replace_alu$4072.C[16]
.sym 55774 $abc$40840$n5766
.sym 55775 $abc$40840$n5770
.sym 55776 $abc$40840$n5780
.sym 55778 $abc$40840$n5772
.sym 55784 $abc$40840$n5778
.sym 55785 $abc$40840$n5768
.sym 55790 $abc$40840$n5774
.sym 55802 $abc$40840$n5776
.sym 55805 $auto$alumacc.cc:474:replace_alu$4072.C[17]
.sym 55807 $abc$40840$n5766
.sym 55809 $auto$alumacc.cc:474:replace_alu$4072.C[16]
.sym 55811 $auto$alumacc.cc:474:replace_alu$4072.C[18]
.sym 55814 $abc$40840$n5768
.sym 55815 $auto$alumacc.cc:474:replace_alu$4072.C[17]
.sym 55817 $auto$alumacc.cc:474:replace_alu$4072.C[19]
.sym 55820 $abc$40840$n5770
.sym 55821 $auto$alumacc.cc:474:replace_alu$4072.C[18]
.sym 55823 $auto$alumacc.cc:474:replace_alu$4072.C[20]
.sym 55826 $abc$40840$n5772
.sym 55827 $auto$alumacc.cc:474:replace_alu$4072.C[19]
.sym 55829 $auto$alumacc.cc:474:replace_alu$4072.C[21]
.sym 55831 $abc$40840$n5774
.sym 55833 $auto$alumacc.cc:474:replace_alu$4072.C[20]
.sym 55835 $auto$alumacc.cc:474:replace_alu$4072.C[22]
.sym 55837 $abc$40840$n5776
.sym 55839 $auto$alumacc.cc:474:replace_alu$4072.C[21]
.sym 55841 $auto$alumacc.cc:474:replace_alu$4072.C[23]
.sym 55844 $abc$40840$n5778
.sym 55845 $auto$alumacc.cc:474:replace_alu$4072.C[22]
.sym 55847 $auto$alumacc.cc:474:replace_alu$4072.C[24]
.sym 55850 $abc$40840$n5780
.sym 55851 $auto$alumacc.cc:474:replace_alu$4072.C[23]
.sym 55855 VexRiscv._zz_41_[5]
.sym 55856 VexRiscv._zz_41_[24]
.sym 55857 $abc$40840$n5758
.sym 55858 $abc$40840$n4124
.sym 55859 VexRiscv.decode_to_execute_RS2[11]
.sym 55860 $abc$40840$n5776
.sym 55861 $abc$40840$n5786
.sym 55862 VexRiscv._zz_41_[8]
.sym 55867 VexRiscv._zz_151_[22]
.sym 55868 VexRiscv.decode_to_execute_RS2[12]
.sym 55869 $abc$40840$n4161
.sym 55870 $abc$40840$n4132
.sym 55871 VexRiscv._zz_44_[0]
.sym 55872 $abc$40840$n5780
.sym 55873 VexRiscv._zz_41_[11]
.sym 55874 VexRiscv._zz_36_[1]
.sym 55875 VexRiscv._zz_151_[26]
.sym 55876 $abc$40840$n4742_1
.sym 55877 VexRiscv._zz_36_[12]
.sym 55878 $abc$40840$n4166
.sym 55879 $abc$40840$n4166
.sym 55880 $abc$40840$n5033
.sym 55881 basesoc_uart_phy_storage[12]
.sym 55882 VexRiscv.CsrPlugin_mtval[17]
.sym 55883 $abc$40840$n6653
.sym 55884 VexRiscv._zz_151_[0]
.sym 55885 VexRiscv.decode_to_execute_RS2[8]
.sym 55886 VexRiscv.CsrPlugin_hadException
.sym 55887 VexRiscv.CsrPlugin_mepc[29]
.sym 55888 VexRiscv._zz_41_[5]
.sym 55889 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 55890 $abc$40840$n5792
.sym 55891 $auto$alumacc.cc:474:replace_alu$4072.C[24]
.sym 55911 $abc$40840$n5788
.sym 55913 $abc$40840$n5794
.sym 55914 $abc$40840$n5792
.sym 55919 $abc$40840$n5790
.sym 55920 $abc$40840$n5782
.sym 55922 $abc$40840$n5784
.sym 55924 $abc$40840$n5796
.sym 55926 $abc$40840$n5786
.sym 55928 $auto$alumacc.cc:474:replace_alu$4072.C[25]
.sym 55930 $abc$40840$n5782
.sym 55932 $auto$alumacc.cc:474:replace_alu$4072.C[24]
.sym 55934 $auto$alumacc.cc:474:replace_alu$4072.C[26]
.sym 55937 $abc$40840$n5784
.sym 55938 $auto$alumacc.cc:474:replace_alu$4072.C[25]
.sym 55940 $auto$alumacc.cc:474:replace_alu$4072.C[27]
.sym 55942 $abc$40840$n5786
.sym 55944 $auto$alumacc.cc:474:replace_alu$4072.C[26]
.sym 55946 $auto$alumacc.cc:474:replace_alu$4072.C[28]
.sym 55948 $abc$40840$n5788
.sym 55950 $auto$alumacc.cc:474:replace_alu$4072.C[27]
.sym 55952 $auto$alumacc.cc:474:replace_alu$4072.C[29]
.sym 55954 $abc$40840$n5790
.sym 55956 $auto$alumacc.cc:474:replace_alu$4072.C[28]
.sym 55958 $auto$alumacc.cc:474:replace_alu$4072.C[30]
.sym 55960 $abc$40840$n5792
.sym 55962 $auto$alumacc.cc:474:replace_alu$4072.C[29]
.sym 55964 $auto$alumacc.cc:474:replace_alu$4072.C[31]
.sym 55966 $abc$40840$n5794
.sym 55968 $auto$alumacc.cc:474:replace_alu$4072.C[30]
.sym 55970 $auto$alumacc.cc:474:replace_alu$4072.C[32]
.sym 55973 $abc$40840$n5796
.sym 55974 $auto$alumacc.cc:474:replace_alu$4072.C[31]
.sym 55978 $abc$40840$n5782
.sym 55979 VexRiscv.decode_to_execute_RS2[8]
.sym 55980 VexRiscv._zz_199_[29]
.sym 55981 VexRiscv._zz_199_[24]
.sym 55982 VexRiscv._zz_170_[0]
.sym 55983 VexRiscv.decode_to_execute_RS2[29]
.sym 55984 VexRiscv.decode_to_execute_RS2[24]
.sym 55985 VexRiscv._zz_151_[28]
.sym 55987 $PACKER_VCC_NET
.sym 55990 VexRiscv._zz_47_[0]
.sym 55992 VexRiscv._zz_170_[1]
.sym 55993 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 55994 $abc$40840$n3932
.sym 55995 $abc$40840$n2283
.sym 55996 VexRiscv._zz_199_[11]
.sym 55997 $abc$40840$n4379_1
.sym 55998 VexRiscv.execute_LightShifterPlugin_isActive
.sym 55999 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 56000 VexRiscv._zz_199_[4]
.sym 56001 basesoc_ctrl_reset_reset_r
.sym 56002 VexRiscv._zz_199_[28]
.sym 56003 $abc$40840$n4146
.sym 56004 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 56005 $abc$40840$n5790
.sym 56009 $abc$40840$n6655
.sym 56010 basesoc_adr[0]
.sym 56011 $abc$40840$n6651_1
.sym 56012 VexRiscv._zz_199_[1]
.sym 56013 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 56014 $auto$alumacc.cc:474:replace_alu$4072.C[32]
.sym 56023 VexRiscv._zz_199_[10]
.sym 56029 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 56030 VexRiscv._zz_288_[30]
.sym 56031 VexRiscv._zz_199_[27]
.sym 56032 VexRiscv._zz_198_
.sym 56034 $abc$40840$n5798
.sym 56038 VexRiscv._zz_199_[1]
.sym 56039 VexRiscv._zz_199_[11]
.sym 56040 VexRiscv._zz_199_[4]
.sym 56043 VexRiscv._zz_151_[30]
.sym 56046 $abc$40840$n233
.sym 56050 VexRiscv._zz_199_[7]
.sym 56054 $abc$40840$n5798
.sym 56055 $auto$alumacc.cc:474:replace_alu$4072.C[32]
.sym 56059 VexRiscv._zz_198_
.sym 56061 VexRiscv._zz_199_[10]
.sym 56064 VexRiscv._zz_199_[7]
.sym 56066 VexRiscv._zz_198_
.sym 56070 VexRiscv._zz_151_[30]
.sym 56072 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 56073 VexRiscv._zz_288_[30]
.sym 56076 VexRiscv._zz_198_
.sym 56077 VexRiscv._zz_199_[4]
.sym 56083 VexRiscv._zz_199_[11]
.sym 56085 VexRiscv._zz_198_
.sym 56088 VexRiscv._zz_198_
.sym 56091 VexRiscv._zz_199_[1]
.sym 56095 VexRiscv._zz_198_
.sym 56096 VexRiscv._zz_199_[27]
.sym 56098 $abc$40840$n233
.sym 56099 clk12_$glb_clk
.sym 56101 $abc$40840$n4129
.sym 56102 $abc$40840$n6772_1
.sym 56103 $abc$40840$n4873_1
.sym 56104 VexRiscv._zz_36_[7]
.sym 56105 $abc$40840$n4152
.sym 56106 $abc$40840$n5792
.sym 56107 $abc$40840$n6773_1
.sym 56108 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 56110 VexRiscv.decode_to_execute_RS2[29]
.sym 56112 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 56113 VexRiscv._zz_151_[24]
.sym 56114 VexRiscv._zz_41_[4]
.sym 56115 basesoc_vexriscv_ibus_adr[1]
.sym 56116 $abc$40840$n4939
.sym 56117 $abc$40840$n4379_1
.sym 56118 VexRiscv._zz_151_[25]
.sym 56119 VexRiscv._zz_199_[10]
.sym 56120 $abc$40840$n3283
.sym 56121 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 56122 VexRiscv._zz_170_[2]
.sym 56123 $abc$40840$n4939
.sym 56124 $abc$40840$n4939
.sym 56125 $abc$40840$n233
.sym 56126 VexRiscv._zz_49_[0]
.sym 56129 VexRiscv._zz_170_[0]
.sym 56131 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 56132 $abc$40840$n233
.sym 56135 VexRiscv._zz_151_[28]
.sym 56136 $abc$40840$n2653
.sym 56143 VexRiscv._zz_151_[29]
.sym 56144 $abc$40840$n4345
.sym 56145 $abc$40840$n3926
.sym 56146 VexRiscv._zz_49_[1]
.sym 56147 $abc$40840$n4347
.sym 56148 basesoc_dat_w[4]
.sym 56150 VexRiscv._zz_49_[0]
.sym 56151 $abc$40840$n4166
.sym 56153 $abc$40840$n4806
.sym 56154 VexRiscv._zz_151_[0]
.sym 56155 $abc$40840$n6653
.sym 56156 VexRiscv._zz_151_[1]
.sym 56157 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 56158 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 56161 $abc$40840$n6767_1
.sym 56162 VexRiscv._zz_199_[28]
.sym 56163 $abc$40840$n4808
.sym 56164 VexRiscv._zz_47_[0]
.sym 56165 VexRiscv._zz_47_[1]
.sym 56167 $abc$40840$n6757_1
.sym 56168 $abc$40840$n6719_1
.sym 56169 $abc$40840$n2283
.sym 56170 VexRiscv._zz_198_
.sym 56171 $abc$40840$n6651_1
.sym 56172 VexRiscv._zz_199_[31]
.sym 56175 VexRiscv._zz_47_[0]
.sym 56176 VexRiscv._zz_47_[1]
.sym 56177 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 56178 $abc$40840$n6719_1
.sym 56184 basesoc_dat_w[4]
.sym 56187 $abc$40840$n6653
.sym 56188 VexRiscv._zz_151_[1]
.sym 56189 $abc$40840$n6651_1
.sym 56190 VexRiscv._zz_151_[0]
.sym 56193 VexRiscv._zz_151_[29]
.sym 56194 VexRiscv._zz_49_[1]
.sym 56195 VexRiscv._zz_49_[0]
.sym 56196 $abc$40840$n4166
.sym 56200 VexRiscv._zz_199_[31]
.sym 56202 VexRiscv._zz_198_
.sym 56205 $abc$40840$n6767_1
.sym 56206 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 56207 $abc$40840$n4347
.sym 56208 $abc$40840$n4345
.sym 56211 $abc$40840$n4806
.sym 56212 $abc$40840$n4808
.sym 56213 $abc$40840$n6757_1
.sym 56214 $abc$40840$n3926
.sym 56218 VexRiscv._zz_199_[28]
.sym 56219 VexRiscv._zz_198_
.sym 56221 $abc$40840$n2283
.sym 56222 clk12_$glb_clk
.sym 56223 sys_rst_$glb_sr
.sym 56224 $abc$40840$n6769_1
.sym 56225 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 56226 $abc$40840$n4688_1
.sym 56227 $abc$40840$n6721_1
.sym 56228 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 56229 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 56230 $abc$40840$n4760_1
.sym 56231 $abc$40840$n6770_1
.sym 56232 csrbankarray_csrbank2_ctrl0_w[1]
.sym 56236 $PACKER_VCC_NET
.sym 56237 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 56239 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 56240 $abc$40840$n4347
.sym 56241 VexRiscv._zz_151_[16]
.sym 56242 $abc$40840$n4599_1
.sym 56243 $abc$40840$n4347
.sym 56245 $abc$40840$n2653
.sym 56246 $abc$40840$n4361_1
.sym 56247 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 56248 $abc$40840$n7097
.sym 56252 VexRiscv._zz_198_
.sym 56253 $abc$40840$n5784
.sym 56256 $abc$40840$n4130
.sym 56258 VexRiscv.lastStagePc[29]
.sym 56266 VexRiscv._zz_36_[24]
.sym 56267 $abc$40840$n4089
.sym 56271 $abc$40840$n4090
.sym 56272 VexRiscv._zz_170_[1]
.sym 56273 $abc$40840$n4146
.sym 56275 $abc$40840$n4095
.sym 56276 VexRiscv._zz_36_[7]
.sym 56277 $abc$40840$n4152
.sym 56278 $abc$40840$n4145
.sym 56279 $abc$40840$n6655
.sym 56280 VexRiscv._zz_151_[12]
.sym 56283 $abc$40840$n4688_1
.sym 56287 VexRiscv._zz_151_[17]
.sym 56288 $abc$40840$n4148
.sym 56289 VexRiscv._zz_170_[0]
.sym 56290 VexRiscv._zz_41_[5]
.sym 56292 $abc$40840$n233
.sym 56294 VexRiscv._zz_151_[4]
.sym 56295 VexRiscv._zz_151_[28]
.sym 56296 VexRiscv._zz_41_[4]
.sym 56298 $abc$40840$n4145
.sym 56299 $abc$40840$n4152
.sym 56300 VexRiscv._zz_151_[4]
.sym 56301 $abc$40840$n6655
.sym 56304 VexRiscv._zz_151_[28]
.sym 56305 $abc$40840$n4089
.sym 56306 $abc$40840$n4095
.sym 56307 $abc$40840$n4090
.sym 56311 VexRiscv._zz_36_[24]
.sym 56316 VexRiscv._zz_170_[0]
.sym 56317 VexRiscv._zz_151_[17]
.sym 56318 VexRiscv._zz_170_[1]
.sym 56319 $abc$40840$n4688_1
.sym 56322 VexRiscv._zz_41_[4]
.sym 56328 $abc$40840$n4148
.sym 56329 VexRiscv._zz_151_[12]
.sym 56330 $abc$40840$n4146
.sym 56331 VexRiscv._zz_151_[17]
.sym 56336 VexRiscv._zz_36_[7]
.sym 56343 VexRiscv._zz_41_[5]
.sym 56344 $abc$40840$n233
.sym 56345 clk12_$glb_clk
.sym 56347 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 56349 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 56351 $abc$40840$n4519_1
.sym 56352 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 56354 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 56356 $abc$40840$n2242
.sym 56359 $abc$40840$n5337_1
.sym 56360 $abc$40840$n4466_1
.sym 56361 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 56362 VexRiscv._zz_151_[27]
.sym 56363 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 56365 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 56366 $abc$40840$n4464
.sym 56367 $abc$40840$n2502
.sym 56368 $abc$40840$n4980
.sym 56370 $abc$40840$n4688_1
.sym 56373 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 56376 VexRiscv._zz_41_[5]
.sym 56377 VexRiscv._zz_151_[9]
.sym 56378 VexRiscv._zz_49_[1]
.sym 56379 VexRiscv.CsrPlugin_mepc[29]
.sym 56380 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 56382 VexRiscv.CsrPlugin_mtval[17]
.sym 56389 $abc$40840$n4187
.sym 56391 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 56393 VexRiscv.lastStagePc[17]
.sym 56394 VexRiscv._zz_49_[1]
.sym 56395 VexRiscv._zz_151_[9]
.sym 56398 VexRiscv.CsrPlugin_mepc[17]
.sym 56399 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 56401 $abc$40840$n4093
.sym 56402 $abc$40840$n4178
.sym 56404 VexRiscv.CsrPlugin_mepc[29]
.sym 56405 VexRiscv._zz_151_[7]
.sym 56406 $abc$40840$n2653
.sym 56407 $abc$40840$n5395_1
.sym 56408 $abc$40840$n5371_1
.sym 56409 $abc$40840$n5337_1
.sym 56411 VexRiscv._zz_151_[20]
.sym 56415 VexRiscv._zz_49_[0]
.sym 56417 $abc$40840$n5337_1
.sym 56418 VexRiscv.lastStagePc[29]
.sym 56421 $abc$40840$n5337_1
.sym 56422 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 56424 $abc$40840$n5395_1
.sym 56427 $abc$40840$n4178
.sym 56429 VexRiscv._zz_151_[20]
.sym 56433 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 56434 $abc$40840$n5337_1
.sym 56435 $abc$40840$n5371_1
.sym 56440 VexRiscv.CsrPlugin_mepc[29]
.sym 56441 VexRiscv.lastStagePc[29]
.sym 56442 $abc$40840$n2653
.sym 56445 $abc$40840$n2653
.sym 56446 VexRiscv.lastStagePc[17]
.sym 56448 VexRiscv.CsrPlugin_mepc[17]
.sym 56451 $abc$40840$n4187
.sym 56452 VexRiscv._zz_49_[0]
.sym 56453 VexRiscv._zz_151_[7]
.sym 56454 VexRiscv._zz_49_[1]
.sym 56458 VexRiscv._zz_151_[9]
.sym 56459 $abc$40840$n4093
.sym 56468 clk12_$glb_clk
.sym 56481 VexRiscv._zz_49_[0]
.sym 56482 $abc$40840$n4456_1
.sym 56483 user_led3
.sym 56485 VexRiscv.lastStagePc[17]
.sym 56486 VexRiscv.execute_LightShifterPlugin_isActive
.sym 56487 basesoc_dat_w[4]
.sym 56489 $abc$40840$n4459_1
.sym 56500 $abc$40840$n4361_1
.sym 56514 $abc$40840$n2592
.sym 56534 $abc$40840$n2592
.sym 56569 serial_tx
.sym 56581 $abc$40840$n7035
.sym 56582 basesoc_uart_phy_storage[29]
.sym 56584 basesoc_uart_phy_storage[5]
.sym 56593 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 56697 $abc$40840$n2304
.sym 56698 $abc$40840$n2298
.sym 56699 basesoc_uart_phy_tx_busy
.sym 56700 $abc$40840$n2295
.sym 56701 $abc$40840$n2313
.sym 56703 $abc$40840$n3765
.sym 56704 $abc$40840$n6654
.sym 56711 $abc$40840$n6463_1
.sym 56714 basesoc_uart_phy_tx_reg[0]
.sym 56716 eventmanager_status_w[1]
.sym 56717 $abc$40840$n6486_1
.sym 56735 $abc$40840$n2313
.sym 56740 basesoc_uart_phy_tx_bitcount[0]
.sym 56748 basesoc_uart_phy_tx_busy
.sym 56756 basesoc_uart_phy_storage[8]
.sym 56774 $abc$40840$n7180
.sym 56778 $abc$40840$n7140
.sym 56779 $abc$40840$n7142
.sym 56783 $abc$40840$n7134
.sym 56784 $abc$40840$n7136
.sym 56785 $abc$40840$n7178
.sym 56789 $abc$40840$n7146
.sym 56792 basesoc_uart_phy_tx_busy
.sym 56801 $abc$40840$n7035
.sym 56807 $abc$40840$n7035
.sym 56809 basesoc_uart_phy_tx_busy
.sym 56814 $abc$40840$n7140
.sym 56816 basesoc_uart_phy_tx_busy
.sym 56819 basesoc_uart_phy_tx_busy
.sym 56821 $abc$40840$n7180
.sym 56826 $abc$40840$n7146
.sym 56828 basesoc_uart_phy_tx_busy
.sym 56831 basesoc_uart_phy_tx_busy
.sym 56832 $abc$40840$n7142
.sym 56837 $abc$40840$n7136
.sym 56840 basesoc_uart_phy_tx_busy
.sym 56843 basesoc_uart_phy_tx_busy
.sym 56845 $abc$40840$n7178
.sym 56850 basesoc_uart_phy_tx_busy
.sym 56852 $abc$40840$n7134
.sym 56854 clk12_$glb_clk
.sym 56855 sys_rst_$glb_sr
.sym 56856 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 56857 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 56858 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 56859 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 56860 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 56861 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 56862 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 56863 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 56866 basesoc_uart_phy_storage[25]
.sym 56868 $abc$40840$n2301
.sym 56869 csrbankarray_csrbank3_bitbang0_w[0]
.sym 56871 $abc$40840$n2295
.sym 56872 $abc$40840$n2510
.sym 56873 $abc$40840$n7178
.sym 56874 array_muxed0[4]
.sym 56875 array_muxed0[12]
.sym 56877 sys_rst
.sym 56879 basesoc_uart_phy_tx_busy
.sym 56885 basesoc_uart_phy_storage[1]
.sym 56888 user_btn0
.sym 56890 basesoc_uart_phy_storage[6]
.sym 56897 basesoc_uart_phy_storage[6]
.sym 56900 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 56901 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 56902 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 56903 basesoc_uart_phy_storage[0]
.sym 56906 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 56909 basesoc_uart_phy_storage[1]
.sym 56912 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 56914 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 56915 basesoc_uart_phy_storage[7]
.sym 56916 basesoc_uart_phy_storage[5]
.sym 56917 basesoc_uart_phy_storage[2]
.sym 56918 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 56921 basesoc_uart_phy_storage[4]
.sym 56924 basesoc_uart_phy_storage[3]
.sym 56925 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 56929 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 56931 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 56932 basesoc_uart_phy_storage[0]
.sym 56935 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 56937 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 56938 basesoc_uart_phy_storage[1]
.sym 56939 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 56941 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 56943 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 56944 basesoc_uart_phy_storage[2]
.sym 56945 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 56947 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 56949 basesoc_uart_phy_storage[3]
.sym 56950 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 56951 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 56953 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 56955 basesoc_uart_phy_storage[4]
.sym 56956 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 56957 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 56959 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 56961 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 56962 basesoc_uart_phy_storage[5]
.sym 56963 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 56965 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 56967 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 56968 basesoc_uart_phy_storage[6]
.sym 56969 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 56971 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 56973 basesoc_uart_phy_storage[7]
.sym 56974 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 56975 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 56981 $abc$40840$n7013
.sym 56982 $abc$40840$n7016
.sym 56983 $abc$40840$n7019
.sym 56985 basesoc_ctrl_storage[2]
.sym 56991 basesoc_uart_tx_fifo_consume[1]
.sym 56992 array_muxed0[11]
.sym 56994 spiflash_bus_dat_r[25]
.sym 56995 $abc$40840$n6458_1
.sym 56996 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 56997 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 56999 array_muxed0[5]
.sym 57000 $abc$40840$n6472_1
.sym 57003 basesoc_uart_phy_storage[9]
.sym 57005 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 57007 basesoc_uart_phy_storage[11]
.sym 57011 basesoc_uart_phy_storage[13]
.sym 57015 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 57021 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 57024 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 57025 basesoc_uart_phy_storage[11]
.sym 57026 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 57028 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 57029 basesoc_uart_phy_storage[9]
.sym 57030 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 57031 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 57033 basesoc_uart_phy_storage[8]
.sym 57034 basesoc_uart_phy_storage[12]
.sym 57035 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 57037 basesoc_uart_phy_storage[13]
.sym 57038 basesoc_uart_phy_storage[10]
.sym 57039 basesoc_uart_phy_storage[15]
.sym 57046 basesoc_uart_phy_storage[14]
.sym 57049 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 57052 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 57054 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 57055 basesoc_uart_phy_storage[8]
.sym 57056 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 57058 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 57060 basesoc_uart_phy_storage[9]
.sym 57061 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 57062 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 57064 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 57066 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 57067 basesoc_uart_phy_storage[10]
.sym 57068 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 57070 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 57072 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 57073 basesoc_uart_phy_storage[11]
.sym 57074 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 57076 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 57078 basesoc_uart_phy_storage[12]
.sym 57079 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 57080 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 57082 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 57084 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 57085 basesoc_uart_phy_storage[13]
.sym 57086 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 57088 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 57090 basesoc_uart_phy_storage[14]
.sym 57091 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 57092 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 57094 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 57096 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 57097 basesoc_uart_phy_storage[15]
.sym 57098 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 57102 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 57103 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 57104 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 57105 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 57106 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 57107 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 57108 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 57109 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 57114 spiflash_bus_dat_r[18]
.sym 57115 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 57116 por_rst
.sym 57118 basesoc_ctrl_storage[11]
.sym 57119 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 57120 array_muxed0[2]
.sym 57121 $abc$40840$n6484_1
.sym 57122 user_btn2
.sym 57124 spiflash_bus_dat_r[10]
.sym 57125 array_muxed0[9]
.sym 57126 $abc$40840$n128
.sym 57129 $abc$40840$n134
.sym 57132 grant
.sym 57133 basesoc_uart_phy_storage[24]
.sym 57137 basesoc_ctrl_bus_errors[25]
.sym 57138 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 57143 basesoc_uart_phy_storage[22]
.sym 57144 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 57148 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 57153 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 57154 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 57162 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 57163 basesoc_uart_phy_storage[19]
.sym 57164 basesoc_uart_phy_storage[17]
.sym 57165 basesoc_uart_phy_storage[20]
.sym 57166 basesoc_uart_phy_storage[18]
.sym 57168 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 57170 basesoc_uart_phy_storage[23]
.sym 57171 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 57172 basesoc_uart_phy_storage[21]
.sym 57173 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 57174 basesoc_uart_phy_storage[16]
.sym 57175 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 57177 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 57178 basesoc_uart_phy_storage[16]
.sym 57179 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 57181 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 57183 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 57184 basesoc_uart_phy_storage[17]
.sym 57185 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 57187 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 57189 basesoc_uart_phy_storage[18]
.sym 57190 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 57191 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 57193 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 57195 basesoc_uart_phy_storage[19]
.sym 57196 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 57197 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 57199 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 57201 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 57202 basesoc_uart_phy_storage[20]
.sym 57203 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 57205 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 57207 basesoc_uart_phy_storage[21]
.sym 57208 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 57209 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 57211 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 57213 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 57214 basesoc_uart_phy_storage[22]
.sym 57215 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 57217 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 57219 basesoc_uart_phy_storage[23]
.sym 57220 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 57221 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 57225 $abc$40840$n5905_1
.sym 57226 $abc$40840$n5890_1
.sym 57227 $abc$40840$n142
.sym 57228 $abc$40840$n5904_1
.sym 57229 $abc$40840$n6813_1
.sym 57230 basesoc_uart_phy_storage[21]
.sym 57231 $abc$40840$n5889_1
.sym 57232 $abc$40840$n6807_1
.sym 57233 $abc$40840$n6727
.sym 57235 $PACKER_GND_NET
.sym 57236 $abc$40840$n6727
.sym 57237 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 57238 $abc$40840$n3758
.sym 57239 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 57240 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 57241 basesoc_uart_phy_rx_busy
.sym 57243 basesoc_uart_phy_storage[7]
.sym 57244 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 57245 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 57246 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 57247 basesoc_uart_phy_storage[22]
.sym 57248 basesoc_uart_phy_storage[7]
.sym 57249 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 57251 $abc$40840$n7190
.sym 57252 basesoc_uart_phy_storage[21]
.sym 57253 $abc$40840$n4860
.sym 57255 $abc$40840$n4287
.sym 57257 $abc$40840$n6073_1
.sym 57258 user_btn0
.sym 57259 basesoc_ctrl_bus_errors[16]
.sym 57260 basesoc_uart_phy_storage[16]
.sym 57261 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 57266 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 57268 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 57271 basesoc_uart_phy_storage[28]
.sym 57272 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 57273 basesoc_uart_phy_storage[25]
.sym 57274 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 57275 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 57277 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 57278 basesoc_uart_phy_storage[27]
.sym 57279 basesoc_uart_phy_storage[31]
.sym 57280 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 57292 basesoc_uart_phy_storage[29]
.sym 57293 basesoc_uart_phy_storage[24]
.sym 57294 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 57296 basesoc_uart_phy_storage[26]
.sym 57297 basesoc_uart_phy_storage[30]
.sym 57298 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 57300 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 57301 basesoc_uart_phy_storage[24]
.sym 57302 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 57304 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 57306 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 57307 basesoc_uart_phy_storage[25]
.sym 57308 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 57310 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 57312 basesoc_uart_phy_storage[26]
.sym 57313 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 57314 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 57316 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 57318 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 57319 basesoc_uart_phy_storage[27]
.sym 57320 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 57322 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 57324 basesoc_uart_phy_storage[28]
.sym 57325 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 57326 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 57328 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 57330 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 57331 basesoc_uart_phy_storage[29]
.sym 57332 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 57334 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 57336 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 57337 basesoc_uart_phy_storage[30]
.sym 57338 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 57340 $auto$alumacc.cc:474:replace_alu$4015.C[32]
.sym 57342 basesoc_uart_phy_storage[31]
.sym 57343 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 57344 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 57348 $abc$40840$n4860
.sym 57349 $abc$40840$n4287
.sym 57350 $abc$40840$n6073_1
.sym 57351 $abc$40840$n3742_1
.sym 57352 $abc$40840$n3743
.sym 57353 $abc$40840$n3744
.sym 57354 $abc$40840$n3746
.sym 57355 $abc$40840$n6060_1
.sym 57356 $abc$40840$n6651
.sym 57358 basesoc_uart_phy_storage[20]
.sym 57359 $abc$40840$n7053
.sym 57360 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 57361 $abc$40840$n104
.sym 57362 $abc$40840$n2548
.sym 57363 user_btn2
.sym 57364 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 57365 basesoc_timer0_value[25]
.sym 57366 basesoc_uart_phy_storage[29]
.sym 57367 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 57368 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 57370 $abc$40840$n2343
.sym 57371 sys_rst
.sym 57372 basesoc_uart_phy_storage[1]
.sym 57373 $abc$40840$n100
.sym 57375 $abc$40840$n2605
.sym 57377 $abc$40840$n3
.sym 57378 basesoc_ctrl_bus_errors[30]
.sym 57379 $abc$40840$n3829
.sym 57380 $abc$40840$n3745_1
.sym 57381 $abc$40840$n3
.sym 57384 $auto$alumacc.cc:474:replace_alu$4015.C[32]
.sym 57391 $abc$40840$n2605
.sym 57395 $abc$40840$n3829
.sym 57407 basesoc_ctrl_bus_errors[25]
.sym 57408 $abc$40840$n124
.sym 57410 $abc$40840$n144
.sym 57412 basesoc_ctrl_bus_errors[17]
.sym 57413 $abc$40840$n3826
.sym 57415 $abc$40840$n138
.sym 57418 $PACKER_GND_NET
.sym 57419 basesoc_ctrl_bus_errors[16]
.sym 57425 $auto$alumacc.cc:474:replace_alu$4015.C[32]
.sym 57428 $abc$40840$n3826
.sym 57430 basesoc_ctrl_bus_errors[16]
.sym 57434 $PACKER_GND_NET
.sym 57442 $abc$40840$n138
.sym 57447 $abc$40840$n124
.sym 57455 $PACKER_GND_NET
.sym 57458 basesoc_ctrl_bus_errors[25]
.sym 57459 $abc$40840$n3826
.sym 57460 $abc$40840$n3829
.sym 57461 basesoc_ctrl_bus_errors[17]
.sym 57464 $abc$40840$n144
.sym 57468 $abc$40840$n2605
.sym 57469 clk12_$glb_clk
.sym 57473 basesoc_ctrl_bus_errors[2]
.sym 57474 basesoc_ctrl_bus_errors[3]
.sym 57475 basesoc_ctrl_bus_errors[4]
.sym 57476 basesoc_ctrl_bus_errors[5]
.sym 57477 basesoc_ctrl_bus_errors[6]
.sym 57478 basesoc_ctrl_bus_errors[7]
.sym 57479 VexRiscv._zz_170_[0]
.sym 57481 basesoc_uart_phy_storage[29]
.sym 57482 VexRiscv._zz_170_[0]
.sym 57483 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 57484 VexRiscv._zz_194_[13]
.sym 57485 VexRiscv._zz_194_[12]
.sym 57486 basesoc_vexriscv_dbus_we
.sym 57487 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 57488 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 57489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 57491 $abc$40840$n3737
.sym 57492 VexRiscv._zz_194_[3]
.sym 57493 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 57494 basesoc_ctrl_bus_errors[0]
.sym 57495 eventmanager_status_w[2]
.sym 57496 $abc$40840$n144
.sym 57497 basesoc_adr[0]
.sym 57498 basesoc_ctrl_bus_errors[17]
.sym 57499 basesoc_ctrl_bus_errors[8]
.sym 57500 basesoc_ctrl_bus_errors[18]
.sym 57502 basesoc_uart_phy_storage[13]
.sym 57503 basesoc_uart_phy_storage[11]
.sym 57506 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 57512 $abc$40840$n3826
.sym 57513 $abc$40840$n114
.sym 57514 $abc$40840$n2498
.sym 57515 $abc$40840$n136
.sym 57516 basesoc_ctrl_bus_errors[18]
.sym 57518 user_btn2
.sym 57519 waittimer2_count[0]
.sym 57520 $abc$40840$n3829
.sym 57521 eventmanager_status_w[2]
.sym 57526 $abc$40840$n3730_1
.sym 57527 waittimer2_count[1]
.sym 57529 sys_rst
.sym 57530 $abc$40840$n6052_1
.sym 57533 basesoc_ctrl_bus_errors[24]
.sym 57535 basesoc_ctrl_bus_errors[25]
.sym 57536 $abc$40840$n122
.sym 57537 basesoc_ctrl_bus_errors[26]
.sym 57539 basesoc_ctrl_bus_errors[27]
.sym 57540 basesoc_ctrl_bus_errors[4]
.sym 57541 basesoc_ctrl_bus_errors[28]
.sym 57543 $abc$40840$n3834
.sym 57545 $abc$40840$n6052_1
.sym 57546 $abc$40840$n3829
.sym 57547 basesoc_ctrl_bus_errors[26]
.sym 57551 sys_rst
.sym 57552 eventmanager_status_w[2]
.sym 57553 waittimer2_count[0]
.sym 57554 user_btn2
.sym 57557 basesoc_ctrl_bus_errors[18]
.sym 57558 $abc$40840$n114
.sym 57559 $abc$40840$n3826
.sym 57560 $abc$40840$n3730_1
.sym 57563 basesoc_ctrl_bus_errors[4]
.sym 57564 $abc$40840$n3834
.sym 57565 $abc$40840$n3829
.sym 57566 basesoc_ctrl_bus_errors[28]
.sym 57569 basesoc_ctrl_bus_errors[27]
.sym 57570 basesoc_ctrl_bus_errors[24]
.sym 57571 basesoc_ctrl_bus_errors[26]
.sym 57572 basesoc_ctrl_bus_errors[25]
.sym 57575 $abc$40840$n136
.sym 57584 $abc$40840$n122
.sym 57588 user_btn2
.sym 57590 waittimer2_count[1]
.sym 57591 $abc$40840$n2498
.sym 57592 clk12_$glb_clk
.sym 57593 sys_rst_$glb_sr
.sym 57594 basesoc_ctrl_bus_errors[8]
.sym 57595 basesoc_ctrl_bus_errors[9]
.sym 57596 basesoc_ctrl_bus_errors[10]
.sym 57597 basesoc_ctrl_bus_errors[11]
.sym 57598 basesoc_ctrl_bus_errors[12]
.sym 57599 basesoc_ctrl_bus_errors[13]
.sym 57600 basesoc_ctrl_bus_errors[14]
.sym 57601 basesoc_ctrl_bus_errors[15]
.sym 57602 basesoc_uart_phy_storage[5]
.sym 57605 basesoc_uart_phy_storage[5]
.sym 57606 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 57607 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 57609 basesoc_vexriscv_dbus_adr[5]
.sym 57610 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 57611 basesoc_uart_phy_storage[0]
.sym 57612 basesoc_vexriscv_dbus_adr[4]
.sym 57613 basesoc_timer0_value[13]
.sym 57614 $abc$40840$n5567
.sym 57615 basesoc_dat_w[5]
.sym 57616 $abc$40840$n3829
.sym 57617 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 57618 $abc$40840$n128
.sym 57619 basesoc_ctrl_bus_errors[24]
.sym 57620 $abc$40840$n7
.sym 57621 basesoc_ctrl_bus_errors[25]
.sym 57622 VexRiscv._zz_194_[12]
.sym 57623 basesoc_ctrl_bus_errors[26]
.sym 57624 sys_rst
.sym 57625 basesoc_ctrl_bus_errors[27]
.sym 57626 $abc$40840$n3880_1
.sym 57627 basesoc_ctrl_bus_errors[28]
.sym 57628 $abc$40840$n134
.sym 57629 basesoc_ctrl_bus_errors[29]
.sym 57635 $abc$40840$n3738
.sym 57638 basesoc_ctrl_bus_errors[28]
.sym 57639 $abc$40840$n3741
.sym 57640 $abc$40840$n3739_1
.sym 57642 basesoc_ctrl_bus_errors[13]
.sym 57644 basesoc_ctrl_bus_errors[14]
.sym 57646 $abc$40840$n7
.sym 57647 $abc$40840$n3
.sym 57648 $abc$40840$n9
.sym 57649 $abc$40840$n3740
.sym 57650 basesoc_ctrl_bus_errors[30]
.sym 57651 basesoc_ctrl_bus_errors[16]
.sym 57653 basesoc_ctrl_bus_errors[29]
.sym 57654 basesoc_ctrl_bus_errors[19]
.sym 57655 basesoc_ctrl_bus_errors[20]
.sym 57656 basesoc_ctrl_bus_errors[21]
.sym 57657 basesoc_ctrl_bus_errors[22]
.sym 57658 basesoc_ctrl_bus_errors[23]
.sym 57659 basesoc_ctrl_bus_errors[31]
.sym 57660 basesoc_ctrl_bus_errors[17]
.sym 57661 basesoc_ctrl_bus_errors[18]
.sym 57662 $abc$40840$n2256
.sym 57663 basesoc_ctrl_bus_errors[12]
.sym 57666 basesoc_ctrl_bus_errors[15]
.sym 57668 basesoc_ctrl_bus_errors[22]
.sym 57669 basesoc_ctrl_bus_errors[21]
.sym 57670 basesoc_ctrl_bus_errors[20]
.sym 57671 basesoc_ctrl_bus_errors[23]
.sym 57675 $abc$40840$n7
.sym 57682 $abc$40840$n9
.sym 57686 $abc$40840$n3
.sym 57692 basesoc_ctrl_bus_errors[14]
.sym 57693 basesoc_ctrl_bus_errors[13]
.sym 57694 basesoc_ctrl_bus_errors[15]
.sym 57695 basesoc_ctrl_bus_errors[12]
.sym 57698 basesoc_ctrl_bus_errors[19]
.sym 57699 basesoc_ctrl_bus_errors[16]
.sym 57700 basesoc_ctrl_bus_errors[18]
.sym 57701 basesoc_ctrl_bus_errors[17]
.sym 57704 basesoc_ctrl_bus_errors[30]
.sym 57705 basesoc_ctrl_bus_errors[31]
.sym 57706 basesoc_ctrl_bus_errors[29]
.sym 57707 basesoc_ctrl_bus_errors[28]
.sym 57710 $abc$40840$n3739_1
.sym 57711 $abc$40840$n3738
.sym 57712 $abc$40840$n3740
.sym 57713 $abc$40840$n3741
.sym 57714 $abc$40840$n2256
.sym 57715 clk12_$glb_clk
.sym 57717 basesoc_ctrl_bus_errors[16]
.sym 57718 basesoc_ctrl_bus_errors[17]
.sym 57719 basesoc_ctrl_bus_errors[18]
.sym 57720 basesoc_ctrl_bus_errors[19]
.sym 57721 basesoc_ctrl_bus_errors[20]
.sym 57722 basesoc_ctrl_bus_errors[21]
.sym 57723 basesoc_ctrl_bus_errors[22]
.sym 57724 basesoc_ctrl_bus_errors[23]
.sym 57727 VexRiscv._zz_41_[8]
.sym 57729 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 57730 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 57731 VexRiscv._zz_194_[3]
.sym 57733 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 57734 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 57735 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 57736 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 57737 array_muxed0[10]
.sym 57739 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 57740 basesoc_ctrl_bus_errors[10]
.sym 57741 VexRiscv._zz_194_[23]
.sym 57742 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 57743 basesoc_ctrl_bus_errors[11]
.sym 57744 basesoc_uart_phy_storage[21]
.sym 57746 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 57747 VexRiscv._zz_79_[5]
.sym 57748 basesoc_ctrl_bus_errors[23]
.sym 57749 $abc$40840$n186
.sym 57750 basesoc_ctrl_bus_errors[16]
.sym 57751 basesoc_ctrl_bus_errors[27]
.sym 57752 sys_rst
.sym 57759 sys_rst
.sym 57760 $abc$40840$n186
.sym 57761 $abc$40840$n3882_1
.sym 57763 user_btn2
.sym 57764 $abc$40840$n6743
.sym 57765 $abc$40840$n176
.sym 57767 waittimer2_count[3]
.sym 57768 waittimer2_count[4]
.sym 57769 $abc$40840$n3883_1
.sym 57770 $abc$40840$n174
.sym 57772 waittimer2_count[1]
.sym 57773 $abc$40840$n176
.sym 57776 $abc$40840$n2497
.sym 57778 waittimer2_count[2]
.sym 57779 $abc$40840$n3879_1
.sym 57782 waittimer2_count[0]
.sym 57783 $abc$40840$n3881_1
.sym 57785 waittimer2_count[8]
.sym 57786 $abc$40840$n3880_1
.sym 57788 waittimer2_count[5]
.sym 57791 $abc$40840$n176
.sym 57792 $abc$40840$n174
.sym 57793 $abc$40840$n3883_1
.sym 57794 $abc$40840$n3879_1
.sym 57797 waittimer2_count[5]
.sym 57798 waittimer2_count[8]
.sym 57799 waittimer2_count[4]
.sym 57800 waittimer2_count[3]
.sym 57806 $abc$40840$n174
.sym 57809 waittimer2_count[0]
.sym 57810 waittimer2_count[2]
.sym 57811 waittimer2_count[1]
.sym 57812 $abc$40840$n186
.sym 57815 $abc$40840$n6743
.sym 57816 sys_rst
.sym 57818 user_btn2
.sym 57821 $abc$40840$n3880_1
.sym 57822 $abc$40840$n3881_1
.sym 57823 $abc$40840$n3882_1
.sym 57833 $abc$40840$n176
.sym 57837 $abc$40840$n2497
.sym 57838 clk12_$glb_clk
.sym 57840 basesoc_ctrl_bus_errors[24]
.sym 57841 basesoc_ctrl_bus_errors[25]
.sym 57842 basesoc_ctrl_bus_errors[26]
.sym 57843 basesoc_ctrl_bus_errors[27]
.sym 57844 basesoc_ctrl_bus_errors[28]
.sym 57845 basesoc_ctrl_bus_errors[29]
.sym 57846 basesoc_ctrl_bus_errors[30]
.sym 57847 basesoc_ctrl_bus_errors[31]
.sym 57850 $abc$40840$n3660_1
.sym 57851 VexRiscv.CsrPlugin_hadException
.sym 57852 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 57853 waittimer2_count[3]
.sym 57854 $abc$40840$n3895_1
.sym 57855 basesoc_ctrl_bus_errors[19]
.sym 57856 waittimer2_count[4]
.sym 57857 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 57858 $abc$40840$n233
.sym 57859 spiflash_bus_dat_r[5]
.sym 57860 $abc$40840$n2497
.sym 57861 VexRiscv.decode_to_execute_RS2[11]
.sym 57862 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 57863 VexRiscv._zz_41_[8]
.sym 57864 basesoc_uart_phy_storage[1]
.sym 57865 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 57866 $abc$40840$n4059
.sym 57867 basesoc_dat_w[5]
.sym 57868 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 57869 basesoc_ctrl_bus_errors[30]
.sym 57871 $abc$40840$n2605
.sym 57872 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 57873 $abc$40840$n3
.sym 57875 VexRiscv._zz_311_
.sym 57881 user_btn2
.sym 57885 $abc$40840$n6755
.sym 57886 $abc$40840$n184
.sym 57887 $abc$40840$n182
.sym 57888 $abc$40840$n6761
.sym 57889 user_btn2
.sym 57891 $abc$40840$n6751
.sym 57892 $abc$40840$n2497
.sym 57895 $abc$40840$n6759
.sym 57896 sys_rst
.sym 57897 $abc$40840$n180
.sym 57904 $abc$40840$n178
.sym 57914 $abc$40840$n6755
.sym 57915 user_btn2
.sym 57916 sys_rst
.sym 57920 $abc$40840$n184
.sym 57926 $abc$40840$n182
.sym 57932 $abc$40840$n184
.sym 57933 $abc$40840$n182
.sym 57934 $abc$40840$n178
.sym 57935 $abc$40840$n180
.sym 57939 $abc$40840$n178
.sym 57944 user_btn2
.sym 57946 $abc$40840$n6761
.sym 57947 sys_rst
.sym 57950 sys_rst
.sym 57952 user_btn2
.sym 57953 $abc$40840$n6759
.sym 57956 $abc$40840$n6751
.sym 57958 user_btn2
.sym 57959 sys_rst
.sym 57960 $abc$40840$n2497
.sym 57961 clk12_$glb_clk
.sym 57963 $abc$40840$n5434_1
.sym 57964 $abc$40840$n5312_1
.sym 57965 $abc$40840$n5311_1
.sym 57966 $abc$40840$n5128
.sym 57967 $abc$40840$n5132
.sym 57968 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 57969 $abc$40840$n5108
.sym 57970 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 57974 $abc$40840$n7049
.sym 57975 $abc$40840$n2283
.sym 57976 basesoc_dat_w[4]
.sym 57977 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 57979 slave_sel_r[1]
.sym 57980 basesoc_ctrl_bus_errors[31]
.sym 57981 $abc$40840$n4373_1
.sym 57982 basesoc_ctrl_bus_errors[24]
.sym 57983 waittimer2_count[8]
.sym 57985 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 57986 $abc$40840$n176
.sym 57987 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 57988 $abc$40840$n4466
.sym 57989 $abc$40840$n4374
.sym 57990 VexRiscv._zz_135_[22]
.sym 57991 $abc$40840$n4442
.sym 57992 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 57993 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 57994 basesoc_uart_phy_storage[13]
.sym 57995 basesoc_uart_phy_storage[11]
.sym 57996 $abc$40840$n5069
.sym 57997 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 57998 basesoc_vexriscv_ibus_adr[8]
.sym 58004 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 58010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 58012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 58014 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 58016 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 58018 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 58033 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 58034 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 58035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 58036 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 58038 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 58039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 58042 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 58045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 58046 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 58048 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 58050 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 58052 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 58054 $auto$alumacc.cc:474:replace_alu$4054.C[6]
.sym 58056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 58058 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 58060 $auto$alumacc.cc:474:replace_alu$4054.C[7]
.sym 58062 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 58064 $auto$alumacc.cc:474:replace_alu$4054.C[6]
.sym 58066 $auto$alumacc.cc:474:replace_alu$4054.C[8]
.sym 58069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 58070 $auto$alumacc.cc:474:replace_alu$4054.C[7]
.sym 58072 $auto$alumacc.cc:474:replace_alu$4054.C[9]
.sym 58075 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 58076 $auto$alumacc.cc:474:replace_alu$4054.C[8]
.sym 58078 $auto$alumacc.cc:474:replace_alu$4054.C[10]
.sym 58080 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 58082 $auto$alumacc.cc:474:replace_alu$4054.C[9]
.sym 58086 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 58087 $abc$40840$n5131
.sym 58088 $abc$40840$n5107
.sym 58089 $abc$40840$n2605
.sym 58090 $abc$40840$n5127
.sym 58091 $abc$40840$n4487_1
.sym 58092 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 58093 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 58094 $abc$40840$n4436
.sym 58098 $abc$40840$n235
.sym 58099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 58100 $abc$40840$n4439
.sym 58102 basesoc_dat_w[3]
.sym 58103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 58104 $abc$40840$n4430
.sym 58105 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 58106 $abc$40840$n4433
.sym 58107 $abc$40840$n3720
.sym 58108 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 58109 $abc$40840$n5311_1
.sym 58110 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 58111 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 58112 $abc$40840$n134
.sym 58113 $abc$40840$n4487_1
.sym 58115 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 58116 VexRiscv._zz_192_
.sym 58117 $abc$40840$n4378
.sym 58118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 58119 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 58120 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 58121 $abc$40840$n128
.sym 58122 $auto$alumacc.cc:474:replace_alu$4054.C[10]
.sym 58129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 58131 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 58137 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 58139 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 58143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 58150 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 58155 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 58157 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 58159 $auto$alumacc.cc:474:replace_alu$4054.C[11]
.sym 58161 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 58163 $auto$alumacc.cc:474:replace_alu$4054.C[10]
.sym 58165 $auto$alumacc.cc:474:replace_alu$4054.C[12]
.sym 58167 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 58169 $auto$alumacc.cc:474:replace_alu$4054.C[11]
.sym 58171 $auto$alumacc.cc:474:replace_alu$4054.C[13]
.sym 58173 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 58175 $auto$alumacc.cc:474:replace_alu$4054.C[12]
.sym 58177 $auto$alumacc.cc:474:replace_alu$4054.C[14]
.sym 58179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 58181 $auto$alumacc.cc:474:replace_alu$4054.C[13]
.sym 58183 $auto$alumacc.cc:474:replace_alu$4054.C[15]
.sym 58185 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 58187 $auto$alumacc.cc:474:replace_alu$4054.C[14]
.sym 58189 $auto$alumacc.cc:474:replace_alu$4054.C[16]
.sym 58191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 58193 $auto$alumacc.cc:474:replace_alu$4054.C[15]
.sym 58195 $auto$alumacc.cc:474:replace_alu$4054.C[17]
.sym 58197 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 58199 $auto$alumacc.cc:474:replace_alu$4054.C[16]
.sym 58201 $auto$alumacc.cc:474:replace_alu$4054.C[18]
.sym 58204 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 58205 $auto$alumacc.cc:474:replace_alu$4054.C[17]
.sym 58209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 58210 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 58211 $abc$40840$n3952
.sym 58212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 58213 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 58214 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 58215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 58216 $abc$40840$n5168_1
.sym 58218 $abc$40840$n5071
.sym 58219 $abc$40840$n4526
.sym 58220 $abc$40840$n7081
.sym 58221 $abc$40840$n4448
.sym 58222 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 58223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 58224 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 58225 VexRiscv._zz_194_[4]
.sym 58226 $abc$40840$n4034_1
.sym 58227 $abc$40840$n4493
.sym 58228 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 58229 $abc$40840$n4457
.sym 58230 $abc$40840$n5067_1
.sym 58231 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 58232 $abc$40840$n5111
.sym 58233 sys_rst
.sym 58234 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 58235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 58236 basesoc_uart_phy_storage[21]
.sym 58237 $abc$40840$n5170_1
.sym 58238 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 58239 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 58240 $abc$40840$n5068
.sym 58241 VexRiscv.CsrPlugin_exception
.sym 58242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 58243 $abc$40840$n8284
.sym 58244 $abc$40840$n5186_1
.sym 58245 $auto$alumacc.cc:474:replace_alu$4054.C[18]
.sym 58252 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 58256 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 58257 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 58264 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 58270 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 58272 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 58273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 58275 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 58282 $auto$alumacc.cc:474:replace_alu$4054.C[19]
.sym 58284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 58286 $auto$alumacc.cc:474:replace_alu$4054.C[18]
.sym 58288 $auto$alumacc.cc:474:replace_alu$4054.C[20]
.sym 58290 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 58292 $auto$alumacc.cc:474:replace_alu$4054.C[19]
.sym 58294 $auto$alumacc.cc:474:replace_alu$4054.C[21]
.sym 58297 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 58298 $auto$alumacc.cc:474:replace_alu$4054.C[20]
.sym 58300 $auto$alumacc.cc:474:replace_alu$4054.C[22]
.sym 58302 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 58304 $auto$alumacc.cc:474:replace_alu$4054.C[21]
.sym 58306 $auto$alumacc.cc:474:replace_alu$4054.C[23]
.sym 58309 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 58310 $auto$alumacc.cc:474:replace_alu$4054.C[22]
.sym 58312 $auto$alumacc.cc:474:replace_alu$4054.C[24]
.sym 58315 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 58316 $auto$alumacc.cc:474:replace_alu$4054.C[23]
.sym 58318 $auto$alumacc.cc:474:replace_alu$4054.C[25]
.sym 58321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 58322 $auto$alumacc.cc:474:replace_alu$4054.C[24]
.sym 58324 $auto$alumacc.cc:474:replace_alu$4054.C[26]
.sym 58327 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 58328 $auto$alumacc.cc:474:replace_alu$4054.C[25]
.sym 58332 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 58333 VexRiscv.lastStageIsFiring
.sym 58334 $abc$40840$n5167_1
.sym 58335 basesoc_vexriscv_dbus_cyc
.sym 58336 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 58337 $abc$40840$n5140
.sym 58338 $abc$40840$n3662_1
.sym 58339 $abc$40840$n5138
.sym 58340 $abc$40840$n4484
.sym 58341 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 58342 basesoc_uart_phy_storage[25]
.sym 58343 VexRiscv._zz_194_[7]
.sym 58344 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 58345 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 58346 $abc$40840$n4487
.sym 58347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 58349 VexRiscv._zz_190_
.sym 58350 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 58352 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 58353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 58354 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 58356 $abc$40840$n3952
.sym 58357 VexRiscv.CsrPlugin_hadException
.sym 58358 $abc$40840$n2642
.sym 58359 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 58360 $abc$40840$n3
.sym 58361 basesoc_uart_phy_storage[1]
.sym 58362 $abc$40840$n2641
.sym 58363 $abc$40840$n5071
.sym 58364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 58365 $abc$40840$n4814
.sym 58366 basesoc_dat_w[5]
.sym 58367 VexRiscv._zz_334_
.sym 58368 $auto$alumacc.cc:474:replace_alu$4054.C[26]
.sym 58376 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 58378 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 58381 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 58384 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 58385 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 58386 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 58388 $abc$40840$n3661_1
.sym 58391 $abc$40840$n2594
.sym 58392 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 58394 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 58395 $abc$40840$n3662_1
.sym 58396 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 58404 $abc$40840$n4991
.sym 58405 $auto$alumacc.cc:474:replace_alu$4054.C[27]
.sym 58407 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 58409 $auto$alumacc.cc:474:replace_alu$4054.C[26]
.sym 58411 $auto$alumacc.cc:474:replace_alu$4054.C[28]
.sym 58413 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 58415 $auto$alumacc.cc:474:replace_alu$4054.C[27]
.sym 58417 $auto$alumacc.cc:474:replace_alu$4054.C[29]
.sym 58419 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 58421 $auto$alumacc.cc:474:replace_alu$4054.C[28]
.sym 58423 $auto$alumacc.cc:474:replace_alu$4054.C[30]
.sym 58426 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 58427 $auto$alumacc.cc:474:replace_alu$4054.C[29]
.sym 58429 $auto$alumacc.cc:474:replace_alu$4054.C[31]
.sym 58431 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 58433 $auto$alumacc.cc:474:replace_alu$4054.C[30]
.sym 58437 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 58439 $auto$alumacc.cc:474:replace_alu$4054.C[31]
.sym 58443 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 58444 $abc$40840$n4991
.sym 58448 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 58449 $abc$40840$n3661_1
.sym 58450 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 58451 $abc$40840$n3662_1
.sym 58452 $abc$40840$n2594
.sym 58453 clk12_$glb_clk
.sym 58454 VexRiscv.reset_$glb_sr
.sym 58455 $abc$40840$n3
.sym 58456 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 58457 $abc$40840$n5024
.sym 58458 basesoc_dat_w[5]
.sym 58459 VexRiscv._zz_79_[25]
.sym 58460 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 58461 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 58462 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 58464 $abc$40840$n5067_1
.sym 58466 $abc$40840$n7069
.sym 58467 $abc$40840$n3647_1
.sym 58468 $abc$40840$n4373_1
.sym 58469 basesoc_vexriscv_ibus_adr[18]
.sym 58470 basesoc_vexriscv_dbus_cyc
.sym 58471 VexRiscv.execute_arbitration_isValid
.sym 58472 VexRiscv._zz_29_
.sym 58474 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 58475 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 58476 VexRiscv.lastStageIsFiring
.sym 58477 VexRiscv.execute_arbitration_isValid
.sym 58478 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 58479 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58480 VexRiscv._zz_79_[25]
.sym 58481 basesoc_uart_phy_storage[13]
.sym 58482 $abc$40840$n4505
.sym 58483 basesoc_uart_phy_storage[11]
.sym 58484 $abc$40840$n5069
.sym 58485 $abc$40840$n2656
.sym 58486 VexRiscv._zz_35_[10]
.sym 58487 $abc$40840$n7061
.sym 58488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 58489 $abc$40840$n4374
.sym 58490 VexRiscv._zz_135_[22]
.sym 58496 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 58499 $abc$40840$n4815_1
.sym 58500 $abc$40840$n5322_1
.sym 58501 $abc$40840$n5324_1
.sym 58504 $abc$40840$n3951
.sym 58505 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 58508 $abc$40840$n235
.sym 58509 $abc$40840$n3995
.sym 58512 VexRiscv.CsrPlugin_exception
.sym 58513 $abc$40840$n5070_1
.sym 58515 $abc$40840$n4374
.sym 58516 VexRiscv._zz_79_[25]
.sym 58521 $abc$40840$n233
.sym 58522 $abc$40840$n2641
.sym 58524 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 58527 VexRiscv._zz_334_
.sym 58529 VexRiscv._zz_79_[25]
.sym 58530 $abc$40840$n4374
.sym 58532 $abc$40840$n4815_1
.sym 58537 $abc$40840$n2641
.sym 58541 $abc$40840$n3995
.sym 58542 $abc$40840$n3951
.sym 58543 $abc$40840$n233
.sym 58550 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 58553 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 58554 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 58555 $abc$40840$n233
.sym 58556 $abc$40840$n235
.sym 58562 VexRiscv.CsrPlugin_exception
.sym 58567 VexRiscv.CsrPlugin_exception
.sym 58571 $abc$40840$n5324_1
.sym 58572 VexRiscv._zz_334_
.sym 58573 $abc$40840$n5070_1
.sym 58574 $abc$40840$n5322_1
.sym 58576 clk12_$glb_clk
.sym 58577 VexRiscv.reset_$glb_sr
.sym 58578 $abc$40840$n4811_1
.sym 58579 $abc$40840$n5449_1
.sym 58580 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 58581 $abc$40840$n5452_1
.sym 58582 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 58583 $abc$40840$n5463_1
.sym 58584 $abc$40840$n5579
.sym 58585 basesoc_uart_phy_storage[13]
.sym 58586 $abc$40840$n6714
.sym 58587 VexRiscv._zz_41_[28]
.sym 58588 $abc$40840$n4132
.sym 58589 $abc$40840$n5053
.sym 58590 $abc$40840$n3951
.sym 58592 $abc$40840$n8284
.sym 58593 basesoc_dat_w[5]
.sym 58594 VexRiscv.CsrPlugin_interrupt_valid
.sym 58595 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 58596 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 58598 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 58599 $abc$40840$n136
.sym 58600 array_muxed1[5]
.sym 58601 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 58602 $abc$40840$n4378
.sym 58603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 58604 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 58605 $abc$40840$n128
.sym 58606 $abc$40840$n7073
.sym 58607 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 58608 $abc$40840$n134
.sym 58609 VexRiscv._zz_192_
.sym 58610 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 58611 $abc$40840$n4811_1
.sym 58612 VexRiscv._zz_35_[25]
.sym 58613 $abc$40840$n4487_1
.sym 58619 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 58622 basesoc_uart_phy_storage[4]
.sym 58626 basesoc_uart_phy_storage[3]
.sym 58629 basesoc_uart_phy_storage[6]
.sym 58630 basesoc_uart_phy_storage[7]
.sym 58631 basesoc_uart_phy_storage[1]
.sym 58632 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 58634 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 58638 basesoc_uart_phy_storage[0]
.sym 58641 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 58642 basesoc_uart_phy_storage[5]
.sym 58643 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 58644 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 58647 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 58648 basesoc_uart_phy_storage[2]
.sym 58650 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 58651 $auto$alumacc.cc:474:replace_alu$4093.C[1]
.sym 58653 basesoc_uart_phy_storage[0]
.sym 58654 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 58657 $auto$alumacc.cc:474:replace_alu$4093.C[2]
.sym 58659 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 58660 basesoc_uart_phy_storage[1]
.sym 58661 $auto$alumacc.cc:474:replace_alu$4093.C[1]
.sym 58663 $auto$alumacc.cc:474:replace_alu$4093.C[3]
.sym 58665 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 58666 basesoc_uart_phy_storage[2]
.sym 58667 $auto$alumacc.cc:474:replace_alu$4093.C[2]
.sym 58669 $auto$alumacc.cc:474:replace_alu$4093.C[4]
.sym 58671 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 58672 basesoc_uart_phy_storage[3]
.sym 58673 $auto$alumacc.cc:474:replace_alu$4093.C[3]
.sym 58675 $auto$alumacc.cc:474:replace_alu$4093.C[5]
.sym 58677 basesoc_uart_phy_storage[4]
.sym 58678 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 58679 $auto$alumacc.cc:474:replace_alu$4093.C[4]
.sym 58681 $auto$alumacc.cc:474:replace_alu$4093.C[6]
.sym 58683 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 58684 basesoc_uart_phy_storage[5]
.sym 58685 $auto$alumacc.cc:474:replace_alu$4093.C[5]
.sym 58687 $auto$alumacc.cc:474:replace_alu$4093.C[7]
.sym 58689 basesoc_uart_phy_storage[6]
.sym 58690 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 58691 $auto$alumacc.cc:474:replace_alu$4093.C[6]
.sym 58693 $auto$alumacc.cc:474:replace_alu$4093.C[8]
.sym 58695 basesoc_uart_phy_storage[7]
.sym 58696 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 58697 $auto$alumacc.cc:474:replace_alu$4093.C[7]
.sym 58701 basesoc_uart_phy_storage[16]
.sym 58702 basesoc_uart_phy_storage[8]
.sym 58703 basesoc_vexriscv_ibus_adr[25]
.sym 58704 $abc$40840$n5130
.sym 58705 basesoc_vexriscv_ibus_adr[23]
.sym 58706 $abc$40840$n5624_1
.sym 58707 basesoc_vexriscv_ibus_adr[15]
.sym 58708 $abc$40840$n5600
.sym 58711 $PACKER_GND_NET
.sym 58712 $abc$40840$n6727
.sym 58713 $abc$40840$n2871
.sym 58714 $abc$40840$n235
.sym 58715 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 58716 $abc$40840$n5452_1
.sym 58717 VexRiscv._zz_194_[22]
.sym 58718 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 58719 $abc$40840$n5322_1
.sym 58721 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 58722 VexRiscv.CsrPlugin_hadException
.sym 58723 $abc$40840$n235
.sym 58724 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 58725 VexRiscv._zz_194_[13]
.sym 58726 VexRiscv._zz_41_[21]
.sym 58727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 58728 VexRiscv._zz_194_[21]
.sym 58729 basesoc_uart_phy_storage[21]
.sym 58730 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 58731 $abc$40840$n8284
.sym 58732 $abc$40840$n5600
.sym 58733 VexRiscv.lastStagePc[30]
.sym 58734 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 58735 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 58736 VexRiscv.CsrPlugin_mepc[5]
.sym 58737 $auto$alumacc.cc:474:replace_alu$4093.C[8]
.sym 58743 basesoc_uart_phy_storage[14]
.sym 58746 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 58750 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 58754 basesoc_uart_phy_storage[15]
.sym 58755 basesoc_uart_phy_storage[11]
.sym 58756 basesoc_uart_phy_storage[10]
.sym 58757 basesoc_uart_phy_storage[13]
.sym 58758 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 58760 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 58761 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 58763 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 58764 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 58765 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 58766 basesoc_uart_phy_storage[9]
.sym 58767 basesoc_uart_phy_storage[8]
.sym 58769 basesoc_uart_phy_storage[12]
.sym 58774 $auto$alumacc.cc:474:replace_alu$4093.C[9]
.sym 58776 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 58777 basesoc_uart_phy_storage[8]
.sym 58778 $auto$alumacc.cc:474:replace_alu$4093.C[8]
.sym 58780 $auto$alumacc.cc:474:replace_alu$4093.C[10]
.sym 58782 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 58783 basesoc_uart_phy_storage[9]
.sym 58784 $auto$alumacc.cc:474:replace_alu$4093.C[9]
.sym 58786 $auto$alumacc.cc:474:replace_alu$4093.C[11]
.sym 58788 basesoc_uart_phy_storage[10]
.sym 58789 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 58790 $auto$alumacc.cc:474:replace_alu$4093.C[10]
.sym 58792 $auto$alumacc.cc:474:replace_alu$4093.C[12]
.sym 58794 basesoc_uart_phy_storage[11]
.sym 58795 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 58796 $auto$alumacc.cc:474:replace_alu$4093.C[11]
.sym 58798 $auto$alumacc.cc:474:replace_alu$4093.C[13]
.sym 58800 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 58801 basesoc_uart_phy_storage[12]
.sym 58802 $auto$alumacc.cc:474:replace_alu$4093.C[12]
.sym 58804 $auto$alumacc.cc:474:replace_alu$4093.C[14]
.sym 58806 basesoc_uart_phy_storage[13]
.sym 58807 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 58808 $auto$alumacc.cc:474:replace_alu$4093.C[13]
.sym 58810 $auto$alumacc.cc:474:replace_alu$4093.C[15]
.sym 58812 basesoc_uart_phy_storage[14]
.sym 58813 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 58814 $auto$alumacc.cc:474:replace_alu$4093.C[14]
.sym 58816 $auto$alumacc.cc:474:replace_alu$4093.C[16]
.sym 58818 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 58819 basesoc_uart_phy_storage[15]
.sym 58820 $auto$alumacc.cc:474:replace_alu$4093.C[15]
.sym 58824 VexRiscv.lastStagePc[21]
.sym 58825 VexRiscv.lastStagePc[22]
.sym 58826 VexRiscv.lastStagePc[30]
.sym 58827 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 58828 $abc$40840$n5245
.sym 58829 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 58830 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 58831 VexRiscv.lastStagePc[14]
.sym 58833 $abc$40840$n5624_1
.sym 58834 basesoc_uart_phy_storage[20]
.sym 58835 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 58836 $abc$40840$n2633
.sym 58837 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 58838 $abc$40840$n5067_1
.sym 58839 $abc$40840$n2633
.sym 58840 VexRiscv._zz_35_[31]
.sym 58841 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 58842 basesoc_uart_phy_storage[15]
.sym 58843 $abc$40840$n3998
.sym 58844 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 58846 $abc$40840$n233
.sym 58847 basesoc_uart_phy_storage[14]
.sym 58848 $abc$40840$n6093
.sym 58849 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 58850 VexRiscv.decode_to_execute_RS2[13]
.sym 58851 $abc$40840$n4779_1
.sym 58852 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 58853 $abc$40840$n2641
.sym 58854 VexRiscv._zz_334_
.sym 58855 basesoc_adr[1]
.sym 58856 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 58857 VexRiscv._zz_195_[32]
.sym 58858 VexRiscv._zz_199_[13]
.sym 58859 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 58860 $auto$alumacc.cc:474:replace_alu$4093.C[16]
.sym 58865 basesoc_uart_phy_storage[16]
.sym 58866 basesoc_uart_phy_storage[22]
.sym 58867 basesoc_uart_phy_storage[18]
.sym 58868 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 58870 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 58874 basesoc_uart_phy_storage[19]
.sym 58878 basesoc_uart_phy_storage[23]
.sym 58879 basesoc_uart_phy_storage[17]
.sym 58881 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 58882 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 58885 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 58887 basesoc_uart_phy_storage[20]
.sym 58888 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 58889 basesoc_uart_phy_storage[21]
.sym 58895 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 58896 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 58897 $auto$alumacc.cc:474:replace_alu$4093.C[17]
.sym 58899 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 58900 basesoc_uart_phy_storage[16]
.sym 58901 $auto$alumacc.cc:474:replace_alu$4093.C[16]
.sym 58903 $auto$alumacc.cc:474:replace_alu$4093.C[18]
.sym 58905 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 58906 basesoc_uart_phy_storage[17]
.sym 58907 $auto$alumacc.cc:474:replace_alu$4093.C[17]
.sym 58909 $auto$alumacc.cc:474:replace_alu$4093.C[19]
.sym 58911 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 58912 basesoc_uart_phy_storage[18]
.sym 58913 $auto$alumacc.cc:474:replace_alu$4093.C[18]
.sym 58915 $auto$alumacc.cc:474:replace_alu$4093.C[20]
.sym 58917 basesoc_uart_phy_storage[19]
.sym 58918 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 58919 $auto$alumacc.cc:474:replace_alu$4093.C[19]
.sym 58921 $auto$alumacc.cc:474:replace_alu$4093.C[21]
.sym 58923 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 58924 basesoc_uart_phy_storage[20]
.sym 58925 $auto$alumacc.cc:474:replace_alu$4093.C[20]
.sym 58927 $auto$alumacc.cc:474:replace_alu$4093.C[22]
.sym 58929 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 58930 basesoc_uart_phy_storage[21]
.sym 58931 $auto$alumacc.cc:474:replace_alu$4093.C[21]
.sym 58933 $auto$alumacc.cc:474:replace_alu$4093.C[23]
.sym 58935 basesoc_uart_phy_storage[22]
.sym 58936 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 58937 $auto$alumacc.cc:474:replace_alu$4093.C[22]
.sym 58939 $auto$alumacc.cc:474:replace_alu$4093.C[24]
.sym 58941 basesoc_uart_phy_storage[23]
.sym 58942 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 58943 $auto$alumacc.cc:474:replace_alu$4093.C[23]
.sym 58947 VexRiscv._zz_41_[21]
.sym 58948 VexRiscv._zz_41_[16]
.sym 58949 $abc$40840$n5621
.sym 58950 VexRiscv._zz_199_[13]
.sym 58951 VexRiscv._zz_41_[26]
.sym 58952 VexRiscv._zz_41_[30]
.sym 58953 $abc$40840$n7875
.sym 58954 VexRiscv.decode_to_execute_RS2[13]
.sym 58955 $abc$40840$n5467_1
.sym 58956 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 58957 basesoc_uart_phy_storage[29]
.sym 58958 VexRiscv._zz_170_[0]
.sym 58959 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 58960 VexRiscv._zz_32_[1]
.sym 58961 VexRiscv._zz_199_[6]
.sym 58962 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 58963 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 58964 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 58965 VexRiscv._zz_321_[20]
.sym 58966 VexRiscv.lastStagePc[21]
.sym 58967 $abc$40840$n7075
.sym 58968 VexRiscv.execute_to_memory_IS_DIV
.sym 58970 basesoc_uart_phy_storage[19]
.sym 58971 VexRiscv._zz_135_[22]
.sym 58972 VexRiscv._zz_41_[26]
.sym 58973 $abc$40840$n7095
.sym 58974 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 58975 VexRiscv._zz_152_
.sym 58976 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 58977 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 58978 user_led2
.sym 58979 VexRiscv._zz_321_[25]
.sym 58981 grant
.sym 58982 $abc$40840$n7083
.sym 58983 $auto$alumacc.cc:474:replace_alu$4093.C[24]
.sym 58990 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 58991 basesoc_uart_phy_storage[28]
.sym 58992 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 58995 basesoc_uart_phy_storage[30]
.sym 58997 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 58998 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 58999 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 59001 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 59002 basesoc_uart_phy_storage[26]
.sym 59003 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 59009 basesoc_uart_phy_storage[25]
.sym 59010 basesoc_uart_phy_storage[29]
.sym 59011 basesoc_uart_phy_storage[24]
.sym 59014 basesoc_uart_phy_storage[31]
.sym 59018 basesoc_uart_phy_storage[27]
.sym 59019 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 59020 $auto$alumacc.cc:474:replace_alu$4093.C[25]
.sym 59022 basesoc_uart_phy_storage[24]
.sym 59023 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 59024 $auto$alumacc.cc:474:replace_alu$4093.C[24]
.sym 59026 $auto$alumacc.cc:474:replace_alu$4093.C[26]
.sym 59028 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 59029 basesoc_uart_phy_storage[25]
.sym 59030 $auto$alumacc.cc:474:replace_alu$4093.C[25]
.sym 59032 $auto$alumacc.cc:474:replace_alu$4093.C[27]
.sym 59034 basesoc_uart_phy_storage[26]
.sym 59035 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 59036 $auto$alumacc.cc:474:replace_alu$4093.C[26]
.sym 59038 $auto$alumacc.cc:474:replace_alu$4093.C[28]
.sym 59040 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 59041 basesoc_uart_phy_storage[27]
.sym 59042 $auto$alumacc.cc:474:replace_alu$4093.C[27]
.sym 59044 $auto$alumacc.cc:474:replace_alu$4093.C[29]
.sym 59046 basesoc_uart_phy_storage[28]
.sym 59047 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 59048 $auto$alumacc.cc:474:replace_alu$4093.C[28]
.sym 59050 $auto$alumacc.cc:474:replace_alu$4093.C[30]
.sym 59052 basesoc_uart_phy_storage[29]
.sym 59053 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 59054 $auto$alumacc.cc:474:replace_alu$4093.C[29]
.sym 59056 $auto$alumacc.cc:474:replace_alu$4093.C[31]
.sym 59058 basesoc_uart_phy_storage[30]
.sym 59059 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 59060 $auto$alumacc.cc:474:replace_alu$4093.C[30]
.sym 59062 $auto$alumacc.cc:474:replace_alu$4093.C[32]
.sym 59064 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 59065 basesoc_uart_phy_storage[31]
.sym 59066 $auto$alumacc.cc:474:replace_alu$4093.C[31]
.sym 59070 $abc$40840$n6714_1
.sym 59071 $abc$40840$n5457_1
.sym 59072 $abc$40840$n6726_1
.sym 59073 grant
.sym 59074 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 59075 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 59076 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 59077 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 59080 $abc$40840$n4153
.sym 59081 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 59082 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 59083 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 59084 $abc$40840$n7065
.sym 59085 VexRiscv._zz_194_[20]
.sym 59086 VexRiscv.CsrPlugin_mepc[29]
.sym 59087 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 59088 VexRiscv._zz_194_[14]
.sym 59089 VexRiscv._zz_321_[27]
.sym 59091 VexRiscv._zz_41_[16]
.sym 59092 VexRiscv._zz_199_[21]
.sym 59093 $abc$40840$n5621
.sym 59094 $abc$40840$n4487_1
.sym 59095 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 59096 VexRiscv._zz_36_[6]
.sym 59097 $abc$40840$n128
.sym 59098 VexRiscv._zz_195_[20]
.sym 59099 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 59100 VexRiscv._zz_41_[30]
.sym 59101 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 59102 $abc$40840$n4159
.sym 59104 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 59105 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 59106 $auto$alumacc.cc:474:replace_alu$4093.C[32]
.sym 59111 $abc$40840$n7077
.sym 59113 $abc$40840$n7079
.sym 59114 $abc$40840$n7091
.sym 59115 $abc$40840$n7093
.sym 59118 $abc$40840$n7099
.sym 59119 $abc$40840$n7085
.sym 59121 $abc$40840$n7089
.sym 59124 basesoc_uart_phy_rx_busy
.sym 59147 $auto$alumacc.cc:474:replace_alu$4093.C[32]
.sym 59151 $abc$40840$n7093
.sym 59153 basesoc_uart_phy_rx_busy
.sym 59156 $abc$40840$n7077
.sym 59158 basesoc_uart_phy_rx_busy
.sym 59163 basesoc_uart_phy_rx_busy
.sym 59164 $abc$40840$n7091
.sym 59168 basesoc_uart_phy_rx_busy
.sym 59171 $abc$40840$n7085
.sym 59176 $abc$40840$n7089
.sym 59177 basesoc_uart_phy_rx_busy
.sym 59180 basesoc_uart_phy_rx_busy
.sym 59182 $abc$40840$n7079
.sym 59186 $abc$40840$n7099
.sym 59187 basesoc_uart_phy_rx_busy
.sym 59191 clk12_$glb_clk
.sym 59192 sys_rst_$glb_sr
.sym 59193 $abc$40840$n4160
.sym 59194 VexRiscv._zz_41_[25]
.sym 59195 $abc$40840$n4159
.sym 59196 VexRiscv._zz_41_[12]
.sym 59197 VexRiscv._zz_41_[17]
.sym 59198 VexRiscv._zz_41_[18]
.sym 59199 VexRiscv._zz_41_[15]
.sym 59200 VexRiscv._zz_36_[6]
.sym 59201 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 59202 array_muxed1[5]
.sym 59203 VexRiscv._zz_41_[8]
.sym 59205 VexRiscv._zz_199_[28]
.sym 59206 VexRiscv.decode_to_execute_RS2[9]
.sym 59208 grant
.sym 59209 basesoc_vexriscv_ibus_adr[9]
.sym 59210 VexRiscv._zz_288_[14]
.sym 59211 VexRiscv.externalInterruptArray_regNext[0]
.sym 59212 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 59213 $abc$40840$n4212
.sym 59215 VexRiscv.decode_to_execute_RS2[23]
.sym 59217 $abc$40840$n3935
.sym 59218 VexRiscv._zz_199_[15]
.sym 59219 VexRiscv._zz_41_[21]
.sym 59220 VexRiscv._zz_199_[30]
.sym 59221 VexRiscv.lastStagePc[30]
.sym 59222 VexRiscv._zz_41_[15]
.sym 59223 $abc$40840$n4126
.sym 59224 $abc$40840$n6653
.sym 59225 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 59226 VexRiscv._zz_151_[6]
.sym 59227 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 59228 VexRiscv.CsrPlugin_mepc[5]
.sym 59234 $abc$40840$n6714_1
.sym 59236 $abc$40840$n233
.sym 59238 VexRiscv._zz_41_[14]
.sym 59242 VexRiscv._zz_152_
.sym 59245 VexRiscv._zz_36_[6]
.sym 59246 $abc$40840$n3932
.sym 59252 VexRiscv._zz_292_
.sym 59254 $abc$40840$n4106
.sym 59255 VexRiscv.decode_to_execute_RS2[19]
.sym 59256 $abc$40840$n4345
.sym 59257 $abc$40840$n4178
.sym 59260 $abc$40840$n4159
.sym 59262 $abc$40840$n4496_1
.sym 59263 VexRiscv._zz_42_[1]
.sym 59264 VexRiscv.decode_to_execute_RS2[28]
.sym 59265 VexRiscv._zz_42_[0]
.sym 59267 $abc$40840$n6714_1
.sym 59268 $abc$40840$n4496_1
.sym 59269 $abc$40840$n4345
.sym 59270 $abc$40840$n3932
.sym 59276 VexRiscv._zz_36_[6]
.sym 59280 $abc$40840$n4159
.sym 59281 VexRiscv._zz_292_
.sym 59288 VexRiscv._zz_41_[14]
.sym 59291 VexRiscv._zz_42_[1]
.sym 59292 VexRiscv._zz_152_
.sym 59293 VexRiscv._zz_42_[0]
.sym 59294 VexRiscv.decode_to_execute_RS2[19]
.sym 59297 $abc$40840$n4178
.sym 59298 VexRiscv._zz_292_
.sym 59303 VexRiscv._zz_42_[1]
.sym 59304 VexRiscv._zz_152_
.sym 59305 VexRiscv._zz_42_[0]
.sym 59306 VexRiscv.decode_to_execute_RS2[28]
.sym 59310 VexRiscv._zz_292_
.sym 59312 $abc$40840$n4106
.sym 59313 $abc$40840$n233
.sym 59314 clk12_$glb_clk
.sym 59316 $abc$40840$n6649
.sym 59317 $abc$40840$n4126
.sym 59318 $abc$40840$n4093
.sym 59319 $abc$40840$n4138
.sym 59320 $abc$40840$n4106
.sym 59321 $abc$40840$n4183
.sym 59322 VexRiscv._zz_129_[6]
.sym 59323 $abc$40840$n4178
.sym 59324 VexRiscv._zz_152_
.sym 59325 VexRiscv._zz_321_[26]
.sym 59327 VexRiscv.CsrPlugin_hadException
.sym 59328 $abc$40840$n4212
.sym 59329 VexRiscv._zz_287_[1]
.sym 59330 $abc$40840$n5362
.sym 59331 VexRiscv._zz_41_[12]
.sym 59332 VexRiscv._zz_41_[9]
.sym 59333 VexRiscv._zz_192_
.sym 59334 VexRiscv._zz_41_[14]
.sym 59335 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 59336 VexRiscv.CsrPlugin_mtval[28]
.sym 59337 VexRiscv._zz_41_[25]
.sym 59338 $abc$40840$n2653
.sym 59339 basesoc_dat_w[6]
.sym 59340 $abc$40840$n6093
.sym 59341 $abc$40840$n4175
.sym 59342 $abc$40840$n4545_1
.sym 59343 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 59344 $abc$40840$n5337_1
.sym 59345 $abc$40840$n3935
.sym 59346 $abc$40840$n4148
.sym 59347 VexRiscv.decode_to_execute_RS2[13]
.sym 59348 basesoc_adr[1]
.sym 59349 VexRiscv._zz_42_[1]
.sym 59350 VexRiscv._zz_334_
.sym 59351 VexRiscv._zz_42_[0]
.sym 59358 $abc$40840$n4147
.sym 59359 VexRiscv._zz_41_[16]
.sym 59360 $abc$40840$n4194
.sym 59361 VexRiscv._zz_41_[17]
.sym 59364 VexRiscv._zz_198_
.sym 59365 $abc$40840$n3935
.sym 59366 VexRiscv._zz_41_[25]
.sym 59367 $abc$40840$n4154
.sym 59368 VexRiscv._zz_41_[12]
.sym 59369 $abc$40840$n4169
.sym 59370 VexRiscv._zz_41_[18]
.sym 59371 VexRiscv._zz_41_[15]
.sym 59372 $abc$40840$n4199
.sym 59373 $abc$40840$n4141
.sym 59375 $abc$40840$n4149
.sym 59379 VexRiscv._zz_41_[21]
.sym 59381 VexRiscv._zz_199_[3]
.sym 59390 $abc$40840$n4141
.sym 59391 $abc$40840$n3935
.sym 59392 VexRiscv._zz_41_[25]
.sym 59396 $abc$40840$n3935
.sym 59398 $abc$40840$n4154
.sym 59399 VexRiscv._zz_41_[16]
.sym 59403 VexRiscv._zz_199_[3]
.sym 59405 VexRiscv._zz_198_
.sym 59408 $abc$40840$n4194
.sym 59409 VexRiscv._zz_41_[21]
.sym 59410 $abc$40840$n3935
.sym 59414 VexRiscv._zz_41_[17]
.sym 59415 $abc$40840$n4147
.sym 59417 $abc$40840$n3935
.sym 59420 $abc$40840$n3935
.sym 59421 VexRiscv._zz_41_[18]
.sym 59422 $abc$40840$n4169
.sym 59426 $abc$40840$n4199
.sym 59427 $abc$40840$n3935
.sym 59429 VexRiscv._zz_41_[15]
.sym 59433 VexRiscv._zz_41_[12]
.sym 59434 $abc$40840$n3935
.sym 59435 $abc$40840$n4149
.sym 59439 $abc$40840$n4141
.sym 59440 $abc$40840$n4094
.sym 59441 $abc$40840$n4149
.sym 59442 $abc$40840$n6653
.sym 59443 $abc$40840$n4184
.sym 59444 VexRiscv.CsrPlugin_mepc[5]
.sym 59445 $abc$40840$n4127
.sym 59446 $abc$40840$n4139
.sym 59448 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59449 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59450 $abc$40840$n7049
.sym 59451 VexRiscv._zz_160_
.sym 59452 VexRiscv._zz_129_[6]
.sym 59453 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 59454 $abc$40840$n5
.sym 59455 VexRiscv._zz_199_[2]
.sym 59456 $abc$40840$n4178
.sym 59457 VexRiscv._zz_285_[1]
.sym 59458 $abc$40840$n6649
.sym 59459 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59460 VexRiscv._zz_47_[1]
.sym 59462 VexRiscv._zz_32_[1]
.sym 59463 $abc$40840$n4592_1
.sym 59464 VexRiscv._zz_41_[26]
.sym 59465 basesoc_dat_w[5]
.sym 59466 VexRiscv.CsrPlugin_mepc[5]
.sym 59467 $abc$40840$n4175
.sym 59468 VexRiscv._zz_135_[22]
.sym 59469 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 59470 user_led2
.sym 59471 $abc$40840$n4187
.sym 59472 VexRiscv._zz_199_[12]
.sym 59473 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 59474 $abc$40840$n4094
.sym 59481 VexRiscv.decode_to_execute_RS2[17]
.sym 59488 VexRiscv._zz_152_
.sym 59494 VexRiscv.decode_to_execute_RS2[16]
.sym 59496 $abc$40840$n3935
.sym 59497 VexRiscv.decode_to_execute_RS2[18]
.sym 59499 VexRiscv.decode_to_execute_RS2[21]
.sym 59500 VexRiscv._zz_42_[1]
.sym 59502 VexRiscv._zz_41_[11]
.sym 59503 $abc$40840$n4104
.sym 59504 VexRiscv.decode_to_execute_RS2[15]
.sym 59506 VexRiscv.decode_to_execute_RS2[22]
.sym 59509 VexRiscv._zz_42_[0]
.sym 59513 VexRiscv._zz_42_[1]
.sym 59515 VexRiscv._zz_42_[0]
.sym 59519 VexRiscv.decode_to_execute_RS2[17]
.sym 59520 VexRiscv._zz_42_[1]
.sym 59521 VexRiscv._zz_152_
.sym 59522 VexRiscv._zz_42_[0]
.sym 59525 VexRiscv._zz_42_[0]
.sym 59526 VexRiscv._zz_152_
.sym 59527 VexRiscv._zz_42_[1]
.sym 59528 VexRiscv.decode_to_execute_RS2[16]
.sym 59531 VexRiscv._zz_152_
.sym 59532 VexRiscv._zz_42_[1]
.sym 59533 VexRiscv.decode_to_execute_RS2[21]
.sym 59534 VexRiscv._zz_42_[0]
.sym 59537 VexRiscv._zz_42_[0]
.sym 59538 VexRiscv._zz_152_
.sym 59539 VexRiscv._zz_42_[1]
.sym 59540 VexRiscv.decode_to_execute_RS2[18]
.sym 59543 VexRiscv._zz_152_
.sym 59544 VexRiscv._zz_42_[1]
.sym 59545 VexRiscv.decode_to_execute_RS2[22]
.sym 59546 VexRiscv._zz_42_[0]
.sym 59549 VexRiscv._zz_41_[11]
.sym 59551 $abc$40840$n3935
.sym 59552 $abc$40840$n4104
.sym 59555 VexRiscv._zz_152_
.sym 59556 VexRiscv._zz_42_[1]
.sym 59557 VexRiscv.decode_to_execute_RS2[15]
.sym 59558 VexRiscv._zz_42_[0]
.sym 59562 $abc$40840$n4175
.sym 59563 $abc$40840$n4161
.sym 59564 $abc$40840$n4187
.sym 59565 $abc$40840$n4201
.sym 59566 VexRiscv._zz_42_[1]
.sym 59567 VexRiscv._zz_42_[0]
.sym 59568 VexRiscv._zz_41_[11]
.sym 59569 $abc$40840$n4104
.sym 59572 VexRiscv.decode_to_execute_RS2[8]
.sym 59574 $abc$40840$n6657_1
.sym 59575 VexRiscv._zz_151_[20]
.sym 59576 VexRiscv._zz_47_[1]
.sym 59577 $abc$40840$n6653
.sym 59578 VexRiscv._zz_151_[0]
.sym 59579 $abc$40840$n4345
.sym 59581 array_muxed0[2]
.sym 59582 VexRiscv._zz_49_[1]
.sym 59583 VexRiscv._zz_151_[0]
.sym 59584 VexRiscv._zz_36_[2]
.sym 59586 $abc$40840$n4138
.sym 59587 VexRiscv._zz_151_[30]
.sym 59588 VexRiscv.decode_to_execute_RS2[27]
.sym 59589 VexRiscv._zz_42_[0]
.sym 59590 $abc$40840$n4159
.sym 59591 $abc$40840$n3932
.sym 59592 VexRiscv._zz_199_[24]
.sym 59593 VexRiscv._zz_41_[24]
.sym 59594 VexRiscv._zz_170_[0]
.sym 59595 VexRiscv._zz_151_[24]
.sym 59596 $abc$40840$n128
.sym 59597 VexRiscv._zz_41_[30]
.sym 59603 $abc$40840$n3935
.sym 59604 VexRiscv._zz_41_[24]
.sym 59605 VexRiscv._zz_41_[29]
.sym 59606 $abc$40840$n4124
.sym 59608 VexRiscv._zz_152_
.sym 59610 VexRiscv._zz_41_[8]
.sym 59611 $abc$40840$n3935
.sym 59613 VexRiscv._zz_42_[0]
.sym 59614 $abc$40840$n4545_1
.sym 59616 VexRiscv._zz_36_[12]
.sym 59618 $abc$40840$n4609_1
.sym 59619 VexRiscv.decode_to_execute_RS2[26]
.sym 59620 $abc$40840$n4131
.sym 59621 VexRiscv._zz_41_[30]
.sym 59623 VexRiscv._zz_42_[1]
.sym 59624 VexRiscv._zz_41_[26]
.sym 59626 $abc$40840$n4167
.sym 59628 $abc$40840$n4192
.sym 59629 $abc$40840$n4379_1
.sym 59631 VexRiscv._zz_36_[9]
.sym 59632 $abc$40840$n4133
.sym 59637 $abc$40840$n4124
.sym 59638 $abc$40840$n3935
.sym 59639 VexRiscv._zz_41_[8]
.sym 59642 VexRiscv._zz_42_[0]
.sym 59643 VexRiscv.decode_to_execute_RS2[26]
.sym 59644 VexRiscv._zz_152_
.sym 59645 VexRiscv._zz_42_[1]
.sym 59648 VexRiscv._zz_41_[29]
.sym 59649 $abc$40840$n4167
.sym 59650 $abc$40840$n3935
.sym 59654 VexRiscv._zz_41_[24]
.sym 59655 $abc$40840$n3935
.sym 59657 $abc$40840$n4133
.sym 59660 $abc$40840$n4545_1
.sym 59661 $abc$40840$n4379_1
.sym 59663 VexRiscv._zz_36_[9]
.sym 59666 $abc$40840$n3935
.sym 59668 VexRiscv._zz_41_[26]
.sym 59669 $abc$40840$n4192
.sym 59672 $abc$40840$n4609_1
.sym 59674 VexRiscv._zz_36_[12]
.sym 59675 $abc$40840$n4379_1
.sym 59678 $abc$40840$n4131
.sym 59679 $abc$40840$n3935
.sym 59681 VexRiscv._zz_41_[30]
.sym 59682 $abc$40840$n2592_$glb_ce
.sym 59683 clk12_$glb_clk
.sym 59685 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 59686 $abc$40840$n4131
.sym 59687 $abc$40840$n4162
.sym 59688 $abc$40840$n128
.sym 59689 VexRiscv._zz_151_[29]
.sym 59690 $abc$40840$n4133
.sym 59691 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 59692 $abc$40840$n4167
.sym 59694 VexRiscv._zz_286_[2]
.sym 59695 $abc$40840$n4526
.sym 59696 $abc$40840$n7081
.sym 59697 VexRiscv._zz_41_[22]
.sym 59698 VexRiscv._zz_41_[11]
.sym 59699 VexRiscv._zz_286_[9]
.sym 59700 $abc$40840$n4201
.sym 59701 VexRiscv._zz_199_[1]
.sym 59702 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 59703 $abc$40840$n5774
.sym 59704 VexRiscv._zz_152_
.sym 59705 $abc$40840$n6655
.sym 59707 $abc$40840$n6651_1
.sym 59708 VexRiscv._zz_335_
.sym 59709 VexRiscv.lastStagePc[30]
.sym 59710 VexRiscv._zz_151_[29]
.sym 59711 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 59712 VexRiscv._zz_151_[28]
.sym 59713 VexRiscv._zz_151_[30]
.sym 59714 VexRiscv.decode_to_execute_RS2[9]
.sym 59715 VexRiscv._zz_41_[15]
.sym 59716 $abc$40840$n4191
.sym 59717 VexRiscv._zz_36_[9]
.sym 59719 VexRiscv._zz_199_[30]
.sym 59720 VexRiscv._zz_36_[8]
.sym 59727 VexRiscv.decode_to_execute_RS2[8]
.sym 59730 VexRiscv._zz_42_[1]
.sym 59731 VexRiscv._zz_42_[0]
.sym 59733 VexRiscv._zz_36_[11]
.sym 59734 $abc$40840$n4379_1
.sym 59735 $abc$40840$n4592_1
.sym 59737 VexRiscv._zz_199_[21]
.sym 59739 VexRiscv._zz_198_
.sym 59740 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 59741 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 59748 VexRiscv._zz_286_[8]
.sym 59751 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 59756 VexRiscv._zz_199_[26]
.sym 59757 VexRiscv._zz_199_[12]
.sym 59761 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 59766 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 59771 VexRiscv._zz_198_
.sym 59773 VexRiscv._zz_199_[12]
.sym 59777 VexRiscv._zz_42_[0]
.sym 59778 VexRiscv._zz_286_[8]
.sym 59779 VexRiscv.decode_to_execute_RS2[8]
.sym 59780 VexRiscv._zz_42_[1]
.sym 59784 VexRiscv._zz_36_[11]
.sym 59785 $abc$40840$n4592_1
.sym 59786 $abc$40840$n4379_1
.sym 59790 VexRiscv._zz_199_[21]
.sym 59792 VexRiscv._zz_198_
.sym 59796 VexRiscv._zz_199_[26]
.sym 59797 VexRiscv._zz_198_
.sym 59801 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 59805 $abc$40840$n2592_$glb_ce
.sym 59806 clk12_$glb_clk
.sym 59808 VexRiscv._zz_151_[30]
.sym 59809 VexRiscv._zz_129_[7]
.sym 59810 VexRiscv._zz_129_[5]
.sym 59811 VexRiscv._zz_199_[30]
.sym 59812 VexRiscv._zz_151_[24]
.sym 59813 $abc$40840$n5794
.sym 59814 VexRiscv._zz_286_[8]
.sym 59815 VexRiscv.decode_to_execute_RS2[30]
.sym 59816 VexRiscv._zz_194_[7]
.sym 59817 $abc$40840$n3924
.sym 59820 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 59821 VexRiscv._zz_151_[12]
.sym 59823 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 59824 $abc$40840$n4712_1
.sym 59825 $abc$40840$n4212
.sym 59826 VexRiscv._zz_36_[4]
.sym 59827 basesoc_dat_w[3]
.sym 59828 VexRiscv._zz_41_[29]
.sym 59829 VexRiscv._zz_199_[8]
.sym 59830 $abc$40840$n13
.sym 59831 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 59832 VexRiscv._zz_170_[0]
.sym 59833 basesoc_adr[1]
.sym 59834 VexRiscv._zz_334_
.sym 59835 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 59836 VexRiscv._zz_151_[31]
.sym 59837 VexRiscv._zz_44_[1]
.sym 59838 $abc$40840$n4148
.sym 59840 VexRiscv._zz_44_[1]
.sym 59842 VexRiscv._zz_199_[26]
.sym 59843 $abc$40840$n6093
.sym 59851 VexRiscv._zz_44_[1]
.sym 59852 VexRiscv._zz_199_[24]
.sym 59853 $abc$40840$n4795_1
.sym 59854 $abc$40840$n5033
.sym 59855 $abc$40840$n4939
.sym 59856 $abc$40840$n4379_1
.sym 59857 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 59863 $abc$40840$n4877_1
.sym 59864 $abc$40840$n4379_1
.sym 59866 VexRiscv._zz_199_[28]
.sym 59868 $abc$40840$n5053
.sym 59870 $abc$40840$n4526
.sym 59871 VexRiscv._zz_286_[8]
.sym 59872 VexRiscv._zz_44_[0]
.sym 59873 VexRiscv._zz_198_
.sym 59874 VexRiscv._zz_36_[29]
.sym 59879 VexRiscv._zz_36_[24]
.sym 59880 VexRiscv._zz_36_[8]
.sym 59883 VexRiscv._zz_199_[24]
.sym 59885 VexRiscv._zz_198_
.sym 59889 $abc$40840$n4379_1
.sym 59890 $abc$40840$n4526
.sym 59891 VexRiscv._zz_36_[8]
.sym 59894 $abc$40840$n4939
.sym 59896 VexRiscv._zz_36_[29]
.sym 59897 $abc$40840$n5053
.sym 59900 $abc$40840$n5033
.sym 59901 $abc$40840$n4939
.sym 59902 VexRiscv._zz_36_[24]
.sym 59909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 59912 $abc$40840$n4877_1
.sym 59913 VexRiscv._zz_36_[29]
.sym 59915 $abc$40840$n4379_1
.sym 59919 $abc$40840$n4379_1
.sym 59920 $abc$40840$n4795_1
.sym 59921 VexRiscv._zz_36_[24]
.sym 59924 VexRiscv._zz_199_[28]
.sym 59925 VexRiscv._zz_44_[1]
.sym 59926 VexRiscv._zz_44_[0]
.sym 59927 VexRiscv._zz_286_[8]
.sym 59928 $abc$40840$n2592_$glb_ce
.sym 59929 clk12_$glb_clk
.sym 59931 $abc$40840$n5347_1
.sym 59932 VexRiscv._zz_36_[29]
.sym 59933 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 59934 $abc$40840$n6775_1
.sym 59935 VexRiscv.CsrPlugin_mtval[7]
.sym 59936 $abc$40840$n4905_1
.sym 59937 $abc$40840$n6774_1
.sym 59938 VexRiscv._zz_334_
.sym 59939 array_muxed0[2]
.sym 59942 $abc$40840$n7069
.sym 59943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 59944 VexRiscv._zz_286_[8]
.sym 59945 $abc$40840$n5784
.sym 59946 basesoc_vexriscv_ibus_adr[2]
.sym 59947 basesoc_uart_phy_storage[17]
.sym 59948 VexRiscv.decode_to_execute_RS2[30]
.sym 59949 $abc$40840$n4795_1
.sym 59950 VexRiscv._zz_199_[7]
.sym 59951 VexRiscv._zz_199_[24]
.sym 59953 VexRiscv._zz_170_[0]
.sym 59954 VexRiscv._zz_129_[5]
.sym 59955 basesoc_uart_phy_rx_busy
.sym 59956 $abc$40840$n4187
.sym 59957 VexRiscv._zz_170_[1]
.sym 59958 VexRiscv.CsrPlugin_mepc[5]
.sym 59959 VexRiscv._zz_151_[24]
.sym 59960 basesoc_ctrl_reset_reset_r
.sym 59961 $abc$40840$n5794
.sym 59962 user_led2
.sym 59963 VexRiscv._zz_151_[7]
.sym 59964 $abc$40840$n4175
.sym 59965 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 59966 $abc$40840$n2656
.sym 59972 VexRiscv._zz_151_[30]
.sym 59974 VexRiscv._zz_199_[29]
.sym 59976 $abc$40840$n3926
.sym 59977 $abc$40840$n4345
.sym 59979 $abc$40840$n4521_1
.sym 59980 VexRiscv._zz_151_[29]
.sym 59981 $abc$40840$n6772_1
.sym 59982 $abc$40840$n4347
.sym 59983 $abc$40840$n6721_1
.sym 59984 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 59985 VexRiscv._zz_151_[24]
.sym 59986 VexRiscv._zz_151_[16]
.sym 59988 VexRiscv._zz_49_[0]
.sym 59989 $abc$40840$n4132
.sym 59990 $abc$40840$n2656
.sym 59991 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 59994 VexRiscv.execute_LightShifterPlugin_isActive
.sym 59995 VexRiscv._zz_49_[1]
.sym 59996 VexRiscv._zz_198_
.sym 59997 $abc$40840$n4153
.sym 59999 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 60000 $abc$40840$n4130
.sym 60005 VexRiscv._zz_151_[24]
.sym 60006 $abc$40840$n4132
.sym 60007 VexRiscv._zz_151_[30]
.sym 60008 $abc$40840$n4130
.sym 60011 $abc$40840$n4130
.sym 60012 VexRiscv._zz_151_[30]
.sym 60013 VexRiscv._zz_49_[1]
.sym 60014 VexRiscv._zz_49_[0]
.sym 60018 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 60019 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60020 VexRiscv._zz_151_[29]
.sym 60023 $abc$40840$n4521_1
.sym 60024 $abc$40840$n6721_1
.sym 60026 $abc$40840$n3926
.sym 60029 $abc$40840$n4153
.sym 60030 VexRiscv._zz_151_[16]
.sym 60036 VexRiscv._zz_199_[29]
.sym 60037 VexRiscv._zz_198_
.sym 60041 $abc$40840$n6772_1
.sym 60042 $abc$40840$n4345
.sym 60043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 60044 $abc$40840$n4347
.sym 60047 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 60051 $abc$40840$n2656
.sym 60052 clk12_$glb_clk
.sym 60054 $abc$40840$n4689_1
.sym 60055 VexRiscv._zz_200_[17]
.sym 60056 VexRiscv._zz_200_[21]
.sym 60057 VexRiscv._zz_200_[10]
.sym 60058 $abc$40840$n4500
.sym 60059 $abc$40840$n6093
.sym 60060 $abc$40840$n4761_1
.sym 60061 VexRiscv._zz_200_[9]
.sym 60062 $abc$40840$n4361_1
.sym 60063 $abc$40840$n4476
.sym 60066 $abc$40840$n4521_1
.sym 60067 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 60070 $abc$40840$n4347
.sym 60071 VexRiscv._zz_334_
.sym 60072 $abc$40840$n5481_1
.sym 60073 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 60074 VexRiscv.CsrPlugin_hadException
.sym 60075 $abc$40840$n4521_1
.sym 60077 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 60084 $abc$40840$n3932
.sym 60085 VexRiscv._zz_41_[24]
.sym 60095 $abc$40840$n6769_1
.sym 60097 $abc$40840$n2242
.sym 60098 VexRiscv.CsrPlugin_mtval[21]
.sym 60099 $abc$40840$n4519_1
.sym 60100 $abc$40840$n4361_1
.sym 60101 $abc$40840$n3932
.sym 60102 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 60104 VexRiscv._zz_170_[0]
.sym 60105 $abc$40840$n4551_1
.sym 60106 $abc$40840$n4857_1
.sym 60107 $abc$40840$n4466_1
.sym 60109 $abc$40840$n4760_1
.sym 60111 $abc$40840$n4689_1
.sym 60116 $abc$40840$n6768
.sym 60117 VexRiscv._zz_151_[21]
.sym 60118 VexRiscv.CsrPlugin_mtval[17]
.sym 60119 $abc$40840$n6825_1
.sym 60120 $abc$40840$n4761_1
.sym 60122 VexRiscv._zz_151_[9]
.sym 60125 VexRiscv._zz_170_[1]
.sym 60126 $abc$40840$n4889_1
.sym 60128 $abc$40840$n4857_1
.sym 60129 $abc$40840$n4361_1
.sym 60130 $abc$40840$n4889_1
.sym 60134 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 60140 $abc$40840$n4689_1
.sym 60141 VexRiscv.CsrPlugin_mtval[17]
.sym 60143 $abc$40840$n4466_1
.sym 60147 $abc$40840$n3932
.sym 60148 $abc$40840$n6825_1
.sym 60149 $abc$40840$n4519_1
.sym 60152 VexRiscv._zz_151_[21]
.sym 60153 VexRiscv._zz_170_[1]
.sym 60154 VexRiscv._zz_170_[0]
.sym 60155 $abc$40840$n4760_1
.sym 60158 VexRiscv._zz_170_[1]
.sym 60159 VexRiscv._zz_170_[0]
.sym 60160 $abc$40840$n4551_1
.sym 60161 VexRiscv._zz_151_[9]
.sym 60164 $abc$40840$n4761_1
.sym 60165 $abc$40840$n4466_1
.sym 60167 VexRiscv.CsrPlugin_mtval[21]
.sym 60171 $abc$40840$n6769_1
.sym 60172 $abc$40840$n6768
.sym 60173 $abc$40840$n3932
.sym 60174 $abc$40840$n2242
.sym 60175 clk12_$glb_clk
.sym 60176 VexRiscv.reset_$glb_sr
.sym 60178 $abc$40840$n4458
.sym 60179 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 60180 $abc$40840$n4481_1
.sym 60181 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 60182 $abc$40840$n4456_1
.sym 60184 $abc$40840$n4483_1
.sym 60189 VexRiscv.CsrPlugin_mepc[10]
.sym 60190 $abc$40840$n4576_1
.sym 60191 $abc$40840$n4551_1
.sym 60192 $PACKER_GND_NET
.sym 60194 VexRiscv.CsrPlugin_mtval[21]
.sym 60195 basesoc_dat_w[1]
.sym 60196 $abc$40840$n4361_1
.sym 60197 $abc$40840$n3932
.sym 60198 $abc$40840$n4858_1
.sym 60199 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 60200 basesoc_adr[0]
.sym 60203 VexRiscv._zz_41_[15]
.sym 60207 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 60212 $abc$40840$n4889_1
.sym 60221 $abc$40840$n4480_1
.sym 60227 basesoc_uart_phy_rx_busy
.sym 60230 $abc$40840$n7097
.sym 60237 $abc$40840$n7069
.sym 60239 $abc$40840$n4520
.sym 60240 $abc$40840$n4361_1
.sym 60245 $abc$40840$n7049
.sym 60249 $abc$40840$n7081
.sym 60251 $abc$40840$n7049
.sym 60253 basesoc_uart_phy_rx_busy
.sym 60263 basesoc_uart_phy_rx_busy
.sym 60265 $abc$40840$n7081
.sym 60275 $abc$40840$n4361_1
.sym 60276 $abc$40840$n4480_1
.sym 60278 $abc$40840$n4520
.sym 60281 $abc$40840$n7097
.sym 60282 basesoc_uart_phy_rx_busy
.sym 60294 basesoc_uart_phy_rx_busy
.sym 60295 $abc$40840$n7069
.sym 60298 clk12_$glb_clk
.sym 60299 sys_rst_$glb_sr
.sym 60308 basesoc_dat_w[3]
.sym 60310 $abc$40840$n4408_1
.sym 60311 $abc$40840$n4345
.sym 60312 user_led0
.sym 60313 $abc$40840$n4480_1
.sym 60314 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 60317 $abc$40840$n233
.sym 60319 VexRiscv._zz_49_[0]
.sym 60324 VexRiscv._zz_151_[4]
.sym 60374 serial_tx
.sym 60383 serial_tx
.sym 60399 spram_maskwren01[0]
.sym 60401 $abc$40840$n166
.sym 60403 $abc$40840$n7898
.sym 60405 $abc$40840$n170
.sym 60412 basesoc_uart_phy_storage[8]
.sym 60422 grant
.sym 60452 $abc$40840$n2295
.sym 60455 basesoc_uart_phy_tx_reg[0]
.sym 60457 $abc$40840$n3768
.sym 60470 $abc$40840$n2301
.sym 60474 $abc$40840$n3768
.sym 60475 basesoc_uart_phy_tx_reg[0]
.sym 60476 $abc$40840$n2301
.sym 60520 $abc$40840$n2295
.sym 60521 clk12_$glb_clk
.sym 60522 sys_rst_$glb_sr
.sym 60523 user_btn_n
.sym 60528 basesoc_timer0_reload_storage[14]
.sym 60531 spiflash_mosi
.sym 60533 basesoc_timer0_reload_storage[15]
.sym 60546 sys_rst
.sym 60550 user_btn0
.sym 60552 spiflash_mosi
.sym 60562 $abc$40840$n6796
.sym 60575 $abc$40840$n2298
.sym 60577 $abc$40840$n3768
.sym 60579 $abc$40840$n2295
.sym 60586 $abc$40840$n7898
.sym 60589 user_led4
.sym 60606 $abc$40840$n2313
.sym 60609 $abc$40840$n2301
.sym 60611 basesoc_uart_phy_tx_bitcount[0]
.sym 60612 basesoc_uart_phy_uart_clk_txen
.sym 60614 sys_rst
.sym 60618 $abc$40840$n3765
.sym 60619 basesoc_uart_phy_tx_bitcount[0]
.sym 60622 basesoc_uart_phy_tx_busy
.sym 60633 $abc$40840$n3768
.sym 60635 $abc$40840$n6654
.sym 60637 basesoc_uart_phy_tx_busy
.sym 60638 basesoc_uart_phy_uart_clk_txen
.sym 60639 basesoc_uart_phy_tx_bitcount[0]
.sym 60640 $abc$40840$n3765
.sym 60643 $abc$40840$n3765
.sym 60644 basesoc_uart_phy_tx_busy
.sym 60645 basesoc_uart_phy_uart_clk_txen
.sym 60646 $abc$40840$n3768
.sym 60650 $abc$40840$n2301
.sym 60655 basesoc_uart_phy_uart_clk_txen
.sym 60657 $abc$40840$n3765
.sym 60658 basesoc_uart_phy_tx_busy
.sym 60661 $abc$40840$n6654
.sym 60664 $abc$40840$n3765
.sym 60674 sys_rst
.sym 60676 $abc$40840$n2301
.sym 60679 basesoc_uart_phy_uart_clk_txen
.sym 60680 $abc$40840$n3768
.sym 60681 basesoc_uart_phy_tx_bitcount[0]
.sym 60682 basesoc_uart_phy_tx_busy
.sym 60683 $abc$40840$n2313
.sym 60684 clk12_$glb_clk
.sym 60685 sys_rst_$glb_sr
.sym 60687 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 60692 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 60693 $abc$40840$n2396
.sym 60698 $abc$40840$n2304
.sym 60699 user_btn0
.sym 60702 $abc$40840$n2313
.sym 60704 array_muxed0[10]
.sym 60705 csrbankarray_csrbank3_bitbang0_w[1]
.sym 60706 $abc$40840$n2439
.sym 60707 waittimer1_count[8]
.sym 60708 csrbankarray_csrbank3_bitbang0_w[2]
.sym 60710 basesoc_dat_w[2]
.sym 60711 basesoc_uart_phy_tx_busy
.sym 60712 spiflash_bus_dat_r[7]
.sym 60714 spiflash_mosi
.sym 60717 $abc$40840$n2252
.sym 60719 basesoc_dat_w[7]
.sym 60721 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 60733 $abc$40840$n7144
.sym 60737 basesoc_uart_phy_tx_busy
.sym 60744 $abc$40840$n7150
.sym 60745 $abc$40840$n7152
.sym 60750 $abc$40840$n7162
.sym 60751 $abc$40840$n7148
.sym 60754 $abc$40840$n7154
.sym 60756 $abc$40840$n7158
.sym 60757 $abc$40840$n7160
.sym 60761 $abc$40840$n7150
.sym 60763 basesoc_uart_phy_tx_busy
.sym 60766 basesoc_uart_phy_tx_busy
.sym 60767 $abc$40840$n7152
.sym 60773 $abc$40840$n7148
.sym 60775 basesoc_uart_phy_tx_busy
.sym 60778 $abc$40840$n7160
.sym 60780 basesoc_uart_phy_tx_busy
.sym 60785 $abc$40840$n7162
.sym 60787 basesoc_uart_phy_tx_busy
.sym 60792 basesoc_uart_phy_tx_busy
.sym 60793 $abc$40840$n7144
.sym 60797 basesoc_uart_phy_tx_busy
.sym 60798 $abc$40840$n7154
.sym 60804 basesoc_uart_phy_tx_busy
.sym 60805 $abc$40840$n7158
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60810 por_rst
.sym 60811 rst1
.sym 60820 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 60821 $abc$40840$n2372
.sym 60822 array_muxed0[5]
.sym 60823 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 60824 $abc$40840$n6512
.sym 60825 sys_rst
.sym 60826 $abc$40840$n2396
.sym 60827 $abc$40840$n6457_1
.sym 60829 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 60832 basesoc_uart_phy_tx_bitcount[0]
.sym 60833 basesoc_ctrl_bus_errors[6]
.sym 60837 basesoc_ctrl_storage[2]
.sym 60840 $abc$40840$n210
.sym 60843 $abc$40840$n6469_1
.sym 60862 basesoc_uart_tx_fifo_level0[3]
.sym 60867 basesoc_uart_tx_fifo_level0[4]
.sym 60868 basesoc_uart_tx_fifo_level0[1]
.sym 60870 basesoc_dat_w[2]
.sym 60875 basesoc_uart_tx_fifo_level0[0]
.sym 60877 $abc$40840$n2252
.sym 60881 basesoc_uart_tx_fifo_level0[2]
.sym 60882 $nextpnr_ICESTORM_LC_15$O
.sym 60885 basesoc_uart_tx_fifo_level0[0]
.sym 60888 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 60890 basesoc_uart_tx_fifo_level0[1]
.sym 60894 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 60897 basesoc_uart_tx_fifo_level0[2]
.sym 60898 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 60900 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 60903 basesoc_uart_tx_fifo_level0[3]
.sym 60904 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 60908 basesoc_uart_tx_fifo_level0[4]
.sym 60910 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 60921 basesoc_dat_w[2]
.sym 60929 $abc$40840$n2252
.sym 60930 clk12_$glb_clk
.sym 60931 sys_rst_$glb_sr
.sym 60932 $abc$40840$n3779_1
.sym 60933 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 60934 $abc$40840$n2516
.sym 60935 $abc$40840$n7037
.sym 60936 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 60937 basesoc_uart_phy_rx_busy
.sym 60938 basesoc_uart_phy_uart_clk_rxen
.sym 60939 basesoc_uart_phy_rx_r
.sym 60943 $abc$40840$n3
.sym 60944 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 60946 slave_sel_r[1]
.sym 60947 spiflash_bus_dat_r[9]
.sym 60948 user_btn0
.sym 60949 $abc$40840$n3904
.sym 60950 basesoc_uart_tx_fifo_level0[3]
.sym 60951 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 60952 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 60953 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 60956 $abc$40840$n4980
.sym 60957 $abc$40840$n7255
.sym 60959 basesoc_uart_phy_rx_busy
.sym 60962 $abc$40840$n2548
.sym 60963 slave_sel_r[1]
.sym 60967 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 60973 $abc$40840$n5905_1
.sym 60975 $abc$40840$n7168
.sym 60976 $abc$40840$n5904_1
.sym 60977 $abc$40840$n7172
.sym 60979 $abc$40840$n5889_1
.sym 60981 basesoc_uart_phy_tx_busy
.sym 60982 $abc$40840$n5890_1
.sym 60984 $abc$40840$n7170
.sym 60985 $abc$40840$n3758
.sym 60987 $abc$40840$n7176
.sym 60993 $abc$40840$n7156
.sym 60996 $abc$40840$n7194
.sym 61007 $abc$40840$n7194
.sym 61009 basesoc_uart_phy_tx_busy
.sym 61013 $abc$40840$n7168
.sym 61014 basesoc_uart_phy_tx_busy
.sym 61018 $abc$40840$n5890_1
.sym 61020 $abc$40840$n5889_1
.sym 61021 $abc$40840$n3758
.sym 61024 basesoc_uart_phy_tx_busy
.sym 61025 $abc$40840$n7172
.sym 61031 basesoc_uart_phy_tx_busy
.sym 61033 $abc$40840$n7176
.sym 61036 basesoc_uart_phy_tx_busy
.sym 61037 $abc$40840$n7156
.sym 61042 $abc$40840$n7170
.sym 61043 basesoc_uart_phy_tx_busy
.sym 61048 $abc$40840$n5904_1
.sym 61049 $abc$40840$n5905_1
.sym 61050 $abc$40840$n3758
.sym 61053 clk12_$glb_clk
.sym 61054 sys_rst_$glb_sr
.sym 61055 $abc$40840$n2343
.sym 61056 $abc$40840$n2548
.sym 61057 $abc$40840$n218
.sym 61058 $abc$40840$n210
.sym 61059 $abc$40840$n3776_1
.sym 61060 $abc$40840$n2229
.sym 61061 $abc$40840$n6651
.sym 61062 $abc$40840$n6228_1
.sym 61064 basesoc_uart_phy_rx_busy
.sym 61065 basesoc_uart_phy_rx_busy
.sym 61068 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 61069 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 61071 basesoc_dat_w[3]
.sym 61073 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 61075 $abc$40840$n100
.sym 61077 $abc$40840$n3
.sym 61078 $abc$40840$n2516
.sym 61079 $abc$40840$n2516
.sym 61080 basesoc_vexriscv_dbus_adr[7]
.sym 61081 $abc$40840$n2271
.sym 61082 $abc$40840$n6060_1
.sym 61083 basesoc_ctrl_bus_errors[2]
.sym 61084 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 61086 $abc$40840$n231
.sym 61087 basesoc_uart_phy_storage[5]
.sym 61088 basesoc_ctrl_bus_errors[0]
.sym 61089 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 61090 user_led4
.sym 61097 basesoc_uart_phy_storage[29]
.sym 61098 basesoc_uart_phy_storage[5]
.sym 61099 basesoc_uart_phy_storage[24]
.sym 61100 $abc$40840$n104
.sym 61101 basesoc_ctrl_bus_errors[2]
.sym 61105 basesoc_ctrl_bus_errors[6]
.sym 61106 basesoc_adr[0]
.sym 61108 $abc$40840$n128
.sym 61109 basesoc_ctrl_storage[2]
.sym 61110 basesoc_adr[0]
.sym 61111 $abc$40840$n134
.sym 61112 basesoc_adr[1]
.sym 61113 basesoc_uart_phy_storage[0]
.sym 61114 $abc$40840$n142
.sym 61116 $abc$40840$n3
.sym 61117 basesoc_adr[3]
.sym 61120 basesoc_adr[1]
.sym 61121 basesoc_adr[0]
.sym 61122 basesoc_adr[2]
.sym 61123 $abc$40840$n2285
.sym 61125 basesoc_adr[3]
.sym 61127 $abc$40840$n132
.sym 61129 basesoc_adr[1]
.sym 61130 basesoc_uart_phy_storage[29]
.sym 61131 $abc$40840$n132
.sym 61132 basesoc_adr[0]
.sym 61135 basesoc_uart_phy_storage[24]
.sym 61136 basesoc_adr[1]
.sym 61137 $abc$40840$n128
.sym 61138 basesoc_adr[0]
.sym 61141 $abc$40840$n3
.sym 61147 basesoc_adr[1]
.sym 61148 $abc$40840$n142
.sym 61149 basesoc_adr[0]
.sym 61150 basesoc_uart_phy_storage[5]
.sym 61153 $abc$40840$n104
.sym 61154 basesoc_adr[2]
.sym 61155 basesoc_ctrl_bus_errors[6]
.sym 61156 basesoc_adr[3]
.sym 61160 $abc$40840$n142
.sym 61165 $abc$40840$n134
.sym 61166 basesoc_adr[0]
.sym 61167 basesoc_adr[1]
.sym 61168 basesoc_uart_phy_storage[0]
.sym 61171 basesoc_ctrl_bus_errors[2]
.sym 61172 basesoc_adr[3]
.sym 61173 basesoc_adr[2]
.sym 61174 basesoc_ctrl_storage[2]
.sym 61175 $abc$40840$n2285
.sym 61176 clk12_$glb_clk
.sym 61178 $abc$40840$n6694
.sym 61179 array_muxed0[7]
.sym 61180 $abc$40840$n7
.sym 61181 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 61182 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 61183 $abc$40840$n5593
.sym 61185 $abc$40840$n2271
.sym 61186 basesoc_timer0_value_status[10]
.sym 61189 basesoc_uart_phy_storage[16]
.sym 61190 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 61192 $abc$40840$n5880_1
.sym 61193 $abc$40840$n2447
.sym 61194 basesoc_adr[0]
.sym 61195 basesoc_uart_phy_rx
.sym 61199 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 61200 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 61201 $abc$40840$n218
.sym 61202 $abc$40840$n96
.sym 61203 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 61204 spiflash_bus_dat_r[7]
.sym 61206 basesoc_ctrl_bus_errors[10]
.sym 61208 basesoc_ctrl_bus_errors[11]
.sym 61209 $abc$40840$n2271
.sym 61210 $abc$40840$n4860
.sym 61211 $abc$40840$n6694
.sym 61212 basesoc_uart_phy_storage[17]
.sym 61213 array_muxed0[7]
.sym 61220 $abc$40840$n96
.sym 61222 basesoc_ctrl_bus_errors[3]
.sym 61223 basesoc_ctrl_bus_errors[0]
.sym 61224 basesoc_ctrl_bus_errors[10]
.sym 61226 basesoc_ctrl_bus_errors[11]
.sym 61229 basesoc_ctrl_bus_errors[2]
.sym 61230 basesoc_ctrl_bus_errors[3]
.sym 61231 basesoc_ctrl_bus_errors[4]
.sym 61232 basesoc_ctrl_bus_errors[5]
.sym 61233 basesoc_ctrl_bus_errors[6]
.sym 61234 basesoc_ctrl_bus_errors[7]
.sym 61235 basesoc_ctrl_bus_errors[8]
.sym 61236 $abc$40840$n3745_1
.sym 61237 basesoc_ctrl_bus_errors[1]
.sym 61238 $abc$40840$n3834
.sym 61239 $abc$40840$n3725
.sym 61241 $abc$40840$n3746
.sym 61243 $abc$40840$n100
.sym 61245 basesoc_adr[2]
.sym 61246 basesoc_ctrl_bus_errors[9]
.sym 61247 $abc$40840$n3743
.sym 61248 $abc$40840$n3744
.sym 61249 basesoc_adr[0]
.sym 61255 basesoc_adr[2]
.sym 61260 basesoc_adr[0]
.sym 61264 basesoc_ctrl_bus_errors[5]
.sym 61265 $abc$40840$n100
.sym 61266 $abc$40840$n3725
.sym 61267 $abc$40840$n3834
.sym 61270 $abc$40840$n3745_1
.sym 61271 $abc$40840$n3744
.sym 61272 $abc$40840$n3743
.sym 61273 $abc$40840$n3746
.sym 61276 basesoc_ctrl_bus_errors[5]
.sym 61277 basesoc_ctrl_bus_errors[4]
.sym 61278 basesoc_ctrl_bus_errors[7]
.sym 61279 basesoc_ctrl_bus_errors[6]
.sym 61282 basesoc_ctrl_bus_errors[3]
.sym 61283 basesoc_ctrl_bus_errors[1]
.sym 61284 basesoc_ctrl_bus_errors[2]
.sym 61285 basesoc_ctrl_bus_errors[0]
.sym 61288 basesoc_ctrl_bus_errors[9]
.sym 61289 basesoc_ctrl_bus_errors[10]
.sym 61290 basesoc_ctrl_bus_errors[8]
.sym 61291 basesoc_ctrl_bus_errors[11]
.sym 61294 $abc$40840$n3834
.sym 61295 $abc$40840$n3725
.sym 61296 $abc$40840$n96
.sym 61297 basesoc_ctrl_bus_errors[3]
.sym 61299 clk12_$glb_clk
.sym 61302 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 61303 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 61304 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 61305 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 61306 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 61307 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 61308 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 61310 $abc$40840$n5593
.sym 61311 basesoc_uart_phy_storage[8]
.sym 61313 basesoc_vexriscv_ibus_adr[7]
.sym 61314 grant
.sym 61315 $abc$40840$n6712_1
.sym 61316 basesoc_ctrl_bus_errors[1]
.sym 61317 array_muxed1[11]
.sym 61318 $abc$40840$n6718_1
.sym 61319 $abc$40840$n2254
.sym 61320 VexRiscv._zz_194_[12]
.sym 61321 basesoc_vexriscv_ibus_adr[13]
.sym 61322 sys_rst
.sym 61324 $abc$40840$n7
.sym 61326 basesoc_dat_w[2]
.sym 61327 $abc$40840$n233
.sym 61329 basesoc_ctrl_bus_errors[6]
.sym 61330 VexRiscv._zz_311_
.sym 61331 basesoc_adr[2]
.sym 61332 basesoc_ctrl_bus_errors[9]
.sym 61333 basesoc_dat_w[2]
.sym 61348 basesoc_ctrl_bus_errors[6]
.sym 61353 basesoc_ctrl_bus_errors[3]
.sym 61354 basesoc_ctrl_bus_errors[4]
.sym 61358 basesoc_ctrl_bus_errors[0]
.sym 61360 basesoc_ctrl_bus_errors[2]
.sym 61369 $abc$40840$n2271
.sym 61371 basesoc_ctrl_bus_errors[5]
.sym 61372 basesoc_ctrl_bus_errors[1]
.sym 61373 basesoc_ctrl_bus_errors[7]
.sym 61374 $nextpnr_ICESTORM_LC_0$O
.sym 61377 basesoc_ctrl_bus_errors[0]
.sym 61380 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 61383 basesoc_ctrl_bus_errors[1]
.sym 61386 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 61389 basesoc_ctrl_bus_errors[2]
.sym 61390 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 61392 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 61394 basesoc_ctrl_bus_errors[3]
.sym 61396 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 61398 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 61400 basesoc_ctrl_bus_errors[4]
.sym 61402 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 61404 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 61406 basesoc_ctrl_bus_errors[5]
.sym 61408 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 61410 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 61413 basesoc_ctrl_bus_errors[6]
.sym 61414 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 61416 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 61418 basesoc_ctrl_bus_errors[7]
.sym 61420 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 61421 $abc$40840$n2271
.sym 61422 clk12_$glb_clk
.sym 61423 sys_rst_$glb_sr
.sym 61424 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 61425 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 61426 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 61427 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 61428 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 61429 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 61430 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 61431 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 61433 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 61434 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 61437 VexRiscv._zz_79_[5]
.sym 61438 VexRiscv._zz_79_[3]
.sym 61439 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 61440 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 61441 $abc$40840$n186
.sym 61442 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 61443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 61444 VexRiscv._zz_194_[23]
.sym 61445 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 61446 VexRiscv._zz_203_
.sym 61447 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 61449 VexRiscv._zz_194_[3]
.sym 61450 basesoc_vexriscv_dbus_cyc
.sym 61452 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 61453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 61455 slave_sel_r[1]
.sym 61456 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 61458 basesoc_ctrl_bus_errors[1]
.sym 61459 basesoc_uart_phy_rx_busy
.sym 61460 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 61465 basesoc_ctrl_bus_errors[8]
.sym 61466 basesoc_ctrl_bus_errors[9]
.sym 61468 basesoc_ctrl_bus_errors[11]
.sym 61470 basesoc_ctrl_bus_errors[13]
.sym 61472 basesoc_ctrl_bus_errors[15]
.sym 61483 basesoc_ctrl_bus_errors[10]
.sym 61485 basesoc_ctrl_bus_errors[12]
.sym 61487 basesoc_ctrl_bus_errors[14]
.sym 61492 $abc$40840$n2271
.sym 61497 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 61500 basesoc_ctrl_bus_errors[8]
.sym 61501 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 61503 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 61506 basesoc_ctrl_bus_errors[9]
.sym 61507 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 61509 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 61512 basesoc_ctrl_bus_errors[10]
.sym 61513 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 61515 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 61518 basesoc_ctrl_bus_errors[11]
.sym 61519 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 61521 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 61524 basesoc_ctrl_bus_errors[12]
.sym 61525 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 61527 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 61530 basesoc_ctrl_bus_errors[13]
.sym 61531 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 61533 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 61536 basesoc_ctrl_bus_errors[14]
.sym 61537 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 61539 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 61542 basesoc_ctrl_bus_errors[15]
.sym 61543 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 61544 $abc$40840$n2271
.sym 61545 clk12_$glb_clk
.sym 61546 sys_rst_$glb_sr
.sym 61547 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 61548 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 61549 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 61550 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 61551 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 61552 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 61553 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 61554 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 61557 $abc$40840$n5130
.sym 61559 sys_rst
.sym 61561 VexRiscv._zz_35_[5]
.sym 61562 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 61563 basesoc_ctrl_bus_errors[9]
.sym 61564 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 61566 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 61567 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 61568 $abc$40840$n6074
.sym 61569 $abc$40840$n4059
.sym 61570 $abc$40840$n5084
.sym 61571 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 61572 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 61573 $abc$40840$n2271
.sym 61574 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 61576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 61577 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 61578 $abc$40840$n231
.sym 61580 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 61581 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 61582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 61583 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 61592 basesoc_ctrl_bus_errors[20]
.sym 61596 basesoc_ctrl_bus_errors[16]
.sym 61598 basesoc_ctrl_bus_errors[18]
.sym 61599 $abc$40840$n2271
.sym 61602 basesoc_ctrl_bus_errors[22]
.sym 61603 basesoc_ctrl_bus_errors[23]
.sym 61605 basesoc_ctrl_bus_errors[17]
.sym 61607 basesoc_ctrl_bus_errors[19]
.sym 61617 basesoc_ctrl_bus_errors[21]
.sym 61620 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 61622 basesoc_ctrl_bus_errors[16]
.sym 61624 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 61626 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 61629 basesoc_ctrl_bus_errors[17]
.sym 61630 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 61632 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 61634 basesoc_ctrl_bus_errors[18]
.sym 61636 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 61638 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 61641 basesoc_ctrl_bus_errors[19]
.sym 61642 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 61644 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 61647 basesoc_ctrl_bus_errors[20]
.sym 61648 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 61650 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 61652 basesoc_ctrl_bus_errors[21]
.sym 61654 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 61656 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 61658 basesoc_ctrl_bus_errors[22]
.sym 61660 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 61662 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 61664 basesoc_ctrl_bus_errors[23]
.sym 61666 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 61667 $abc$40840$n2271
.sym 61668 clk12_$glb_clk
.sym 61669 sys_rst_$glb_sr
.sym 61670 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 61671 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 61672 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 61673 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 61674 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 61675 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 61676 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 61677 waittimer2_count[8]
.sym 61680 $abc$40840$n5457_1
.sym 61681 basesoc_vexriscv_ibus_adr[23]
.sym 61682 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 61683 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 61684 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 61685 $abc$40840$n6076
.sym 61686 VexRiscv._zz_135_[22]
.sym 61687 basesoc_vexriscv_ibus_adr[8]
.sym 61688 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 61689 $PACKER_VCC_NET
.sym 61690 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 61691 $abc$40840$n6075
.sym 61692 $abc$40840$n5069
.sym 61693 basesoc_uart_phy_storage[11]
.sym 61694 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 61695 $abc$40840$n6779
.sym 61697 $abc$40840$n2271
.sym 61698 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 61699 $abc$40840$n5434_1
.sym 61701 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 61703 basesoc_ctrl_bus_errors[22]
.sym 61704 basesoc_uart_phy_storage[17]
.sym 61706 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 61711 basesoc_ctrl_bus_errors[24]
.sym 61713 $abc$40840$n2271
.sym 61716 basesoc_ctrl_bus_errors[29]
.sym 61722 basesoc_ctrl_bus_errors[27]
.sym 61726 basesoc_ctrl_bus_errors[31]
.sym 61731 basesoc_ctrl_bus_errors[28]
.sym 61733 basesoc_ctrl_bus_errors[30]
.sym 61736 basesoc_ctrl_bus_errors[25]
.sym 61737 basesoc_ctrl_bus_errors[26]
.sym 61743 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 61746 basesoc_ctrl_bus_errors[24]
.sym 61747 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 61749 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 61751 basesoc_ctrl_bus_errors[25]
.sym 61753 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 61755 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 61757 basesoc_ctrl_bus_errors[26]
.sym 61759 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 61761 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 61763 basesoc_ctrl_bus_errors[27]
.sym 61765 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 61767 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 61770 basesoc_ctrl_bus_errors[28]
.sym 61771 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 61773 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 61776 basesoc_ctrl_bus_errors[29]
.sym 61777 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 61779 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 61782 basesoc_ctrl_bus_errors[30]
.sym 61783 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 61787 basesoc_ctrl_bus_errors[31]
.sym 61789 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 61790 $abc$40840$n2271
.sym 61791 clk12_$glb_clk
.sym 61792 sys_rst_$glb_sr
.sym 61793 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 61794 $abc$40840$n5188
.sym 61795 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 61796 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 61797 $abc$40840$n5172_1
.sym 61798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 61799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 61800 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 61801 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 61802 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 61803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 61805 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 61806 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 61807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 61808 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 61811 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 61812 basesoc_uart_phy_storage[11]
.sym 61813 VexRiscv.externalInterruptArray_regNext[1]
.sym 61814 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 61815 $abc$40840$n6747
.sym 61816 $abc$40840$n7
.sym 61817 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 61818 $abc$40840$n233
.sym 61819 $abc$40840$n4991
.sym 61820 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 61821 basesoc_dat_w[2]
.sym 61822 $abc$40840$n4373_1
.sym 61823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 61824 $abc$40840$n5126
.sym 61825 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 61826 $abc$40840$n4472
.sym 61827 waittimer2_count[8]
.sym 61828 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 61834 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 61835 VexRiscv.CsrPlugin_exception
.sym 61836 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 61839 $abc$40840$n235
.sym 61840 $abc$40840$n5068
.sym 61842 $abc$40840$n5313_1
.sym 61843 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 61844 $abc$40840$n3720
.sym 61845 $abc$40840$n2605
.sym 61847 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 61848 $abc$40840$n5068
.sym 61849 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 61850 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 61851 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 61852 VexRiscv._zz_192_
.sym 61853 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 61857 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 61858 $abc$40840$n5069
.sym 61859 $abc$40840$n5312_1
.sym 61861 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 61863 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 61864 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 61865 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 61867 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 61868 $abc$40840$n235
.sym 61869 VexRiscv._zz_192_
.sym 61870 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 61873 $abc$40840$n5313_1
.sym 61874 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 61875 VexRiscv.CsrPlugin_exception
.sym 61876 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 61879 $abc$40840$n5312_1
.sym 61880 $abc$40840$n3720
.sym 61881 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 61882 $abc$40840$n235
.sym 61885 $abc$40840$n5069
.sym 61886 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 61887 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 61888 $abc$40840$n5068
.sym 61891 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 61892 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 61893 $abc$40840$n5068
.sym 61894 $abc$40840$n5069
.sym 61900 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 61903 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 61904 $abc$40840$n5069
.sym 61905 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 61906 $abc$40840$n5068
.sym 61909 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 61913 $abc$40840$n2605
.sym 61914 clk12_$glb_clk
.sym 61915 VexRiscv.reset_$glb_sr
.sym 61916 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 61917 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 61918 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 61919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 61920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 61921 $abc$40840$n5187_1
.sym 61922 $abc$40840$n5171_1
.sym 61923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 61924 basesoc_vexriscv_ibus_adr[8]
.sym 61925 grant
.sym 61926 grant
.sym 61927 basesoc_vexriscv_ibus_adr[8]
.sym 61928 $abc$40840$n5313_1
.sym 61929 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 61930 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 61931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 61932 basesoc_vexriscv_ibus_adr[6]
.sym 61933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 61934 $abc$40840$n8284
.sym 61935 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 61936 $abc$40840$n5068
.sym 61937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 61938 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 61939 VexRiscv.CsrPlugin_exception
.sym 61940 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 61941 $abc$40840$n4508
.sym 61943 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 61944 $abc$40840$n5174_1
.sym 61945 $abc$40840$n4980
.sym 61946 basesoc_vexriscv_dbus_cyc
.sym 61947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 61948 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 61949 $abc$40840$n3647_1
.sym 61950 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 61951 basesoc_uart_phy_rx_busy
.sym 61957 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 61958 $abc$40840$n4451
.sym 61959 $abc$40840$n5106_1
.sym 61960 $abc$40840$n5128
.sym 61961 $abc$40840$n5132
.sym 61962 $abc$40840$n4466
.sym 61963 $abc$40840$n4034_1
.sym 61964 $abc$40840$n4469
.sym 61966 $abc$40840$n5131
.sym 61967 $abc$40840$n5071
.sym 61968 $abc$40840$n2605
.sym 61969 $abc$40840$n4980
.sym 61971 $abc$40840$n5108
.sym 61974 $abc$40840$n5130
.sym 61976 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 61977 VexRiscv._zz_35_[6]
.sym 61978 $abc$40840$n4488
.sym 61979 $abc$40840$n4991
.sym 61980 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 61982 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 61983 $abc$40840$n5107
.sym 61984 $abc$40840$n5126
.sym 61985 $abc$40840$n5127
.sym 61987 $abc$40840$n4378
.sym 61988 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 61990 $abc$40840$n4034_1
.sym 61991 $abc$40840$n4451
.sym 61992 $abc$40840$n5106_1
.sym 61993 $abc$40840$n5107
.sym 61996 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 61997 $abc$40840$n5132
.sym 61998 $abc$40840$n5071
.sym 62002 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 62003 $abc$40840$n5108
.sym 62005 $abc$40840$n5071
.sym 62008 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 62009 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 62010 $abc$40840$n4980
.sym 62011 $abc$40840$n4991
.sym 62015 $abc$40840$n5071
.sym 62016 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 62017 $abc$40840$n5128
.sym 62020 $abc$40840$n4488
.sym 62021 VexRiscv._zz_35_[6]
.sym 62022 $abc$40840$n4378
.sym 62026 $abc$40840$n5131
.sym 62027 $abc$40840$n5130
.sym 62028 $abc$40840$n4034_1
.sym 62029 $abc$40840$n4469
.sym 62032 $abc$40840$n4466
.sym 62033 $abc$40840$n4034_1
.sym 62034 $abc$40840$n5127
.sym 62035 $abc$40840$n5126
.sym 62036 $abc$40840$n2605
.sym 62037 clk12_$glb_clk
.sym 62038 VexRiscv.reset_$glb_sr
.sym 62039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 62040 $abc$40840$n5147
.sym 62041 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 62042 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 62043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 62044 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 62045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 62046 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 62047 $abc$40840$n235
.sym 62049 $abc$40840$n4592_1
.sym 62050 $abc$40840$n235
.sym 62051 VexRiscv.CsrPlugin_hadException
.sym 62052 $abc$40840$n3952
.sym 62053 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 62054 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 62055 basesoc_vexriscv_dbus_adr[10]
.sym 62056 $abc$40840$n2642
.sym 62057 basesoc_vexriscv_ibus_adr[14]
.sym 62058 VexRiscv._zz_311_
.sym 62059 $abc$40840$n5071
.sym 62060 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 62061 $abc$40840$n5070_1
.sym 62062 $abc$40840$n5110
.sym 62063 VexRiscv._zz_35_[6]
.sym 62064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 62065 $abc$40840$n231
.sym 62066 $abc$40840$n5098
.sym 62067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 62068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 62069 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 62070 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 62071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 62072 $abc$40840$n5122_1
.sym 62073 $abc$40840$n4989_1
.sym 62074 $abc$40840$n5146
.sym 62080 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 62082 $abc$40840$n5167_1
.sym 62083 $abc$40840$n4481
.sym 62084 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 62086 $abc$40840$n5171_1
.sym 62087 $abc$40840$n5138
.sym 62088 $abc$40840$n5069
.sym 62089 $abc$40840$n4475
.sym 62090 $abc$40840$n5166_1
.sym 62091 $abc$40840$n2605
.sym 62093 $abc$40840$n5187_1
.sym 62094 $abc$40840$n4490
.sym 62096 $abc$40840$n5158_1
.sym 62097 $abc$40840$n4499
.sym 62098 $abc$40840$n5146
.sym 62099 $abc$40840$n4034_1
.sym 62100 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 62101 $abc$40840$n4511
.sym 62103 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 62104 $abc$40840$n4496
.sym 62105 $abc$40840$n5147
.sym 62106 $abc$40840$n5186_1
.sym 62107 $abc$40840$n4034_1
.sym 62109 $abc$40840$n5170_1
.sym 62110 $abc$40840$n5068
.sym 62113 $abc$40840$n4034_1
.sym 62114 $abc$40840$n5166_1
.sym 62115 $abc$40840$n5167_1
.sym 62116 $abc$40840$n4496
.sym 62119 $abc$40840$n4034_1
.sym 62120 $abc$40840$n5147
.sym 62121 $abc$40840$n4481
.sym 62122 $abc$40840$n5146
.sym 62126 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 62127 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 62131 $abc$40840$n4499
.sym 62132 $abc$40840$n5171_1
.sym 62133 $abc$40840$n4034_1
.sym 62134 $abc$40840$n5170_1
.sym 62137 $abc$40840$n4475
.sym 62139 $abc$40840$n4034_1
.sym 62140 $abc$40840$n5138
.sym 62143 $abc$40840$n4511
.sym 62144 $abc$40840$n4034_1
.sym 62145 $abc$40840$n5186_1
.sym 62146 $abc$40840$n5187_1
.sym 62149 $abc$40840$n5158_1
.sym 62150 $abc$40840$n4034_1
.sym 62152 $abc$40840$n4490
.sym 62155 $abc$40840$n5068
.sym 62156 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 62157 $abc$40840$n5069
.sym 62158 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 62159 $abc$40840$n2605
.sym 62160 clk12_$glb_clk
.sym 62161 VexRiscv.reset_$glb_sr
.sym 62162 $abc$40840$n5158_1
.sym 62163 VexRiscv._zz_15_
.sym 62164 $abc$40840$n4026_1
.sym 62165 $abc$40840$n5473_1
.sym 62166 $abc$40840$n3647_1
.sym 62167 VexRiscv.execute_to_memory_IS_MUL
.sym 62168 $abc$40840$n4025
.sym 62169 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 62170 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 62171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 62172 $abc$40840$n4138
.sym 62174 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 62175 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 62176 $abc$40840$n5166_1
.sym 62177 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 62178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 62179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 62180 basesoc_vexriscv_ibus_adr[8]
.sym 62181 $abc$40840$n4442
.sym 62182 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 62183 $abc$40840$n4505
.sym 62184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 62185 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 62186 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 62187 $abc$40840$n6779
.sym 62188 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 62189 $abc$40840$n2871
.sym 62190 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 62191 $abc$40840$n5178_1
.sym 62192 $abc$40840$n2576
.sym 62193 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 62194 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 62195 basesoc_uart_phy_storage[17]
.sym 62196 VexRiscv.CsrPlugin_mepc[9]
.sym 62197 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62204 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 62205 VexRiscv.memory_arbitration_isValid
.sym 62207 $abc$40840$n235
.sym 62208 $abc$40840$n5140
.sym 62210 $abc$40840$n5168_1
.sym 62211 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 62212 VexRiscv.lastStageIsFiring
.sym 62213 $abc$40840$n5024
.sym 62214 $abc$40840$n5068
.sym 62216 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 62217 VexRiscv._zz_29_
.sym 62218 $abc$40840$n3660_1
.sym 62220 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 62224 $abc$40840$n233
.sym 62225 $abc$40840$n5071
.sym 62228 $abc$40840$n5069
.sym 62229 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 62233 VexRiscv.CsrPlugin_hadException
.sym 62234 $abc$40840$n5139
.sym 62236 $abc$40840$n3660_1
.sym 62237 VexRiscv.CsrPlugin_hadException
.sym 62238 VexRiscv.lastStageIsFiring
.sym 62239 VexRiscv._zz_29_
.sym 62242 $abc$40840$n233
.sym 62243 $abc$40840$n235
.sym 62244 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 62245 VexRiscv.memory_arbitration_isValid
.sym 62248 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 62249 $abc$40840$n5168_1
.sym 62250 $abc$40840$n5071
.sym 62256 $abc$40840$n5024
.sym 62263 $abc$40840$n5024
.sym 62266 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 62267 $abc$40840$n5069
.sym 62268 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 62269 $abc$40840$n5068
.sym 62272 VexRiscv.memory_arbitration_isValid
.sym 62274 VexRiscv.lastStageIsFiring
.sym 62278 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 62279 $abc$40840$n5071
.sym 62280 $abc$40840$n5140
.sym 62281 $abc$40840$n5139
.sym 62283 clk12_$glb_clk
.sym 62284 VexRiscv.reset_$glb_sr
.sym 62285 VexRiscv.CsrPlugin_mie_MTIE
.sym 62286 $abc$40840$n5098
.sym 62287 $abc$40840$n5078
.sym 62288 $abc$40840$n2506
.sym 62289 $abc$40840$n5122_1
.sym 62290 $abc$40840$n5146
.sym 62291 VexRiscv.CsrPlugin_mie_MEIE
.sym 62292 $abc$40840$n5139
.sym 62294 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 62295 basesoc_dat_w[5]
.sym 62296 $abc$40840$n4893_1
.sym 62297 VexRiscv._zz_192_
.sym 62298 $abc$40840$n4378
.sym 62299 $abc$40840$n2592
.sym 62300 $abc$40840$n5473_1
.sym 62301 VexRiscv.memory_arbitration_isValid
.sym 62302 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 62303 $abc$40840$n2594
.sym 62304 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 62305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 62306 VexRiscv._zz_192_
.sym 62307 basesoc_vexriscv_ibus_adr[16]
.sym 62310 $abc$40840$n233
.sym 62311 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 62312 basesoc_vexriscv_dbus_cyc
.sym 62313 VexRiscv._zz_311_
.sym 62314 $abc$40840$n4373_1
.sym 62315 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 62316 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 62317 $abc$40840$n4025
.sym 62318 basesoc_dat_w[2]
.sym 62319 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 62320 $abc$40840$n2461
.sym 62328 $abc$40840$n4667
.sym 62329 basesoc_vexriscv_dbus_cyc
.sym 62331 $abc$40840$n4814
.sym 62335 sys_rst
.sym 62336 $abc$40840$n5334_1
.sym 62337 $abc$40840$n3615
.sym 62338 $abc$40840$n4373_1
.sym 62339 array_muxed1[5]
.sym 62341 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 62342 $abc$40840$n7073
.sym 62343 $abc$40840$n7061
.sym 62344 basesoc_uart_phy_rx_busy
.sym 62345 $abc$40840$n7043
.sym 62351 grant
.sym 62353 basesoc_dat_w[5]
.sym 62355 $abc$40840$n7047
.sym 62359 basesoc_dat_w[5]
.sym 62361 sys_rst
.sym 62365 $abc$40840$n7061
.sym 62368 basesoc_uart_phy_rx_busy
.sym 62371 $abc$40840$n3615
.sym 62372 $abc$40840$n5334_1
.sym 62373 grant
.sym 62374 basesoc_vexriscv_dbus_cyc
.sym 62380 array_muxed1[5]
.sym 62383 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 62384 $abc$40840$n4373_1
.sym 62385 $abc$40840$n4667
.sym 62386 $abc$40840$n4814
.sym 62390 basesoc_uart_phy_rx_busy
.sym 62391 $abc$40840$n7043
.sym 62395 basesoc_uart_phy_rx_busy
.sym 62397 $abc$40840$n7073
.sym 62402 $abc$40840$n7047
.sym 62404 basesoc_uart_phy_rx_busy
.sym 62406 clk12_$glb_clk
.sym 62407 sys_rst_$glb_sr
.sym 62408 $abc$40840$n5421_1
.sym 62409 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 62410 $abc$40840$n5038
.sym 62411 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 62412 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 62413 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 62414 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 62415 $abc$40840$n5439_1
.sym 62416 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 62418 VexRiscv.lastStagePc[22]
.sym 62419 $abc$40840$n5347_1
.sym 62420 $abc$40840$n3686
.sym 62421 csrbankarray_csrbank2_dat0_w[4]
.sym 62422 VexRiscv.CsrPlugin_mepc[5]
.sym 62423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 62424 $abc$40840$n5170_1
.sym 62425 $abc$40840$n3615
.sym 62426 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 62427 $abc$40840$n5186_1
.sym 62428 $abc$40840$n4938_1
.sym 62429 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 62430 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 62431 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 62432 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 62433 basesoc_vexriscv_ibus_adr[15]
.sym 62434 $abc$40840$n5067_1
.sym 62435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 62436 $abc$40840$n233
.sym 62437 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 62438 $abc$40840$n4993
.sym 62439 basesoc_uart_phy_rx_busy
.sym 62440 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 62441 $abc$40840$n5226_1
.sym 62442 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 62443 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 62449 $abc$40840$n132
.sym 62451 $abc$40840$n2656
.sym 62453 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 62456 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 62458 VexRiscv._zz_195_[32]
.sym 62461 $abc$40840$n235
.sym 62462 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 62465 VexRiscv._zz_194_[6]
.sym 62466 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 62467 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62471 VexRiscv._zz_192_
.sym 62472 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 62473 $abc$40840$n4812
.sym 62474 $abc$40840$n4378
.sym 62476 VexRiscv._zz_35_[25]
.sym 62477 VexRiscv._zz_195_[6]
.sym 62478 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 62479 VexRiscv._zz_190_
.sym 62480 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 62482 $abc$40840$n4378
.sym 62483 $abc$40840$n4812
.sym 62484 VexRiscv._zz_35_[25]
.sym 62488 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 62489 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 62490 $abc$40840$n235
.sym 62491 VexRiscv._zz_192_
.sym 62496 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 62500 $abc$40840$n235
.sym 62501 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 62502 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 62503 VexRiscv._zz_192_
.sym 62507 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 62512 $abc$40840$n235
.sym 62513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 62514 VexRiscv._zz_190_
.sym 62515 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62518 VexRiscv._zz_194_[6]
.sym 62520 VexRiscv._zz_195_[32]
.sym 62521 VexRiscv._zz_195_[6]
.sym 62525 $abc$40840$n132
.sym 62528 $abc$40840$n2656
.sym 62529 clk12_$glb_clk
.sym 62531 $abc$40840$n233
.sym 62532 $abc$40840$n5464_1
.sym 62533 $abc$40840$n5451_1
.sym 62534 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 62535 $abc$40840$n2633
.sym 62536 $abc$40840$n3612_1
.sym 62537 $abc$40840$n5599
.sym 62538 user_led2
.sym 62539 VexRiscv._zz_129_[5]
.sym 62540 count[0]
.sym 62541 basesoc_uart_phy_rx_busy
.sym 62542 VexRiscv._zz_129_[5]
.sym 62543 grant
.sym 62544 VexRiscv._zz_195_[32]
.sym 62545 $abc$40840$n2285
.sym 62547 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 62548 VexRiscv.decode_to_execute_RS2[13]
.sym 62549 $abc$40840$n3896_1
.sym 62550 $abc$40840$n3
.sym 62551 $abc$40840$n2642
.sym 62552 slave_sel[1]
.sym 62553 VexRiscv._zz_90_
.sym 62554 $abc$40840$n3895_1
.sym 62555 VexRiscv._zz_287_[3]
.sym 62556 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 62557 VexRiscv._zz_286_[8]
.sym 62558 VexRiscv._zz_41_[6]
.sym 62559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 62560 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 62561 $abc$40840$n4413_1
.sym 62562 $abc$40840$n5070_1
.sym 62563 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 62564 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 62565 $abc$40840$n4989_1
.sym 62566 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 62577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 62578 $abc$40840$n5070_1
.sym 62582 $abc$40840$n134
.sym 62583 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 62586 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 62587 $abc$40840$n128
.sym 62589 VexRiscv._zz_194_[13]
.sym 62590 VexRiscv._zz_194_[21]
.sym 62593 VexRiscv._zz_195_[32]
.sym 62594 $abc$40840$n5067_1
.sym 62595 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 62596 VexRiscv.CsrPlugin_mepc[17]
.sym 62598 VexRiscv._zz_195_[13]
.sym 62599 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 62601 VexRiscv._zz_195_[32]
.sym 62603 VexRiscv._zz_195_[21]
.sym 62606 $abc$40840$n134
.sym 62612 $abc$40840$n128
.sym 62619 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 62623 VexRiscv.CsrPlugin_mepc[17]
.sym 62624 $abc$40840$n5067_1
.sym 62625 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 62626 $abc$40840$n5070_1
.sym 62630 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 62636 VexRiscv._zz_194_[21]
.sym 62637 VexRiscv._zz_195_[32]
.sym 62638 VexRiscv._zz_195_[21]
.sym 62642 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 62647 VexRiscv._zz_194_[13]
.sym 62648 VexRiscv._zz_195_[32]
.sym 62649 VexRiscv._zz_195_[13]
.sym 62651 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 62652 clk12_$glb_clk
.sym 62654 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 62655 $abc$40840$n5241_1
.sym 62656 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 62657 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 62658 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 62659 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 62660 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 62661 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 62662 basesoc_vexriscv_ibus_adr[23]
.sym 62663 $abc$40840$n3612_1
.sym 62666 VexRiscv._zz_35_[10]
.sym 62667 $abc$40840$n3649_1
.sym 62669 grant
.sym 62670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 62671 user_led2
.sym 62672 $abc$40840$n2535
.sym 62673 basesoc_vexriscv_ibus_adr[27]
.sym 62674 VexRiscv._zz_319_
.sym 62675 $abc$40840$n2656
.sym 62676 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 62677 VexRiscv._zz_192_
.sym 62678 $abc$40840$n5178_1
.sym 62679 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 62680 $abc$40840$n4379_1
.sym 62681 VexRiscv._zz_199_[23]
.sym 62682 $abc$40840$n2633
.sym 62683 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 62684 VexRiscv._zz_199_[18]
.sym 62685 $abc$40840$n4626_1
.sym 62686 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 62687 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62688 VexRiscv._zz_190_
.sym 62689 $abc$40840$n3613
.sym 62697 $abc$40840$n8284
.sym 62698 VexRiscv._zz_199_[13]
.sym 62699 $abc$40840$n4212
.sym 62702 VexRiscv._zz_199_[6]
.sym 62704 VexRiscv._zz_285_[0]
.sym 62707 VexRiscv._zz_32_[1]
.sym 62711 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 62713 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 62715 VexRiscv._zz_152_
.sym 62716 VexRiscv._zz_41_[13]
.sym 62718 VexRiscv._zz_41_[6]
.sym 62719 VexRiscv._zz_152_
.sym 62721 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 62722 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 62723 $abc$40840$n5245
.sym 62726 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 62728 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 62735 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 62742 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 62746 VexRiscv._zz_199_[13]
.sym 62747 $abc$40840$n4212
.sym 62748 VexRiscv._zz_41_[13]
.sym 62752 VexRiscv._zz_152_
.sym 62754 VexRiscv._zz_285_[0]
.sym 62755 VexRiscv._zz_32_[1]
.sym 62758 $abc$40840$n5245
.sym 62759 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 62760 VexRiscv._zz_152_
.sym 62761 $abc$40840$n4212
.sym 62765 VexRiscv._zz_41_[6]
.sym 62766 $abc$40840$n4212
.sym 62767 VexRiscv._zz_199_[6]
.sym 62770 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 62774 $abc$40840$n8284
.sym 62775 clk12_$glb_clk
.sym 62777 VexRiscv._zz_36_[13]
.sym 62778 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 62779 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 62780 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 62781 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 62782 $abc$40840$n5478_1
.sym 62783 $abc$40840$n5178_1
.sym 62784 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 62786 $abc$40840$n5437_1
.sym 62791 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 62792 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 62793 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 62794 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 62795 $abc$40840$n4212
.sym 62796 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 62797 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 62798 $abc$40840$n134
.sym 62799 $abc$40840$n4811_1
.sym 62800 VexRiscv._zz_285_[0]
.sym 62801 VexRiscv._zz_152_
.sym 62802 VexRiscv._zz_41_[13]
.sym 62804 $abc$40840$n5478_1
.sym 62805 basesoc_vexriscv_dbus_cyc
.sym 62806 $abc$40840$n2461
.sym 62807 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 62808 $abc$40840$n233
.sym 62809 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 62810 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 62811 VexRiscv._zz_41_[18]
.sym 62812 VexRiscv.lastStagePc[14]
.sym 62823 VexRiscv._zz_195_[32]
.sym 62824 VexRiscv._zz_194_[20]
.sym 62825 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 62827 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 62833 $abc$40840$n4615_1
.sym 62834 VexRiscv._zz_195_[20]
.sym 62835 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 62836 $abc$40840$n4939
.sym 62837 $abc$40840$n4989_1
.sym 62840 $abc$40840$n4379_1
.sym 62842 VexRiscv._zz_36_[13]
.sym 62843 VexRiscv._zz_321_[25]
.sym 62847 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62851 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 62859 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 62863 VexRiscv._zz_195_[20]
.sym 62865 VexRiscv._zz_194_[20]
.sym 62866 VexRiscv._zz_195_[32]
.sym 62869 VexRiscv._zz_36_[13]
.sym 62870 $abc$40840$n4939
.sym 62871 $abc$40840$n4989_1
.sym 62876 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 62884 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 62887 VexRiscv._zz_321_[25]
.sym 62893 VexRiscv._zz_36_[13]
.sym 62894 $abc$40840$n4379_1
.sym 62896 $abc$40840$n4615_1
.sym 62897 $abc$40840$n2592_$glb_ce
.sym 62898 clk12_$glb_clk
.sym 62900 VexRiscv.decode_to_execute_RS2[23]
.sym 62901 VexRiscv._zz_199_[23]
.sym 62902 VexRiscv._zz_41_[23]
.sym 62903 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 62904 $abc$40840$n6727_1
.sym 62905 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 62906 $abc$40840$n4624_1
.sym 62907 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 62912 $abc$40840$n5600
.sym 62913 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 62915 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 62916 VexRiscv._zz_319_
.sym 62917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 62919 VexRiscv._zz_194_[14]
.sym 62921 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 62922 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 62923 VexRiscv._zz_194_[21]
.sym 62925 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 62926 VexRiscv._zz_41_[6]
.sym 62927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 62928 $abc$40840$n5017
.sym 62929 VexRiscv._zz_41_[26]
.sym 62930 $abc$40840$n4641
.sym 62931 basesoc_uart_phy_rx_busy
.sym 62932 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 62933 VexRiscv.decode_to_execute_RS2[23]
.sym 62934 $abc$40840$n4183
.sym 62935 $abc$40840$n4993
.sym 62941 $abc$40840$n4183
.sym 62944 grant
.sym 62946 VexRiscv._zz_41_[30]
.sym 62947 basesoc_uart_phy_rx_busy
.sym 62949 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 62951 VexRiscv._zz_49_[0]
.sym 62952 $abc$40840$n4212
.sym 62953 VexRiscv._zz_41_[17]
.sym 62955 VexRiscv._zz_41_[15]
.sym 62957 $abc$40840$n235
.sym 62958 $abc$40840$n7087
.sym 62959 $abc$40840$n3613
.sym 62960 VexRiscv._zz_190_
.sym 62961 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 62962 VexRiscv._zz_151_[6]
.sym 62964 VexRiscv._zz_199_[30]
.sym 62965 basesoc_vexriscv_dbus_cyc
.sym 62966 VexRiscv._zz_199_[17]
.sym 62967 $abc$40840$n4126
.sym 62968 VexRiscv._zz_151_[13]
.sym 62970 VexRiscv._zz_199_[15]
.sym 62972 VexRiscv._zz_49_[1]
.sym 62974 $abc$40840$n4183
.sym 62975 VexRiscv._zz_49_[0]
.sym 62976 VexRiscv._zz_49_[1]
.sym 62977 VexRiscv._zz_151_[6]
.sym 62980 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 62981 $abc$40840$n235
.sym 62982 VexRiscv._zz_190_
.sym 62983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 62986 VexRiscv._zz_151_[13]
.sym 62987 $abc$40840$n4126
.sym 62988 VexRiscv._zz_49_[1]
.sym 62989 VexRiscv._zz_49_[0]
.sym 62992 basesoc_vexriscv_dbus_cyc
.sym 62994 grant
.sym 62995 $abc$40840$n3613
.sym 62998 $abc$40840$n4212
.sym 63000 VexRiscv._zz_199_[15]
.sym 63001 VexRiscv._zz_41_[15]
.sym 63004 VexRiscv._zz_199_[30]
.sym 63005 $abc$40840$n4212
.sym 63006 VexRiscv._zz_41_[30]
.sym 63010 $abc$40840$n4212
.sym 63011 VexRiscv._zz_41_[17]
.sym 63012 VexRiscv._zz_199_[17]
.sym 63016 $abc$40840$n7087
.sym 63019 basesoc_uart_phy_rx_busy
.sym 63021 clk12_$glb_clk
.sym 63022 sys_rst_$glb_sr
.sym 63023 VexRiscv._zz_41_[13]
.sym 63024 VexRiscv._zz_41_[10]
.sym 63025 VexRiscv._zz_287_[2]
.sym 63026 VexRiscv._zz_41_[31]
.sym 63027 VexRiscv._zz_199_[14]
.sym 63028 VexRiscv._zz_41_[9]
.sym 63029 VexRiscv._zz_41_[14]
.sym 63030 VexRiscv._zz_41_[6]
.sym 63032 VexRiscv._zz_41_[12]
.sym 63033 VexRiscv._zz_41_[12]
.sym 63034 $abc$40840$n4500
.sym 63035 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 63036 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 63037 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 63038 $abc$40840$n5337_1
.sym 63039 $abc$40840$n4779_1
.sym 63040 $abc$40840$n4063
.sym 63041 $abc$40840$n2641
.sym 63042 VexRiscv.execute_arbitration_isStuckByOthers
.sym 63043 grant
.sym 63044 VexRiscv._zz_32_[0]
.sym 63045 basesoc_vexriscv_ibus_adr[24]
.sym 63046 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 63047 VexRiscv.decode_to_execute_RS2[25]
.sym 63048 VexRiscv._zz_286_[8]
.sym 63049 $abc$40840$n4413_1
.sym 63050 grant
.sym 63051 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 63052 VexRiscv._zz_287_[3]
.sym 63053 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 63054 VexRiscv._zz_41_[6]
.sym 63055 VexRiscv._zz_287_[0]
.sym 63056 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 63057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 63058 VexRiscv._zz_49_[1]
.sym 63064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 63065 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 63066 VexRiscv._zz_41_[23]
.sym 63067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 63070 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 63072 $abc$40840$n6715
.sym 63073 $abc$40840$n4502_1
.sym 63074 $abc$40840$n3926
.sym 63075 VexRiscv._zz_152_
.sym 63080 $abc$40840$n4160
.sym 63081 $abc$40840$n3935
.sym 63085 VexRiscv._zz_42_[1]
.sym 63087 VexRiscv._zz_42_[0]
.sym 63092 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 63093 VexRiscv.decode_to_execute_RS2[23]
.sym 63095 $abc$40840$n4500
.sym 63097 VexRiscv._zz_152_
.sym 63098 VexRiscv._zz_42_[0]
.sym 63099 VexRiscv.decode_to_execute_RS2[23]
.sym 63100 VexRiscv._zz_42_[1]
.sym 63103 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 63109 $abc$40840$n4160
.sym 63111 VexRiscv._zz_41_[23]
.sym 63112 $abc$40840$n3935
.sym 63116 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 63121 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 63129 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 63134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 63139 $abc$40840$n6715
.sym 63140 $abc$40840$n4500
.sym 63141 $abc$40840$n3926
.sym 63142 $abc$40840$n4502_1
.sym 63143 $abc$40840$n2592_$glb_ce
.sym 63144 clk12_$glb_clk
.sym 63146 VexRiscv.decode_to_execute_RS2[14]
.sym 63147 VexRiscv._zz_41_[3]
.sym 63148 VexRiscv._zz_287_[0]
.sym 63149 VexRiscv._zz_129_[2]
.sym 63150 VexRiscv._zz_41_[20]
.sym 63151 VexRiscv.decode_to_execute_RS2[20]
.sym 63152 VexRiscv._zz_286_[10]
.sym 63153 VexRiscv._zz_199_[20]
.sym 63154 VexRiscv._zz_41_[17]
.sym 63158 $abc$40840$n5365
.sym 63159 $abc$40840$n4502_1
.sym 63160 $PACKER_VCC_NET
.sym 63161 VexRiscv._zz_41_[31]
.sym 63162 $abc$40840$n3926
.sym 63163 $abc$40840$n2629
.sym 63164 VexRiscv._zz_321_[25]
.sym 63165 VexRiscv._zz_152_
.sym 63166 VexRiscv._zz_41_[26]
.sym 63167 VexRiscv.decode_to_execute_RS2[28]
.sym 63168 VexRiscv._zz_199_[12]
.sym 63169 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 63170 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 63171 $abc$40840$n6651_1
.sym 63172 $abc$40840$n4379_1
.sym 63173 VexRiscv.decode_to_execute_RS2[20]
.sym 63174 VexRiscv._zz_129_[6]
.sym 63175 VexRiscv._zz_286_[10]
.sym 63176 $abc$40840$n3613
.sym 63177 VexRiscv._zz_199_[20]
.sym 63178 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 63179 VexRiscv.decode_to_execute_RS2[14]
.sym 63180 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 63181 VexRiscv._zz_199_[23]
.sym 63187 VexRiscv._zz_41_[13]
.sym 63188 $abc$40840$n4487_1
.sym 63189 VexRiscv._zz_287_[2]
.sym 63190 VexRiscv._zz_36_[6]
.sym 63191 $abc$40840$n4184
.sym 63193 VexRiscv._zz_41_[14]
.sym 63194 VexRiscv._zz_41_[6]
.sym 63196 VexRiscv._zz_41_[10]
.sym 63198 $abc$40840$n4379_1
.sym 63200 VexRiscv._zz_41_[9]
.sym 63201 $abc$40840$n4127
.sym 63202 $abc$40840$n4139
.sym 63203 $abc$40840$n4107
.sym 63204 $abc$40840$n6648
.sym 63205 $abc$40840$n4179
.sym 63207 VexRiscv._zz_41_[20]
.sym 63210 $abc$40840$n4094
.sym 63211 $abc$40840$n3935
.sym 63213 VexRiscv._zz_42_[0]
.sym 63214 VexRiscv._zz_129_[2]
.sym 63220 VexRiscv._zz_287_[2]
.sym 63221 VexRiscv._zz_42_[0]
.sym 63222 VexRiscv._zz_129_[2]
.sym 63223 $abc$40840$n6648
.sym 63226 $abc$40840$n3935
.sym 63227 VexRiscv._zz_41_[13]
.sym 63228 $abc$40840$n4127
.sym 63232 VexRiscv._zz_41_[9]
.sym 63233 $abc$40840$n3935
.sym 63235 $abc$40840$n4094
.sym 63239 $abc$40840$n4139
.sym 63240 $abc$40840$n3935
.sym 63241 VexRiscv._zz_41_[10]
.sym 63244 $abc$40840$n4107
.sym 63245 $abc$40840$n3935
.sym 63246 VexRiscv._zz_41_[14]
.sym 63250 VexRiscv._zz_41_[6]
.sym 63251 $abc$40840$n4184
.sym 63252 $abc$40840$n3935
.sym 63256 $abc$40840$n4379_1
.sym 63257 $abc$40840$n4487_1
.sym 63259 VexRiscv._zz_36_[6]
.sym 63262 $abc$40840$n3935
.sym 63263 VexRiscv._zz_41_[20]
.sym 63265 $abc$40840$n4179
.sym 63266 $abc$40840$n2592_$glb_ce
.sym 63267 clk12_$glb_clk
.sym 63269 $abc$40840$n4107
.sym 63270 $abc$40840$n6648
.sym 63271 $abc$40840$n4179
.sym 63272 $abc$40840$n6656
.sym 63273 $abc$40840$n6657_1
.sym 63274 $abc$40840$n3933
.sym 63275 $abc$40840$n6652
.sym 63276 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 63279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 63282 VexRiscv._zz_286_[10]
.sym 63284 VexRiscv._zz_129_[2]
.sym 63285 VexRiscv._zz_285_[3]
.sym 63286 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 63287 $abc$40840$n3932
.sym 63288 VexRiscv.decode_to_execute_RS2[14]
.sym 63289 $abc$40840$n4357
.sym 63290 $abc$40840$n6730_1
.sym 63291 $abc$40840$n4841
.sym 63292 VexRiscv._zz_151_[2]
.sym 63293 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 63294 $abc$40840$n4093
.sym 63295 $abc$40840$n6655
.sym 63296 VexRiscv._zz_152_
.sym 63297 VexRiscv._zz_41_[20]
.sym 63298 $abc$40840$n4106
.sym 63299 $abc$40840$n2461
.sym 63300 $abc$40840$n233
.sym 63301 VexRiscv._zz_151_[23]
.sym 63302 $abc$40840$n4187
.sym 63303 $abc$40840$n3686
.sym 63304 $abc$40840$n4178
.sym 63311 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 63312 VexRiscv._zz_152_
.sym 63313 VexRiscv.decode_to_execute_RS2[13]
.sym 63314 VexRiscv._zz_42_[1]
.sym 63315 VexRiscv._zz_42_[0]
.sym 63316 VexRiscv._zz_286_[10]
.sym 63318 $abc$40840$n5337_1
.sym 63319 VexRiscv.decode_to_execute_RS2[25]
.sym 63320 VexRiscv._zz_287_[0]
.sym 63322 VexRiscv._zz_42_[1]
.sym 63323 VexRiscv._zz_42_[0]
.sym 63324 VexRiscv._zz_129_[6]
.sym 63326 $abc$40840$n5347_1
.sym 63327 VexRiscv._zz_286_[9]
.sym 63328 VexRiscv._zz_129_[0]
.sym 63330 VexRiscv.decode_to_execute_RS2[9]
.sym 63332 $abc$40840$n6652
.sym 63335 VexRiscv.decode_to_execute_RS2[10]
.sym 63339 VexRiscv._zz_286_[6]
.sym 63340 VexRiscv.decode_to_execute_RS2[12]
.sym 63343 VexRiscv._zz_152_
.sym 63344 VexRiscv._zz_42_[1]
.sym 63345 VexRiscv.decode_to_execute_RS2[25]
.sym 63346 VexRiscv._zz_42_[0]
.sym 63349 VexRiscv._zz_42_[1]
.sym 63350 VexRiscv.decode_to_execute_RS2[9]
.sym 63351 VexRiscv._zz_286_[9]
.sym 63352 VexRiscv._zz_42_[0]
.sym 63355 VexRiscv._zz_42_[1]
.sym 63356 VexRiscv._zz_42_[0]
.sym 63357 VexRiscv._zz_152_
.sym 63358 VexRiscv.decode_to_execute_RS2[12]
.sym 63361 VexRiscv._zz_42_[0]
.sym 63362 VexRiscv._zz_129_[0]
.sym 63363 VexRiscv._zz_287_[0]
.sym 63364 $abc$40840$n6652
.sym 63367 VexRiscv._zz_42_[1]
.sym 63368 VexRiscv._zz_42_[0]
.sym 63369 VexRiscv._zz_286_[6]
.sym 63370 VexRiscv._zz_129_[6]
.sym 63373 $abc$40840$n5337_1
.sym 63375 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 63376 $abc$40840$n5347_1
.sym 63379 VexRiscv._zz_42_[1]
.sym 63380 VexRiscv.decode_to_execute_RS2[13]
.sym 63381 VexRiscv._zz_152_
.sym 63382 VexRiscv._zz_42_[0]
.sym 63385 VexRiscv._zz_42_[0]
.sym 63386 VexRiscv._zz_286_[10]
.sym 63387 VexRiscv._zz_42_[1]
.sym 63388 VexRiscv.decode_to_execute_RS2[10]
.sym 63390 clk12_$glb_clk
.sym 63392 $abc$40840$n6651_1
.sym 63393 VexRiscv._zz_286_[9]
.sym 63394 VexRiscv._zz_151_[23]
.sym 63395 $abc$40840$n5780
.sym 63396 VexRiscv._zz_41_[22]
.sym 63397 VexRiscv._zz_286_[6]
.sym 63398 $abc$40840$n5774
.sym 63399 $abc$40840$n6655
.sym 63404 $abc$40840$n4672
.sym 63405 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 63406 VexRiscv.CsrPlugin_mepc[5]
.sym 63407 $abc$40840$n4348
.sym 63408 $abc$40840$n4434
.sym 63409 $abc$40840$n5298_1
.sym 63410 VexRiscv._zz_44_[1]
.sym 63412 $abc$40840$n6653
.sym 63413 VexRiscv._zz_151_[2]
.sym 63414 VexRiscv._zz_151_[6]
.sym 63418 $abc$40840$n5057
.sym 63419 $abc$40840$n7
.sym 63420 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 63421 VexRiscv._zz_198_
.sym 63422 VexRiscv._zz_44_[0]
.sym 63423 $abc$40840$n6655
.sym 63424 VexRiscv._zz_199_[27]
.sym 63425 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 63426 VexRiscv._zz_129_[4]
.sym 63427 $abc$40840$n2641
.sym 63433 VexRiscv._zz_152_
.sym 63434 VexRiscv._zz_135_[22]
.sym 63435 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 63437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 63441 VexRiscv._zz_42_[1]
.sym 63442 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 63443 $abc$40840$n4162
.sym 63445 $abc$40840$n3935
.sym 63446 VexRiscv._zz_41_[22]
.sym 63449 $abc$40840$n4188
.sym 63453 $abc$40840$n4176
.sym 63454 $abc$40840$n4202
.sym 63455 VexRiscv._zz_41_[27]
.sym 63457 VexRiscv._zz_41_[5]
.sym 63459 VexRiscv._zz_41_[7]
.sym 63461 VexRiscv.decode_to_execute_RS2[11]
.sym 63462 VexRiscv._zz_42_[0]
.sym 63463 $abc$40840$n3686
.sym 63466 $abc$40840$n4176
.sym 63467 VexRiscv._zz_41_[5]
.sym 63469 $abc$40840$n3935
.sym 63472 $abc$40840$n4162
.sym 63473 VexRiscv._zz_41_[27]
.sym 63474 $abc$40840$n3935
.sym 63479 VexRiscv._zz_41_[7]
.sym 63480 $abc$40840$n4188
.sym 63481 $abc$40840$n3935
.sym 63484 $abc$40840$n3935
.sym 63486 $abc$40840$n4202
.sym 63487 VexRiscv._zz_41_[22]
.sym 63490 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 63492 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 63493 $abc$40840$n3686
.sym 63498 VexRiscv._zz_135_[22]
.sym 63502 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 63508 VexRiscv._zz_42_[1]
.sym 63509 VexRiscv._zz_152_
.sym 63510 VexRiscv.decode_to_execute_RS2[11]
.sym 63511 VexRiscv._zz_42_[0]
.sym 63512 $abc$40840$n2592_$glb_ce
.sym 63513 clk12_$glb_clk
.sym 63515 $abc$40840$n4188
.sym 63516 $abc$40840$n6654_1
.sym 63517 VexRiscv._zz_41_[7]
.sym 63518 VexRiscv._zz_129_[4]
.sym 63519 $abc$40840$n4176
.sym 63520 VexRiscv._zz_151_[27]
.sym 63521 VexRiscv._zz_41_[27]
.sym 63522 $abc$40840$n6650
.sym 63526 VexRiscv._zz_129_[5]
.sym 63527 VexRiscv._zz_44_[1]
.sym 63528 VexRiscv._zz_151_[5]
.sym 63529 VexRiscv._zz_151_[25]
.sym 63531 VexRiscv._zz_199_[26]
.sym 63532 $abc$40840$n6655
.sym 63533 VexRiscv._zz_151_[13]
.sym 63534 VexRiscv.decode_to_execute_RS2[26]
.sym 63535 VexRiscv._zz_170_[0]
.sym 63536 VexRiscv._zz_286_[9]
.sym 63537 VexRiscv._zz_286_[1]
.sym 63539 VexRiscv._zz_151_[29]
.sym 63540 VexRiscv._zz_286_[8]
.sym 63541 $abc$40840$n4505_1
.sym 63542 VexRiscv._zz_151_[27]
.sym 63543 grant
.sym 63544 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 63545 $abc$40840$n4445_1
.sym 63546 VexRiscv.CsrPlugin_mepc[4]
.sym 63547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 63548 VexRiscv._zz_129_[5]
.sym 63549 VexRiscv._zz_286_[4]
.sym 63550 $abc$40840$n4468_1
.sym 63556 VexRiscv._zz_41_[5]
.sym 63558 VexRiscv._zz_199_[5]
.sym 63559 VexRiscv._zz_152_
.sym 63560 VexRiscv._zz_42_[1]
.sym 63561 $abc$40840$n13
.sym 63562 VexRiscv.decode_to_execute_RS2[27]
.sym 63563 VexRiscv.decode_to_execute_RS2[30]
.sym 63565 VexRiscv._zz_286_[9]
.sym 63567 VexRiscv._zz_41_[29]
.sym 63568 VexRiscv._zz_42_[1]
.sym 63569 VexRiscv._zz_42_[0]
.sym 63570 $abc$40840$n4212
.sym 63574 VexRiscv._zz_199_[29]
.sym 63578 VexRiscv.decode_to_execute_RS2[24]
.sym 63582 VexRiscv._zz_44_[0]
.sym 63583 $abc$40840$n2283
.sym 63584 VexRiscv._zz_44_[1]
.sym 63585 VexRiscv.decode_to_execute_RS2[29]
.sym 63589 VexRiscv._zz_199_[5]
.sym 63591 VexRiscv._zz_41_[5]
.sym 63592 $abc$40840$n4212
.sym 63595 VexRiscv._zz_152_
.sym 63596 VexRiscv._zz_42_[0]
.sym 63597 VexRiscv.decode_to_execute_RS2[30]
.sym 63598 VexRiscv._zz_42_[1]
.sym 63601 VexRiscv._zz_42_[0]
.sym 63602 VexRiscv._zz_152_
.sym 63603 VexRiscv.decode_to_execute_RS2[27]
.sym 63604 VexRiscv._zz_42_[1]
.sym 63609 $abc$40840$n13
.sym 63613 VexRiscv._zz_199_[29]
.sym 63614 VexRiscv._zz_44_[0]
.sym 63615 VexRiscv._zz_286_[9]
.sym 63616 VexRiscv._zz_44_[1]
.sym 63619 VexRiscv._zz_152_
.sym 63620 VexRiscv._zz_42_[0]
.sym 63621 VexRiscv._zz_42_[1]
.sym 63622 VexRiscv.decode_to_execute_RS2[24]
.sym 63625 VexRiscv._zz_199_[29]
.sym 63626 $abc$40840$n4212
.sym 63627 VexRiscv._zz_41_[29]
.sym 63631 VexRiscv._zz_152_
.sym 63632 VexRiscv._zz_42_[0]
.sym 63633 VexRiscv._zz_42_[1]
.sym 63634 VexRiscv.decode_to_execute_RS2[29]
.sym 63635 $abc$40840$n2283
.sym 63636 clk12_$glb_clk
.sym 63638 VexRiscv._zz_41_[1]
.sym 63639 $abc$40840$n5784
.sym 63640 VexRiscv._zz_41_[4]
.sym 63641 VexRiscv._zz_286_[4]
.sym 63642 $abc$40840$n3283
.sym 63643 VexRiscv._zz_170_[2]
.sym 63644 $abc$40840$n3613
.sym 63645 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 63646 VexRiscv.CsrPlugin_mtval[3]
.sym 63650 VexRiscv._zz_44_[1]
.sym 63651 VexRiscv._zz_41_[27]
.sym 63652 $abc$40840$n4637
.sym 63653 VexRiscv._zz_152_
.sym 63654 VexRiscv._zz_199_[5]
.sym 63655 $abc$40840$n4360
.sym 63656 $abc$40840$n2656
.sym 63657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 63658 $abc$40840$n3924
.sym 63659 basesoc_ctrl_reset_reset_r
.sym 63660 $abc$40840$n3657_1
.sym 63661 basesoc_dat_w[5]
.sym 63662 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 63663 VexRiscv._zz_286_[10]
.sym 63664 VexRiscv._zz_129_[4]
.sym 63665 VexRiscv._zz_170_[2]
.sym 63666 $abc$40840$n3614_1
.sym 63667 $abc$40840$n3613
.sym 63668 VexRiscv._zz_41_[0]
.sym 63669 $abc$40840$n4379_1
.sym 63671 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 63672 VexRiscv._zz_129_[7]
.sym 63679 VexRiscv._zz_286_[10]
.sym 63682 VexRiscv._zz_199_[30]
.sym 63686 VexRiscv._zz_199_[24]
.sym 63690 $abc$40840$n5057
.sym 63693 $abc$40840$n4379_1
.sym 63694 VexRiscv._zz_198_
.sym 63695 $abc$40840$n4893_1
.sym 63696 VexRiscv._zz_36_[5]
.sym 63697 VexRiscv._zz_44_[0]
.sym 63698 VexRiscv._zz_36_[7]
.sym 63699 VexRiscv._zz_44_[1]
.sym 63701 $abc$40840$n4505_1
.sym 63703 $abc$40840$n4939
.sym 63704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 63706 VexRiscv._zz_36_[30]
.sym 63707 VexRiscv._zz_44_[1]
.sym 63709 VexRiscv._zz_286_[4]
.sym 63710 $abc$40840$n4468_1
.sym 63712 VexRiscv._zz_286_[10]
.sym 63713 VexRiscv._zz_44_[1]
.sym 63714 VexRiscv._zz_44_[0]
.sym 63715 VexRiscv._zz_199_[30]
.sym 63718 $abc$40840$n4379_1
.sym 63720 VexRiscv._zz_36_[7]
.sym 63721 $abc$40840$n4505_1
.sym 63724 $abc$40840$n4468_1
.sym 63725 $abc$40840$n4379_1
.sym 63727 VexRiscv._zz_36_[5]
.sym 63730 $abc$40840$n4939
.sym 63731 $abc$40840$n5057
.sym 63733 VexRiscv._zz_36_[30]
.sym 63736 VexRiscv._zz_44_[0]
.sym 63737 VexRiscv._zz_286_[4]
.sym 63738 VexRiscv._zz_44_[1]
.sym 63739 VexRiscv._zz_199_[24]
.sym 63744 VexRiscv._zz_199_[30]
.sym 63745 VexRiscv._zz_198_
.sym 63748 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 63755 VexRiscv._zz_36_[30]
.sym 63756 $abc$40840$n4379_1
.sym 63757 $abc$40840$n4893_1
.sym 63758 $abc$40840$n2592_$glb_ce
.sym 63759 clk12_$glb_clk
.sym 63761 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 63762 VexRiscv._zz_36_[5]
.sym 63763 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 63764 VexRiscv._zz_36_[30]
.sym 63765 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 63766 $abc$40840$n4920
.sym 63767 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 63768 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 63769 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 63773 VexRiscv._zz_199_[27]
.sym 63774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 63775 $abc$40840$n4212
.sym 63776 VexRiscv._zz_286_[4]
.sym 63777 VexRiscv._zz_151_[28]
.sym 63779 VexRiscv._zz_151_[31]
.sym 63781 VexRiscv._zz_41_[24]
.sym 63782 $abc$40840$n3615
.sym 63783 $abc$40840$n4357
.sym 63786 $abc$40840$n4093
.sym 63787 VexRiscv._zz_41_[10]
.sym 63788 $abc$40840$n233
.sym 63789 VexRiscv.CsrPlugin_mepc[17]
.sym 63790 $abc$40840$n4187
.sym 63792 $abc$40840$n4178
.sym 63793 $abc$40840$n233
.sym 63795 VexRiscv.CsrPlugin_mepc[29]
.sym 63796 $abc$40840$n2461
.sym 63802 VexRiscv._zz_151_[31]
.sym 63804 $abc$40840$n4873_1
.sym 63805 $abc$40840$n4361_1
.sym 63807 $abc$40840$n4905_1
.sym 63808 $abc$40840$n6774_1
.sym 63810 VexRiscv._zz_151_[29]
.sym 63813 VexRiscv.CsrPlugin_hadException
.sym 63815 $abc$40840$n4521_1
.sym 63816 $abc$40840$n6773_1
.sym 63817 $abc$40840$n3926
.sym 63818 VexRiscv.lastStagePc[5]
.sym 63819 VexRiscv._zz_151_[7]
.sym 63820 $abc$40840$n3932
.sym 63822 VexRiscv._zz_170_[0]
.sym 63823 $abc$40840$n4890
.sym 63825 $abc$40840$n6770_1
.sym 63826 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63827 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 63828 VexRiscv.CsrPlugin_mepc[5]
.sym 63829 VexRiscv._zz_170_[1]
.sym 63830 VexRiscv._zz_170_[0]
.sym 63832 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 63833 $abc$40840$n2653
.sym 63835 VexRiscv.lastStagePc[5]
.sym 63837 $abc$40840$n2653
.sym 63838 VexRiscv.CsrPlugin_mepc[5]
.sym 63841 $abc$40840$n6770_1
.sym 63843 $abc$40840$n4890
.sym 63844 $abc$40840$n3926
.sym 63847 VexRiscv._zz_170_[1]
.sym 63848 $abc$40840$n4890
.sym 63849 VexRiscv._zz_170_[0]
.sym 63850 VexRiscv._zz_151_[29]
.sym 63853 $abc$40840$n6773_1
.sym 63854 $abc$40840$n3932
.sym 63856 $abc$40840$n6774_1
.sym 63862 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 63866 VexRiscv._zz_151_[31]
.sym 63867 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63868 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 63872 $abc$40840$n4361_1
.sym 63873 $abc$40840$n4873_1
.sym 63874 $abc$40840$n4905_1
.sym 63877 VexRiscv._zz_151_[7]
.sym 63878 $abc$40840$n4521_1
.sym 63879 VexRiscv._zz_170_[0]
.sym 63880 VexRiscv._zz_170_[1]
.sym 63881 VexRiscv.CsrPlugin_hadException
.sym 63882 clk12_$glb_clk
.sym 63884 $abc$40840$n4891_1
.sym 63885 $abc$40840$n4551_1
.sym 63886 $abc$40840$n4552_1
.sym 63887 $abc$40840$n4484_1
.sym 63888 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 63889 $abc$40840$n4890
.sym 63890 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 63891 $abc$40840$n4478_1
.sym 63893 VexRiscv.lastStagePc[22]
.sym 63896 $abc$40840$n4534_1
.sym 63897 $abc$40840$n4361_1
.sym 63898 $abc$40840$n2429
.sym 63899 VexRiscv._zz_47_[1]
.sym 63900 $abc$40840$n4808
.sym 63901 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 63902 $abc$40840$n4889_1
.sym 63903 VexRiscv._zz_151_[30]
.sym 63905 VexRiscv.lastStagePc[30]
.sym 63906 VexRiscv.CsrPlugin_mtval[7]
.sym 63907 VexRiscv._zz_37_[1]
.sym 63908 VexRiscv._zz_198_
.sym 63911 $abc$40840$n6655
.sym 63912 VexRiscv.execute_LightShifterPlugin_isActive
.sym 63914 $abc$40840$n4466_1
.sym 63916 $abc$40840$n2572
.sym 63918 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 63919 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 63925 $abc$40840$n4361_1
.sym 63926 VexRiscv._zz_200_[17]
.sym 63927 $abc$40840$n2572
.sym 63928 $abc$40840$n3920
.sym 63929 basesoc_adr[0]
.sym 63930 $abc$40840$n4455
.sym 63933 basesoc_adr[1]
.sym 63935 VexRiscv.CsrPlugin_mepc[21]
.sym 63936 $abc$40840$n3920
.sym 63937 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 63938 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 63943 VexRiscv._zz_200_[21]
.sym 63945 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 63947 $abc$40840$n4501_1
.sym 63948 $abc$40840$n3932
.sym 63949 VexRiscv.CsrPlugin_mepc[17]
.sym 63951 user_led1
.sym 63953 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 63954 $abc$40840$n4464
.sym 63955 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 63958 $abc$40840$n3920
.sym 63959 VexRiscv._zz_200_[17]
.sym 63960 $abc$40840$n4464
.sym 63961 VexRiscv.CsrPlugin_mepc[17]
.sym 63966 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 63971 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 63976 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 63982 $abc$40840$n4501_1
.sym 63983 $abc$40840$n3932
.sym 63984 $abc$40840$n4361_1
.sym 63985 $abc$40840$n4455
.sym 63988 user_led1
.sym 63989 basesoc_adr[0]
.sym 63990 basesoc_adr[1]
.sym 63991 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 63994 $abc$40840$n4464
.sym 63995 VexRiscv.CsrPlugin_mepc[21]
.sym 63996 VexRiscv._zz_200_[21]
.sym 63997 $abc$40840$n3920
.sym 64003 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 64004 $abc$40840$n2572
.sym 64005 clk12_$glb_clk
.sym 64006 VexRiscv.reset_$glb_sr
.sym 64007 user_led4
.sym 64008 $abc$40840$n5367_1
.sym 64009 user_led1
.sym 64010 user_led3
.sym 64012 user_led0
.sym 64016 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 64019 VexRiscv.CsrPlugin_mepc[13]
.sym 64020 VexRiscv._zz_151_[4]
.sym 64021 VexRiscv.CsrPlugin_mepc[21]
.sym 64022 $abc$40840$n3920
.sym 64023 $abc$40840$n2642
.sym 64024 $abc$40840$n5337_1
.sym 64025 $abc$40840$n3920
.sym 64026 $abc$40840$n4455
.sym 64027 VexRiscv._zz_200_[10]
.sym 64028 $abc$40840$n4551_1
.sym 64029 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 64030 $abc$40840$n4628_1
.sym 64035 VexRiscv._zz_151_[5]
.sym 64048 $abc$40840$n4175
.sym 64050 $abc$40840$n233
.sym 64054 $abc$40840$n4345
.sym 64055 $abc$40840$n4408_1
.sym 64056 $abc$40840$n4175
.sym 64059 VexRiscv._zz_41_[24]
.sym 64061 VexRiscv._zz_151_[5]
.sym 64062 $abc$40840$n4345
.sym 64064 VexRiscv._zz_151_[4]
.sym 64065 $abc$40840$n4459_1
.sym 64071 $abc$40840$n6655
.sym 64073 $abc$40840$n4458
.sym 64075 VexRiscv._zz_41_[15]
.sym 64079 $abc$40840$n4483_1
.sym 64087 $abc$40840$n6655
.sym 64089 $abc$40840$n4459_1
.sym 64090 VexRiscv._zz_151_[4]
.sym 64095 VexRiscv._zz_41_[15]
.sym 64099 $abc$40840$n4345
.sym 64100 $abc$40840$n4175
.sym 64101 $abc$40840$n4408_1
.sym 64102 $abc$40840$n4483_1
.sym 64107 VexRiscv._zz_41_[24]
.sym 64111 $abc$40840$n6655
.sym 64112 $abc$40840$n4458
.sym 64113 $abc$40840$n4408_1
.sym 64114 $abc$40840$n4345
.sym 64123 $abc$40840$n4459_1
.sym 64124 VexRiscv._zz_151_[5]
.sym 64125 $abc$40840$n4175
.sym 64127 $abc$40840$n233
.sym 64128 clk12_$glb_clk
.sym 64138 user_led2
.sym 64140 $PACKER_GND_NET
.sym 64141 user_led3
.sym 64143 VexRiscv._zz_170_[1]
.sym 64144 basesoc_ctrl_reset_reset_r
.sym 64145 basesoc_vexriscv_ibus_adr[22]
.sym 64148 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 64149 VexRiscv.lastStagePc[24]
.sym 64150 user_led1
.sym 64154 $abc$40840$n2653
.sym 64156 user_led0
.sym 64230 $abc$40840$n3871_1
.sym 64231 waittimer1_count[3]
.sym 64232 waittimer1_count[5]
.sym 64233 waittimer1_count[2]
.sym 64234 $abc$40840$n3872_1
.sym 64235 $abc$40840$n3869
.sym 64236 $abc$40840$n3873_1
.sym 64237 waittimer1_count[4]
.sym 64251 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 64253 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 64262 spiflash_mosi
.sym 64265 user_led4
.sym 64272 sys_rst
.sym 64274 $abc$40840$n2484
.sym 64275 $abc$40840$n6796
.sym 64276 user_btn_n
.sym 64280 $abc$40840$n6344_1
.sym 64295 $abc$40840$n6786
.sym 64298 $abc$40840$n5880_1
.sym 64299 user_btn1
.sym 64306 $abc$40840$n5880_1
.sym 64308 $abc$40840$n6344_1
.sym 64317 user_btn1
.sym 64318 $abc$40840$n6786
.sym 64319 sys_rst
.sym 64329 user_btn_n
.sym 64341 sys_rst
.sym 64342 $abc$40840$n6796
.sym 64343 user_btn1
.sym 64351 $abc$40840$n2484
.sym 64352 clk12_$glb_clk
.sym 64358 spiflash_clk
.sym 64359 waittimer1_count[10]
.sym 64360 waittimer1_count[13]
.sym 64361 waittimer1_count[15]
.sym 64362 waittimer1_count[11]
.sym 64363 waittimer1_count[12]
.sym 64364 $abc$40840$n3870
.sym 64365 waittimer1_count[9]
.sym 64370 $abc$40840$n6344_1
.sym 64371 $abc$40840$n3873_1
.sym 64372 $abc$40840$n168
.sym 64373 basesoc_uart_tx_fifo_level0[4]
.sym 64374 $abc$40840$n2484
.sym 64376 $abc$40840$n6778
.sym 64379 $abc$40840$n2484
.sym 64381 waittimer1_count[1]
.sym 64389 $abc$40840$n6786
.sym 64393 user_btn1
.sym 64409 spram_maskwren01[0]
.sym 64411 basesoc_dat_w[6]
.sym 64413 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 64437 csrbankarray_csrbank3_bitbang_en0_w
.sym 64446 $abc$40840$n2439
.sym 64452 csrbankarray_csrbank3_bitbang0_w[0]
.sym 64457 spiflash_bus_dat_r[7]
.sym 64464 basesoc_dat_w[7]
.sym 64465 basesoc_dat_w[6]
.sym 64476 basesoc_dat_w[6]
.sym 64492 csrbankarray_csrbank3_bitbang_en0_w
.sym 64493 csrbankarray_csrbank3_bitbang0_w[0]
.sym 64494 spiflash_bus_dat_r[7]
.sym 64504 basesoc_dat_w[7]
.sym 64514 $abc$40840$n2439
.sym 64515 clk12_$glb_clk
.sym 64516 sys_rst_$glb_sr
.sym 64520 spiflash_i
.sym 64522 spiflash_clk1
.sym 64528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 64529 user_btn2
.sym 64531 csrbankarray_csrbank3_bitbang_en0_w
.sym 64533 basesoc_timer0_reload_storage[14]
.sym 64534 $abc$40840$n6475_1
.sym 64535 $abc$40840$n6794
.sym 64536 spiflash_clk
.sym 64537 $abc$40840$n6796
.sym 64538 slave_sel_r[2]
.sym 64539 array_muxed0[6]
.sym 64540 spiflash_bus_dat_r[26]
.sym 64541 eventmanager_status_w[1]
.sym 64543 $abc$40840$n6478_1
.sym 64545 $abc$40840$n164
.sym 64549 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 64551 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 64564 $abc$40840$n6512
.sym 64565 sys_rst
.sym 64567 $abc$40840$n6457_1
.sym 64569 slave_sel_r[1]
.sym 64570 basesoc_uart_tx_fifo_consume[0]
.sym 64577 spiflash_bus_dat_r[25]
.sym 64584 $abc$40840$n6458_1
.sym 64589 basesoc_uart_tx_fifo_do_read
.sym 64597 spiflash_bus_dat_r[25]
.sym 64598 $abc$40840$n6512
.sym 64600 slave_sel_r[1]
.sym 64629 $abc$40840$n6457_1
.sym 64630 $abc$40840$n6458_1
.sym 64633 sys_rst
.sym 64634 basesoc_uart_tx_fifo_do_read
.sym 64635 basesoc_uart_tx_fifo_consume[0]
.sym 64638 clk12_$glb_clk
.sym 64639 $abc$40840$n231_$glb_sr
.sym 64640 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 64642 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 64643 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 64644 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 64647 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 64651 $abc$40840$n2516
.sym 64652 spram_wren0
.sym 64654 $abc$40840$n2295
.sym 64655 slave_sel_r[1]
.sym 64656 array_muxed0[12]
.sym 64657 $abc$40840$n3768
.sym 64658 basesoc_uart_tx_fifo_level0[1]
.sym 64659 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 64661 array_muxed0[12]
.sym 64662 $abc$40840$n2301
.sym 64663 basesoc_uart_phy_storage[4]
.sym 64664 basesoc_uart_phy_storage[0]
.sym 64665 $abc$40840$n6488_1
.sym 64666 spiflash_i
.sym 64669 VexRiscv._zz_203_
.sym 64671 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 64673 $abc$40840$n2516
.sym 64674 por_rst
.sym 64675 $PACKER_GND_NET
.sym 64691 rst1
.sym 64694 $abc$40840$n7898
.sym 64699 $PACKER_GND_NET
.sym 64720 rst1
.sym 64726 $PACKER_GND_NET
.sym 64761 clk12_$glb_clk
.sym 64762 $abc$40840$n7898
.sym 64763 $abc$40840$n98
.sym 64765 $abc$40840$n104
.sym 64768 $abc$40840$n2514
.sym 64769 $abc$40840$n96
.sym 64770 $abc$40840$n100
.sym 64775 basesoc_uart_tx_fifo_level0[0]
.sym 64776 spiflash_bus_dat_r[28]
.sym 64777 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 64778 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 64779 basesoc_dat_w[4]
.sym 64781 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 64782 $abc$40840$n7018
.sym 64783 $abc$40840$n2516
.sym 64784 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 64785 basesoc_ctrl_bus_errors[0]
.sym 64786 spiflash_bus_dat_r[19]
.sym 64787 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 64788 array_muxed0[11]
.sym 64789 array_muxed0[7]
.sym 64790 $abc$40840$n2514
.sym 64791 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 64796 basesoc_dat_w[6]
.sym 64797 $abc$40840$n106
.sym 64806 basesoc_uart_phy_rx
.sym 64808 $abc$40840$n6727
.sym 64809 basesoc_uart_phy_rx_busy
.sym 64811 basesoc_uart_phy_rx_r
.sym 64812 basesoc_uart_phy_tx_busy
.sym 64816 $abc$40840$n7164
.sym 64819 $abc$40840$n6228_1
.sym 64823 $abc$40840$n7037
.sym 64824 basesoc_uart_phy_storage[0]
.sym 64825 $abc$40840$n2514
.sym 64830 $abc$40840$n3904
.sym 64832 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 64833 basesoc_uart_phy_rx_busy
.sym 64834 basesoc_uart_phy_uart_clk_rxen
.sym 64837 basesoc_uart_phy_rx
.sym 64838 basesoc_uart_phy_uart_clk_rxen
.sym 64839 basesoc_uart_phy_rx_busy
.sym 64840 basesoc_uart_phy_rx_r
.sym 64843 $abc$40840$n7164
.sym 64845 basesoc_uart_phy_tx_busy
.sym 64850 $abc$40840$n2514
.sym 64852 $abc$40840$n3904
.sym 64855 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 64858 basesoc_uart_phy_storage[0]
.sym 64861 basesoc_uart_phy_rx_busy
.sym 64864 $abc$40840$n7037
.sym 64867 basesoc_uart_phy_rx_busy
.sym 64868 basesoc_uart_phy_rx
.sym 64869 basesoc_uart_phy_rx_r
.sym 64870 $abc$40840$n6228_1
.sym 64873 $abc$40840$n6727
.sym 64875 basesoc_uart_phy_rx_busy
.sym 64880 basesoc_uart_phy_rx
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64886 $abc$40840$n6476_1
.sym 64889 $abc$40840$n2230
.sym 64890 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 64892 $abc$40840$n11
.sym 64897 $abc$40840$n7
.sym 64898 $abc$40840$n3779_1
.sym 64899 $abc$40840$n96
.sym 64900 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 64902 basesoc_dat_w[7]
.sym 64903 array_muxed0[7]
.sym 64904 $abc$40840$n7164
.sym 64906 $abc$40840$n2252
.sym 64909 basesoc_uart_phy_storage[7]
.sym 64911 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 64912 $abc$40840$n2229
.sym 64913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 64914 array_muxed0[11]
.sym 64915 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 64916 $abc$40840$n3904
.sym 64917 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 64919 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 64920 $abc$40840$n5880_1
.sym 64921 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 64929 $abc$40840$n3774
.sym 64930 $abc$40840$n3777_1
.sym 64931 $abc$40840$n4980
.sym 64932 $abc$40840$n7255
.sym 64933 basesoc_uart_phy_uart_clk_rxen
.sym 64934 sys_rst
.sym 64935 $abc$40840$n7258
.sym 64937 $abc$40840$n3774
.sym 64939 VexRiscv._zz_203_
.sym 64940 basesoc_uart_phy_rx_busy
.sym 64941 basesoc_uart_phy_rx
.sym 64945 $abc$40840$n2548
.sym 64946 por_rst
.sym 64952 sys_rst
.sym 64955 $abc$40840$n3776_1
.sym 64960 basesoc_uart_phy_rx_busy
.sym 64961 $abc$40840$n3776_1
.sym 64962 basesoc_uart_phy_uart_clk_rxen
.sym 64963 sys_rst
.sym 64966 por_rst
.sym 64969 sys_rst
.sym 64973 $abc$40840$n7258
.sym 64975 por_rst
.sym 64978 $abc$40840$n7255
.sym 64980 por_rst
.sym 64985 $abc$40840$n3777_1
.sym 64986 $abc$40840$n3774
.sym 64990 VexRiscv._zz_203_
.sym 64993 $abc$40840$n4980
.sym 64996 basesoc_uart_phy_uart_clk_rxen
.sym 64997 $abc$40840$n3774
.sym 64998 basesoc_uart_phy_rx_busy
.sym 64999 basesoc_uart_phy_rx
.sym 65002 $abc$40840$n3777_1
.sym 65003 basesoc_uart_phy_uart_clk_rxen
.sym 65004 basesoc_uart_phy_rx
.sym 65005 $abc$40840$n3774
.sym 65006 $abc$40840$n2548
.sym 65007 clk12_$glb_clk
.sym 65009 array_muxed0[11]
.sym 65010 $abc$40840$n6712_1
.sym 65011 $abc$40840$n6706_1
.sym 65012 $abc$40840$n5870_1
.sym 65013 basesoc_vexriscv_dbus_adr[11]
.sym 65014 array_muxed1[11]
.sym 65015 array_muxed1[27]
.sym 65016 basesoc_vexriscv_dbus_we
.sym 65017 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 65019 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 65020 user_led4
.sym 65022 $abc$40840$n11
.sym 65023 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 65024 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 65026 $abc$40840$n3777_1
.sym 65027 $abc$40840$n4980
.sym 65028 $abc$40840$n6469_1
.sym 65031 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 65033 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65034 $abc$40840$n5124_1
.sym 65035 VexRiscv._zz_35_[3]
.sym 65036 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 65037 basesoc_vexriscv_ibus_adr[11]
.sym 65038 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 65039 VexRiscv._zz_79_[3]
.sym 65040 basesoc_vexriscv_dbus_we
.sym 65041 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 65042 $abc$40840$n108
.sym 65043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 65050 VexRiscv._zz_194_[12]
.sym 65052 sys_rst
.sym 65053 $abc$40840$n3742_1
.sym 65055 basesoc_vexriscv_ibus_adr[7]
.sym 65060 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 65061 $abc$40840$n231
.sym 65062 grant
.sym 65063 basesoc_vexriscv_dbus_adr[7]
.sym 65067 VexRiscv._zz_311_
.sym 65069 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 65070 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 65071 basesoc_dat_w[2]
.sym 65075 VexRiscv._zz_194_[13]
.sym 65077 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 65079 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 65080 $abc$40840$n3737
.sym 65081 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 65083 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 65084 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 65085 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 65086 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 65089 basesoc_vexriscv_ibus_adr[7]
.sym 65091 grant
.sym 65092 basesoc_vexriscv_dbus_adr[7]
.sym 65096 basesoc_dat_w[2]
.sym 65097 sys_rst
.sym 65104 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 65107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 65113 VexRiscv._zz_311_
.sym 65114 VexRiscv._zz_194_[12]
.sym 65116 VexRiscv._zz_194_[13]
.sym 65125 $abc$40840$n3742_1
.sym 65126 sys_rst
.sym 65127 $abc$40840$n3737
.sym 65128 $abc$40840$n231
.sym 65129 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 65130 clk12_$glb_clk
.sym 65132 VexRiscv._zz_203_
.sym 65133 VexRiscv._zz_79_[3]
.sym 65134 $abc$40840$n6068
.sym 65135 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 65136 $abc$40840$n6066
.sym 65137 $abc$40840$n6067
.sym 65138 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 65139 $abc$40840$n6072
.sym 65144 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 65147 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 65148 array_muxed0[4]
.sym 65149 basesoc_vexriscv_dbus_cyc
.sym 65150 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 65151 basesoc_ctrl_bus_errors[1]
.sym 65152 VexRiscv._zz_194_[3]
.sym 65153 $abc$40840$n2548
.sym 65155 basesoc_uart_phy_storage[4]
.sym 65156 $abc$40840$n132
.sym 65157 $abc$40840$n3677_1
.sym 65158 $abc$40840$n5112_1
.sym 65159 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 65160 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 65161 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65163 VexRiscv._zz_122_
.sym 65164 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65165 VexRiscv._zz_203_
.sym 65166 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 65167 VexRiscv._zz_79_[3]
.sym 65176 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 65179 VexRiscv._zz_122_
.sym 65181 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 65182 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 65183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 65185 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 65186 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 65187 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 65189 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 65190 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 65191 $abc$40840$n6068
.sym 65192 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 65193 $abc$40840$n6066
.sym 65199 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 65202 $abc$40840$n6067
.sym 65205 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 65207 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 65208 VexRiscv._zz_122_
.sym 65211 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 65213 $abc$40840$n6066
.sym 65214 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 65215 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 65217 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 65219 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 65220 $abc$40840$n6067
.sym 65221 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 65223 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 65225 $abc$40840$n6068
.sym 65226 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 65227 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 65229 $auto$alumacc.cc:474:replace_alu$4057.C[6]
.sym 65231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65232 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 65233 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 65235 $auto$alumacc.cc:474:replace_alu$4057.C[7]
.sym 65237 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 65238 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 65239 $auto$alumacc.cc:474:replace_alu$4057.C[6]
.sym 65241 $auto$alumacc.cc:474:replace_alu$4057.C[8]
.sym 65243 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 65244 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 65245 $auto$alumacc.cc:474:replace_alu$4057.C[7]
.sym 65247 $auto$alumacc.cc:474:replace_alu$4057.C[9]
.sym 65249 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 65250 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 65251 $auto$alumacc.cc:474:replace_alu$4057.C[8]
.sym 65255 $abc$40840$n5124_1
.sym 65256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 65257 $abc$40840$n6070
.sym 65258 $abc$40840$n5080
.sym 65259 $abc$40840$n5116
.sym 65260 $abc$40840$n5120
.sym 65261 $abc$40840$n6071
.sym 65262 $abc$40840$n5112_1
.sym 65265 $abc$40840$n5142
.sym 65267 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 65268 $PACKER_VCC_NET
.sym 65269 slave_sel_r[1]
.sym 65270 basesoc_vexriscv_ibus_adr[6]
.sym 65271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 65272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 65273 basesoc_uart_phy_storage[5]
.sym 65274 VexRiscv._zz_203_
.sym 65275 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 65276 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65277 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 65278 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 65279 $abc$40840$n3283
.sym 65280 VexRiscv._zz_35_[25]
.sym 65281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 65282 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65283 basesoc_dat_w[6]
.sym 65284 $abc$40840$n5184_1
.sym 65285 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 65286 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 65288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 65289 $abc$40840$n5148
.sym 65291 $auto$alumacc.cc:474:replace_alu$4057.C[9]
.sym 65296 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 65298 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65303 $abc$40840$n6072
.sym 65304 $abc$40840$n6073
.sym 65305 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65306 $abc$40840$n6074
.sym 65310 $abc$40840$n6069
.sym 65312 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 65314 $abc$40840$n6070
.sym 65316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 65317 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 65322 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 65323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 65324 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 65326 $abc$40840$n6071
.sym 65327 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 65328 $auto$alumacc.cc:474:replace_alu$4057.C[10]
.sym 65330 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 65331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 65332 $auto$alumacc.cc:474:replace_alu$4057.C[9]
.sym 65334 $auto$alumacc.cc:474:replace_alu$4057.C[11]
.sym 65336 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65337 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 65338 $auto$alumacc.cc:474:replace_alu$4057.C[10]
.sym 65340 $auto$alumacc.cc:474:replace_alu$4057.C[12]
.sym 65342 $abc$40840$n6069
.sym 65343 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 65344 $auto$alumacc.cc:474:replace_alu$4057.C[11]
.sym 65346 $auto$alumacc.cc:474:replace_alu$4057.C[13]
.sym 65348 $abc$40840$n6070
.sym 65349 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 65350 $auto$alumacc.cc:474:replace_alu$4057.C[12]
.sym 65352 $auto$alumacc.cc:474:replace_alu$4057.C[14]
.sym 65354 $abc$40840$n6071
.sym 65355 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 65356 $auto$alumacc.cc:474:replace_alu$4057.C[13]
.sym 65358 $auto$alumacc.cc:474:replace_alu$4057.C[15]
.sym 65360 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 65361 $abc$40840$n6072
.sym 65362 $auto$alumacc.cc:474:replace_alu$4057.C[14]
.sym 65364 $auto$alumacc.cc:474:replace_alu$4057.C[16]
.sym 65366 $abc$40840$n6073
.sym 65367 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 65368 $auto$alumacc.cc:474:replace_alu$4057.C[15]
.sym 65370 $auto$alumacc.cc:474:replace_alu$4057.C[17]
.sym 65372 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65373 $abc$40840$n6074
.sym 65374 $auto$alumacc.cc:474:replace_alu$4057.C[16]
.sym 65378 $abc$40840$n5069
.sym 65379 $abc$40840$n5156_1
.sym 65380 waittimer2_count[3]
.sym 65381 $abc$40840$n5148
.sym 65382 $abc$40840$n5144
.sym 65383 $abc$40840$n5160_1
.sym 65384 $abc$40840$n6077
.sym 65385 waittimer2_count[5]
.sym 65386 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 65387 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 65388 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 65389 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 65390 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 65391 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 65392 spiflash_bus_dat_r[7]
.sym 65393 basesoc_vexriscv_ibus_adr[3]
.sym 65394 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 65395 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 65396 $abc$40840$n5434_1
.sym 65397 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 65398 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 65399 $abc$40840$n3677_1
.sym 65400 basesoc_vexriscv_ibus_adr[3]
.sym 65401 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 65403 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 65404 $abc$40840$n5080
.sym 65405 $abc$40840$n5160_1
.sym 65406 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 65407 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 65410 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 65411 $abc$40840$n5069
.sym 65412 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 65413 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 65414 $auto$alumacc.cc:474:replace_alu$4057.C[17]
.sym 65419 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 65420 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 65423 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 65427 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 65429 $abc$40840$n6075
.sym 65432 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 65433 $abc$40840$n6076
.sym 65434 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 65438 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65441 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 65445 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 65446 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65449 $abc$40840$n6077
.sym 65451 $auto$alumacc.cc:474:replace_alu$4057.C[18]
.sym 65453 $abc$40840$n6075
.sym 65454 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 65455 $auto$alumacc.cc:474:replace_alu$4057.C[17]
.sym 65457 $auto$alumacc.cc:474:replace_alu$4057.C[19]
.sym 65459 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 65460 $abc$40840$n6076
.sym 65461 $auto$alumacc.cc:474:replace_alu$4057.C[18]
.sym 65463 $auto$alumacc.cc:474:replace_alu$4057.C[20]
.sym 65465 $abc$40840$n6077
.sym 65466 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 65467 $auto$alumacc.cc:474:replace_alu$4057.C[19]
.sym 65469 $auto$alumacc.cc:474:replace_alu$4057.C[21]
.sym 65471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65472 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 65473 $auto$alumacc.cc:474:replace_alu$4057.C[20]
.sym 65475 $auto$alumacc.cc:474:replace_alu$4057.C[22]
.sym 65477 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 65478 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65479 $auto$alumacc.cc:474:replace_alu$4057.C[21]
.sym 65481 $auto$alumacc.cc:474:replace_alu$4057.C[23]
.sym 65483 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 65484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65485 $auto$alumacc.cc:474:replace_alu$4057.C[22]
.sym 65487 $auto$alumacc.cc:474:replace_alu$4057.C[24]
.sym 65489 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65490 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 65491 $auto$alumacc.cc:474:replace_alu$4057.C[23]
.sym 65493 $auto$alumacc.cc:474:replace_alu$4057.C[25]
.sym 65495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65496 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 65497 $auto$alumacc.cc:474:replace_alu$4057.C[24]
.sym 65501 $abc$40840$n5164_1
.sym 65502 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 65503 $abc$40840$n5184_1
.sym 65504 $abc$40840$n5176_1
.sym 65505 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 65506 $abc$40840$n5092
.sym 65507 $abc$40840$n5152
.sym 65508 $abc$40840$n5180_1
.sym 65511 VexRiscv._zz_286_[9]
.sym 65512 $abc$40840$n4212
.sym 65513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 65514 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 65515 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 65516 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 65517 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 65518 waittimer2_count[5]
.sym 65519 VexRiscv._zz_311_
.sym 65520 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 65521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 65522 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 65523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 65524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 65525 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 65526 $abc$40840$n5124_1
.sym 65527 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 65528 basesoc_vexriscv_dbus_we
.sym 65529 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 65530 $abc$40840$n5078
.sym 65531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 65532 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 65533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 65534 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 65535 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 65536 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 65537 $auto$alumacc.cc:474:replace_alu$4057.C[25]
.sym 65543 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 65545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65546 user_btn2
.sym 65547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 65549 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 65553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65555 $abc$40840$n6747
.sym 65557 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 65562 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 65563 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 65569 $abc$40840$n2497
.sym 65571 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 65574 $auto$alumacc.cc:474:replace_alu$4057.C[26]
.sym 65576 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 65577 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65578 $auto$alumacc.cc:474:replace_alu$4057.C[25]
.sym 65580 $auto$alumacc.cc:474:replace_alu$4057.C[27]
.sym 65582 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 65583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65584 $auto$alumacc.cc:474:replace_alu$4057.C[26]
.sym 65586 $auto$alumacc.cc:474:replace_alu$4057.C[28]
.sym 65588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65589 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 65590 $auto$alumacc.cc:474:replace_alu$4057.C[27]
.sym 65592 $auto$alumacc.cc:474:replace_alu$4057.C[29]
.sym 65594 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65595 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 65596 $auto$alumacc.cc:474:replace_alu$4057.C[28]
.sym 65598 $auto$alumacc.cc:474:replace_alu$4057.C[30]
.sym 65600 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 65601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65602 $auto$alumacc.cc:474:replace_alu$4057.C[29]
.sym 65604 $auto$alumacc.cc:474:replace_alu$4057.C[31]
.sym 65606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65607 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 65608 $auto$alumacc.cc:474:replace_alu$4057.C[30]
.sym 65611 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 65613 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 65614 $auto$alumacc.cc:474:replace_alu$4057.C[31]
.sym 65618 user_btn2
.sym 65620 $abc$40840$n6747
.sym 65621 $abc$40840$n2497
.sym 65622 clk12_$glb_clk
.sym 65623 sys_rst_$glb_sr
.sym 65624 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 65625 $abc$40840$n5135
.sym 65626 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 65627 $abc$40840$n5163_1
.sym 65628 $abc$40840$n5091_1
.sym 65629 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 65630 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 65631 $abc$40840$n5079_1
.sym 65635 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 65636 $abc$40840$n6338
.sym 65637 $PACKER_VCC_NET
.sym 65638 $abc$40840$n4980
.sym 65639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 65640 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 65641 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 65642 $abc$40840$n2283
.sym 65643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 65644 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 65645 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 65646 basesoc_vexriscv_ibus_adr[3]
.sym 65647 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 65648 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 65650 $abc$40840$n5176_1
.sym 65651 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 65652 $abc$40840$n132
.sym 65653 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 65654 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 65655 $abc$40840$n5112_1
.sym 65656 $abc$40840$n5152
.sym 65657 VexRiscv._zz_203_
.sym 65658 $abc$40840$n4034_1
.sym 65659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 65665 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 65667 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 65668 $abc$40840$n5068
.sym 65669 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 65670 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 65671 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 65673 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 65675 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 65676 $abc$40840$n5068
.sym 65679 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 65681 $abc$40840$n5069
.sym 65686 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 65687 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 65692 $abc$40840$n2605
.sym 65699 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 65704 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 65705 $abc$40840$n5069
.sym 65706 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 65707 $abc$40840$n5068
.sym 65710 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 65717 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 65722 $abc$40840$n5069
.sym 65723 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 65724 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 65725 $abc$40840$n5068
.sym 65730 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 65734 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 65741 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 65744 $abc$40840$n2605
.sym 65745 clk12_$glb_clk
.sym 65746 VexRiscv.reset_$glb_sr
.sym 65747 $abc$40840$n5162_1
.sym 65748 $abc$40840$n5445_1
.sym 65749 $abc$40840$n5446_1
.sym 65750 $abc$40840$n4034_1
.sym 65751 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 65752 $abc$40840$n5123
.sym 65753 $abc$40840$n5111
.sym 65754 $abc$40840$n5071
.sym 65756 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 65758 $abc$40840$n5599
.sym 65759 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 65760 $abc$40840$n4427
.sym 65761 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 65762 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 65763 $abc$40840$n4445
.sym 65764 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 65765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 65766 $abc$40840$n6763
.sym 65767 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 65768 $abc$40840$n5098
.sym 65769 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 65770 $PACKER_VCC_NET
.sym 65771 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 65772 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 65773 $abc$40840$n4502
.sym 65774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 65775 $abc$40840$n3283
.sym 65776 $abc$40840$n5184_1
.sym 65777 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 65778 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 65779 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 65780 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 65781 $abc$40840$n5148
.sym 65782 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 65788 $abc$40840$n4460
.sym 65789 $abc$40840$n5135
.sym 65790 $abc$40840$n5134
.sym 65791 $abc$40840$n5163_1
.sym 65792 $abc$40840$n5110
.sym 65794 $abc$40840$n4463
.sym 65797 $abc$40840$n5188
.sym 65799 $abc$40840$n2605
.sym 65800 $abc$40840$n5172_1
.sym 65801 $abc$40840$n4472
.sym 65802 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 65804 $abc$40840$n5162_1
.sym 65807 $abc$40840$n4034_1
.sym 65808 $abc$40840$n4493
.sym 65809 $abc$40840$n5123
.sym 65810 $abc$40840$n4457
.sym 65811 $abc$40840$n5071
.sym 65812 $abc$40840$n5114
.sym 65813 $abc$40840$n5111
.sym 65814 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 65816 $abc$40840$n4454
.sym 65817 $abc$40840$n5122_1
.sym 65818 $abc$40840$n5118_1
.sym 65819 $abc$40840$n5071
.sym 65821 $abc$40840$n5162_1
.sym 65822 $abc$40840$n4034_1
.sym 65823 $abc$40840$n4493
.sym 65824 $abc$40840$n5163_1
.sym 65827 $abc$40840$n4034_1
.sym 65828 $abc$40840$n5110
.sym 65829 $abc$40840$n4454
.sym 65830 $abc$40840$n5111
.sym 65833 $abc$40840$n4463
.sym 65834 $abc$40840$n5123
.sym 65835 $abc$40840$n5122_1
.sym 65836 $abc$40840$n4034_1
.sym 65839 $abc$40840$n4034_1
.sym 65840 $abc$40840$n5134
.sym 65841 $abc$40840$n5135
.sym 65842 $abc$40840$n4472
.sym 65845 $abc$40840$n4460
.sym 65846 $abc$40840$n5118_1
.sym 65848 $abc$40840$n4034_1
.sym 65851 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 65853 $abc$40840$n5071
.sym 65854 $abc$40840$n5188
.sym 65858 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 65859 $abc$40840$n5071
.sym 65860 $abc$40840$n5172_1
.sym 65863 $abc$40840$n5114
.sym 65864 $abc$40840$n4457
.sym 65865 $abc$40840$n4034_1
.sym 65867 $abc$40840$n2605
.sym 65868 clk12_$glb_clk
.sym 65869 VexRiscv.reset_$glb_sr
.sym 65870 $abc$40840$n5114
.sym 65871 $abc$40840$n5151
.sym 65872 $abc$40840$n5175_1
.sym 65873 VexRiscv._zz_29_
.sym 65874 $abc$40840$n5179_1
.sym 65875 $abc$40840$n5143
.sym 65876 $abc$40840$n5118_1
.sym 65877 $abc$40840$n5155
.sym 65880 VexRiscv.execute_to_memory_BRANCH_DO
.sym 65882 $abc$40840$n4460
.sym 65883 basesoc_vexriscv_ibus_adr[20]
.sym 65884 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 65885 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 65886 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 65887 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 65888 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 65889 VexRiscv._zz_190_
.sym 65890 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 65891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 65892 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 65893 $PACKER_VCC_NET
.sym 65894 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 65895 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 65896 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 65897 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 65898 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 65899 $abc$40840$n5069
.sym 65901 $abc$40840$n235
.sym 65902 $abc$40840$n5150
.sym 65903 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 65904 $abc$40840$n5071
.sym 65905 $abc$40840$n5160_1
.sym 65911 $abc$40840$n5174_1
.sym 65913 $abc$40840$n5150
.sym 65914 $abc$40840$n4034_1
.sym 65915 $abc$40840$n4484
.sym 65918 $abc$40840$n5071
.sym 65919 $abc$40840$n5154
.sym 65920 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 65921 $abc$40840$n4505
.sym 65922 $abc$40840$n4034_1
.sym 65923 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 65924 $abc$40840$n4508
.sym 65928 $abc$40840$n5151
.sym 65929 $abc$40840$n4487
.sym 65931 $abc$40840$n5179_1
.sym 65932 $abc$40840$n5143
.sym 65933 $abc$40840$n4502
.sym 65934 $abc$40840$n5155
.sym 65935 $abc$40840$n5182_1
.sym 65936 $abc$40840$n5178_1
.sym 65937 $abc$40840$n5175_1
.sym 65938 $abc$40840$n2605
.sym 65939 $abc$40840$n4478
.sym 65940 $abc$40840$n5142
.sym 65941 $abc$40840$n5148
.sym 65947 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 65950 $abc$40840$n5071
.sym 65952 $abc$40840$n5148
.sym 65953 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 65956 $abc$40840$n4034_1
.sym 65957 $abc$40840$n5182_1
.sym 65958 $abc$40840$n4508
.sym 65962 $abc$40840$n5143
.sym 65963 $abc$40840$n4034_1
.sym 65964 $abc$40840$n4478
.sym 65965 $abc$40840$n5142
.sym 65968 $abc$40840$n4502
.sym 65969 $abc$40840$n5175_1
.sym 65970 $abc$40840$n5174_1
.sym 65971 $abc$40840$n4034_1
.sym 65974 $abc$40840$n5151
.sym 65975 $abc$40840$n4484
.sym 65976 $abc$40840$n4034_1
.sym 65977 $abc$40840$n5150
.sym 65980 $abc$40840$n5178_1
.sym 65981 $abc$40840$n4034_1
.sym 65982 $abc$40840$n5179_1
.sym 65983 $abc$40840$n4505
.sym 65986 $abc$40840$n5154
.sym 65987 $abc$40840$n4487
.sym 65988 $abc$40840$n5155
.sym 65989 $abc$40840$n4034_1
.sym 65990 $abc$40840$n2605
.sym 65991 clk12_$glb_clk
.sym 65992 VexRiscv.reset_$glb_sr
.sym 65993 $abc$40840$n5182_1
.sym 65994 $abc$40840$n2609
.sym 65995 $abc$40840$n5455_1
.sym 65996 $abc$40840$n5428_1
.sym 65997 $abc$40840$n5491
.sym 65998 VexRiscv.memory_arbitration_isValid
.sym 65999 $abc$40840$n5102
.sym 66000 $abc$40840$n5067_1
.sym 66001 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 66002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 66003 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 66004 $abc$40840$n233
.sym 66005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 66006 $abc$40840$n5126
.sym 66007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 66008 VexRiscv._zz_311_
.sym 66009 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 66010 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 66011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 66012 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 66013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 66014 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 66015 $abc$40840$n5154
.sym 66016 $abc$40840$n4025
.sym 66017 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 66018 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 66020 basesoc_vexriscv_dbus_we
.sym 66021 VexRiscv.CsrPlugin_mepc[10]
.sym 66022 VexRiscv.CsrPlugin_mie_MTIE
.sym 66023 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 66024 $abc$40840$n5067_1
.sym 66025 $abc$40840$n3951
.sym 66026 $abc$40840$n5078
.sym 66027 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 66028 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 66037 VexRiscv._zz_29_
.sym 66039 VexRiscv.execute_to_memory_IS_MUL
.sym 66041 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 66042 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 66043 VexRiscv.lastStageIsFiring
.sym 66044 $abc$40840$n4026_1
.sym 66045 $abc$40840$n233
.sym 66047 VexRiscv._zz_192_
.sym 66050 VexRiscv._zz_17_
.sym 66053 VexRiscv.decode_to_execute_IS_MUL
.sym 66054 $abc$40840$n5159_1
.sym 66055 VexRiscv.memory_arbitration_isValid
.sym 66059 VexRiscv._zz_15_
.sym 66060 VexRiscv.execute_arbitration_isValid
.sym 66061 $abc$40840$n235
.sym 66063 VexRiscv.execute_to_memory_BRANCH_DO
.sym 66064 $abc$40840$n5071
.sym 66065 $abc$40840$n5160_1
.sym 66067 $abc$40840$n5159_1
.sym 66068 $abc$40840$n5071
.sym 66069 $abc$40840$n5160_1
.sym 66070 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 66076 VexRiscv._zz_17_
.sym 66079 VexRiscv.lastStageIsFiring
.sym 66080 VexRiscv.memory_arbitration_isValid
.sym 66081 VexRiscv._zz_15_
.sym 66082 VexRiscv._zz_29_
.sym 66085 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 66086 $abc$40840$n235
.sym 66087 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 66088 VexRiscv._zz_192_
.sym 66092 VexRiscv.memory_arbitration_isValid
.sym 66094 VexRiscv.execute_to_memory_IS_MUL
.sym 66097 VexRiscv.decode_to_execute_IS_MUL
.sym 66103 VexRiscv._zz_17_
.sym 66104 VexRiscv.execute_arbitration_isValid
.sym 66106 $abc$40840$n4026_1
.sym 66109 VexRiscv.memory_arbitration_isValid
.sym 66110 VexRiscv.execute_to_memory_BRANCH_DO
.sym 66113 $abc$40840$n233
.sym 66114 clk12_$glb_clk
.sym 66116 VexRiscv._zz_17_
.sym 66117 VexRiscv._zz_287_[3]
.sym 66118 $abc$40840$n4053
.sym 66119 VexRiscv.decode_to_execute_IS_MUL
.sym 66120 $abc$40840$n5159_1
.sym 66121 $abc$40840$n3925
.sym 66122 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 66123 VexRiscv._zz_41_[28]
.sym 66125 VexRiscv.CsrPlugin_mepc[14]
.sym 66128 basesoc_vexriscv_ibus_adr[15]
.sym 66129 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 66130 $abc$40840$n4980
.sym 66131 $abc$40840$n233
.sym 66132 VexRiscv._zz_194_[7]
.sym 66133 $abc$40840$n5067_1
.sym 66134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 66135 $abc$40840$n5174_1
.sym 66136 $abc$40840$n7848
.sym 66137 $abc$40840$n2609
.sym 66138 $abc$40840$n3647_1
.sym 66139 $PACKER_VCC_NET
.sym 66140 $abc$40840$n3926
.sym 66141 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 66142 VexRiscv.CsrPlugin_mepc[15]
.sym 66143 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 66144 VexRiscv._zz_337_
.sym 66145 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 66146 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 66147 VexRiscv.CsrPlugin_mepc[21]
.sym 66148 $abc$40840$n132
.sym 66149 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 66150 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 66151 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 66158 VexRiscv._zz_334_
.sym 66159 $abc$40840$n2576
.sym 66160 VexRiscv.CsrPlugin_mepc[15]
.sym 66162 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 66163 VexRiscv.CsrPlugin_mepc[21]
.sym 66164 $abc$40840$n2871
.sym 66165 $abc$40840$n5070_1
.sym 66166 $abc$40840$n57
.sym 66169 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 66170 VexRiscv._zz_337_
.sym 66171 VexRiscv.CsrPlugin_mepc[9]
.sym 66172 $abc$40840$n5067_1
.sym 66173 VexRiscv.CsrPlugin_mepc[19]
.sym 66175 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 66176 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 66177 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 66188 VexRiscv.CsrPlugin_mepc[4]
.sym 66191 VexRiscv._zz_334_
.sym 66196 $abc$40840$n5070_1
.sym 66197 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 66198 VexRiscv.CsrPlugin_mepc[9]
.sym 66199 $abc$40840$n5067_1
.sym 66202 VexRiscv.CsrPlugin_mepc[4]
.sym 66203 $abc$40840$n5070_1
.sym 66204 $abc$40840$n5067_1
.sym 66205 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 66210 $abc$40840$n2871
.sym 66211 $abc$40840$n57
.sym 66214 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 66215 VexRiscv.CsrPlugin_mepc[15]
.sym 66216 $abc$40840$n5067_1
.sym 66217 $abc$40840$n5070_1
.sym 66220 $abc$40840$n5070_1
.sym 66221 VexRiscv.CsrPlugin_mepc[21]
.sym 66222 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 66223 $abc$40840$n5067_1
.sym 66228 VexRiscv._zz_337_
.sym 66232 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 66233 $abc$40840$n5067_1
.sym 66234 $abc$40840$n5070_1
.sym 66235 VexRiscv.CsrPlugin_mepc[19]
.sym 66236 $abc$40840$n2576
.sym 66237 clk12_$glb_clk
.sym 66238 VexRiscv.reset_$glb_sr
.sym 66239 $abc$40840$n5448_1
.sym 66240 $abc$40840$n5037_1
.sym 66241 $abc$40840$n132
.sym 66242 $abc$40840$n5422_1
.sym 66243 $abc$40840$n5440_1
.sym 66244 $abc$40840$n3611
.sym 66245 $abc$40840$n3896_1
.sym 66246 $abc$40840$n3645
.sym 66247 spiflash_counter[6]
.sym 66249 $abc$40840$n5057
.sym 66250 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 66251 $abc$40840$n5070_1
.sym 66252 $abc$40840$n57
.sym 66253 $abc$40840$n231
.sym 66254 VexRiscv.decode_to_execute_IS_MUL
.sym 66255 $PACKER_VCC_NET
.sym 66256 VexRiscv.CsrPlugin_mepc[30]
.sym 66257 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 66258 $abc$40840$n5070_1
.sym 66259 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 66260 VexRiscv._zz_287_[3]
.sym 66261 $PACKER_VCC_NET
.sym 66262 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 66263 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 66264 VexRiscv._zz_35_[25]
.sym 66265 $abc$40840$n233
.sym 66266 $abc$40840$n2254
.sym 66267 $abc$40840$n3283
.sym 66268 $abc$40840$n233
.sym 66269 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 66270 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 66271 $abc$40840$n3662_1
.sym 66272 VexRiscv.CsrPlugin_mie_MEIE
.sym 66273 VexRiscv._zz_41_[28]
.sym 66274 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 66280 $abc$40840$n6779
.sym 66281 $abc$40840$n5449_1
.sym 66283 VexRiscv._zz_190_
.sym 66284 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 66285 $abc$40840$n5463_1
.sym 66287 $abc$40840$n5439_1
.sym 66289 $abc$40840$n5464_1
.sym 66290 $abc$40840$n5451_1
.sym 66291 $abc$40840$n2642
.sym 66295 $abc$40840$n5039
.sym 66296 $abc$40840$n5421_1
.sym 66297 $abc$40840$n235
.sym 66299 $abc$40840$n5452_1
.sym 66300 $abc$40840$n5440_1
.sym 66301 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 66304 $abc$40840$n5448_1
.sym 66305 $abc$40840$n235
.sym 66307 $abc$40840$n5422_1
.sym 66308 VexRiscv._zz_79_[25]
.sym 66309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 66310 $abc$40840$n4938_1
.sym 66311 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 66313 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 66314 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 66315 $abc$40840$n235
.sym 66316 VexRiscv._zz_190_
.sym 66319 $abc$40840$n5463_1
.sym 66322 $abc$40840$n5464_1
.sym 66325 $abc$40840$n6779
.sym 66326 VexRiscv._zz_79_[25]
.sym 66327 $abc$40840$n5039
.sym 66328 $abc$40840$n4938_1
.sym 66331 $abc$40840$n5451_1
.sym 66333 $abc$40840$n5452_1
.sym 66338 $abc$40840$n5449_1
.sym 66340 $abc$40840$n5448_1
.sym 66344 $abc$40840$n5440_1
.sym 66345 $abc$40840$n5439_1
.sym 66349 $abc$40840$n5422_1
.sym 66351 $abc$40840$n5421_1
.sym 66355 VexRiscv._zz_190_
.sym 66356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 66357 $abc$40840$n235
.sym 66358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 66359 $abc$40840$n2642
.sym 66360 clk12_$glb_clk
.sym 66363 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 66364 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 66365 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 66366 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 66367 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 66368 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 66369 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 66371 $abc$40840$n3611
.sym 66372 $abc$40840$n4505_1
.sym 66373 $abc$40840$n7
.sym 66374 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 66375 $abc$40840$n3900_1
.sym 66376 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 66377 VexRiscv._zz_190_
.sym 66378 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 66379 $PACKER_VCC_NET
.sym 66380 $abc$40840$n3895_1
.sym 66382 VexRiscv._zz_195_[7]
.sym 66383 $abc$40840$n2576
.sym 66384 basesoc_uart_phy_storage[17]
.sym 66385 $abc$40840$n2871
.sym 66386 $abc$40840$n2633
.sym 66387 VexRiscv._zz_194_[14]
.sym 66388 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 66389 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 66390 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 66391 $abc$40840$n4392_1
.sym 66393 $abc$40840$n235
.sym 66394 $abc$40840$n5150
.sym 66395 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 66396 $abc$40840$n4938_1
.sym 66397 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 66403 VexRiscv._zz_194_[14]
.sym 66405 $abc$40840$n2461
.sym 66407 $abc$40840$n3649_1
.sym 66408 VexRiscv._zz_311_
.sym 66409 grant
.sym 66410 $abc$40840$n3645
.sym 66411 basesoc_dat_w[2]
.sym 66413 basesoc_vexriscv_dbus_cyc
.sym 66414 VexRiscv._zz_319_
.sym 66415 VexRiscv._zz_192_
.sym 66416 $abc$40840$n5226_1
.sym 66417 $abc$40840$n235
.sym 66418 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 66421 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 66422 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 66425 VexRiscv._zz_190_
.sym 66426 VexRiscv._zz_286_[6]
.sym 66427 VexRiscv._zz_194_[15]
.sym 66428 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 66434 $abc$40840$n3613
.sym 66436 $abc$40840$n3649_1
.sym 66437 VexRiscv._zz_311_
.sym 66438 VexRiscv._zz_319_
.sym 66439 $abc$40840$n3645
.sym 66442 $abc$40840$n235
.sym 66443 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 66444 VexRiscv._zz_192_
.sym 66445 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 66448 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 66449 $abc$40840$n235
.sym 66450 VexRiscv._zz_190_
.sym 66451 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 66454 VexRiscv._zz_286_[6]
.sym 66455 $abc$40840$n5226_1
.sym 66460 $abc$40840$n3649_1
.sym 66461 $abc$40840$n3645
.sym 66462 VexRiscv._zz_319_
.sym 66463 VexRiscv._zz_311_
.sym 66466 basesoc_vexriscv_dbus_cyc
.sym 66467 $abc$40840$n3613
.sym 66469 grant
.sym 66472 VexRiscv._zz_194_[14]
.sym 66473 VexRiscv._zz_194_[15]
.sym 66475 VexRiscv._zz_311_
.sym 66478 basesoc_dat_w[2]
.sym 66482 $abc$40840$n2461
.sym 66483 clk12_$glb_clk
.sym 66484 sys_rst_$glb_sr
.sym 66485 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 66486 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 66487 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 66488 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 66489 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 66490 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 66491 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 66492 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 66494 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 66495 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 66496 user_led4
.sym 66497 $abc$40840$n233
.sym 66498 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 66499 VexRiscv.lastStagePc[14]
.sym 66500 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 66501 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 66502 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 66503 $abc$40840$n4373_1
.sym 66504 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 66505 $abc$40840$n233
.sym 66506 VexRiscv._zz_194_[8]
.sym 66507 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 66508 basesoc_vexriscv_ibus_adr[28]
.sym 66509 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 66510 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 66512 VexRiscv._zz_286_[6]
.sym 66513 VexRiscv._zz_194_[15]
.sym 66514 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 66515 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 66516 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 66517 $abc$40840$n5067_1
.sym 66518 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 66519 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 66520 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 66526 $abc$40840$n5226_1
.sym 66528 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66532 VexRiscv._zz_286_[8]
.sym 66534 VexRiscv._zz_36_[13]
.sym 66535 $abc$40840$n5241_1
.sym 66536 VexRiscv._zz_170_[1]
.sym 66543 VexRiscv._zz_41_[16]
.sym 66546 VexRiscv._zz_152_
.sym 66548 VexRiscv._zz_286_[9]
.sym 66549 $abc$40840$n4212
.sym 66550 VexRiscv._zz_41_[21]
.sym 66551 VexRiscv._zz_32_[1]
.sym 66553 $abc$40840$n233
.sym 66554 VexRiscv._zz_152_
.sym 66556 VexRiscv._zz_41_[18]
.sym 66560 VexRiscv._zz_41_[21]
.sym 66565 VexRiscv._zz_170_[1]
.sym 66566 VexRiscv._zz_152_
.sym 66568 VexRiscv._zz_32_[1]
.sym 66574 VexRiscv._zz_41_[16]
.sym 66578 $abc$40840$n5226_1
.sym 66580 VexRiscv._zz_286_[8]
.sym 66583 VexRiscv._zz_286_[9]
.sym 66585 $abc$40840$n5226_1
.sym 66591 VexRiscv._zz_41_[18]
.sym 66595 $abc$40840$n5241_1
.sym 66596 $abc$40840$n4212
.sym 66597 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66598 VexRiscv._zz_152_
.sym 66603 VexRiscv._zz_36_[13]
.sym 66605 $abc$40840$n233
.sym 66606 clk12_$glb_clk
.sym 66608 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 66609 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 66610 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 66611 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 66612 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 66613 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 66614 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 66615 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 66616 VexRiscv.decode_to_execute_RS2[19]
.sym 66618 VexRiscv._zz_41_[10]
.sym 66620 $abc$40840$n5226_1
.sym 66621 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 66622 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 66623 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 66625 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 66626 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 66627 VexRiscv.decode_to_execute_RS2[25]
.sym 66628 $abc$40840$n3904
.sym 66629 basesoc_vexriscv_ibus_adr[26]
.sym 66630 $abc$40840$n5226_1
.sym 66631 VexRiscv._zz_41_[26]
.sym 66632 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 66633 VexRiscv.CsrPlugin_mepc[15]
.sym 66634 VexRiscv.CsrPlugin_mepc[21]
.sym 66635 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 66636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 66637 $abc$40840$n7059
.sym 66638 $abc$40840$n3926
.sym 66639 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 66640 $abc$40840$n4379_1
.sym 66641 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 66642 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 66643 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 66649 VexRiscv._zz_41_[21]
.sym 66650 VexRiscv._zz_41_[16]
.sym 66651 VexRiscv._zz_199_[18]
.sym 66653 $abc$40840$n6727_1
.sym 66654 $abc$40840$n4628_1
.sym 66655 VexRiscv._zz_190_
.sym 66656 $abc$40840$n3926
.sym 66657 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 66658 $abc$40840$n5070_1
.sym 66659 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 66660 $abc$40840$n4626_1
.sym 66661 $abc$40840$n7059
.sym 66663 $abc$40840$n235
.sym 66667 VexRiscv.CsrPlugin_mepc[29]
.sym 66668 VexRiscv._zz_41_[18]
.sym 66669 $abc$40840$n4212
.sym 66673 VexRiscv._zz_199_[21]
.sym 66675 $abc$40840$n7065
.sym 66676 basesoc_uart_phy_rx_busy
.sym 66677 $abc$40840$n5067_1
.sym 66678 VexRiscv._zz_199_[16]
.sym 66680 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 66682 $abc$40840$n4626_1
.sym 66683 $abc$40840$n3926
.sym 66684 $abc$40840$n6727_1
.sym 66685 $abc$40840$n4628_1
.sym 66689 VexRiscv._zz_199_[16]
.sym 66690 VexRiscv._zz_41_[16]
.sym 66691 $abc$40840$n4212
.sym 66694 $abc$40840$n4212
.sym 66696 VexRiscv._zz_41_[21]
.sym 66697 VexRiscv._zz_199_[21]
.sym 66701 basesoc_uart_phy_rx_busy
.sym 66702 $abc$40840$n7065
.sym 66708 basesoc_uart_phy_rx_busy
.sym 66709 $abc$40840$n7059
.sym 66712 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 66713 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 66714 $abc$40840$n235
.sym 66715 VexRiscv._zz_190_
.sym 66718 $abc$40840$n5070_1
.sym 66719 $abc$40840$n5067_1
.sym 66720 VexRiscv.CsrPlugin_mepc[29]
.sym 66721 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 66725 VexRiscv._zz_199_[18]
.sym 66726 VexRiscv._zz_41_[18]
.sym 66727 $abc$40840$n4212
.sym 66729 clk12_$glb_clk
.sym 66730 sys_rst_$glb_sr
.sym 66731 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 66732 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 66733 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 66734 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 66735 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 66736 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 66737 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 66738 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 66740 $abc$40840$n5142
.sym 66743 VexRiscv._zz_192_
.sym 66744 $abc$40840$n5070_1
.sym 66746 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 66747 $PACKER_VCC_NET
.sym 66748 VexRiscv.CsrPlugin_mtval[20]
.sym 66749 VexRiscv.CsrPlugin_mtval[16]
.sym 66750 $abc$40840$n4628_1
.sym 66751 VexRiscv._zz_288_[2]
.sym 66752 VexRiscv.decode_to_execute_RS2[25]
.sym 66753 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 66754 VexRiscv._zz_287_[0]
.sym 66755 VexRiscv._zz_199_[25]
.sym 66756 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 66757 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 66758 $abc$40840$n2254
.sym 66759 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 66760 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 66761 VexRiscv._zz_41_[28]
.sym 66762 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 66763 $abc$40840$n3283
.sym 66764 VexRiscv._zz_287_[2]
.sym 66765 VexRiscv._zz_321_[21]
.sym 66766 $abc$40840$n233
.sym 66773 VexRiscv._zz_199_[23]
.sym 66774 $abc$40840$n4347
.sym 66775 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 66776 VexRiscv._zz_199_[14]
.sym 66778 VexRiscv._zz_41_[14]
.sym 66779 $abc$40840$n4779_1
.sym 66780 $abc$40840$n5029
.sym 66782 $abc$40840$n6726_1
.sym 66783 $abc$40840$n4379_1
.sym 66786 $abc$40840$n4345
.sym 66787 VexRiscv._zz_41_[28]
.sym 66790 VexRiscv._zz_41_[23]
.sym 66791 VexRiscv._zz_36_[23]
.sym 66792 $abc$40840$n3932
.sym 66794 $abc$40840$n4624_1
.sym 66795 $abc$40840$n4939
.sym 66796 VexRiscv._zz_199_[28]
.sym 66799 VexRiscv._zz_36_[23]
.sym 66800 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 66802 $abc$40840$n4212
.sym 66806 $abc$40840$n4779_1
.sym 66807 $abc$40840$n4379_1
.sym 66808 VexRiscv._zz_36_[23]
.sym 66811 $abc$40840$n5029
.sym 66813 $abc$40840$n4939
.sym 66814 VexRiscv._zz_36_[23]
.sym 66820 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 66823 $abc$40840$n4212
.sym 66825 VexRiscv._zz_199_[28]
.sym 66826 VexRiscv._zz_41_[28]
.sym 66829 $abc$40840$n3932
.sym 66830 $abc$40840$n4345
.sym 66831 $abc$40840$n4624_1
.sym 66832 $abc$40840$n6726_1
.sym 66835 $abc$40840$n4212
.sym 66836 VexRiscv._zz_199_[14]
.sym 66838 VexRiscv._zz_41_[14]
.sym 66842 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 66843 $abc$40840$n4347
.sym 66847 VexRiscv._zz_199_[23]
.sym 66849 $abc$40840$n4212
.sym 66850 VexRiscv._zz_41_[23]
.sym 66851 $abc$40840$n2592_$glb_ce
.sym 66852 clk12_$glb_clk
.sym 66854 VexRiscv._zz_321_[20]
.sym 66855 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 66856 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 66857 VexRiscv._zz_36_[23]
.sym 66858 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 66859 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 66860 VexRiscv._zz_321_[25]
.sym 66861 VexRiscv._zz_321_[26]
.sym 66862 VexRiscv._zz_319_
.sym 66866 $abc$40840$n5029
.sym 66867 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 66868 $abc$40840$n4347
.sym 66869 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 66870 basesoc_vexriscv_ibus_adr[21]
.sym 66871 $abc$40840$n4379_1
.sym 66872 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 66874 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 66875 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 66876 $abc$40840$n2653
.sym 66877 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 66878 $abc$40840$n3932
.sym 66879 VexRiscv._zz_41_[23]
.sym 66880 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 66881 $abc$40840$n4939
.sym 66882 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 66883 VexRiscv._zz_321_[25]
.sym 66884 $abc$40840$n4392_1
.sym 66885 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 66886 VexRiscv._zz_194_[14]
.sym 66887 VexRiscv._zz_287_[1]
.sym 66888 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 66889 VexRiscv._zz_199_[3]
.sym 66895 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 66905 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 66908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 66909 $abc$40840$n4939
.sym 66910 $abc$40840$n4993
.sym 66914 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 66916 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 66917 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 66919 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 66922 VexRiscv._zz_36_[14]
.sym 66931 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 66934 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 66942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 66947 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 66952 $abc$40840$n4993
.sym 66954 VexRiscv._zz_36_[14]
.sym 66955 $abc$40840$n4939
.sym 66958 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 66965 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 66971 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 66974 $abc$40840$n2592_$glb_ce
.sym 66975 clk12_$glb_clk
.sym 66977 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 66978 VexRiscv._zz_36_[20]
.sym 66979 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 66980 VexRiscv._zz_36_[14]
.sym 66981 $abc$40840$n102
.sym 66982 $abc$40840$n110
.sym 66983 $abc$40840$n3932
.sym 66984 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 66986 $abc$40840$n6754_1
.sym 66987 VexRiscv._zz_286_[9]
.sym 66988 $abc$40840$n4212
.sym 66989 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 66990 basesoc_vexriscv_dbus_adr[18]
.sym 66991 VexRiscv.execute_to_memory_IS_DIV
.sym 66992 $abc$40840$n3686
.sym 66993 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 66994 $abc$40840$n3926
.sym 66995 $abc$40840$n4106
.sym 66996 VexRiscv._zz_321_[20]
.sym 66997 $abc$40840$n4939
.sym 66998 VexRiscv._zz_199_[31]
.sym 66999 VexRiscv._zz_152_
.sym 67001 $abc$40840$n4742_1
.sym 67002 $abc$40840$n4632_1
.sym 67003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 67004 $abc$40840$n110
.sym 67005 VexRiscv._zz_37_[0]
.sym 67006 $abc$40840$n5347
.sym 67008 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 67009 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 67010 VexRiscv._zz_44_[0]
.sym 67011 VexRiscv._zz_286_[6]
.sym 67012 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 67018 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 67019 VexRiscv._zz_36_[2]
.sym 67020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 67023 $abc$40840$n5017
.sym 67024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 67025 $abc$40840$n4641
.sym 67026 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 67032 $abc$40840$n4413_1
.sym 67037 VexRiscv._zz_36_[14]
.sym 67043 VexRiscv._zz_36_[20]
.sym 67045 $abc$40840$n4379_1
.sym 67046 $abc$40840$n4731_1
.sym 67047 $abc$40840$n4939
.sym 67051 $abc$40840$n4379_1
.sym 67052 VexRiscv._zz_36_[14]
.sym 67054 $abc$40840$n4641
.sym 67057 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 67065 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 67069 VexRiscv._zz_36_[2]
.sym 67070 $abc$40840$n4379_1
.sym 67071 $abc$40840$n4413_1
.sym 67077 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 67081 $abc$40840$n4731_1
.sym 67082 $abc$40840$n4379_1
.sym 67084 VexRiscv._zz_36_[20]
.sym 67089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 67094 VexRiscv._zz_36_[20]
.sym 67095 $abc$40840$n5017
.sym 67096 $abc$40840$n4939
.sym 67097 $abc$40840$n2592_$glb_ce
.sym 67098 clk12_$glb_clk
.sym 67100 VexRiscv._zz_41_[2]
.sym 67101 VexRiscv._zz_287_[4]
.sym 67102 VexRiscv._zz_151_[20]
.sym 67103 VexRiscv._zz_286_[0]
.sym 67104 VexRiscv._zz_287_[1]
.sym 67105 VexRiscv._zz_129_[3]
.sym 67106 VexRiscv._zz_286_[3]
.sym 67107 VexRiscv._zz_129_[1]
.sym 67108 VexRiscv._zz_163_[5]
.sym 67112 basesoc_uart_phy_rx_busy
.sym 67113 VexRiscv._zz_36_[2]
.sym 67114 VexRiscv.decode_to_execute_RS2[20]
.sym 67115 VexRiscv._zz_129_[4]
.sym 67116 VexRiscv._zz_41_[3]
.sym 67117 $abc$40840$n4744_1
.sym 67118 VexRiscv._zz_287_[0]
.sym 67119 $abc$40840$n3926
.sym 67120 $abc$40840$n3926
.sym 67121 $abc$40840$n4422
.sym 67122 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 67123 VexRiscv._zz_188_
.sym 67124 $abc$40840$n6657_1
.sym 67125 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 67126 VexRiscv.CsrPlugin_mepc[21]
.sym 67127 VexRiscv._zz_129_[3]
.sym 67128 $abc$40840$n4379_1
.sym 67129 VexRiscv.CsrPlugin_mepc[15]
.sym 67130 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 67131 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 67132 $abc$40840$n3932
.sym 67134 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 67135 VexRiscv._zz_199_[11]
.sym 67141 $abc$40840$n6651_1
.sym 67146 VexRiscv.decode_to_execute_RS2[20]
.sym 67147 $abc$40840$n5298_1
.sym 67148 $abc$40840$n6655
.sym 67149 VexRiscv.decode_to_execute_RS2[14]
.sym 67150 VexRiscv._zz_41_[3]
.sym 67151 VexRiscv._zz_129_[3]
.sym 67152 $abc$40840$n6653
.sym 67153 VexRiscv._zz_287_[3]
.sym 67157 VexRiscv._zz_41_[2]
.sym 67159 VexRiscv._zz_152_
.sym 67160 VexRiscv._zz_286_[0]
.sym 67161 $abc$40840$n233
.sym 67162 $abc$40840$n4961
.sym 67163 VexRiscv._zz_41_[0]
.sym 67164 VexRiscv._zz_286_[2]
.sym 67165 $abc$40840$n6649
.sym 67168 $abc$40840$n6656
.sym 67169 VexRiscv._zz_42_[1]
.sym 67170 VexRiscv._zz_42_[0]
.sym 67171 VexRiscv._zz_286_[3]
.sym 67174 VexRiscv._zz_152_
.sym 67175 VexRiscv._zz_42_[1]
.sym 67176 VexRiscv._zz_42_[0]
.sym 67177 VexRiscv.decode_to_execute_RS2[14]
.sym 67180 VexRiscv._zz_42_[1]
.sym 67181 VexRiscv._zz_42_[0]
.sym 67182 VexRiscv._zz_286_[2]
.sym 67183 VexRiscv._zz_41_[2]
.sym 67186 VexRiscv._zz_152_
.sym 67187 VexRiscv._zz_42_[1]
.sym 67188 VexRiscv._zz_42_[0]
.sym 67189 VexRiscv.decode_to_execute_RS2[20]
.sym 67192 VexRiscv._zz_42_[1]
.sym 67193 VexRiscv._zz_42_[0]
.sym 67194 VexRiscv._zz_286_[3]
.sym 67195 VexRiscv._zz_41_[3]
.sym 67198 $abc$40840$n6656
.sym 67199 VexRiscv._zz_129_[3]
.sym 67200 VexRiscv._zz_42_[0]
.sym 67201 VexRiscv._zz_287_[3]
.sym 67204 $abc$40840$n6649
.sym 67205 $abc$40840$n6651_1
.sym 67206 $abc$40840$n6655
.sym 67207 $abc$40840$n6653
.sym 67210 VexRiscv._zz_42_[0]
.sym 67211 VexRiscv._zz_286_[0]
.sym 67212 VexRiscv._zz_41_[0]
.sym 67213 VexRiscv._zz_42_[1]
.sym 67216 $abc$40840$n4961
.sym 67217 $abc$40840$n5298_1
.sym 67219 $abc$40840$n233
.sym 67221 clk12_$glb_clk
.sym 67222 VexRiscv.reset_$glb_sr
.sym 67223 VexRiscv._zz_286_[1]
.sym 67224 VexRiscv._zz_151_[25]
.sym 67225 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 67226 VexRiscv._zz_286_[7]
.sym 67227 VexRiscv._zz_286_[5]
.sym 67228 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 67229 VexRiscv._zz_41_[0]
.sym 67230 VexRiscv._zz_286_[2]
.sym 67231 $abc$40840$n5599
.sym 67235 VexRiscv.CsrPlugin_mepc[0]
.sym 67236 VexRiscv._zz_286_[3]
.sym 67237 VexRiscv._zz_49_[1]
.sym 67238 VexRiscv._zz_286_[0]
.sym 67239 VexRiscv.decode_to_execute_RS2[21]
.sym 67240 VexRiscv._zz_129_[1]
.sym 67242 VexRiscv._zz_286_[8]
.sym 67244 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 67245 VexRiscv._zz_129_[5]
.sym 67246 $abc$40840$n4350
.sym 67247 VexRiscv._zz_199_[25]
.sym 67248 $abc$40840$n4961
.sym 67250 $abc$40840$n2254
.sym 67252 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 67254 $abc$40840$n4939
.sym 67255 $abc$40840$n3283
.sym 67256 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 67257 VexRiscv._zz_170_[2]
.sym 67258 VexRiscv._zz_151_[25]
.sym 67264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 67265 $abc$40840$n6654_1
.sym 67267 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 67268 VexRiscv._zz_287_[1]
.sym 67269 VexRiscv._zz_42_[0]
.sym 67270 VexRiscv._zz_286_[3]
.sym 67271 $abc$40840$n6650
.sym 67272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 67273 VexRiscv._zz_287_[4]
.sym 67274 VexRiscv._zz_199_[23]
.sym 67275 VexRiscv._zz_129_[4]
.sym 67277 VexRiscv._zz_44_[1]
.sym 67278 VexRiscv._zz_199_[20]
.sym 67279 VexRiscv._zz_129_[1]
.sym 67287 VexRiscv._zz_44_[0]
.sym 67292 VexRiscv._zz_198_
.sym 67297 VexRiscv._zz_129_[1]
.sym 67298 $abc$40840$n6650
.sym 67299 VexRiscv._zz_287_[1]
.sym 67300 VexRiscv._zz_42_[0]
.sym 67304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 67309 VexRiscv._zz_44_[1]
.sym 67310 VexRiscv._zz_199_[23]
.sym 67311 VexRiscv._zz_286_[3]
.sym 67312 VexRiscv._zz_44_[0]
.sym 67315 VexRiscv._zz_199_[23]
.sym 67317 VexRiscv._zz_198_
.sym 67322 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 67327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 67334 VexRiscv._zz_198_
.sym 67336 VexRiscv._zz_199_[20]
.sym 67339 VexRiscv._zz_42_[0]
.sym 67340 VexRiscv._zz_129_[4]
.sym 67341 $abc$40840$n6654_1
.sym 67342 VexRiscv._zz_287_[4]
.sym 67343 $abc$40840$n2592_$glb_ce
.sym 67344 clk12_$glb_clk
.sym 67346 $abc$40840$n3657_1
.sym 67347 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 67348 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 67349 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 67350 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 67351 $abc$40840$n3929
.sym 67352 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 67353 $abc$40840$n3924
.sym 67358 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 67359 VexRiscv._zz_41_[0]
.sym 67360 VexRiscv._zz_151_[1]
.sym 67361 VexRiscv._zz_129_[7]
.sym 67362 $abc$40840$n4379_1
.sym 67364 VexRiscv._zz_151_[23]
.sym 67365 VexRiscv._zz_286_[1]
.sym 67366 $abc$40840$n4379_1
.sym 67368 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 67369 VexRiscv._zz_199_[22]
.sym 67370 VexRiscv._zz_151_[15]
.sym 67371 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 67372 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 67375 VexRiscv._zz_41_[22]
.sym 67378 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 67387 VexRiscv._zz_286_[1]
.sym 67389 VexRiscv._zz_41_[4]
.sym 67390 VexRiscv._zz_286_[4]
.sym 67391 VexRiscv._zz_199_[27]
.sym 67392 VexRiscv._zz_44_[1]
.sym 67395 VexRiscv._zz_41_[1]
.sym 67398 VexRiscv._zz_286_[7]
.sym 67399 VexRiscv._zz_286_[5]
.sym 67400 $abc$40840$n4379_1
.sym 67404 VexRiscv._zz_129_[7]
.sym 67406 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 67407 VexRiscv._zz_42_[1]
.sym 67408 VexRiscv._zz_42_[0]
.sym 67410 VexRiscv._zz_44_[0]
.sym 67412 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 67413 VexRiscv._zz_129_[5]
.sym 67415 VexRiscv._zz_36_[4]
.sym 67416 VexRiscv._zz_42_[0]
.sym 67418 $abc$40840$n4445_1
.sym 67420 VexRiscv._zz_42_[1]
.sym 67421 VexRiscv._zz_42_[0]
.sym 67422 VexRiscv._zz_286_[7]
.sym 67423 VexRiscv._zz_129_[7]
.sym 67426 VexRiscv._zz_286_[4]
.sym 67427 VexRiscv._zz_41_[4]
.sym 67428 VexRiscv._zz_42_[0]
.sym 67429 VexRiscv._zz_42_[1]
.sym 67433 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 67439 $abc$40840$n4379_1
.sym 67440 VexRiscv._zz_36_[4]
.sym 67441 $abc$40840$n4445_1
.sym 67444 VexRiscv._zz_42_[0]
.sym 67445 VexRiscv._zz_286_[5]
.sym 67446 VexRiscv._zz_42_[1]
.sym 67447 VexRiscv._zz_129_[5]
.sym 67450 VexRiscv._zz_44_[0]
.sym 67451 VexRiscv._zz_199_[27]
.sym 67452 VexRiscv._zz_44_[1]
.sym 67453 VexRiscv._zz_286_[7]
.sym 67456 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 67462 VexRiscv._zz_42_[0]
.sym 67463 VexRiscv._zz_286_[1]
.sym 67464 VexRiscv._zz_41_[1]
.sym 67465 VexRiscv._zz_42_[1]
.sym 67466 $abc$40840$n2592_$glb_ce
.sym 67467 clk12_$glb_clk
.sym 67469 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 67470 $abc$40840$n106
.sym 67471 $abc$40840$n108
.sym 67472 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 67473 VexRiscv._zz_36_[4]
.sym 67474 $abc$40840$n4648
.sym 67475 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 67476 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 67477 $abc$40840$n233
.sym 67478 $abc$40840$n3929
.sym 67482 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 67483 VexRiscv._zz_41_[20]
.sym 67484 VexRiscv._zz_285_[4]
.sym 67486 VexRiscv.decode_to_execute_RS2[31]
.sym 67487 VexRiscv._zz_41_[7]
.sym 67488 VexRiscv._zz_151_[11]
.sym 67489 $abc$40840$n233
.sym 67490 VexRiscv.decode_to_execute_RS2[17]
.sym 67491 VexRiscv.decode_to_execute_IS_DIV
.sym 67492 $abc$40840$n4776_1
.sym 67495 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 67496 VexRiscv._zz_44_[0]
.sym 67497 VexRiscv._zz_37_[0]
.sym 67498 VexRiscv.CsrPlugin_mtval[29]
.sym 67500 VexRiscv._zz_151_[27]
.sym 67501 $abc$40840$n4464
.sym 67502 VexRiscv._zz_41_[27]
.sym 67510 grant
.sym 67513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 67514 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 67516 $abc$40840$n3613
.sym 67517 basesoc_vexriscv_ibus_adr[0]
.sym 67518 VexRiscv._zz_198_
.sym 67519 VexRiscv._zz_199_[25]
.sym 67520 $abc$40840$n3615
.sym 67522 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 67527 VexRiscv._zz_41_[10]
.sym 67529 basesoc_vexriscv_ibus_adr[2]
.sym 67533 $abc$40840$n4212
.sym 67535 VexRiscv._zz_199_[10]
.sym 67539 $abc$40840$n3614_1
.sym 67540 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 67541 basesoc_vexriscv_ibus_adr[1]
.sym 67546 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 67551 VexRiscv._zz_198_
.sym 67552 VexRiscv._zz_199_[25]
.sym 67556 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 67561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 67567 $abc$40840$n3613
.sym 67568 $abc$40840$n3615
.sym 67569 grant
.sym 67574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 67579 $abc$40840$n3614_1
.sym 67580 basesoc_vexriscv_ibus_adr[2]
.sym 67581 basesoc_vexriscv_ibus_adr[1]
.sym 67582 basesoc_vexriscv_ibus_adr[0]
.sym 67585 $abc$40840$n4212
.sym 67587 VexRiscv._zz_41_[10]
.sym 67588 VexRiscv._zz_199_[10]
.sym 67589 $abc$40840$n2592_$glb_ce
.sym 67590 clk12_$glb_clk
.sym 67592 $abc$40840$n4453_1
.sym 67593 VexRiscv.CsrPlugin_mepc[22]
.sym 67594 $abc$40840$n5397_1
.sym 67595 $abc$40840$n4460_1
.sym 67596 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 67597 $abc$40840$n5381_1
.sym 67598 $abc$40840$n4889_1
.sym 67599 VexRiscv.CsrPlugin_mepc[30]
.sym 67604 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 67605 $abc$40840$n4466_1
.sym 67606 basesoc_vexriscv_dbus_adr[28]
.sym 67607 VexRiscv.execute_LightShifterPlugin_isActive
.sym 67608 $abc$40840$n7
.sym 67609 $abc$40840$n3926
.sym 67610 $abc$40840$n4921_1
.sym 67611 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 67614 $abc$40840$n2641
.sym 67615 $abc$40840$n2572
.sym 67616 VexRiscv._zz_199_[4]
.sym 67617 $abc$40840$n3932
.sym 67618 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 67619 $abc$40840$n4456_1
.sym 67620 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 67622 VexRiscv.CsrPlugin_mepc[21]
.sym 67624 basesoc_ctrl_reset_reset_r
.sym 67625 VexRiscv.CsrPlugin_mepc[15]
.sym 67627 VexRiscv._zz_170_[1]
.sym 67634 VexRiscv._zz_36_[29]
.sym 67635 $abc$40840$n4906
.sym 67636 $abc$40840$n6775_1
.sym 67637 VexRiscv._zz_37_[1]
.sym 67638 $abc$40840$n4905_1
.sym 67640 $abc$40840$n4478_1
.sym 67641 $abc$40840$n3926
.sym 67642 VexRiscv._zz_36_[5]
.sym 67643 VexRiscv._zz_41_[0]
.sym 67645 VexRiscv._zz_41_[22]
.sym 67646 $abc$40840$n4476
.sym 67651 $abc$40840$n233
.sym 67655 $abc$40840$n4889_1
.sym 67657 VexRiscv._zz_37_[0]
.sym 67660 VexRiscv._zz_36_[30]
.sym 67669 VexRiscv._zz_41_[0]
.sym 67672 $abc$40840$n4478_1
.sym 67673 $abc$40840$n4476
.sym 67674 $abc$40840$n3926
.sym 67679 VexRiscv._zz_41_[22]
.sym 67684 $abc$40840$n3926
.sym 67686 $abc$40840$n6775_1
.sym 67687 $abc$40840$n4906
.sym 67692 VexRiscv._zz_36_[30]
.sym 67696 $abc$40840$n4905_1
.sym 67697 VexRiscv._zz_37_[1]
.sym 67698 VexRiscv._zz_37_[0]
.sym 67699 $abc$40840$n4889_1
.sym 67703 VexRiscv._zz_36_[29]
.sym 67711 VexRiscv._zz_36_[5]
.sym 67712 $abc$40840$n233
.sym 67713 clk12_$glb_clk
.sym 67715 $abc$40840$n4479
.sym 67716 VexRiscv.CsrPlugin_mepc[21]
.sym 67717 $abc$40840$n4576_1
.sym 67718 $abc$40840$n4480_1
.sym 67719 VexRiscv.CsrPlugin_mepc[13]
.sym 67720 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 67721 $abc$40840$n4577_1
.sym 67722 $abc$40840$n5379_1
.sym 67723 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 67727 $abc$40840$n3926
.sym 67728 VexRiscv._zz_151_[29]
.sym 67730 grant
.sym 67731 $abc$40840$n4906
.sym 67732 VexRiscv.CsrPlugin_mepc[30]
.sym 67733 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 67735 VexRiscv.CsrPlugin_mepc[4]
.sym 67737 $abc$40840$n4361_1
.sym 67738 VexRiscv._zz_170_[1]
.sym 67740 VexRiscv._zz_151_[24]
.sym 67743 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 67746 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 67758 VexRiscv._zz_200_[29]
.sym 67760 VexRiscv.CsrPlugin_mepc[9]
.sym 67762 VexRiscv.CsrPlugin_mepc[29]
.sym 67763 VexRiscv.CsrPlugin_mtval[9]
.sym 67764 $abc$40840$n4891_1
.sym 67766 $abc$40840$n4552_1
.sym 67767 $abc$40840$n4484_1
.sym 67768 VexRiscv.CsrPlugin_mtval[29]
.sym 67770 $abc$40840$n3920
.sym 67771 VexRiscv._zz_200_[9]
.sym 67772 $abc$40840$n4479
.sym 67773 $abc$40840$n4464
.sym 67774 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 67775 $abc$40840$n4481_1
.sym 67776 basesoc_dat_w[1]
.sym 67777 $abc$40840$n3932
.sym 67779 $abc$40840$n4347
.sym 67783 $abc$40840$n2502
.sym 67784 basesoc_ctrl_reset_reset_r
.sym 67787 $abc$40840$n4466_1
.sym 67789 VexRiscv._zz_200_[29]
.sym 67790 $abc$40840$n4464
.sym 67791 VexRiscv.CsrPlugin_mepc[29]
.sym 67792 $abc$40840$n3920
.sym 67795 VexRiscv.CsrPlugin_mtval[9]
.sym 67797 $abc$40840$n4552_1
.sym 67798 $abc$40840$n4466_1
.sym 67801 VexRiscv.CsrPlugin_mepc[9]
.sym 67802 $abc$40840$n3920
.sym 67803 VexRiscv._zz_200_[9]
.sym 67804 $abc$40840$n4464
.sym 67809 $abc$40840$n4347
.sym 67810 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 67813 basesoc_dat_w[1]
.sym 67819 $abc$40840$n4891_1
.sym 67821 VexRiscv.CsrPlugin_mtval[29]
.sym 67822 $abc$40840$n4466_1
.sym 67826 basesoc_ctrl_reset_reset_r
.sym 67831 $abc$40840$n4481_1
.sym 67832 $abc$40840$n4479
.sym 67833 $abc$40840$n3932
.sym 67834 $abc$40840$n4484_1
.sym 67835 $abc$40840$n2502
.sym 67836 clk12_$glb_clk
.sym 67837 sys_rst_$glb_sr
.sym 67838 VexRiscv.CsrPlugin_mepc[24]
.sym 67842 VexRiscv.CsrPlugin_mepc[15]
.sym 67843 $abc$40840$n5385_1
.sym 67850 $abc$40840$n3614_1
.sym 67851 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 67852 VexRiscv._zz_200_[29]
.sym 67854 VexRiscv._zz_170_[1]
.sym 67856 VexRiscv.CsrPlugin_mepc[9]
.sym 67857 $abc$40840$n2653
.sym 67859 VexRiscv.CsrPlugin_mtval[9]
.sym 67860 VexRiscv._zz_151_[6]
.sym 67863 $abc$40840$n2653
.sym 67865 $abc$40840$n4347
.sym 67868 $abc$40840$n5363_1
.sym 67881 $abc$40840$n2461
.sym 67884 VexRiscv.lastStagePc[15]
.sym 67888 basesoc_ctrl_reset_reset_r
.sym 67889 basesoc_dat_w[1]
.sym 67895 $abc$40840$n2653
.sym 67903 basesoc_dat_w[3]
.sym 67905 basesoc_dat_w[4]
.sym 67907 VexRiscv.CsrPlugin_mepc[15]
.sym 67913 basesoc_dat_w[4]
.sym 67918 VexRiscv.lastStagePc[15]
.sym 67920 VexRiscv.CsrPlugin_mepc[15]
.sym 67921 $abc$40840$n2653
.sym 67927 basesoc_dat_w[1]
.sym 67930 basesoc_dat_w[3]
.sym 67945 basesoc_ctrl_reset_reset_r
.sym 67958 $abc$40840$n2461
.sym 67959 clk12_$glb_clk
.sym 67960 sys_rst_$glb_sr
.sym 67969 VexRiscv.CsrPlugin_mepc[17]
.sym 67971 basesoc_dat_w[1]
.sym 67974 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 67976 VexRiscv.lastStagePc[15]
.sym 67977 VexRiscv.CsrPlugin_mip_MSIP
.sym 67994 $abc$40840$n233
.sym 68031 user_led1
.sym 68033 $abc$40840$n233
.sym 68063 $abc$40840$n6770
.sym 68064 $abc$40840$n6772
.sym 68065 $abc$40840$n6774
.sym 68066 $abc$40840$n6776
.sym 68067 $abc$40840$n6778
.sym 68068 $abc$40840$n6780
.sym 68071 spiflash_i
.sym 68072 $abc$40840$n9
.sym 68085 $abc$40840$n11
.sym 68094 $PACKER_VCC_NET
.sym 68104 $abc$40840$n172
.sym 68105 $abc$40840$n2484
.sym 68106 waittimer1_count[2]
.sym 68107 waittimer1_count[1]
.sym 68109 $abc$40840$n3870
.sym 68110 waittimer1_count[4]
.sym 68113 $abc$40840$n166
.sym 68115 user_btn1
.sym 68116 $abc$40840$n164
.sym 68117 $abc$40840$n170
.sym 68118 $abc$40840$n168
.sym 68119 $abc$40840$n3871_1
.sym 68121 $abc$40840$n6770
.sym 68122 $abc$40840$n6772
.sym 68123 $abc$40840$n6774
.sym 68125 waittimer1_count[8]
.sym 68128 waittimer1_count[3]
.sym 68129 waittimer1_count[5]
.sym 68131 $abc$40840$n3872_1
.sym 68132 $abc$40840$n6776
.sym 68134 waittimer1_count[0]
.sym 68136 waittimer1_count[3]
.sym 68137 waittimer1_count[5]
.sym 68138 waittimer1_count[8]
.sym 68139 waittimer1_count[4]
.sym 68142 user_btn1
.sym 68144 $abc$40840$n6772
.sym 68150 $abc$40840$n6776
.sym 68151 user_btn1
.sym 68155 $abc$40840$n6770
.sym 68156 user_btn1
.sym 68160 waittimer1_count[1]
.sym 68161 $abc$40840$n172
.sym 68162 waittimer1_count[0]
.sym 68163 waittimer1_count[2]
.sym 68167 $abc$40840$n3870
.sym 68168 $abc$40840$n3872_1
.sym 68169 $abc$40840$n3871_1
.sym 68172 $abc$40840$n164
.sym 68173 $abc$40840$n170
.sym 68174 $abc$40840$n168
.sym 68175 $abc$40840$n166
.sym 68178 user_btn1
.sym 68179 $abc$40840$n6774
.sym 68182 $abc$40840$n2484
.sym 68183 clk12_$glb_clk
.sym 68184 sys_rst_$glb_sr
.sym 68189 $abc$40840$n6782
.sym 68190 $abc$40840$n6784
.sym 68191 $abc$40840$n6786
.sym 68192 $abc$40840$n6788
.sym 68193 $abc$40840$n6790
.sym 68194 $abc$40840$n6792
.sym 68195 $abc$40840$n6794
.sym 68196 $abc$40840$n6796
.sym 68201 $PACKER_VCC_NET
.sym 68202 waittimer1_count[7]
.sym 68203 $abc$40840$n3869
.sym 68204 waittimer1_count[6]
.sym 68206 $abc$40840$n6780
.sym 68207 user_btn1
.sym 68208 $abc$40840$n164
.sym 68209 $abc$40840$n5880_1
.sym 68210 eventmanager_status_w[1]
.sym 68212 $abc$40840$n172
.sym 68219 waittimer1_count[8]
.sym 68229 waittimer1_count[0]
.sym 68243 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 68268 waittimer1_count[13]
.sym 68273 csrbankarray_csrbank3_bitbang_en0_w
.sym 68277 $abc$40840$n2484
.sym 68279 spiflash_clk1
.sym 68280 user_btn1
.sym 68282 $abc$40840$n164
.sym 68284 $abc$40840$n166
.sym 68285 $abc$40840$n6788
.sym 68286 waittimer1_count[11]
.sym 68287 csrbankarray_csrbank3_bitbang0_w[1]
.sym 68289 waittimer1_count[9]
.sym 68291 $abc$40840$n6784
.sym 68295 $abc$40840$n6792
.sym 68296 $abc$40840$n170
.sym 68299 spiflash_clk1
.sym 68300 csrbankarray_csrbank3_bitbang0_w[1]
.sym 68302 csrbankarray_csrbank3_bitbang_en0_w
.sym 68306 $abc$40840$n166
.sym 68311 $abc$40840$n6792
.sym 68312 user_btn1
.sym 68317 $abc$40840$n170
.sym 68324 user_btn1
.sym 68326 $abc$40840$n6788
.sym 68332 $abc$40840$n164
.sym 68335 waittimer1_count[11]
.sym 68336 waittimer1_count[9]
.sym 68337 waittimer1_count[13]
.sym 68343 user_btn1
.sym 68344 $abc$40840$n6784
.sym 68345 $abc$40840$n2484
.sym 68346 clk12_$glb_clk
.sym 68347 sys_rst_$glb_sr
.sym 68348 $abc$40840$n6798
.sym 68350 waittimer1_count[16]
.sym 68353 basesoc_uart_phy_tx_bitcount[3]
.sym 68354 waittimer1_count[14]
.sym 68358 $abc$40840$n5120
.sym 68359 $abc$40840$n5144
.sym 68360 basesoc_uart_tx_fifo_level0[2]
.sym 68361 $abc$40840$n7012
.sym 68362 basesoc_timer0_value_status[8]
.sym 68363 $abc$40840$n2484
.sym 68364 $abc$40840$n6347_1
.sym 68365 $abc$40840$n7015
.sym 68366 spiflash_bus_dat_r[24]
.sym 68367 $abc$40840$n6782
.sym 68368 user_btn1
.sym 68369 csrbankarray_csrbank3_bitbang_en0_w
.sym 68371 $abc$40840$n6786
.sym 68372 spiflash_bus_dat_r[24]
.sym 68373 $abc$40840$n6518
.sym 68374 $abc$40840$n6463_1
.sym 68376 $abc$40840$n6790
.sym 68377 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 68379 $abc$40840$n6486_1
.sym 68382 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 68408 spiflash_i
.sym 68442 spiflash_i
.sym 68454 spiflash_i
.sym 68469 clk12_$glb_clk
.sym 68470 sys_rst_$glb_sr
.sym 68474 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 68475 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 68476 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 68483 array_muxed0[11]
.sym 68484 basesoc_uart_tx_fifo_level0[3]
.sym 68485 $abc$40840$n172
.sym 68488 spram_maskwren01[0]
.sym 68489 $abc$40840$n168
.sym 68490 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 68491 spiflash_i
.sym 68492 array_muxed0[13]
.sym 68493 array_muxed0[7]
.sym 68494 $PACKER_VCC_NET
.sym 68496 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 68497 sys_rst
.sym 68498 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 68502 user_btn2
.sym 68504 $abc$40840$n104
.sym 68505 array_muxed0[12]
.sym 68506 array_muxed0[4]
.sym 68513 spiflash_bus_dat_r[11]
.sym 68517 spiflash_bus_dat_r[12]
.sym 68518 $abc$40840$n6478_1
.sym 68521 spiflash_bus_dat_r[8]
.sym 68523 spiflash_bus_dat_r[13]
.sym 68527 $abc$40840$n6464_1
.sym 68528 $abc$40840$n6484_1
.sym 68534 $abc$40840$n6463_1
.sym 68536 $abc$40840$n6488_1
.sym 68538 slave_sel_r[1]
.sym 68539 $abc$40840$n6486_1
.sym 68546 $abc$40840$n6488_1
.sym 68547 spiflash_bus_dat_r[13]
.sym 68548 slave_sel_r[1]
.sym 68557 $abc$40840$n6486_1
.sym 68558 spiflash_bus_dat_r[12]
.sym 68560 slave_sel_r[1]
.sym 68563 spiflash_bus_dat_r[11]
.sym 68565 slave_sel_r[1]
.sym 68566 $abc$40840$n6484_1
.sym 68569 $abc$40840$n6463_1
.sym 68571 $abc$40840$n6464_1
.sym 68587 slave_sel_r[1]
.sym 68588 spiflash_bus_dat_r[8]
.sym 68590 $abc$40840$n6478_1
.sym 68592 clk12_$glb_clk
.sym 68593 $abc$40840$n231_$glb_sr
.sym 68597 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 68604 $abc$40840$n106
.sym 68606 array_muxed0[6]
.sym 68607 spiflash_bus_dat_r[8]
.sym 68608 array_muxed0[11]
.sym 68609 spiflash_bus_dat_r[13]
.sym 68610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 68611 basesoc_ctrl_reset_reset_r
.sym 68612 $abc$40840$n5880_1
.sym 68613 spiflash_bus_dat_r[12]
.sym 68614 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 68615 array_muxed0[6]
.sym 68616 array_muxed0[8]
.sym 68617 spiflash_bus_dat_r[11]
.sym 68618 array_muxed0[11]
.sym 68619 $abc$40840$n6472_1
.sym 68620 $abc$40840$n2239
.sym 68623 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 68625 array_muxed0[5]
.sym 68627 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 68628 slave_sel_r[1]
.sym 68629 slave_sel_r[1]
.sym 68641 spiflash_i
.sym 68646 $abc$40840$n2252
.sym 68649 $abc$40840$n11
.sym 68651 $abc$40840$n3
.sym 68654 $abc$40840$n9
.sym 68657 sys_rst
.sym 68661 basesoc_dat_w[3]
.sym 68669 $abc$40840$n9
.sym 68681 $abc$40840$n11
.sym 68699 sys_rst
.sym 68701 spiflash_i
.sym 68704 sys_rst
.sym 68705 basesoc_dat_w[3]
.sym 68711 $abc$40840$n3
.sym 68714 $abc$40840$n2252
.sym 68715 clk12_$glb_clk
.sym 68718 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 68720 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 68722 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 68723 $abc$40840$n6473_1
.sym 68724 $abc$40840$n2239
.sym 68727 VexRiscv._zz_129_[3]
.sym 68728 $abc$40840$n108
.sym 68729 $abc$40840$n98
.sym 68730 $abc$40840$n2281
.sym 68731 $abc$40840$n2514
.sym 68733 $abc$40840$n2281
.sym 68738 spiflash_bus_dat_r[31]
.sym 68739 basesoc_timer0_value[8]
.sym 68740 basesoc_timer0_value_status[25]
.sym 68741 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 68742 array_muxed1[27]
.sym 68743 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 68745 basesoc_vexriscv_dbus_adr[5]
.sym 68746 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 68747 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 68748 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 68749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 68750 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 68751 array_muxed0[5]
.sym 68752 basesoc_vexriscv_dbus_adr[4]
.sym 68758 sys_rst
.sym 68759 $abc$40840$n4980
.sym 68764 slave_sel_r[0]
.sym 68771 basesoc_dat_w[6]
.sym 68773 basesoc_bus_wishbone_dat_r[7]
.sym 68778 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 68781 spiflash_bus_dat_r[7]
.sym 68783 VexRiscv._zz_203_
.sym 68785 $abc$40840$n2230
.sym 68787 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 68788 slave_sel_r[1]
.sym 68791 basesoc_bus_wishbone_dat_r[7]
.sym 68792 slave_sel_r[1]
.sym 68793 slave_sel_r[0]
.sym 68794 spiflash_bus_dat_r[7]
.sym 68809 $abc$40840$n4980
.sym 68810 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 68812 VexRiscv._zz_203_
.sym 68815 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 68827 sys_rst
.sym 68829 basesoc_dat_w[6]
.sym 68837 $abc$40840$n2230
.sym 68838 clk12_$glb_clk
.sym 68839 VexRiscv.reset_$glb_sr
.sym 68840 $abc$40840$n8283
.sym 68841 $abc$40840$n5623
.sym 68843 array_muxed0[5]
.sym 68844 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 68845 array_muxed0[4]
.sym 68847 $abc$40840$n6710_1
.sym 68850 spiflash_i
.sym 68851 VexRiscv.CsrPlugin_mepc[24]
.sym 68852 $abc$40840$n6476_1
.sym 68853 basesoc_uart_phy_storage[0]
.sym 68854 $PACKER_GND_NET
.sym 68855 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 68856 $abc$40840$n2516
.sym 68857 $abc$40840$n6470_1
.sym 68859 basesoc_bus_wishbone_dat_r[6]
.sym 68860 slave_sel_r[0]
.sym 68862 basesoc_timer0_value_status[13]
.sym 68864 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 68865 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 68866 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 68867 spiflash_bus_dat_r[7]
.sym 68868 VexRiscv._zz_194_[4]
.sym 68869 VexRiscv._zz_203_
.sym 68870 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 68871 spiflash_bus_dat_r[6]
.sym 68873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 68874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 68875 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 68882 VexRiscv.dBus_cmd_payload_wr
.sym 68884 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 68885 basesoc_vexriscv_dbus_adr[11]
.sym 68886 VexRiscv._zz_170_[1]
.sym 68888 VexRiscv._zz_170_[0]
.sym 68889 VexRiscv.decode_to_execute_RS2[27]
.sym 68890 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 68892 $abc$40840$n5870_1
.sym 68893 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 68894 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 68896 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 68901 VexRiscv.decode_to_execute_RS2[11]
.sym 68902 basesoc_vexriscv_ibus_adr[11]
.sym 68906 grant
.sym 68907 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 68908 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 68910 VexRiscv._zz_129_[3]
.sym 68914 grant
.sym 68915 basesoc_vexriscv_ibus_adr[11]
.sym 68916 basesoc_vexriscv_dbus_adr[11]
.sym 68920 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 68921 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 68922 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 68923 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 68926 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 68927 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 68928 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 68929 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 68932 VexRiscv._zz_170_[1]
.sym 68933 VexRiscv.decode_to_execute_RS2[11]
.sym 68934 VexRiscv._zz_170_[0]
.sym 68935 VexRiscv._zz_129_[3]
.sym 68938 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 68944 VexRiscv._zz_170_[1]
.sym 68945 VexRiscv._zz_129_[3]
.sym 68946 VexRiscv._zz_170_[0]
.sym 68947 VexRiscv.decode_to_execute_RS2[11]
.sym 68950 $abc$40840$n5870_1
.sym 68951 VexRiscv._zz_170_[1]
.sym 68953 VexRiscv.decode_to_execute_RS2[27]
.sym 68958 VexRiscv.dBus_cmd_payload_wr
.sym 68960 $abc$40840$n8283_$glb_ce
.sym 68961 clk12_$glb_clk
.sym 68963 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 68964 $abc$40840$n5566
.sym 68965 VexRiscv._zz_79_[5]
.sym 68966 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 68967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 68968 $abc$40840$n4474_1
.sym 68969 $abc$40840$n4442_1
.sym 68970 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 68972 VexRiscv.dBus_cmd_payload_wr
.sym 68973 VexRiscv.dBus_cmd_payload_wr
.sym 68976 $abc$40840$n6339
.sym 68977 array_muxed1[24]
.sym 68978 array_muxed0[5]
.sym 68979 $abc$40840$n2271
.sym 68980 array_muxed0[3]
.sym 68981 basesoc_ctrl_bus_errors[0]
.sym 68982 $PACKER_VCC_NET
.sym 68983 basesoc_ctrl_bus_errors[1]
.sym 68984 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 68986 basesoc_timer0_value[10]
.sym 68987 VexRiscv.decode_to_execute_RS2[11]
.sym 68988 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 68989 $abc$40840$n5156_1
.sym 68991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 68992 user_btn2
.sym 68993 array_muxed0[4]
.sym 68994 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 68995 sys_rst
.sym 68996 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 68997 spiflash_bus_dat_r[5]
.sym 69006 $abc$40840$n6706_1
.sym 69010 VexRiscv._zz_35_[3]
.sym 69014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 69017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 69019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 69020 $abc$40840$n3677_1
.sym 69021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 69023 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 69025 VexRiscv._zz_35_[25]
.sym 69026 $abc$40840$n4442_1
.sym 69028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 69029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 69030 $abc$40840$n4373_1
.sym 69032 $abc$40840$n3283
.sym 69033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 69034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69038 $abc$40840$n3283
.sym 69043 $abc$40840$n4373_1
.sym 69044 $abc$40840$n4442_1
.sym 69045 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 69046 $abc$40840$n6706_1
.sym 69049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 69050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 69051 $abc$40840$n3677_1
.sym 69058 VexRiscv._zz_35_[3]
.sym 69061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 69062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 69063 $abc$40840$n3677_1
.sym 69067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 69068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 69070 $abc$40840$n3677_1
.sym 69076 VexRiscv._zz_35_[25]
.sym 69079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69080 $abc$40840$n3677_1
.sym 69082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 69084 clk12_$glb_clk
.sym 69085 VexRiscv.reset_$glb_sr
.sym 69086 $abc$40840$n5072
.sym 69087 spiflash_bus_dat_r[7]
.sym 69088 $abc$40840$n5104
.sym 69089 spiflash_bus_dat_r[6]
.sym 69090 $abc$40840$n5096
.sym 69091 $abc$40840$n6074
.sym 69092 $abc$40840$n5084
.sym 69093 spiflash_bus_dat_r[16]
.sym 69094 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 69096 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 69097 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 69098 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 69099 array_muxed0[8]
.sym 69100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 69101 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 69102 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 69103 VexRiscv._zz_194_[3]
.sym 69104 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 69105 basesoc_ctrl_reset_reset_r
.sym 69106 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 69107 $abc$40840$n3904
.sym 69108 array_muxed0[0]
.sym 69109 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 69110 $abc$40840$n5116
.sym 69111 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 69112 slave_sel_r[1]
.sym 69113 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 69114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 69115 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 69116 $abc$40840$n4373_1
.sym 69117 $abc$40840$n2283
.sym 69119 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 69120 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 69121 slave_sel_r[1]
.sym 69127 $abc$40840$n5069
.sym 69130 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 69131 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 69132 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 69133 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 69135 $abc$40840$n5069
.sym 69136 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 69137 $abc$40840$n3677_1
.sym 69138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69140 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69142 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 69143 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 69146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 69150 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 69151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 69154 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 69155 $abc$40840$n5068
.sym 69158 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 69160 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 69161 $abc$40840$n5068
.sym 69162 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 69163 $abc$40840$n5069
.sym 69166 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 69173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 69174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 69175 $abc$40840$n3677_1
.sym 69178 $abc$40840$n5068
.sym 69179 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 69180 $abc$40840$n5069
.sym 69181 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 69184 $abc$40840$n5069
.sym 69185 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 69186 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 69187 $abc$40840$n5068
.sym 69190 $abc$40840$n5068
.sym 69191 $abc$40840$n5069
.sym 69192 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 69193 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 69196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69197 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 69199 $abc$40840$n3677_1
.sym 69202 $abc$40840$n5068
.sym 69203 $abc$40840$n5069
.sym 69204 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 69205 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 69206 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 69207 clk12_$glb_clk
.sym 69211 VexRiscv._zz_255_[3]
.sym 69212 VexRiscv._zz_255_[4]
.sym 69213 $abc$40840$n5068
.sym 69214 $abc$40840$n6075
.sym 69215 basesoc_uart_phy_storage[11]
.sym 69216 $abc$40840$n6076
.sym 69220 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 69221 spiflash_bus_dat_r[31]
.sym 69222 $abc$40840$n4441_1
.sym 69223 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 69224 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 69225 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 69226 spiflash_bus_dat_r[16]
.sym 69228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69229 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 69230 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 69231 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 69232 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 69233 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 69234 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 69235 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 69236 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 69237 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 69239 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 69240 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 69241 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 69242 basesoc_dat_w[3]
.sym 69243 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 69244 $abc$40840$n4439
.sym 69250 $abc$40840$n3677_1
.sym 69252 $abc$40840$n6741
.sym 69253 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 69254 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 69256 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 69257 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 69258 $abc$40840$n5069
.sym 69260 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 69261 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 69262 user_btn2
.sym 69263 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 69264 $abc$40840$n6737
.sym 69265 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69266 $abc$40840$n5069
.sym 69270 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 69272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 69274 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 69276 VexRiscv._zz_255_[3]
.sym 69277 $abc$40840$n2497
.sym 69278 $abc$40840$n5068
.sym 69285 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69286 VexRiscv._zz_255_[3]
.sym 69289 $abc$40840$n5068
.sym 69290 $abc$40840$n5069
.sym 69291 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 69292 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 69296 user_btn2
.sym 69298 $abc$40840$n6737
.sym 69301 $abc$40840$n5069
.sym 69302 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 69303 $abc$40840$n5068
.sym 69304 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 69307 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 69308 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 69309 $abc$40840$n5069
.sym 69310 $abc$40840$n5068
.sym 69313 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 69314 $abc$40840$n5069
.sym 69315 $abc$40840$n5068
.sym 69316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 69319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 69321 $abc$40840$n3677_1
.sym 69322 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 69327 user_btn2
.sym 69328 $abc$40840$n6741
.sym 69329 $abc$40840$n2497
.sym 69330 clk12_$glb_clk
.sym 69331 sys_rst_$glb_sr
.sym 69332 $abc$40840$n5100_1
.sym 69333 $abc$40840$n5136
.sym 69334 $abc$40840$n5076_1
.sym 69335 $abc$40840$n5088_1
.sym 69336 $abc$40840$n6338
.sym 69337 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 69338 $abc$40840$n5313_1
.sym 69339 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 69342 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 69343 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 69344 $abc$40840$n3677_1
.sym 69345 $abc$40840$n4441_1
.sym 69346 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 69347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 69348 VexRiscv._zz_203_
.sym 69349 $abc$40840$n3681
.sym 69351 VexRiscv._zz_194_[22]
.sym 69352 VexRiscv._zz_122_
.sym 69353 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 69354 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 69355 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 69356 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 69357 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 69358 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 69359 VexRiscv._zz_194_[4]
.sym 69360 $abc$40840$n5068
.sym 69361 $abc$40840$n5065
.sym 69362 VexRiscv._zz_203_
.sym 69363 array_muxed0[10]
.sym 69364 $abc$40840$n4034_1
.sym 69365 VexRiscv.CsrPlugin_mtval[10]
.sym 69366 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 69367 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 69373 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 69377 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 69378 $abc$40840$n5068
.sym 69379 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 69381 $abc$40840$n5069
.sym 69383 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 69384 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 69386 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 69388 $abc$40840$n4980
.sym 69389 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 69393 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 69395 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 69398 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 69400 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 69402 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 69404 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 69406 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 69407 $abc$40840$n5068
.sym 69408 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 69409 $abc$40840$n5069
.sym 69413 $abc$40840$n4980
.sym 69418 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 69419 $abc$40840$n5068
.sym 69420 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 69421 $abc$40840$n5069
.sym 69424 $abc$40840$n5068
.sym 69425 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 69426 $abc$40840$n5069
.sym 69427 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 69431 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 69436 $abc$40840$n5069
.sym 69437 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 69438 $abc$40840$n5068
.sym 69439 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 69442 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 69443 $abc$40840$n5069
.sym 69444 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 69445 $abc$40840$n5068
.sym 69448 $abc$40840$n5068
.sym 69449 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 69450 $abc$40840$n5069
.sym 69451 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 69453 clk12_$glb_clk
.sym 69455 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 69456 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 69457 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 69458 $abc$40840$n5099
.sym 69459 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 69460 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 69461 $abc$40840$n5087
.sym 69462 $abc$40840$n5075
.sym 69466 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 69467 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 69468 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 69469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 69470 $abc$40840$n6745
.sym 69471 $abc$40840$n2497
.sym 69472 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 69473 VexRiscv._zz_50_[10]
.sym 69475 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 69476 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 69477 $abc$40840$n2642
.sym 69478 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 69480 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 69481 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 69482 $abc$40840$n5090
.sym 69483 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 69484 $abc$40840$n3895_1
.sym 69485 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 69486 $abc$40840$n5156_1
.sym 69487 sys_rst
.sym 69488 VexRiscv.CsrPlugin_mepc[25]
.sym 69489 VexRiscv._zz_192_
.sym 69490 $abc$40840$n5180_1
.sym 69496 $abc$40840$n5164_1
.sym 69497 $abc$40840$n5136
.sym 69498 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 69499 $abc$40840$n4034_1
.sym 69503 $abc$40840$n5071
.sym 69504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 69505 $abc$40840$n5078
.sym 69507 $abc$40840$n5080
.sym 69509 $abc$40840$n5092
.sym 69511 $abc$40840$n5079_1
.sym 69513 $abc$40840$n4430
.sym 69516 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 69517 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 69519 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 69524 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 69527 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 69529 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 69535 $abc$40840$n5136
.sym 69537 $abc$40840$n5071
.sym 69538 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 69544 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 69547 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 69548 $abc$40840$n5164_1
.sym 69549 $abc$40840$n5071
.sym 69554 $abc$40840$n5071
.sym 69555 $abc$40840$n5092
.sym 69556 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 69562 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 69565 $abc$40840$n5078
.sym 69566 $abc$40840$n4034_1
.sym 69567 $abc$40840$n5079_1
.sym 69568 $abc$40840$n4430
.sym 69571 $abc$40840$n5071
.sym 69573 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 69574 $abc$40840$n5080
.sym 69575 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 69576 clk12_$glb_clk
.sym 69578 $abc$40840$n5431_1
.sym 69579 $abc$40840$n5083
.sym 69580 $abc$40840$n5065
.sym 69581 array_muxed0[10]
.sym 69582 $abc$40840$n5095
.sym 69583 VexRiscv.CsrPlugin_mtval[15]
.sym 69584 $abc$40840$n5103_1
.sym 69585 VexRiscv.CsrPlugin_mtval[4]
.sym 69589 $abc$40840$n11
.sym 69590 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 69591 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 69592 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 69593 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 69594 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 69596 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 69597 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 69598 VexRiscv._zz_190_
.sym 69599 VexRiscv._zz_194_[8]
.sym 69600 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 69601 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 69602 $abc$40840$n5116
.sym 69603 $abc$40840$n5074
.sym 69604 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 69605 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 69606 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 69607 $abc$40840$n4373_1
.sym 69608 $abc$40840$n6817_1
.sym 69609 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 69610 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 69611 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 69612 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 69613 VexRiscv._zz_29_
.sym 69619 $abc$40840$n5124_1
.sym 69620 $abc$40840$n5445_1
.sym 69621 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 69622 $abc$40840$n5112_1
.sym 69623 $abc$40840$n235
.sym 69624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69625 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 69626 $abc$40840$n5071
.sym 69627 VexRiscv._zz_190_
.sym 69628 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 69629 $abc$40840$n5446_1
.sym 69630 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 69631 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 69632 $abc$40840$n5068
.sym 69633 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69635 $abc$40840$n5070_1
.sym 69636 $abc$40840$n5069
.sym 69638 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 69643 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 69644 $abc$40840$n3952
.sym 69645 $abc$40840$n5067_1
.sym 69646 $abc$40840$n2642
.sym 69648 VexRiscv.CsrPlugin_mepc[25]
.sym 69649 VexRiscv._zz_192_
.sym 69650 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 69652 VexRiscv.CsrPlugin_mepc[25]
.sym 69653 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 69654 $abc$40840$n5070_1
.sym 69655 $abc$40840$n5067_1
.sym 69658 VexRiscv._zz_190_
.sym 69659 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 69660 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69661 $abc$40840$n235
.sym 69664 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 69665 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 69666 $abc$40840$n235
.sym 69667 VexRiscv._zz_192_
.sym 69671 $abc$40840$n3952
.sym 69672 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69673 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 69677 $abc$40840$n5445_1
.sym 69679 $abc$40840$n5446_1
.sym 69682 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 69683 $abc$40840$n5124_1
.sym 69684 $abc$40840$n5071
.sym 69688 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 69689 $abc$40840$n5071
.sym 69691 $abc$40840$n5112_1
.sym 69694 $abc$40840$n5069
.sym 69695 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 69696 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 69697 $abc$40840$n5068
.sym 69698 $abc$40840$n2642
.sym 69699 clk12_$glb_clk
.sym 69701 $abc$40840$n5066
.sym 69702 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 69703 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 69704 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 69705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 69706 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 69707 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 69708 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 69710 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 69711 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 69712 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 69713 $abc$40840$n235
.sym 69714 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 69715 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 69716 array_muxed0[10]
.sym 69717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 69718 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 69719 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 69720 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 69722 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 69723 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 69724 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 69725 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 69726 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 69727 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 69728 $abc$40840$n3972
.sym 69729 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 69730 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 69731 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 69732 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 69733 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 69734 $abc$40840$n3684
.sym 69735 $abc$40840$n4433
.sym 69736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 69743 $abc$40840$n5152
.sym 69744 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 69745 $abc$40840$n5176_1
.sym 69749 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 69750 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 69756 $abc$40840$n5156_1
.sym 69757 $abc$40840$n5071
.sym 69759 VexRiscv._zz_15_
.sym 69760 $abc$40840$n5180_1
.sym 69761 $abc$40840$n5071
.sym 69762 $abc$40840$n5116
.sym 69764 $abc$40840$n5115_1
.sym 69765 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 69766 $abc$40840$n5144
.sym 69767 $abc$40840$n5120
.sym 69770 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 69771 $abc$40840$n5119
.sym 69772 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 69773 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 69775 $abc$40840$n5115_1
.sym 69776 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 69777 $abc$40840$n5116
.sym 69778 $abc$40840$n5071
.sym 69781 $abc$40840$n5152
.sym 69782 $abc$40840$n5071
.sym 69783 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 69788 $abc$40840$n5176_1
.sym 69789 $abc$40840$n5071
.sym 69790 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 69793 VexRiscv._zz_15_
.sym 69799 $abc$40840$n5071
.sym 69800 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 69801 $abc$40840$n5180_1
.sym 69806 $abc$40840$n5071
.sym 69807 $abc$40840$n5144
.sym 69808 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 69811 $abc$40840$n5119
.sym 69812 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 69813 $abc$40840$n5120
.sym 69814 $abc$40840$n5071
.sym 69817 $abc$40840$n5156_1
.sym 69818 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 69820 $abc$40840$n5071
.sym 69822 clk12_$glb_clk
.sym 69824 $abc$40840$n5074
.sym 69825 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 69826 $abc$40840$n4378
.sym 69827 $abc$40840$n6819_1
.sym 69828 $abc$40840$n5094_1
.sym 69829 $abc$40840$n5119
.sym 69830 $abc$40840$n5115_1
.sym 69831 $abc$40840$n5082_1
.sym 69832 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 69834 $abc$40840$n4436_1
.sym 69835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 69836 VexRiscv._zz_50_[10]
.sym 69837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 69838 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 69839 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 69840 VexRiscv._zz_203_
.sym 69841 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 69842 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 69843 $abc$40840$n6821_1
.sym 69844 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 69845 VexRiscv.execute_arbitration_isValid
.sym 69846 $abc$40840$n4980
.sym 69847 $abc$40840$n3681
.sym 69848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 69849 $abc$40840$n4448
.sym 69850 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 69851 $abc$40840$n4218
.sym 69852 $abc$40840$n5068
.sym 69853 VexRiscv.CsrPlugin_mtval[10]
.sym 69854 $abc$40840$n5067_1
.sym 69855 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 69856 VexRiscv._zz_194_[22]
.sym 69857 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 69858 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 69859 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 69866 $abc$40840$n5069
.sym 69867 $abc$40840$n2609
.sym 69869 $abc$40840$n5184_1
.sym 69870 $abc$40840$n5068
.sym 69871 $abc$40840$n5071
.sym 69872 $abc$40840$n4980
.sym 69873 $abc$40840$n5070_1
.sym 69876 $abc$40840$n235
.sym 69877 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 69878 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 69879 $abc$40840$n233
.sym 69880 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 69881 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 69882 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 69883 $abc$40840$n2592
.sym 69886 VexRiscv.execute_arbitration_isValid
.sym 69887 $abc$40840$n5067_1
.sym 69888 VexRiscv._zz_192_
.sym 69889 $abc$40840$n5183_1
.sym 69890 $abc$40840$n3951
.sym 69891 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 69892 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 69893 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 69894 VexRiscv.CsrPlugin_mepc[10]
.sym 69896 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 69898 $abc$40840$n5071
.sym 69899 $abc$40840$n5183_1
.sym 69900 $abc$40840$n5184_1
.sym 69901 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 69904 $abc$40840$n233
.sym 69905 $abc$40840$n235
.sym 69906 $abc$40840$n4980
.sym 69907 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 69910 $abc$40840$n235
.sym 69911 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 69912 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 69913 VexRiscv._zz_192_
.sym 69916 VexRiscv._zz_192_
.sym 69917 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 69918 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 69919 $abc$40840$n235
.sym 69922 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 69923 VexRiscv._zz_192_
.sym 69924 $abc$40840$n235
.sym 69925 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 69928 VexRiscv.execute_arbitration_isValid
.sym 69929 $abc$40840$n2592
.sym 69931 $abc$40840$n3951
.sym 69934 $abc$40840$n5067_1
.sym 69935 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 69936 VexRiscv.CsrPlugin_mepc[10]
.sym 69937 $abc$40840$n5070_1
.sym 69940 $abc$40840$n5068
.sym 69941 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 69942 $abc$40840$n5069
.sym 69943 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 69944 $abc$40840$n2609
.sym 69945 clk12_$glb_clk
.sym 69946 VexRiscv.reset_$glb_sr
.sym 69947 $abc$40840$n5183_1
.sym 69948 $abc$40840$n231
.sym 69949 $abc$40840$n3621
.sym 69950 $abc$40840$n3615
.sym 69951 $abc$40840$n5186_1
.sym 69952 $abc$40840$n198
.sym 69953 $abc$40840$n202
.sym 69954 $abc$40840$n5090
.sym 69955 VexRiscv.CsrPlugin_mepc[8]
.sym 69956 $abc$40840$n4017
.sym 69957 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 69958 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 69959 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 69960 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 69961 VexRiscv.memory_arbitration_isValid
.sym 69962 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 69963 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 69964 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 69965 $abc$40840$n5455_1
.sym 69967 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 69968 $abc$40840$n2656
.sym 69969 $abc$40840$n5070_1
.sym 69970 $abc$40840$n4378
.sym 69971 $abc$40840$n3895_1
.sym 69972 sys_rst
.sym 69973 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 69974 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 69975 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 69976 $abc$40840$n5491
.sym 69977 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 69978 $abc$40840$n5090
.sym 69979 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 69980 VexRiscv.CsrPlugin_mepc[25]
.sym 69981 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 69982 $abc$40840$n5067_1
.sym 69988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 69991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 69993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 69994 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 69995 $abc$40840$n5067_1
.sym 69996 $abc$40840$n5070_1
.sym 69998 $abc$40840$n3972
.sym 69999 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 70000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 70004 $abc$40840$n3684
.sym 70005 $abc$40840$n3926
.sym 70006 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 70008 VexRiscv.CsrPlugin_mepc[24]
.sym 70010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 70012 $abc$40840$n3686
.sym 70013 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 70014 $abc$40840$n4053
.sym 70016 $abc$40840$n3662_1
.sym 70017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 70018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 70021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 70022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 70023 $abc$40840$n3684
.sym 70029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 70033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 70034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 70035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 70036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 70039 $abc$40840$n4053
.sym 70041 $abc$40840$n3686
.sym 70045 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 70046 $abc$40840$n5067_1
.sym 70047 VexRiscv.CsrPlugin_mepc[24]
.sym 70048 $abc$40840$n5070_1
.sym 70051 $abc$40840$n3662_1
.sym 70053 $abc$40840$n3926
.sym 70054 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 70057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 70059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 70060 $abc$40840$n3972
.sym 70064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 70067 $abc$40840$n2592_$glb_ce
.sym 70068 clk12_$glb_clk
.sym 70070 count[10]
.sym 70071 count[5]
.sym 70072 $abc$40840$n3618
.sym 70073 count[8]
.sym 70074 $abc$40840$n6659
.sym 70075 count[7]
.sym 70076 $abc$40840$n3895_1
.sym 70077 count[0]
.sym 70079 $abc$40840$n4938_1
.sym 70080 $abc$40840$n106
.sym 70082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 70083 VexRiscv._zz_194_[8]
.sym 70084 $abc$40840$n3904
.sym 70085 $abc$40840$n4938_1
.sym 70086 VexRiscv._zz_287_[3]
.sym 70087 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 70089 $abc$40840$n6697
.sym 70090 $abc$40840$n235
.sym 70091 VexRiscv._zz_190_
.sym 70092 $abc$40840$n6697
.sym 70093 $abc$40840$n5324_1
.sym 70094 $abc$40840$n4373_1
.sym 70095 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 70096 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 70097 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 70098 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 70099 basesoc_vexriscv_dbus_cyc
.sym 70100 VexRiscv.lastStageIsFiring
.sym 70101 $abc$40840$n3925
.sym 70102 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 70103 $abc$40840$n5226_1
.sym 70104 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 70105 VexRiscv._zz_192_
.sym 70111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 70112 VexRiscv._zz_192_
.sym 70113 basesoc_vexriscv_dbus_we
.sym 70114 $abc$40840$n3615
.sym 70119 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 70121 $abc$40840$n5038
.sym 70122 $abc$40840$n2283
.sym 70123 basesoc_vexriscv_dbus_cyc
.sym 70125 VexRiscv._zz_190_
.sym 70126 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 70127 grant
.sym 70129 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 70132 $abc$40840$n3
.sym 70133 $abc$40840$n4938_1
.sym 70134 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 70135 VexRiscv._zz_35_[25]
.sym 70137 spiflash_i
.sym 70138 $abc$40840$n235
.sym 70140 $abc$40840$n3612_1
.sym 70141 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 70142 slave_sel[1]
.sym 70144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 70145 VexRiscv._zz_190_
.sym 70146 $abc$40840$n235
.sym 70147 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 70150 VexRiscv._zz_35_[25]
.sym 70152 $abc$40840$n5038
.sym 70153 $abc$40840$n4938_1
.sym 70157 $abc$40840$n3
.sym 70162 VexRiscv._zz_192_
.sym 70163 $abc$40840$n235
.sym 70164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 70165 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 70168 $abc$40840$n235
.sym 70169 VexRiscv._zz_192_
.sym 70170 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 70171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 70175 $abc$40840$n3612_1
.sym 70176 $abc$40840$n3615
.sym 70180 slave_sel[1]
.sym 70182 $abc$40840$n3612_1
.sym 70183 spiflash_i
.sym 70186 $abc$40840$n3615
.sym 70187 basesoc_vexriscv_dbus_we
.sym 70188 basesoc_vexriscv_dbus_cyc
.sym 70189 grant
.sym 70190 $abc$40840$n2283
.sym 70191 clk12_$glb_clk
.sym 70193 $abc$40840$n5365_1
.sym 70194 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 70195 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 70196 VexRiscv.CsrPlugin_mepc[7]
.sym 70197 VexRiscv.CsrPlugin_mepc[25]
.sym 70198 VexRiscv.CsrPlugin_mepc[3]
.sym 70199 $abc$40840$n4373_1
.sym 70202 count[7]
.sym 70203 VexRiscv._zz_129_[3]
.sym 70204 $abc$40840$n108
.sym 70205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 70206 $abc$40840$n6679
.sym 70207 $abc$40840$n3611
.sym 70208 count[8]
.sym 70209 $abc$40840$n5037_1
.sym 70210 $abc$40840$n2283
.sym 70211 VexRiscv.CsrPlugin_mie_MTIE
.sym 70212 count[10]
.sym 70213 basesoc_uart_phy_storage[4]
.sym 70214 VexRiscv._zz_194_[7]
.sym 70215 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 70217 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 70218 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 70219 $abc$40840$n8284
.sym 70220 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 70221 $abc$40840$n3951
.sym 70222 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 70223 $abc$40840$n136
.sym 70224 $abc$40840$n235
.sym 70225 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 70226 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 70227 VexRiscv._zz_334_
.sym 70228 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 70237 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 70238 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 70239 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 70241 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 70243 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 70244 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 70245 $abc$40840$n233
.sym 70252 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 70253 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 70254 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 70258 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 70259 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 70260 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 70261 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 70263 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 70264 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 70265 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 70266 $auto$alumacc.cc:474:replace_alu$4060.C[1]
.sym 70268 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 70269 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 70272 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 70274 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 70275 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 70276 $auto$alumacc.cc:474:replace_alu$4060.C[1]
.sym 70278 $auto$alumacc.cc:474:replace_alu$4060.C[3]
.sym 70280 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 70281 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 70282 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 70284 $auto$alumacc.cc:474:replace_alu$4060.C[4]
.sym 70286 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 70287 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 70288 $auto$alumacc.cc:474:replace_alu$4060.C[3]
.sym 70290 $auto$alumacc.cc:474:replace_alu$4060.C[5]
.sym 70292 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 70293 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 70294 $auto$alumacc.cc:474:replace_alu$4060.C[4]
.sym 70296 $auto$alumacc.cc:474:replace_alu$4060.C[6]
.sym 70298 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 70299 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 70300 $auto$alumacc.cc:474:replace_alu$4060.C[5]
.sym 70302 $auto$alumacc.cc:474:replace_alu$4060.C[7]
.sym 70304 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 70305 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 70306 $auto$alumacc.cc:474:replace_alu$4060.C[6]
.sym 70308 $auto$alumacc.cc:474:replace_alu$4060.C[8]
.sym 70310 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 70311 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 70312 $auto$alumacc.cc:474:replace_alu$4060.C[7]
.sym 70313 $abc$40840$n233
.sym 70314 clk12_$glb_clk
.sym 70316 $abc$40840$n5467_1
.sym 70317 $abc$40840$n136
.sym 70318 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 70319 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 70320 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 70321 $abc$40840$n134
.sym 70322 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 70323 $abc$40840$n5437_1
.sym 70325 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 70326 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 70327 VexRiscv.CsrPlugin_mepc[24]
.sym 70328 VexRiscv._zz_337_
.sym 70329 $abc$40840$n3926
.sym 70330 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 70331 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 70332 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 70333 $abc$40840$n4379_1
.sym 70334 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 70335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 70336 $abc$40840$n2623
.sym 70338 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 70339 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 70341 VexRiscv.CsrPlugin_mtval[10]
.sym 70342 $abc$40840$n5067_1
.sym 70343 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 70344 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 70345 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 70346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 70347 VexRiscv._zz_287_[4]
.sym 70348 VexRiscv._zz_286_[5]
.sym 70349 $abc$40840$n3932
.sym 70350 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 70351 VexRiscv._zz_286_[7]
.sym 70352 $auto$alumacc.cc:474:replace_alu$4060.C[8]
.sym 70360 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 70361 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 70363 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 70366 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 70368 $abc$40840$n233
.sym 70371 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 70373 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 70374 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 70376 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 70377 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 70378 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 70379 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 70383 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 70384 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 70385 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 70386 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 70387 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 70389 $auto$alumacc.cc:474:replace_alu$4060.C[9]
.sym 70391 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 70392 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 70393 $auto$alumacc.cc:474:replace_alu$4060.C[8]
.sym 70395 $auto$alumacc.cc:474:replace_alu$4060.C[10]
.sym 70397 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 70398 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 70399 $auto$alumacc.cc:474:replace_alu$4060.C[9]
.sym 70401 $auto$alumacc.cc:474:replace_alu$4060.C[11]
.sym 70403 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 70404 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 70405 $auto$alumacc.cc:474:replace_alu$4060.C[10]
.sym 70407 $auto$alumacc.cc:474:replace_alu$4060.C[12]
.sym 70409 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 70410 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 70411 $auto$alumacc.cc:474:replace_alu$4060.C[11]
.sym 70413 $auto$alumacc.cc:474:replace_alu$4060.C[13]
.sym 70415 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 70416 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 70417 $auto$alumacc.cc:474:replace_alu$4060.C[12]
.sym 70419 $auto$alumacc.cc:474:replace_alu$4060.C[14]
.sym 70421 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 70422 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 70423 $auto$alumacc.cc:474:replace_alu$4060.C[13]
.sym 70425 $auto$alumacc.cc:474:replace_alu$4060.C[15]
.sym 70427 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 70428 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 70429 $auto$alumacc.cc:474:replace_alu$4060.C[14]
.sym 70431 $auto$alumacc.cc:474:replace_alu$4060.C[16]
.sym 70433 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 70434 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 70435 $auto$alumacc.cc:474:replace_alu$4060.C[15]
.sym 70436 $abc$40840$n233
.sym 70437 clk12_$glb_clk
.sym 70439 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 70440 $abc$40840$n5425_1
.sym 70441 $abc$40840$n5150
.sym 70442 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70443 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 70444 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 70445 $abc$40840$n6783_1
.sym 70446 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 70448 VexRiscv.dBus_cmd_payload_wr
.sym 70449 VexRiscv._zz_129_[1]
.sym 70450 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 70451 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 70452 VexRiscv._zz_199_[25]
.sym 70453 VexRiscv._zz_194_[9]
.sym 70454 VexRiscv.lastStagePc[16]
.sym 70455 VexRiscv.CsrPlugin_mie_MEIE
.sym 70456 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 70457 $abc$40840$n233
.sym 70458 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 70459 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 70460 $abc$40840$n233
.sym 70461 VexRiscv._zz_287_[2]
.sym 70462 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 70463 $abc$40840$n233
.sym 70464 $abc$40840$n4212
.sym 70465 basesoc_uart_phy_storage[14]
.sym 70466 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 70467 VexRiscv._zz_286_[2]
.sym 70468 basesoc_uart_phy_storage[15]
.sym 70469 $abc$40840$n5243
.sym 70470 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 70471 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 70472 sys_rst
.sym 70473 VexRiscv.CsrPlugin_mepc[22]
.sym 70474 $abc$40840$n233
.sym 70475 $auto$alumacc.cc:474:replace_alu$4060.C[16]
.sym 70481 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 70482 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 70487 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 70491 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70493 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 70496 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 70498 $abc$40840$n233
.sym 70499 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70502 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 70503 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 70504 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 70505 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 70506 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 70507 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 70511 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 70512 $auto$alumacc.cc:474:replace_alu$4060.C[17]
.sym 70514 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 70515 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 70516 $auto$alumacc.cc:474:replace_alu$4060.C[16]
.sym 70518 $auto$alumacc.cc:474:replace_alu$4060.C[18]
.sym 70520 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 70521 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 70522 $auto$alumacc.cc:474:replace_alu$4060.C[17]
.sym 70524 $auto$alumacc.cc:474:replace_alu$4060.C[19]
.sym 70526 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 70527 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 70528 $auto$alumacc.cc:474:replace_alu$4060.C[18]
.sym 70530 $auto$alumacc.cc:474:replace_alu$4060.C[20]
.sym 70532 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 70533 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 70534 $auto$alumacc.cc:474:replace_alu$4060.C[19]
.sym 70536 $auto$alumacc.cc:474:replace_alu$4060.C[21]
.sym 70538 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70539 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 70540 $auto$alumacc.cc:474:replace_alu$4060.C[20]
.sym 70542 $auto$alumacc.cc:474:replace_alu$4060.C[22]
.sym 70544 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 70545 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70546 $auto$alumacc.cc:474:replace_alu$4060.C[21]
.sym 70548 $auto$alumacc.cc:474:replace_alu$4060.C[23]
.sym 70550 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70551 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 70552 $auto$alumacc.cc:474:replace_alu$4060.C[22]
.sym 70554 $auto$alumacc.cc:474:replace_alu$4060.C[24]
.sym 70556 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70557 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 70558 $auto$alumacc.cc:474:replace_alu$4060.C[23]
.sym 70559 $abc$40840$n233
.sym 70560 clk12_$glb_clk
.sym 70562 VexRiscv._zz_37_[0]
.sym 70563 $abc$40840$n5461_1
.sym 70564 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 70565 $abc$40840$n4063
.sym 70566 VexRiscv._zz_37_[1]
.sym 70567 VexRiscv._zz_32_[0]
.sym 70568 VexRiscv._zz_319_
.sym 70569 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 70573 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 70575 VexRiscv._zz_287_[1]
.sym 70577 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70578 $abc$40840$n4939
.sym 70579 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 70580 $abc$40840$n235
.sym 70581 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 70583 $abc$40840$n5425_1
.sym 70584 basesoc_dat_w[7]
.sym 70585 $abc$40840$n5150
.sym 70586 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 70587 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 70588 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 70589 $abc$40840$n3925
.sym 70590 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 70591 VexRiscv._zz_321_[20]
.sym 70592 VexRiscv.execute_to_memory_IS_DIV
.sym 70593 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 70594 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 70595 $abc$40840$n5226_1
.sym 70596 $abc$40840$n7075
.sym 70597 VexRiscv.lastStagePc[21]
.sym 70598 $auto$alumacc.cc:474:replace_alu$4060.C[24]
.sym 70604 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 70606 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 70613 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 70614 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70617 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 70620 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 70621 $abc$40840$n233
.sym 70622 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 70627 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 70629 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 70635 $auto$alumacc.cc:474:replace_alu$4060.C[25]
.sym 70637 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 70638 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70639 $auto$alumacc.cc:474:replace_alu$4060.C[24]
.sym 70641 $auto$alumacc.cc:474:replace_alu$4060.C[26]
.sym 70643 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70644 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 70645 $auto$alumacc.cc:474:replace_alu$4060.C[25]
.sym 70647 $auto$alumacc.cc:474:replace_alu$4060.C[27]
.sym 70649 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 70650 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70651 $auto$alumacc.cc:474:replace_alu$4060.C[26]
.sym 70653 $auto$alumacc.cc:474:replace_alu$4060.C[28]
.sym 70655 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70656 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 70657 $auto$alumacc.cc:474:replace_alu$4060.C[27]
.sym 70659 $auto$alumacc.cc:474:replace_alu$4060.C[29]
.sym 70661 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 70662 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70663 $auto$alumacc.cc:474:replace_alu$4060.C[28]
.sym 70665 $auto$alumacc.cc:474:replace_alu$4060.C[30]
.sym 70667 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70668 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 70669 $auto$alumacc.cc:474:replace_alu$4060.C[29]
.sym 70671 $auto$alumacc.cc:474:replace_alu$4060.C[31]
.sym 70673 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 70674 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70675 $auto$alumacc.cc:474:replace_alu$4060.C[30]
.sym 70678 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 70679 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 70681 $auto$alumacc.cc:474:replace_alu$4060.C[31]
.sym 70682 $abc$40840$n233
.sym 70683 clk12_$glb_clk
.sym 70685 $abc$40840$n4636_1
.sym 70686 VexRiscv.execute_to_memory_IS_DIV
.sym 70687 $abc$40840$n3950
.sym 70688 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 70689 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 70690 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 70691 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 70692 $abc$40840$n6729
.sym 70696 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 70697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 70698 VexRiscv._zz_151_[14]
.sym 70699 VexRiscv.decode_to_execute_RS2[15]
.sym 70700 VexRiscv._zz_10_[0]
.sym 70702 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 70703 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 70704 VexRiscv._zz_37_[0]
.sym 70705 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 70708 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 70709 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 70710 VexRiscv._zz_49_[1]
.sym 70711 VexRiscv._zz_334_
.sym 70712 $abc$40840$n5621
.sym 70713 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 70714 VexRiscv._zz_194_[14]
.sym 70715 VexRiscv._zz_286_[0]
.sym 70716 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 70717 $abc$40840$n4345
.sym 70718 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 70719 $abc$40840$n4347
.sym 70720 VexRiscv._zz_321_[27]
.sym 70727 VexRiscv._zz_321_[27]
.sym 70728 VexRiscv._zz_199_[31]
.sym 70730 VexRiscv._zz_199_[25]
.sym 70732 $abc$40840$n3926
.sym 70735 $abc$40840$n233
.sym 70736 $abc$40840$n6754_1
.sym 70737 VexRiscv._zz_41_[31]
.sym 70738 $abc$40840$n4785_1
.sym 70740 VexRiscv._zz_321_[21]
.sym 70741 VexRiscv._zz_321_[26]
.sym 70742 VexRiscv._zz_199_[12]
.sym 70743 $abc$40840$n5347
.sym 70744 VexRiscv._zz_41_[25]
.sym 70747 $abc$40840$n4212
.sym 70748 VexRiscv._zz_41_[12]
.sym 70749 $abc$40840$n5362
.sym 70750 $abc$40840$n5365
.sym 70751 VexRiscv._zz_41_[3]
.sym 70752 VexRiscv._zz_199_[3]
.sym 70753 $abc$40840$n2629
.sym 70760 $abc$40840$n5347
.sym 70761 $abc$40840$n233
.sym 70762 VexRiscv._zz_321_[21]
.sym 70765 $abc$40840$n4212
.sym 70766 VexRiscv._zz_41_[25]
.sym 70768 VexRiscv._zz_199_[25]
.sym 70771 VexRiscv._zz_41_[31]
.sym 70772 $abc$40840$n4212
.sym 70773 VexRiscv._zz_199_[31]
.sym 70777 $abc$40840$n6754_1
.sym 70779 $abc$40840$n4785_1
.sym 70780 $abc$40840$n3926
.sym 70783 VexRiscv._zz_199_[12]
.sym 70785 VexRiscv._zz_41_[12]
.sym 70786 $abc$40840$n4212
.sym 70789 $abc$40840$n4212
.sym 70791 VexRiscv._zz_199_[3]
.sym 70792 VexRiscv._zz_41_[3]
.sym 70795 VexRiscv._zz_321_[26]
.sym 70797 $abc$40840$n233
.sym 70798 $abc$40840$n5362
.sym 70801 $abc$40840$n5365
.sym 70802 $abc$40840$n233
.sym 70803 VexRiscv._zz_321_[27]
.sym 70805 $abc$40840$n2629
.sym 70806 clk12_$glb_clk
.sym 70808 $abc$40840$n4740_1
.sym 70809 $abc$40840$n6744
.sym 70810 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 70811 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 70812 $abc$40840$n6745_1
.sym 70813 $abc$40840$n6730_1
.sym 70814 VexRiscv._zz_36_[3]
.sym 70815 $abc$40840$n5249
.sym 70820 VexRiscv.execute_arbitration_isValid
.sym 70821 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 70822 VexRiscv._zz_151_[14]
.sym 70823 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 70824 VexRiscv._zz_129_[3]
.sym 70826 $abc$40840$n4785_1
.sym 70827 $abc$40840$n7876
.sym 70828 $abc$40840$n6657_1
.sym 70829 VexRiscv.CsrPlugin_mtval[26]
.sym 70830 $abc$40840$n4212
.sym 70831 VexRiscv._zz_49_[0]
.sym 70832 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 70833 VexRiscv._zz_286_[3]
.sym 70834 VexRiscv.CsrPlugin_mtval[10]
.sym 70835 basesoc_vexriscv_ibus_adr[9]
.sym 70836 $abc$40840$n3932
.sym 70837 grant
.sym 70838 VexRiscv._zz_286_[7]
.sym 70839 VexRiscv._zz_287_[4]
.sym 70840 VexRiscv._zz_286_[5]
.sym 70841 VexRiscv._zz_151_[20]
.sym 70842 VexRiscv._zz_194_[22]
.sym 70843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 70849 VexRiscv._zz_41_[2]
.sym 70851 $abc$40840$n2254
.sym 70852 $abc$40840$n3926
.sym 70858 VexRiscv._zz_199_[0]
.sym 70859 $abc$40840$n3950
.sym 70860 $abc$40840$n3926
.sym 70861 VexRiscv._zz_41_[20]
.sym 70863 $abc$40840$n4744_1
.sym 70864 VexRiscv._zz_199_[20]
.sym 70865 $abc$40840$n4632_1
.sym 70869 $abc$40840$n6657_1
.sym 70870 VexRiscv._zz_41_[0]
.sym 70871 $abc$40840$n5
.sym 70872 VexRiscv._zz_199_[2]
.sym 70873 $abc$40840$n4212
.sym 70874 $abc$40840$n4742_1
.sym 70876 $abc$40840$n11
.sym 70877 $abc$40840$n6745_1
.sym 70878 $abc$40840$n3933
.sym 70880 $abc$40840$n6730_1
.sym 70883 $abc$40840$n4212
.sym 70884 VexRiscv._zz_199_[0]
.sym 70885 VexRiscv._zz_41_[0]
.sym 70888 $abc$40840$n6745_1
.sym 70889 $abc$40840$n3926
.sym 70890 $abc$40840$n4744_1
.sym 70891 $abc$40840$n4742_1
.sym 70895 VexRiscv._zz_41_[20]
.sym 70896 VexRiscv._zz_199_[20]
.sym 70897 $abc$40840$n4212
.sym 70900 $abc$40840$n3926
.sym 70901 $abc$40840$n6730_1
.sym 70903 $abc$40840$n4632_1
.sym 70908 $abc$40840$n5
.sym 70915 $abc$40840$n11
.sym 70918 $abc$40840$n3933
.sym 70919 $abc$40840$n3950
.sym 70920 $abc$40840$n6657_1
.sym 70924 VexRiscv._zz_199_[2]
.sym 70925 VexRiscv._zz_41_[2]
.sym 70926 $abc$40840$n4212
.sym 70928 $abc$40840$n2254
.sym 70929 clk12_$glb_clk
.sym 70931 $abc$40840$n6824_1
.sym 70932 VexRiscv._zz_194_[21]
.sym 70933 VexRiscv._zz_194_[14]
.sym 70934 $abc$40840$n6702_1
.sym 70935 $abc$40840$n5247_1
.sym 70936 $abc$40840$n6704
.sym 70937 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 70938 $abc$40840$n5620_1
.sym 70939 $abc$40840$n102
.sym 70943 $abc$40840$n4939
.sym 70944 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 70945 $abc$40840$n2572
.sym 70946 $abc$40840$n2656
.sym 70947 VexRiscv._zz_285_[2]
.sym 70949 VexRiscv._zz_170_[2]
.sym 70950 $abc$40840$n4140
.sym 70951 VexRiscv._zz_36_[14]
.sym 70953 $abc$40840$n6649
.sym 70954 VexRiscv._zz_199_[0]
.sym 70955 VexRiscv._zz_287_[1]
.sym 70956 VexRiscv._zz_41_[0]
.sym 70957 VexRiscv._zz_49_[0]
.sym 70958 VexRiscv._zz_286_[2]
.sym 70959 $abc$40840$n4212
.sym 70960 VexRiscv._zz_47_[0]
.sym 70961 VexRiscv._zz_41_[25]
.sym 70962 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 70963 VexRiscv._zz_41_[2]
.sym 70964 sys_rst
.sym 70965 VexRiscv.CsrPlugin_mepc[22]
.sym 70966 VexRiscv._zz_286_[7]
.sym 70975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 70976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 70977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 70979 $abc$40840$n4392_1
.sym 70981 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 70983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 70985 VexRiscv._zz_44_[0]
.sym 70986 VexRiscv._zz_36_[3]
.sym 70988 VexRiscv._zz_36_[1]
.sym 70991 VexRiscv._zz_286_[0]
.sym 70993 $abc$40840$n4379_1
.sym 71000 VexRiscv._zz_44_[1]
.sym 71001 $abc$40840$n4436_1
.sym 71003 VexRiscv._zz_199_[20]
.sym 71007 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 71011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 71017 VexRiscv._zz_44_[0]
.sym 71018 VexRiscv._zz_286_[0]
.sym 71019 VexRiscv._zz_199_[20]
.sym 71020 VexRiscv._zz_44_[1]
.sym 71026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 71030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 71035 VexRiscv._zz_36_[3]
.sym 71036 $abc$40840$n4436_1
.sym 71037 $abc$40840$n4379_1
.sym 71043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 71047 $abc$40840$n4379_1
.sym 71048 VexRiscv._zz_36_[1]
.sym 71049 $abc$40840$n4392_1
.sym 71051 $abc$40840$n2592_$glb_ce
.sym 71052 clk12_$glb_clk
.sym 71054 VexRiscv._zz_36_[1]
.sym 71055 $abc$40840$n6689_1
.sym 71056 basesoc_uart_tx_fifo_consume[0]
.sym 71057 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 71058 $abc$40840$n6692
.sym 71059 $abc$40840$n6690_1
.sym 71060 $abc$40840$n4387
.sym 71061 $abc$40840$n6691_1
.sym 71066 $abc$40840$n4411_1
.sym 71067 $abc$40840$n4358_1
.sym 71068 VexRiscv._zz_200_[3]
.sym 71069 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 71070 VexRiscv._zz_287_[4]
.sym 71071 VexRiscv._zz_151_[16]
.sym 71072 VexRiscv._zz_151_[20]
.sym 71073 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 71074 VexRiscv._zz_41_[23]
.sym 71075 $abc$40840$n3932
.sym 71076 $abc$40840$n2656
.sym 71077 VexRiscv._zz_194_[14]
.sym 71078 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 71079 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 71080 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 71081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 71082 basesoc_vexriscv_ibus_adr[2]
.sym 71083 VexRiscv._zz_285_[1]
.sym 71084 VexRiscv._zz_47_[1]
.sym 71085 VexRiscv.lastStagePc[21]
.sym 71086 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71087 VexRiscv._zz_170_[0]
.sym 71088 VexRiscv._zz_199_[7]
.sym 71089 $abc$40840$n3925
.sym 71095 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 71098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 71099 VexRiscv._zz_41_[22]
.sym 71105 VexRiscv._zz_44_[0]
.sym 71106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 71107 VexRiscv._zz_199_[22]
.sym 71110 VexRiscv._zz_199_[11]
.sym 71111 VexRiscv._zz_44_[1]
.sym 71112 VexRiscv._zz_199_[25]
.sym 71113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 71115 VexRiscv._zz_286_[5]
.sym 71119 $abc$40840$n4212
.sym 71122 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 71123 VexRiscv._zz_41_[11]
.sym 71128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 71134 VexRiscv._zz_199_[25]
.sym 71135 VexRiscv._zz_44_[1]
.sym 71136 VexRiscv._zz_44_[0]
.sym 71137 VexRiscv._zz_286_[5]
.sym 71141 $abc$40840$n4212
.sym 71142 VexRiscv._zz_41_[22]
.sym 71143 VexRiscv._zz_199_[22]
.sym 71147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 71152 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 71158 $abc$40840$n4212
.sym 71159 VexRiscv._zz_199_[11]
.sym 71160 VexRiscv._zz_41_[11]
.sym 71166 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 71172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 71174 $abc$40840$n2592_$glb_ce
.sym 71175 clk12_$glb_clk
.sym 71177 VexRiscv.decode_to_execute_IS_DIV
.sym 71178 VexRiscv._zz_47_[1]
.sym 71179 VexRiscv._zz_47_[0]
.sym 71180 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 71181 $abc$40840$n13
.sym 71182 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 71184 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 71187 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 71189 VexRiscv._zz_286_[1]
.sym 71190 VexRiscv._zz_41_[27]
.sym 71191 $abc$40840$n4382_1
.sym 71193 VexRiscv._zz_151_[25]
.sym 71194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 71195 VexRiscv._zz_41_[11]
.sym 71196 VexRiscv._zz_36_[1]
.sym 71197 VexRiscv._zz_151_[26]
.sym 71198 $abc$40840$n4632_1
.sym 71199 VexRiscv._zz_151_[22]
.sym 71201 $abc$40840$n3615
.sym 71202 VexRiscv._zz_151_[0]
.sym 71203 VexRiscv._zz_334_
.sym 71204 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 71205 array_muxed0[2]
.sym 71206 $abc$40840$n5481_1
.sym 71207 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 71208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 71209 $abc$40840$n4358_1
.sym 71210 $abc$40840$n4347
.sym 71211 VexRiscv._zz_49_[1]
.sym 71212 VexRiscv._zz_47_[1]
.sym 71218 VexRiscv._zz_36_[1]
.sym 71221 VexRiscv._zz_286_[7]
.sym 71222 VexRiscv._zz_286_[5]
.sym 71223 VexRiscv._zz_41_[8]
.sym 71225 VexRiscv._zz_41_[20]
.sym 71229 $abc$40840$n233
.sym 71231 $abc$40840$n4212
.sym 71233 VexRiscv._zz_41_[25]
.sym 71234 VexRiscv._zz_41_[1]
.sym 71237 VexRiscv._zz_286_[4]
.sym 71239 VexRiscv._zz_286_[6]
.sym 71244 VexRiscv._zz_199_[8]
.sym 71247 VexRiscv._zz_286_[6]
.sym 71251 VexRiscv._zz_286_[6]
.sym 71252 VexRiscv._zz_286_[4]
.sym 71253 VexRiscv._zz_286_[5]
.sym 71254 VexRiscv._zz_286_[7]
.sym 71258 VexRiscv._zz_36_[1]
.sym 71265 VexRiscv._zz_41_[1]
.sym 71269 VexRiscv._zz_199_[8]
.sym 71270 $abc$40840$n4212
.sym 71271 VexRiscv._zz_41_[8]
.sym 71276 VexRiscv._zz_41_[20]
.sym 71281 VexRiscv._zz_286_[4]
.sym 71282 VexRiscv._zz_286_[6]
.sym 71283 VexRiscv._zz_286_[7]
.sym 71284 VexRiscv._zz_286_[5]
.sym 71289 VexRiscv._zz_41_[25]
.sym 71293 VexRiscv._zz_286_[4]
.sym 71295 VexRiscv._zz_286_[6]
.sym 71296 VexRiscv._zz_286_[5]
.sym 71297 $abc$40840$n233
.sym 71298 clk12_$glb_clk
.sym 71300 array_muxed0[2]
.sym 71301 basesoc_vexriscv_dbus_adr[28]
.sym 71302 $abc$40840$n4434
.sym 71303 $abc$40840$n4391_1
.sym 71304 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 71305 $abc$40840$n4649
.sym 71306 basesoc_vexriscv_dbus_adr[2]
.sym 71307 $abc$40840$n4462_1
.sym 71311 $abc$40840$n9
.sym 71313 VexRiscv._zz_170_[1]
.sym 71314 VexRiscv._zz_170_[1]
.sym 71315 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 71316 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 71317 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 71320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 71321 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 71322 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 71323 VexRiscv._zz_47_[0]
.sym 71324 $abc$40840$n3932
.sym 71325 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 71326 VexRiscv.CsrPlugin_mtval[10]
.sym 71328 $abc$40840$n4361_1
.sym 71329 grant
.sym 71330 VexRiscv._zz_199_[1]
.sym 71331 $abc$40840$n3929
.sym 71332 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 71333 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 71334 $PACKER_GND_NET
.sym 71335 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 71341 VexRiscv._zz_41_[1]
.sym 71343 $abc$40840$n2254
.sym 71344 $abc$40840$n4462_1
.sym 71345 VexRiscv._zz_151_[15]
.sym 71346 $abc$40840$n4648
.sym 71347 $abc$40840$n3926
.sym 71348 VexRiscv._zz_199_[1]
.sym 71349 $abc$40840$n4453_1
.sym 71351 VexRiscv._zz_41_[4]
.sym 71356 $abc$40840$n7
.sym 71357 $abc$40840$n4357
.sym 71359 $abc$40840$n4212
.sym 71360 VexRiscv._zz_199_[24]
.sym 71361 VexRiscv._zz_199_[4]
.sym 71362 $abc$40840$n4649
.sym 71363 VexRiscv._zz_41_[24]
.sym 71364 VexRiscv._zz_170_[1]
.sym 71369 VexRiscv.CsrPlugin_mepc[15]
.sym 71370 VexRiscv._zz_170_[0]
.sym 71372 $abc$40840$n9
.sym 71374 VexRiscv._zz_151_[15]
.sym 71375 $abc$40840$n4648
.sym 71376 VexRiscv._zz_170_[0]
.sym 71377 VexRiscv._zz_170_[1]
.sym 71383 $abc$40840$n7
.sym 71388 $abc$40840$n9
.sym 71392 VexRiscv._zz_199_[1]
.sym 71393 VexRiscv._zz_41_[1]
.sym 71395 $abc$40840$n4212
.sym 71398 $abc$40840$n3926
.sym 71399 $abc$40840$n4462_1
.sym 71401 $abc$40840$n4453_1
.sym 71404 $abc$40840$n4649
.sym 71406 VexRiscv.CsrPlugin_mepc[15]
.sym 71407 $abc$40840$n4357
.sym 71410 VexRiscv._zz_199_[4]
.sym 71411 VexRiscv._zz_41_[4]
.sym 71412 $abc$40840$n4212
.sym 71416 VexRiscv._zz_199_[24]
.sym 71417 VexRiscv._zz_41_[24]
.sym 71419 $abc$40840$n4212
.sym 71420 $abc$40840$n2254
.sym 71421 clk12_$glb_clk
.sym 71423 $abc$40840$n4361_1
.sym 71424 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 71425 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 71426 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 71427 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 71428 $abc$40840$n4463_1
.sym 71429 $abc$40840$n4435_1
.sym 71430 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 71431 VexRiscv._zz_36_[4]
.sym 71435 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 71436 $abc$40840$n4939
.sym 71439 $abc$40840$n4379_1
.sym 71440 $abc$40840$n4462_1
.sym 71442 array_muxed0[2]
.sym 71444 $abc$40840$n4961
.sym 71445 $abc$40840$n4939
.sym 71446 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 71449 VexRiscv._zz_49_[0]
.sym 71451 $abc$40840$n297
.sym 71452 VexRiscv._zz_36_[4]
.sym 71455 VexRiscv.CsrPlugin_mepc[15]
.sym 71457 VexRiscv.CsrPlugin_mepc[22]
.sym 71458 $abc$40840$n4480_1
.sym 71466 $abc$40840$n2653
.sym 71468 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 71469 $abc$40840$n5381_1
.sym 71471 $abc$40840$n4906
.sym 71472 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 71474 $abc$40840$n5397_1
.sym 71475 $abc$40840$n5337_1
.sym 71476 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 71477 VexRiscv.lastStagePc[22]
.sym 71479 VexRiscv.CsrPlugin_mepc[30]
.sym 71480 $abc$40840$n3932
.sym 71481 VexRiscv.CsrPlugin_mepc[22]
.sym 71482 VexRiscv._zz_170_[1]
.sym 71483 $abc$40840$n4460_1
.sym 71484 VexRiscv._zz_170_[0]
.sym 71485 VexRiscv._zz_151_[30]
.sym 71487 VexRiscv.lastStagePc[30]
.sym 71488 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71490 $abc$40840$n4456_1
.sym 71492 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 71493 $abc$40840$n4454_1
.sym 71495 $abc$40840$n4347
.sym 71497 $abc$40840$n4454_1
.sym 71498 $abc$40840$n4460_1
.sym 71499 $abc$40840$n3932
.sym 71500 $abc$40840$n4456_1
.sym 71503 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 71505 $abc$40840$n5381_1
.sym 71506 $abc$40840$n5337_1
.sym 71509 VexRiscv.CsrPlugin_mepc[30]
.sym 71511 $abc$40840$n2653
.sym 71512 VexRiscv.lastStagePc[30]
.sym 71515 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 71516 $abc$40840$n4347
.sym 71521 VexRiscv._zz_170_[1]
.sym 71522 $abc$40840$n4906
.sym 71523 VexRiscv._zz_170_[0]
.sym 71524 VexRiscv._zz_151_[30]
.sym 71528 VexRiscv.lastStagePc[22]
.sym 71529 VexRiscv.CsrPlugin_mepc[22]
.sym 71530 $abc$40840$n2653
.sym 71534 VexRiscv._zz_151_[30]
.sym 71535 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 71536 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71539 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 71541 $abc$40840$n5397_1
.sym 71542 $abc$40840$n5337_1
.sym 71544 clk12_$glb_clk
.sym 71546 VexRiscv._zz_200_[24]
.sym 71547 VexRiscv._zz_200_[29]
.sym 71548 $abc$40840$n4809_1
.sym 71549 VexRiscv._zz_200_[15]
.sym 71550 $abc$40840$n4455
.sym 71551 $abc$40840$n4454_1
.sym 71552 $abc$40840$n4808
.sym 71553 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 71558 $PACKER_VCC_NET
.sym 71559 $abc$40840$n4599_1
.sym 71560 $abc$40840$n2653
.sym 71561 $abc$40840$n5337_1
.sym 71562 VexRiscv.CsrPlugin_mepc[22]
.sym 71563 $abc$40840$n2653
.sym 71565 $abc$40840$n4361_1
.sym 71566 $abc$40840$n4464
.sym 71567 $abc$40840$n5363_1
.sym 71568 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 71570 VexRiscv._zz_170_[0]
.sym 71574 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71575 $abc$40840$n4808
.sym 71578 VexRiscv.lastStagePc[21]
.sym 71579 VexRiscv._zz_170_[0]
.sym 71580 $abc$40840$n2572
.sym 71581 $abc$40840$n3925
.sym 71587 $abc$40840$n4361_1
.sym 71588 $abc$40840$n4464
.sym 71589 VexRiscv.lastStagePc[21]
.sym 71591 $abc$40840$n5337_1
.sym 71592 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71593 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 71595 $abc$40840$n2653
.sym 71596 $abc$40840$n4466_1
.sym 71598 VexRiscv.CsrPlugin_mtval[10]
.sym 71599 $abc$40840$n4808
.sym 71600 VexRiscv._zz_151_[6]
.sym 71601 $abc$40840$n4435_1
.sym 71602 VexRiscv._zz_170_[1]
.sym 71603 VexRiscv._zz_170_[0]
.sym 71608 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 71609 VexRiscv._zz_200_[10]
.sym 71610 $abc$40840$n5379_1
.sym 71611 VexRiscv._zz_151_[24]
.sym 71612 VexRiscv.CsrPlugin_mepc[21]
.sym 71613 $abc$40840$n5363_1
.sym 71614 $abc$40840$n4480_1
.sym 71615 $abc$40840$n3920
.sym 71616 VexRiscv.CsrPlugin_mepc[10]
.sym 71617 $abc$40840$n4577_1
.sym 71618 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 71620 $abc$40840$n4361_1
.sym 71622 $abc$40840$n4480_1
.sym 71623 $abc$40840$n4435_1
.sym 71626 $abc$40840$n5379_1
.sym 71627 $abc$40840$n5337_1
.sym 71628 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 71632 VexRiscv.CsrPlugin_mtval[10]
.sym 71633 $abc$40840$n4577_1
.sym 71634 $abc$40840$n4466_1
.sym 71638 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71639 VexRiscv._zz_151_[6]
.sym 71641 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 71644 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 71646 $abc$40840$n5337_1
.sym 71647 $abc$40840$n5363_1
.sym 71650 VexRiscv._zz_151_[24]
.sym 71651 VexRiscv._zz_170_[1]
.sym 71652 $abc$40840$n4808
.sym 71653 VexRiscv._zz_170_[0]
.sym 71656 VexRiscv.CsrPlugin_mepc[10]
.sym 71657 $abc$40840$n4464
.sym 71658 VexRiscv._zz_200_[10]
.sym 71659 $abc$40840$n3920
.sym 71663 VexRiscv.CsrPlugin_mepc[21]
.sym 71664 $abc$40840$n2653
.sym 71665 VexRiscv.lastStagePc[21]
.sym 71667 clk12_$glb_clk
.sym 71676 VexRiscv.CsrPlugin_mip_MSIP
.sym 71682 $abc$40840$n4466_1
.sym 71683 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 71684 VexRiscv.CsrPlugin_mtval[29]
.sym 71685 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 71686 $abc$40840$n4980
.sym 71687 $abc$40840$n5337_1
.sym 71689 VexRiscv._zz_151_[27]
.sym 71691 VexRiscv.CsrPlugin_mepc[13]
.sym 71692 $abc$40840$n4464
.sym 71696 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 71700 $abc$40840$n4412_1
.sym 71713 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 71715 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 71719 $abc$40840$n5367_1
.sym 71726 $abc$40840$n2653
.sym 71727 VexRiscv.lastStagePc[24]
.sym 71734 VexRiscv.CsrPlugin_mepc[24]
.sym 71739 $abc$40840$n5385_1
.sym 71740 $abc$40840$n5337_1
.sym 71744 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 71745 $abc$40840$n5385_1
.sym 71746 $abc$40840$n5337_1
.sym 71767 $abc$40840$n5367_1
.sym 71768 $abc$40840$n5337_1
.sym 71770 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 71773 VexRiscv.CsrPlugin_mepc[24]
.sym 71774 $abc$40840$n2653
.sym 71775 VexRiscv.lastStagePc[24]
.sym 71790 clk12_$glb_clk
.sym 71804 VexRiscv._zz_49_[0]
.sym 71808 VexRiscv.execute_LightShifterPlugin_isActive
.sym 71811 VexRiscv.lastStagePc[17]
.sym 71822 $abc$40840$n5337_1
.sym 71867 $PACKER_VCC_NET
.sym 71870 user_led4
.sym 71879 user_led4
.sym 71889 $PACKER_VCC_NET
.sym 71909 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 71913 $abc$40840$n3895_1
.sym 71915 $abc$40840$n4063
.sym 71935 waittimer1_count[3]
.sym 71936 waittimer1_count[5]
.sym 71938 waittimer1_count[7]
.sym 71939 $PACKER_VCC_NET
.sym 71941 waittimer1_count[4]
.sym 71943 waittimer1_count[1]
.sym 71945 waittimer1_count[2]
.sym 71947 $PACKER_VCC_NET
.sym 71948 waittimer1_count[6]
.sym 71949 waittimer1_count[0]
.sym 71966 $nextpnr_ICESTORM_LC_8$O
.sym 71969 waittimer1_count[0]
.sym 71972 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 71974 waittimer1_count[1]
.sym 71975 $PACKER_VCC_NET
.sym 71978 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 71980 $PACKER_VCC_NET
.sym 71981 waittimer1_count[2]
.sym 71982 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 71984 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 71986 $PACKER_VCC_NET
.sym 71987 waittimer1_count[3]
.sym 71988 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 71990 $auto$alumacc.cc:474:replace_alu$4036.C[5]
.sym 71992 waittimer1_count[4]
.sym 71993 $PACKER_VCC_NET
.sym 71994 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 71996 $auto$alumacc.cc:474:replace_alu$4036.C[6]
.sym 71998 waittimer1_count[5]
.sym 71999 $PACKER_VCC_NET
.sym 72000 $auto$alumacc.cc:474:replace_alu$4036.C[5]
.sym 72002 $auto$alumacc.cc:474:replace_alu$4036.C[7]
.sym 72004 waittimer1_count[6]
.sym 72005 $PACKER_VCC_NET
.sym 72006 $auto$alumacc.cc:474:replace_alu$4036.C[6]
.sym 72008 $auto$alumacc.cc:474:replace_alu$4036.C[8]
.sym 72010 waittimer1_count[7]
.sym 72011 $PACKER_VCC_NET
.sym 72012 $auto$alumacc.cc:474:replace_alu$4036.C[7]
.sym 72018 user_btn0
.sym 72031 $abc$40840$n5096
.sym 72036 eventmanager_status_w[1]
.sym 72039 $abc$40840$n6790
.sym 72040 $abc$40840$n6518
.sym 72043 waittimer1_count[1]
.sym 72048 user_btn0
.sym 72059 $PACKER_VCC_NET
.sym 72078 user_btn0
.sym 72081 $abc$40840$n8283
.sym 72083 user_btn0
.sym 72092 $auto$alumacc.cc:474:replace_alu$4036.C[8]
.sym 72099 waittimer1_count[13]
.sym 72101 waittimer1_count[11]
.sym 72103 waittimer1_count[14]
.sym 72106 waittimer1_count[10]
.sym 72107 $PACKER_VCC_NET
.sym 72108 waittimer1_count[15]
.sym 72110 waittimer1_count[12]
.sym 72112 waittimer1_count[9]
.sym 72115 waittimer1_count[8]
.sym 72129 $auto$alumacc.cc:474:replace_alu$4036.C[9]
.sym 72131 $PACKER_VCC_NET
.sym 72132 waittimer1_count[8]
.sym 72133 $auto$alumacc.cc:474:replace_alu$4036.C[8]
.sym 72135 $auto$alumacc.cc:474:replace_alu$4036.C[10]
.sym 72137 waittimer1_count[9]
.sym 72138 $PACKER_VCC_NET
.sym 72139 $auto$alumacc.cc:474:replace_alu$4036.C[9]
.sym 72141 $auto$alumacc.cc:474:replace_alu$4036.C[11]
.sym 72143 $PACKER_VCC_NET
.sym 72144 waittimer1_count[10]
.sym 72145 $auto$alumacc.cc:474:replace_alu$4036.C[10]
.sym 72147 $auto$alumacc.cc:474:replace_alu$4036.C[12]
.sym 72149 waittimer1_count[11]
.sym 72150 $PACKER_VCC_NET
.sym 72151 $auto$alumacc.cc:474:replace_alu$4036.C[11]
.sym 72153 $auto$alumacc.cc:474:replace_alu$4036.C[13]
.sym 72155 $PACKER_VCC_NET
.sym 72156 waittimer1_count[12]
.sym 72157 $auto$alumacc.cc:474:replace_alu$4036.C[12]
.sym 72159 $auto$alumacc.cc:474:replace_alu$4036.C[14]
.sym 72161 waittimer1_count[13]
.sym 72162 $PACKER_VCC_NET
.sym 72163 $auto$alumacc.cc:474:replace_alu$4036.C[13]
.sym 72165 $auto$alumacc.cc:474:replace_alu$4036.C[15]
.sym 72167 $PACKER_VCC_NET
.sym 72168 waittimer1_count[14]
.sym 72169 $auto$alumacc.cc:474:replace_alu$4036.C[14]
.sym 72171 $auto$alumacc.cc:474:replace_alu$4036.C[16]
.sym 72173 waittimer1_count[15]
.sym 72174 $PACKER_VCC_NET
.sym 72175 $auto$alumacc.cc:474:replace_alu$4036.C[15]
.sym 72191 $abc$40840$n2301
.sym 72193 array_muxed0[4]
.sym 72195 $abc$40840$n2510
.sym 72196 waittimer1_count[8]
.sym 72198 waittimer1_count[0]
.sym 72199 user_btn2
.sym 72200 $abc$40840$n2295
.sym 72201 sys_rst
.sym 72204 $abc$40840$n6510
.sym 72208 array_muxed1[16]
.sym 72209 $abc$40840$n6498
.sym 72211 $abc$40840$n6798
.sym 72214 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 72215 $auto$alumacc.cc:474:replace_alu$4036.C[16]
.sym 72223 $abc$40840$n7107
.sym 72224 $PACKER_VCC_NET
.sym 72229 $abc$40840$n168
.sym 72235 $abc$40840$n172
.sym 72238 $abc$40840$n2295
.sym 72244 $abc$40840$n2301
.sym 72246 waittimer1_count[16]
.sym 72253 $PACKER_VCC_NET
.sym 72254 waittimer1_count[16]
.sym 72256 $auto$alumacc.cc:474:replace_alu$4036.C[16]
.sym 72267 $abc$40840$n172
.sym 72283 $abc$40840$n2301
.sym 72285 $abc$40840$n7107
.sym 72289 $abc$40840$n168
.sym 72299 $abc$40840$n2295
.sym 72300 clk12_$glb_clk
.sym 72301 sys_rst_$glb_sr
.sym 72312 array_muxed0[12]
.sym 72313 basesoc_uart_tx_fifo_consume[0]
.sym 72314 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 72315 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 72316 basesoc_uart_phy_tx_bitcount[3]
.sym 72319 $abc$40840$n7107
.sym 72322 array_muxed0[11]
.sym 72325 basesoc_uart_tx_fifo_consume[1]
.sym 72330 spiflash_bus_dat_r[16]
.sym 72331 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 72337 array_muxed0[10]
.sym 72347 spiflash_bus_dat_r[24]
.sym 72348 $abc$40840$n6518
.sym 72352 spiflash_bus_dat_r[18]
.sym 72364 $abc$40840$n6510
.sym 72366 slave_sel_r[1]
.sym 72368 spiflash_bus_dat_r[28]
.sym 72369 $abc$40840$n6498
.sym 72394 $abc$40840$n6498
.sym 72395 spiflash_bus_dat_r[18]
.sym 72396 slave_sel_r[1]
.sym 72401 $abc$40840$n6510
.sym 72402 spiflash_bus_dat_r[24]
.sym 72403 slave_sel_r[1]
.sym 72406 $abc$40840$n6518
.sym 72408 slave_sel_r[1]
.sym 72409 spiflash_bus_dat_r[28]
.sym 72423 clk12_$glb_clk
.sym 72424 $abc$40840$n231_$glb_sr
.sym 72433 spiflash_bus_dat_r[17]
.sym 72435 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 72436 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 72437 array_muxed0[9]
.sym 72440 array_muxed0[5]
.sym 72441 basesoc_ctrl_storage[11]
.sym 72443 array_muxed0[2]
.sym 72444 array_muxed1[27]
.sym 72445 user_btn2
.sym 72446 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72447 spiflash_bus_dat_r[10]
.sym 72448 spiflash_bus_dat_r[18]
.sym 72450 $abc$40840$n2372
.sym 72452 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 72454 $abc$40840$n6494
.sym 72455 array_muxed0[5]
.sym 72456 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 72459 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 72460 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 72493 $abc$40840$n2239
.sym 72495 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 72520 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 72545 $abc$40840$n2239
.sym 72546 clk12_$glb_clk
.sym 72547 VexRiscv.reset_$glb_sr
.sym 72559 $abc$40840$n5072
.sym 72561 basesoc_uart_phy_storage[7]
.sym 72562 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72567 basesoc_uart_phy_rx_busy
.sym 72570 spiflash_bus_dat_r[24]
.sym 72572 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72573 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 72575 basesoc_vexriscv_ibus_adr[4]
.sym 72576 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 72577 $abc$40840$n8283
.sym 72578 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72579 VexRiscv._zz_194_[23]
.sym 72581 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 72582 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 72583 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 72589 basesoc_bus_wishbone_dat_r[6]
.sym 72590 $abc$40840$n3720
.sym 72592 slave_sel_r[0]
.sym 72594 $abc$40840$n6472_1
.sym 72595 $abc$40840$n6470_1
.sym 72596 slave_sel_r[1]
.sym 72602 spiflash_bus_dat_r[16]
.sym 72603 slave_sel_r[1]
.sym 72605 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 72614 $abc$40840$n6494
.sym 72616 spiflash_bus_dat_r[6]
.sym 72617 $abc$40840$n4980
.sym 72618 $abc$40840$n6469_1
.sym 72619 $abc$40840$n6473_1
.sym 72629 $abc$40840$n6469_1
.sym 72631 $abc$40840$n6470_1
.sym 72640 $abc$40840$n6473_1
.sym 72642 $abc$40840$n6472_1
.sym 72653 spiflash_bus_dat_r[16]
.sym 72654 slave_sel_r[1]
.sym 72655 $abc$40840$n6494
.sym 72658 basesoc_bus_wishbone_dat_r[6]
.sym 72659 slave_sel_r[0]
.sym 72660 spiflash_bus_dat_r[6]
.sym 72661 slave_sel_r[1]
.sym 72664 $abc$40840$n4980
.sym 72665 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 72666 $abc$40840$n3720
.sym 72669 clk12_$glb_clk
.sym 72670 $abc$40840$n231_$glb_sr
.sym 72672 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 72674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 72676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 72678 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 72681 VexRiscv.CsrPlugin_mtval[15]
.sym 72686 basesoc_timer0_value[25]
.sym 72689 user_btn2
.sym 72690 sys_rst
.sym 72691 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 72693 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 72694 $abc$40840$n3720
.sym 72695 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 72696 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 72697 $abc$40840$n2516
.sym 72699 grant
.sym 72700 basesoc_vexriscv_ibus_adr[5]
.sym 72701 basesoc_vexriscv_ibus_adr[5]
.sym 72702 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 72703 VexRiscv._zz_311_
.sym 72704 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 72705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 72706 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 72713 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 72715 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72716 $abc$40840$n6339
.sym 72717 VexRiscv._zz_194_[22]
.sym 72719 basesoc_vexriscv_dbus_adr[4]
.sym 72720 basesoc_vexriscv_dbus_adr[5]
.sym 72721 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 72724 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 72725 grant
.sym 72727 basesoc_vexriscv_ibus_adr[5]
.sym 72729 VexRiscv._zz_311_
.sym 72731 basesoc_vexriscv_dbus_cyc
.sym 72732 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72735 basesoc_vexriscv_ibus_adr[4]
.sym 72739 VexRiscv._zz_194_[23]
.sym 72740 grant
.sym 72741 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 72748 basesoc_vexriscv_dbus_cyc
.sym 72751 VexRiscv._zz_194_[22]
.sym 72753 VexRiscv._zz_311_
.sym 72754 VexRiscv._zz_194_[23]
.sym 72763 basesoc_vexriscv_dbus_adr[5]
.sym 72764 basesoc_vexriscv_ibus_adr[5]
.sym 72765 grant
.sym 72770 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 72771 $abc$40840$n6339
.sym 72775 basesoc_vexriscv_dbus_adr[4]
.sym 72777 basesoc_vexriscv_ibus_adr[4]
.sym 72778 grant
.sym 72787 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72788 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72789 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 72790 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 72792 clk12_$glb_clk
.sym 72793 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 72795 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 72797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 72799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 72801 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 72805 $abc$40840$n5104
.sym 72806 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72807 basesoc_ctrl_bus_errors[0]
.sym 72808 array_muxed0[4]
.sym 72809 VexRiscv._zz_194_[3]
.sym 72810 $abc$40840$n5623
.sym 72811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 72812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 72813 VexRiscv._zz_194_[22]
.sym 72815 VexRiscv._zz_194_[12]
.sym 72816 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 72817 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 72818 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 72819 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 72820 basesoc_vexriscv_ibus_adr[8]
.sym 72821 spiflash_bus_dat_r[16]
.sym 72822 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 72823 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 72824 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 72825 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 72826 basesoc_uart_phy_rx
.sym 72827 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 72828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 72829 array_muxed0[10]
.sym 72835 VexRiscv._zz_194_[4]
.sym 72836 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 72838 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72839 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 72840 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 72842 $abc$40840$n6710_1
.sym 72843 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 72844 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72847 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 72849 VexRiscv._zz_194_[3]
.sym 72850 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 72853 $abc$40840$n4373_1
.sym 72856 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 72857 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 72863 VexRiscv._zz_311_
.sym 72864 $abc$40840$n4474_1
.sym 72868 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 72874 VexRiscv._zz_311_
.sym 72875 VexRiscv._zz_194_[4]
.sym 72876 VexRiscv._zz_194_[3]
.sym 72880 $abc$40840$n4474_1
.sym 72881 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 72882 $abc$40840$n4373_1
.sym 72883 $abc$40840$n6710_1
.sym 72889 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 72893 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 72898 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72899 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72900 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 72901 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 72904 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72905 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 72906 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 72907 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 72912 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 72914 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 72915 clk12_$glb_clk
.sym 72918 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 72920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 72922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 72924 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 72927 VexRiscv.CsrPlugin_mtval[4]
.sym 72928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 72929 basesoc_uart_phy_storage[0]
.sym 72930 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 72931 basesoc_dat_w[5]
.sym 72933 $abc$40840$n5566
.sym 72935 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 72936 basesoc_timer0_value[13]
.sym 72938 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 72940 $abc$40840$n5567
.sym 72941 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 72942 basesoc_uart_phy_storage[11]
.sym 72943 $abc$40840$n2372
.sym 72944 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 72946 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 72947 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 72948 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 72949 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 72952 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 72958 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 72961 spiflash_bus_dat_r[6]
.sym 72962 $abc$40840$n5068
.sym 72963 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 72966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 72968 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 72969 $abc$40840$n2516
.sym 72970 $abc$40840$n5068
.sym 72971 spiflash_bus_dat_r[31]
.sym 72972 spiflash_bus_dat_r[5]
.sym 72974 $abc$40840$n5069
.sym 72976 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 72978 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 72979 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 72980 $abc$40840$n4063
.sym 72981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 72982 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 72983 $abc$40840$n3904
.sym 72984 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 72986 $abc$40840$n3895_1
.sym 72987 $abc$40840$n4059
.sym 72989 $abc$40840$n3677_1
.sym 72991 $abc$40840$n5068
.sym 72992 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 72993 $abc$40840$n5069
.sym 72994 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 72997 spiflash_bus_dat_r[6]
.sym 72998 $abc$40840$n3904
.sym 72999 $abc$40840$n3895_1
.sym 73000 $abc$40840$n4063
.sym 73003 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 73004 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 73005 $abc$40840$n5069
.sym 73006 $abc$40840$n5068
.sym 73009 spiflash_bus_dat_r[5]
.sym 73010 $abc$40840$n3904
.sym 73011 $abc$40840$n3895_1
.sym 73012 $abc$40840$n4059
.sym 73015 $abc$40840$n5069
.sym 73016 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 73017 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 73018 $abc$40840$n5068
.sym 73021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 73023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 73024 $abc$40840$n3677_1
.sym 73027 $abc$40840$n5069
.sym 73028 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 73029 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 73030 $abc$40840$n5068
.sym 73034 spiflash_bus_dat_r[31]
.sym 73036 $abc$40840$n3904
.sym 73037 $abc$40840$n2516
.sym 73038 clk12_$glb_clk
.sym 73039 sys_rst_$glb_sr
.sym 73041 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 73043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 73045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 73047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 73048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 73049 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 73050 VexRiscv.CsrPlugin_mepc[7]
.sym 73051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 73052 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 73053 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 73054 $abc$40840$n229
.sym 73055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 73056 VexRiscv.CsrPlugin_mtval[10]
.sym 73057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 73058 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 73059 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 73060 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 73061 VexRiscv._zz_194_[3]
.sym 73062 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 73064 $abc$40840$n5068
.sym 73065 $abc$40840$n5313_1
.sym 73066 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 73067 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 73068 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 73069 $abc$40840$n3904
.sym 73070 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 73071 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 73072 basesoc_vexriscv_ibus_adr[4]
.sym 73073 basesoc_vexriscv_ibus_adr[6]
.sym 73074 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 73075 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 73087 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 73089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 73090 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73092 $abc$40840$n2283
.sym 73095 $abc$40840$n3677_1
.sym 73097 basesoc_dat_w[3]
.sym 73099 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 73100 VexRiscv._zz_255_[4]
.sym 73105 $PACKER_VCC_NET
.sym 73106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73108 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 73112 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 73113 $nextpnr_ICESTORM_LC_18$O
.sym 73116 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 73119 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 73121 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 73122 $PACKER_VCC_NET
.sym 73125 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 73127 $PACKER_VCC_NET
.sym 73128 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 73129 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 73133 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 73134 $PACKER_VCC_NET
.sym 73135 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 73138 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 73139 VexRiscv._zz_255_[4]
.sym 73144 $abc$40840$n3677_1
.sym 73146 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 73147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73150 basesoc_dat_w[3]
.sym 73156 $abc$40840$n3677_1
.sym 73158 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 73159 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73160 $abc$40840$n2283
.sym 73161 clk12_$glb_clk
.sym 73162 sys_rst_$glb_sr
.sym 73164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 73166 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 73168 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 73170 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 73172 VexRiscv._zz_135_[22]
.sym 73173 VexRiscv._zz_135_[22]
.sym 73174 $abc$40840$n2653
.sym 73175 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 73176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73178 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 73180 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 73181 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 73182 VexRiscv._zz_41_[8]
.sym 73183 $abc$40840$n3677_1
.sym 73184 $abc$40840$n233
.sym 73185 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 73186 VexRiscv._zz_192_
.sym 73187 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 73189 VexRiscv.CsrPlugin_hadException
.sym 73190 basesoc_vexriscv_ibus_adr[11]
.sym 73191 grant
.sym 73192 basesoc_vexriscv_ibus_adr[5]
.sym 73193 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 73194 VexRiscv.CsrPlugin_hadException
.sym 73195 $abc$40840$n5084
.sym 73196 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 73197 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 73204 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 73206 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 73207 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 73208 $abc$40840$n5068
.sym 73209 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 73210 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 73211 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 73212 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 73213 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 73215 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 73216 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 73217 $abc$40840$n3355
.sym 73219 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 73221 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 73222 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 73223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 73225 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 73227 VexRiscv._zz_203_
.sym 73228 $abc$40840$n5069
.sym 73231 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 73233 VexRiscv._zz_122_
.sym 73237 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 73238 $abc$40840$n5069
.sym 73239 $abc$40840$n5068
.sym 73240 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 73243 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 73244 $abc$40840$n5068
.sym 73245 $abc$40840$n5069
.sym 73246 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 73249 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 73250 $abc$40840$n5069
.sym 73251 $abc$40840$n5068
.sym 73252 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 73255 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 73256 $abc$40840$n5068
.sym 73257 $abc$40840$n5069
.sym 73258 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 73261 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 73262 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 73263 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 73264 VexRiscv._zz_203_
.sym 73268 $abc$40840$n3355
.sym 73273 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 73274 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 73275 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 73276 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 73279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 73281 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 73282 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 73283 $abc$40840$n2592_$glb_ce
.sym 73284 clk12_$glb_clk
.sym 73285 VexRiscv._zz_122_
.sym 73287 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 73289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 73291 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 73293 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 73296 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 73297 $abc$40840$n3895_1
.sym 73298 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 73299 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 73300 slave_sel_r[1]
.sym 73302 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 73304 basesoc_dat_w[4]
.sym 73305 $abc$40840$n3355
.sym 73307 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 73308 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 73309 $abc$40840$n176
.sym 73310 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 73311 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 73312 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 73313 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 73314 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 73315 $abc$40840$n5431_1
.sym 73316 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 73317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 73318 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 73319 VexRiscv._zz_122_
.sym 73320 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 73321 array_muxed0[10]
.sym 73327 $abc$40840$n5100_1
.sym 73328 $abc$40840$n5065
.sym 73329 $abc$40840$n4439
.sym 73330 $abc$40840$n5099
.sym 73331 $abc$40840$n4034_1
.sym 73333 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 73334 $abc$40840$n5075
.sym 73335 $abc$40840$n4436
.sym 73337 $abc$40840$n5076_1
.sym 73338 $abc$40840$n5088_1
.sym 73339 $abc$40840$n5091_1
.sym 73341 $abc$40840$n5087
.sym 73344 $abc$40840$n4427
.sym 73345 $abc$40840$n4445
.sym 73346 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 73347 $abc$40840$n5086
.sym 73350 $abc$40840$n5098
.sym 73351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 73353 $abc$40840$n5090
.sym 73354 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 73356 $abc$40840$n5074
.sym 73357 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 73358 $abc$40840$n5071
.sym 73360 $abc$40840$n4034_1
.sym 73361 $abc$40840$n5090
.sym 73362 $abc$40840$n4439
.sym 73363 $abc$40840$n5091_1
.sym 73366 $abc$40840$n5065
.sym 73367 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 73368 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 73369 $abc$40840$n4034_1
.sym 73372 $abc$40840$n5074
.sym 73373 $abc$40840$n4427
.sym 73374 $abc$40840$n4034_1
.sym 73375 $abc$40840$n5075
.sym 73378 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 73379 $abc$40840$n5100_1
.sym 73381 $abc$40840$n5071
.sym 73384 $abc$40840$n4034_1
.sym 73385 $abc$40840$n5087
.sym 73386 $abc$40840$n5086
.sym 73387 $abc$40840$n4436
.sym 73390 $abc$40840$n5098
.sym 73391 $abc$40840$n4445
.sym 73392 $abc$40840$n5099
.sym 73393 $abc$40840$n4034_1
.sym 73396 $abc$40840$n5088_1
.sym 73397 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 73398 $abc$40840$n5071
.sym 73402 $abc$40840$n5076_1
.sym 73403 $abc$40840$n5071
.sym 73405 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 73410 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 73412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 73414 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 73416 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 73418 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 73419 $abc$40840$n4063
.sym 73420 $abc$40840$n4373_1
.sym 73421 $abc$40840$n235
.sym 73422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 73423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 73424 $abc$40840$n3720
.sym 73425 $abc$40840$n3972
.sym 73426 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 73427 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 73428 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 73429 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 73430 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 73431 $abc$40840$n3684
.sym 73432 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 73433 $abc$40840$n5086
.sym 73435 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 73436 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 73437 $abc$40840$n5070_1
.sym 73438 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 73439 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 73440 $abc$40840$n2372
.sym 73441 $abc$40840$n7
.sym 73442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 73443 VexRiscv.CsrPlugin_mepc[2]
.sym 73444 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 73450 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 73451 $abc$40840$n235
.sym 73452 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 73454 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 73457 $abc$40840$n5071
.sym 73458 $abc$40840$n5066
.sym 73460 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 73461 VexRiscv.CsrPlugin_hadException
.sym 73462 basesoc_vexriscv_ibus_adr[10]
.sym 73463 grant
.sym 73464 VexRiscv._zz_192_
.sym 73465 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73466 $abc$40840$n5072
.sym 73467 $abc$40840$n5084
.sym 73468 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 73473 basesoc_vexriscv_dbus_adr[10]
.sym 73474 $abc$40840$n5096
.sym 73478 $abc$40840$n5104
.sym 73479 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 73483 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73484 $abc$40840$n235
.sym 73485 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 73486 VexRiscv._zz_192_
.sym 73489 $abc$40840$n5084
.sym 73491 $abc$40840$n5071
.sym 73492 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 73495 $abc$40840$n5072
.sym 73496 $abc$40840$n5066
.sym 73497 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 73498 $abc$40840$n5071
.sym 73501 basesoc_vexriscv_ibus_adr[10]
.sym 73502 grant
.sym 73503 basesoc_vexriscv_dbus_adr[10]
.sym 73507 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 73508 $abc$40840$n5096
.sym 73510 $abc$40840$n5071
.sym 73514 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 73520 $abc$40840$n5104
.sym 73521 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 73522 $abc$40840$n5071
.sym 73527 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 73529 VexRiscv.CsrPlugin_hadException
.sym 73530 clk12_$glb_clk
.sym 73533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 73537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73539 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73542 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 73543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 73544 $abc$40840$n5067_1
.sym 73545 $abc$40840$n235
.sym 73547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 73548 $abc$40840$n4218
.sym 73549 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 73550 basesoc_vexriscv_ibus_adr[10]
.sym 73551 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 73552 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 73553 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 73554 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 73555 VexRiscv._zz_194_[22]
.sym 73556 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 73557 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 73558 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 73559 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 73561 VexRiscv.CsrPlugin_mepc[5]
.sym 73562 basesoc_vexriscv_ibus_adr[6]
.sym 73563 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 73564 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 73565 $abc$40840$n3622
.sym 73566 VexRiscv.CsrPlugin_mepc[3]
.sym 73567 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73573 $abc$40840$n6821_1
.sym 73575 $abc$40840$n6817_1
.sym 73576 $abc$40840$n6819_1
.sym 73577 $abc$40840$n5095
.sym 73580 $abc$40840$n5082_1
.sym 73582 $abc$40840$n5083
.sym 73584 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 73585 $abc$40840$n5094_1
.sym 73587 $abc$40840$n5103_1
.sym 73589 $abc$40840$n4442
.sym 73592 $abc$40840$n4034_1
.sym 73593 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 73595 $abc$40840$n5102
.sym 73596 $abc$40840$n4218
.sym 73597 $abc$40840$n5070_1
.sym 73600 $abc$40840$n4433
.sym 73601 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 73602 $abc$40840$n4448
.sym 73603 VexRiscv.CsrPlugin_mepc[2]
.sym 73604 $abc$40840$n5067_1
.sym 73606 $abc$40840$n5067_1
.sym 73607 $abc$40840$n5070_1
.sym 73608 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 73609 VexRiscv.CsrPlugin_mepc[2]
.sym 73613 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 73618 $abc$40840$n5102
.sym 73619 $abc$40840$n4034_1
.sym 73620 $abc$40840$n4448
.sym 73621 $abc$40840$n5103_1
.sym 73626 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 73631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 73636 $abc$40840$n4034_1
.sym 73637 $abc$40840$n4433
.sym 73638 $abc$40840$n5082_1
.sym 73639 $abc$40840$n5083
.sym 73642 $abc$40840$n4442
.sym 73643 $abc$40840$n5094_1
.sym 73644 $abc$40840$n5095
.sym 73645 $abc$40840$n4034_1
.sym 73648 $abc$40840$n4218
.sym 73649 $abc$40840$n6821_1
.sym 73650 $abc$40840$n6819_1
.sym 73651 $abc$40840$n6817_1
.sym 73652 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 73653 clk12_$glb_clk
.sym 73655 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 73656 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 73657 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 73658 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 73659 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 73660 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 73661 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 73662 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 73664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 73666 VexRiscv.decode_to_execute_IS_DIV
.sym 73667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 73668 $abc$40840$n4004_1
.sym 73669 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 73670 VexRiscv._zz_190_
.sym 73671 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 73672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73674 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 73675 VexRiscv._zz_192_
.sym 73676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 73677 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 73678 $abc$40840$n5491
.sym 73679 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 73680 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 73681 VexRiscv.CsrPlugin_mepc[13]
.sym 73682 basesoc_vexriscv_ibus_adr[9]
.sym 73683 basesoc_vexriscv_ibus_adr[11]
.sym 73684 basesoc_vexriscv_ibus_adr[14]
.sym 73685 basesoc_vexriscv_ibus_adr[10]
.sym 73686 $abc$40840$n3610
.sym 73687 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 73688 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 73689 VexRiscv._zz_335_
.sym 73690 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 73697 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 73698 $abc$40840$n2656
.sym 73699 VexRiscv.CsrPlugin_mepc[8]
.sym 73701 VexRiscv.CsrPlugin_mepc[14]
.sym 73702 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 73703 $abc$40840$n5067_1
.sym 73705 $abc$40840$n5070_1
.sym 73706 $abc$40840$n4017
.sym 73707 VexRiscv.CsrPlugin_mepc[13]
.sym 73708 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 73709 VexRiscv.memory_arbitration_isValid
.sym 73710 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 73711 $abc$40840$n5067_1
.sym 73713 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 73715 VexRiscv._zz_335_
.sym 73716 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 73718 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 73720 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 73721 VexRiscv.CsrPlugin_mepc[5]
.sym 73722 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 73723 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 73726 VexRiscv.CsrPlugin_mepc[3]
.sym 73727 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 73729 $abc$40840$n5067_1
.sym 73730 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 73731 $abc$40840$n5070_1
.sym 73732 VexRiscv.CsrPlugin_mepc[3]
.sym 73735 VexRiscv._zz_335_
.sym 73741 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 73742 $abc$40840$n4017
.sym 73743 VexRiscv.memory_arbitration_isValid
.sym 73744 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 73747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 73748 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 73749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 73750 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 73753 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 73754 VexRiscv.CsrPlugin_mepc[8]
.sym 73755 $abc$40840$n5070_1
.sym 73756 $abc$40840$n5067_1
.sym 73759 $abc$40840$n5067_1
.sym 73760 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 73761 VexRiscv.CsrPlugin_mepc[14]
.sym 73762 $abc$40840$n5070_1
.sym 73765 $abc$40840$n5070_1
.sym 73766 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 73767 VexRiscv.CsrPlugin_mepc[13]
.sym 73768 $abc$40840$n5067_1
.sym 73771 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 73772 $abc$40840$n5070_1
.sym 73773 $abc$40840$n5067_1
.sym 73774 VexRiscv.CsrPlugin_mepc[5]
.sym 73775 $abc$40840$n2656
.sym 73776 clk12_$glb_clk
.sym 73778 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 73779 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 73780 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 73781 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 73782 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 73783 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 73784 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 73785 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 73787 array_muxed0[12]
.sym 73788 $abc$40840$n3615
.sym 73789 basesoc_uart_tx_fifo_consume[0]
.sym 73790 basesoc_vexriscv_ibus_adr[17]
.sym 73791 $abc$40840$n5070_1
.sym 73792 basesoc_vexriscv_ibus_adr[18]
.sym 73794 $abc$40840$n6817_1
.sym 73795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 73796 VexRiscv._zz_29_
.sym 73797 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 73798 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 73799 VexRiscv.lastStageIsFiring
.sym 73801 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 73802 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 73803 $abc$40840$n3895_1
.sym 73804 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 73805 basesoc_vexriscv_ibus_adr[22]
.sym 73806 basesoc_vexriscv_ibus_adr[19]
.sym 73807 $PACKER_VCC_NET
.sym 73808 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 73809 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 73810 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 73811 $abc$40840$n6675
.sym 73812 VexRiscv.CsrPlugin_mepc[31]
.sym 73813 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 73819 VexRiscv.CsrPlugin_mepc[31]
.sym 73820 $abc$40840$n200
.sym 73821 $abc$40840$n3621
.sym 73822 $abc$40840$n3620
.sym 73824 $abc$40840$n6697
.sym 73825 $abc$40840$n6693
.sym 73827 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 73829 $abc$40840$n3621
.sym 73830 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 73831 $abc$40840$n3616
.sym 73832 $abc$40840$n198
.sym 73834 count[0]
.sym 73835 $abc$40840$n3622
.sym 73837 $PACKER_VCC_NET
.sym 73838 VexRiscv.CsrPlugin_mepc[30]
.sym 73840 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 73843 $abc$40840$n5070_1
.sym 73845 VexRiscv.CsrPlugin_mepc[7]
.sym 73846 $abc$40840$n3610
.sym 73848 $abc$40840$n5070_1
.sym 73849 $abc$40840$n202
.sym 73850 $abc$40840$n5067_1
.sym 73852 $abc$40840$n5070_1
.sym 73853 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 73854 $abc$40840$n5067_1
.sym 73855 VexRiscv.CsrPlugin_mepc[30]
.sym 73858 $abc$40840$n3621
.sym 73860 $abc$40840$n3616
.sym 73861 $abc$40840$n3622
.sym 73864 count[0]
.sym 73865 $abc$40840$n200
.sym 73866 $abc$40840$n198
.sym 73867 $abc$40840$n202
.sym 73870 $abc$40840$n3616
.sym 73871 $abc$40840$n3622
.sym 73872 $abc$40840$n3620
.sym 73873 $abc$40840$n3621
.sym 73876 VexRiscv.CsrPlugin_mepc[31]
.sym 73877 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 73878 $abc$40840$n5067_1
.sym 73879 $abc$40840$n5070_1
.sym 73883 $abc$40840$n3610
.sym 73885 $abc$40840$n6693
.sym 73888 $abc$40840$n3610
.sym 73891 $abc$40840$n6697
.sym 73894 $abc$40840$n5070_1
.sym 73895 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 73896 VexRiscv.CsrPlugin_mepc[7]
.sym 73897 $abc$40840$n5067_1
.sym 73898 $PACKER_VCC_NET
.sym 73899 clk12_$glb_clk
.sym 73911 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 73912 VexRiscv._zz_47_[0]
.sym 73913 $abc$40840$n235
.sym 73914 $abc$40840$n200
.sym 73915 $abc$40840$n198
.sym 73916 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 73917 $abc$40840$n6712
.sym 73918 $abc$40840$n4006_1
.sym 73919 $abc$40840$n3616
.sym 73920 VexRiscv.CsrPlugin_interrupt_valid
.sym 73921 $abc$40840$n6693
.sym 73922 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 73923 array_muxed1[5]
.sym 73924 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 73925 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 73926 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 73927 VexRiscv._zz_286_[10]
.sym 73928 $abc$40840$n3615
.sym 73929 $abc$40840$n7
.sym 73930 $abc$40840$n5365_1
.sym 73931 VexRiscv.memory_arbitration_isValid
.sym 73932 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 73933 $abc$40840$n2372
.sym 73934 $abc$40840$n202
.sym 73935 VexRiscv._zz_286_[4]
.sym 73936 VexRiscv.CsrPlugin_mepc[14]
.sym 73945 $abc$40840$n6673
.sym 73946 $abc$40840$n6659
.sym 73947 $abc$40840$n3611
.sym 73948 $abc$40840$n3896_1
.sym 73951 count[5]
.sym 73953 count[8]
.sym 73954 $abc$40840$n6679
.sym 73955 $abc$40840$n6669
.sym 73959 $abc$40840$n3900_1
.sym 73963 count[7]
.sym 73965 count[0]
.sym 73966 count[10]
.sym 73969 $PACKER_VCC_NET
.sym 73971 $abc$40840$n6675
.sym 73976 $abc$40840$n6679
.sym 73978 $abc$40840$n3611
.sym 73982 $abc$40840$n6669
.sym 73983 $abc$40840$n3611
.sym 73987 count[8]
.sym 73988 count[10]
.sym 73989 count[5]
.sym 73990 count[7]
.sym 73993 $abc$40840$n3611
.sym 73994 $abc$40840$n6675
.sym 73999 $PACKER_VCC_NET
.sym 74002 count[0]
.sym 74005 $abc$40840$n3611
.sym 74007 $abc$40840$n6673
.sym 74011 $abc$40840$n3896_1
.sym 74014 $abc$40840$n3900_1
.sym 74017 $abc$40840$n3611
.sym 74020 $abc$40840$n6659
.sym 74021 $PACKER_VCC_NET
.sym 74022 clk12_$glb_clk
.sym 74023 sys_rst_$glb_sr
.sym 74025 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 74026 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 74027 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 74028 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 74029 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 74030 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 74031 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 74035 VexRiscv._zz_37_[0]
.sym 74037 $abc$40840$n235
.sym 74038 VexRiscv.CsrPlugin_hadException
.sym 74039 $abc$40840$n6673
.sym 74040 count[5]
.sym 74042 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 74043 $abc$40840$n235
.sym 74045 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 74046 $abc$40840$n5322_1
.sym 74047 $abc$40840$n2871
.sym 74048 VexRiscv.CsrPlugin_mepc[25]
.sym 74049 $abc$40840$n3618
.sym 74050 VexRiscv.CsrPlugin_mepc[3]
.sym 74051 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 74052 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 74053 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 74055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 74056 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 74057 $abc$40840$n5170_1
.sym 74058 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 74059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 74065 $abc$40840$n5343_1
.sym 74067 VexRiscv.lastStageIsFiring
.sym 74070 $abc$40840$n5226_1
.sym 74072 $abc$40840$n5387_1
.sym 74073 $abc$40840$n5351_1
.sym 74080 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 74081 $abc$40840$n2653
.sym 74084 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 74085 $abc$40840$n5337_1
.sym 74088 VexRiscv._zz_286_[7]
.sym 74091 VexRiscv.lastStagePc[14]
.sym 74092 VexRiscv._zz_334_
.sym 74093 VexRiscv._zz_286_[5]
.sym 74095 VexRiscv._zz_335_
.sym 74096 VexRiscv.CsrPlugin_mepc[14]
.sym 74098 $abc$40840$n2653
.sym 74100 VexRiscv.CsrPlugin_mepc[14]
.sym 74101 VexRiscv.lastStagePc[14]
.sym 74104 VexRiscv._zz_286_[5]
.sym 74106 $abc$40840$n5226_1
.sym 74111 VexRiscv._zz_286_[7]
.sym 74113 $abc$40840$n5226_1
.sym 74117 VexRiscv._zz_334_
.sym 74118 $abc$40840$n5351_1
.sym 74119 $abc$40840$n5337_1
.sym 74122 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 74124 $abc$40840$n5337_1
.sym 74125 $abc$40840$n5387_1
.sym 74128 VexRiscv._zz_335_
.sym 74129 $abc$40840$n5343_1
.sym 74131 $abc$40840$n5337_1
.sym 74134 VexRiscv.lastStageIsFiring
.sym 74137 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 74145 clk12_$glb_clk
.sym 74157 VexRiscv.CsrPlugin_mtval[15]
.sym 74158 $abc$40840$n13
.sym 74159 $abc$40840$n5343_1
.sym 74160 $abc$40840$n5067_1
.sym 74161 VexRiscv.CsrPlugin_mepc[3]
.sym 74162 basesoc_vexriscv_ibus_adr[25]
.sym 74163 $abc$40840$n3998
.sym 74164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 74165 $abc$40840$n233
.sym 74166 VexRiscv._zz_35_[31]
.sym 74167 VexRiscv.CsrPlugin_mepc[7]
.sym 74168 $abc$40840$n5387_1
.sym 74169 $abc$40840$n5351_1
.sym 74170 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 74171 $abc$40840$n5337_1
.sym 74172 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 74173 VexRiscv.CsrPlugin_mepc[13]
.sym 74174 $abc$40840$n5070_1
.sym 74175 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 74176 VexRiscv.CsrPlugin_mepc[25]
.sym 74178 grant
.sym 74179 $abc$40840$n3689
.sym 74180 basesoc_vexriscv_ibus_adr[24]
.sym 74181 VexRiscv._zz_335_
.sym 74182 $abc$40840$n2285
.sym 74188 $abc$40840$n5226_1
.sym 74190 VexRiscv._zz_192_
.sym 74191 $abc$40840$n235
.sym 74192 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 74193 VexRiscv._zz_287_[2]
.sym 74195 VexRiscv._zz_32_[1]
.sym 74196 $abc$40840$n5239
.sym 74199 VexRiscv._zz_286_[10]
.sym 74201 $abc$40840$n7
.sym 74204 VexRiscv._zz_286_[2]
.sym 74205 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 74206 $abc$40840$n2285
.sym 74207 VexRiscv._zz_286_[4]
.sym 74208 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 74210 VexRiscv._zz_287_[4]
.sym 74211 $abc$40840$n13
.sym 74214 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74217 $abc$40840$n4212
.sym 74218 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 74219 VexRiscv._zz_152_
.sym 74221 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 74222 $abc$40840$n235
.sym 74223 VexRiscv._zz_192_
.sym 74224 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 74228 $abc$40840$n7
.sym 74233 VexRiscv._zz_287_[4]
.sym 74234 VexRiscv._zz_286_[4]
.sym 74235 $abc$40840$n5226_1
.sym 74236 VexRiscv._zz_32_[1]
.sym 74239 $abc$40840$n5239
.sym 74240 $abc$40840$n4212
.sym 74241 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74242 VexRiscv._zz_152_
.sym 74245 $abc$40840$n5226_1
.sym 74246 VexRiscv._zz_287_[2]
.sym 74247 VexRiscv._zz_286_[2]
.sym 74248 VexRiscv._zz_32_[1]
.sym 74253 $abc$40840$n13
.sym 74257 VexRiscv._zz_286_[10]
.sym 74259 $abc$40840$n5226_1
.sym 74263 $abc$40840$n235
.sym 74264 VexRiscv._zz_192_
.sym 74265 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 74266 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 74267 $abc$40840$n2285
.sym 74268 clk12_$glb_clk
.sym 74280 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 74281 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 74282 $abc$40840$n5239
.sym 74283 VexRiscv._zz_32_[1]
.sym 74284 VexRiscv._zz_192_
.sym 74285 VexRiscv._zz_170_[0]
.sym 74286 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 74287 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 74289 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 74290 $abc$40840$n3925
.sym 74291 VexRiscv._zz_32_[1]
.sym 74292 $abc$40840$n5226_1
.sym 74294 $abc$40840$n2656
.sym 74295 VexRiscv._zz_319_
.sym 74296 VexRiscv.CsrPlugin_mepc[31]
.sym 74297 basesoc_vexriscv_ibus_adr[22]
.sym 74298 VexRiscv._zz_152_
.sym 74299 $PACKER_VCC_NET
.sym 74300 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 74301 VexRiscv._zz_47_[1]
.sym 74302 $abc$40840$n2656
.sym 74303 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 74304 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 74305 VexRiscv._zz_152_
.sym 74312 $abc$40840$n235
.sym 74313 $abc$40840$n2656
.sym 74315 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 74316 VexRiscv._zz_32_[0]
.sym 74317 $abc$40840$n5067_1
.sym 74319 VexRiscv._zz_286_[0]
.sym 74320 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 74324 VexRiscv._zz_152_
.sym 74325 $abc$40840$n6783_1
.sym 74326 VexRiscv._zz_32_[1]
.sym 74327 VexRiscv._zz_192_
.sym 74328 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74330 VexRiscv.CsrPlugin_mepc[22]
.sym 74331 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 74332 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 74334 $abc$40840$n5070_1
.sym 74335 $abc$40840$n4212
.sym 74336 VexRiscv._zz_287_[0]
.sym 74340 $abc$40840$n5226_1
.sym 74341 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 74342 $abc$40840$n5243
.sym 74344 VexRiscv._zz_32_[1]
.sym 74345 $abc$40840$n6783_1
.sym 74346 VexRiscv._zz_152_
.sym 74347 VexRiscv._zz_32_[0]
.sym 74350 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 74351 VexRiscv._zz_192_
.sym 74352 $abc$40840$n235
.sym 74353 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 74356 $abc$40840$n5067_1
.sym 74357 $abc$40840$n5070_1
.sym 74358 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 74359 VexRiscv.CsrPlugin_mepc[22]
.sym 74363 VexRiscv._zz_152_
.sym 74365 $abc$40840$n5226_1
.sym 74368 $abc$40840$n5243
.sym 74369 $abc$40840$n4212
.sym 74370 VexRiscv._zz_152_
.sym 74371 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74377 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 74380 VexRiscv._zz_287_[0]
.sym 74381 VexRiscv._zz_286_[0]
.sym 74382 VexRiscv._zz_32_[1]
.sym 74383 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74386 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 74390 $abc$40840$n2656
.sym 74391 clk12_$glb_clk
.sym 74401 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 74403 VexRiscv.CsrPlugin_mtval[4]
.sym 74405 VexRiscv._zz_286_[0]
.sym 74406 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 74407 basesoc_dat_w[7]
.sym 74408 $abc$40840$n3951
.sym 74410 $abc$40840$n8284
.sym 74411 VexRiscv._zz_32_[1]
.sym 74414 VexRiscv._zz_32_[1]
.sym 74415 VexRiscv._zz_334_
.sym 74416 $abc$40840$n8284
.sym 74417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74418 $abc$40840$n2372
.sym 74419 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 74420 $abc$40840$n3615
.sym 74422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 74423 VexRiscv._zz_286_[10]
.sym 74425 VexRiscv._zz_192_
.sym 74426 VexRiscv._zz_286_[4]
.sym 74427 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 74428 VexRiscv.memory_arbitration_isValid
.sym 74434 $abc$40840$n235
.sym 74435 VexRiscv.memory_arbitration_isValid
.sym 74436 VexRiscv._zz_192_
.sym 74437 $abc$40840$n3692
.sym 74439 basesoc_vexriscv_dbus_adr[21]
.sym 74440 VexRiscv._zz_10_[0]
.sym 74442 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 74445 VexRiscv._zz_288_[14]
.sym 74446 VexRiscv._zz_151_[14]
.sym 74447 $abc$40840$n4212
.sym 74448 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 74449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74450 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 74451 $abc$40840$n3689
.sym 74452 basesoc_vexriscv_ibus_adr[21]
.sym 74453 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 74456 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74457 $abc$40840$n5249
.sym 74458 VexRiscv._zz_152_
.sym 74460 $abc$40840$n3694_1
.sym 74461 grant
.sym 74462 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 74465 VexRiscv.execute_to_memory_IS_DIV
.sym 74467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 74468 $abc$40840$n3689
.sym 74469 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74470 $abc$40840$n3692
.sym 74473 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 74474 $abc$40840$n235
.sym 74475 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 74476 VexRiscv._zz_192_
.sym 74479 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74480 $abc$40840$n5249
.sym 74481 $abc$40840$n4212
.sym 74482 VexRiscv._zz_152_
.sym 74486 grant
.sym 74487 basesoc_vexriscv_dbus_adr[21]
.sym 74488 basesoc_vexriscv_ibus_adr[21]
.sym 74491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 74492 $abc$40840$n3694_1
.sym 74493 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74498 VexRiscv._zz_10_[0]
.sym 74503 VexRiscv.execute_to_memory_IS_DIV
.sym 74504 VexRiscv.memory_arbitration_isValid
.sym 74506 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 74509 VexRiscv._zz_151_[14]
.sym 74511 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 74512 VexRiscv._zz_288_[14]
.sym 74513 $abc$40840$n2592_$glb_ce
.sym 74514 clk12_$glb_clk
.sym 74524 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 74528 $abc$40840$n235
.sym 74529 VexRiscv.decode_to_execute_RS2[9]
.sym 74530 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 74531 $abc$40840$n3692
.sym 74532 $abc$40840$n5461_1
.sym 74533 VexRiscv._zz_288_[14]
.sym 74534 VexRiscv.decode_to_execute_RS2[23]
.sym 74535 VexRiscv._zz_194_[22]
.sym 74536 $abc$40840$n5410_1
.sym 74537 VexRiscv.externalInterruptArray_regNext[0]
.sym 74538 $abc$40840$n3932
.sym 74540 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 74541 $abc$40840$n5600
.sym 74542 VexRiscv._zz_194_[21]
.sym 74543 $abc$40840$n5249
.sym 74544 VexRiscv._zz_194_[14]
.sym 74545 VexRiscv._zz_37_[1]
.sym 74546 $abc$40840$n3694_1
.sym 74547 VexRiscv.CsrPlugin_mepc[3]
.sym 74548 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 74549 VexRiscv._zz_319_
.sym 74550 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 74557 VexRiscv._zz_37_[0]
.sym 74558 VexRiscv._zz_288_[20]
.sym 74559 $abc$40840$n233
.sym 74561 VexRiscv._zz_37_[1]
.sym 74562 VexRiscv.execute_arbitration_isValid
.sym 74563 VexRiscv._zz_36_[3]
.sym 74564 VexRiscv._zz_151_[14]
.sym 74565 $abc$40840$n4636_1
.sym 74566 VexRiscv._zz_47_[0]
.sym 74568 VexRiscv._zz_36_[23]
.sym 74569 VexRiscv._zz_49_[0]
.sym 74571 VexRiscv._zz_47_[1]
.sym 74572 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 74573 VexRiscv._zz_49_[1]
.sym 74574 VexRiscv._zz_36_[20]
.sym 74577 $abc$40840$n4106
.sym 74581 VexRiscv.decode_to_execute_IS_DIV
.sym 74586 VexRiscv._zz_151_[20]
.sym 74587 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 74590 $abc$40840$n4106
.sym 74591 VexRiscv._zz_151_[14]
.sym 74592 VexRiscv._zz_49_[1]
.sym 74593 VexRiscv._zz_49_[0]
.sym 74596 VexRiscv.decode_to_execute_IS_DIV
.sym 74602 VexRiscv._zz_37_[0]
.sym 74604 VexRiscv._zz_37_[1]
.sym 74605 VexRiscv.execute_arbitration_isValid
.sym 74611 VexRiscv._zz_36_[3]
.sym 74615 VexRiscv._zz_288_[20]
.sym 74616 VexRiscv._zz_151_[20]
.sym 74617 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 74623 VexRiscv._zz_36_[23]
.sym 74627 VexRiscv._zz_36_[20]
.sym 74632 VexRiscv._zz_47_[1]
.sym 74633 VexRiscv._zz_47_[0]
.sym 74634 $abc$40840$n4636_1
.sym 74635 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 74636 $abc$40840$n233
.sym 74637 clk12_$glb_clk
.sym 74647 $abc$40840$n2653
.sym 74649 VexRiscv._zz_135_[22]
.sym 74652 VexRiscv._zz_287_[1]
.sym 74653 basesoc_uart_phy_storage[14]
.sym 74654 $abc$40840$n4523
.sym 74655 $abc$40840$n5243
.sym 74656 VexRiscv._zz_192_
.sym 74657 basesoc_uart_phy_storage[15]
.sym 74658 basesoc_dat_w[6]
.sym 74659 VexRiscv.CsrPlugin_mtval[28]
.sym 74660 $abc$40840$n233
.sym 74661 $abc$40840$n2653
.sym 74662 VexRiscv._zz_47_[0]
.sym 74664 VexRiscv.CsrPlugin_mepc[13]
.sym 74665 VexRiscv._zz_335_
.sym 74666 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 74667 $abc$40840$n5337_1
.sym 74668 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 74669 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 74670 VexRiscv._zz_170_[0]
.sym 74671 VexRiscv._zz_311_
.sym 74672 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 74673 VexRiscv.decode_to_execute_RS2[26]
.sym 74674 $abc$40840$n2641
.sym 74680 $abc$40840$n4740_1
.sym 74681 $abc$40840$n6744
.sym 74683 $abc$40840$n7075
.sym 74684 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 74685 VexRiscv._zz_49_[1]
.sym 74686 VexRiscv._zz_32_[1]
.sym 74687 $abc$40840$n6729
.sym 74688 $abc$40840$n5251
.sym 74691 $abc$40840$n4178
.sym 74692 $abc$40840$n4345
.sym 74693 $abc$40840$n6704
.sym 74694 $abc$40840$n4347
.sym 74695 VexRiscv._zz_285_[2]
.sym 74696 $abc$40840$n4212
.sym 74698 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74701 $abc$40840$n3926
.sym 74702 VexRiscv._zz_49_[0]
.sym 74703 $abc$40840$n4422
.sym 74704 basesoc_uart_phy_rx_busy
.sym 74705 $abc$40840$n4637
.sym 74706 VexRiscv._zz_151_[20]
.sym 74709 $abc$40840$n3932
.sym 74710 VexRiscv._zz_152_
.sym 74713 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 74714 $abc$40840$n4347
.sym 74719 VexRiscv._zz_49_[1]
.sym 74720 $abc$40840$n4178
.sym 74721 VexRiscv._zz_151_[20]
.sym 74722 VexRiscv._zz_49_[0]
.sym 74726 $abc$40840$n7075
.sym 74728 basesoc_uart_phy_rx_busy
.sym 74731 VexRiscv._zz_152_
.sym 74732 $abc$40840$n4212
.sym 74733 $abc$40840$n5251
.sym 74734 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74737 $abc$40840$n4740_1
.sym 74738 $abc$40840$n6744
.sym 74739 $abc$40840$n3932
.sym 74740 $abc$40840$n4345
.sym 74743 $abc$40840$n6729
.sym 74744 $abc$40840$n3932
.sym 74746 $abc$40840$n4637
.sym 74750 $abc$40840$n4422
.sym 74751 $abc$40840$n6704
.sym 74752 $abc$40840$n3926
.sym 74756 VexRiscv._zz_32_[1]
.sym 74757 VexRiscv._zz_152_
.sym 74758 VexRiscv._zz_285_[2]
.sym 74760 clk12_$glb_clk
.sym 74761 sys_rst_$glb_sr
.sym 74772 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 74773 basesoc_uart_tx_fifo_consume[0]
.sym 74774 $abc$40840$n5251
.sym 74775 VexRiscv._zz_170_[0]
.sym 74776 $abc$40840$n3920
.sym 74777 $abc$40840$n4178
.sym 74778 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 74779 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74780 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 74781 $abc$40840$n6649
.sym 74782 VexRiscv._zz_32_[1]
.sym 74784 VexRiscv._zz_160_
.sym 74785 VexRiscv._zz_129_[6]
.sym 74786 $abc$40840$n2656
.sym 74787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 74788 VexRiscv._zz_47_[1]
.sym 74789 basesoc_vexriscv_ibus_adr[22]
.sym 74790 $abc$40840$n3926
.sym 74791 $abc$40840$n4637
.sym 74792 VexRiscv.CsrPlugin_mepc[31]
.sym 74793 VexRiscv._zz_41_[26]
.sym 74795 VexRiscv._zz_319_
.sym 74796 VexRiscv._zz_152_
.sym 74797 $PACKER_VCC_NET
.sym 74803 $abc$40840$n6657_1
.sym 74804 VexRiscv._zz_151_[3]
.sym 74805 $abc$40840$n5621
.sym 74806 $abc$40840$n6702_1
.sym 74807 $abc$40840$n5599
.sym 74808 VexRiscv._zz_152_
.sym 74809 VexRiscv._zz_194_[22]
.sym 74810 $abc$40840$n5620_1
.sym 74811 $abc$40840$n5600
.sym 74812 VexRiscv._zz_32_[1]
.sym 74814 VexRiscv._zz_194_[21]
.sym 74815 $abc$40840$n5247_1
.sym 74816 VexRiscv._zz_152_
.sym 74817 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 74819 VexRiscv._zz_319_
.sym 74820 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74821 VexRiscv._zz_49_[1]
.sym 74822 VexRiscv._zz_49_[0]
.sym 74823 VexRiscv._zz_47_[0]
.sym 74825 $abc$40840$n3932
.sym 74826 $abc$40840$n4434
.sym 74827 $abc$40840$n6824_1
.sym 74828 VexRiscv._zz_285_[1]
.sym 74830 VexRiscv._zz_47_[1]
.sym 74831 VexRiscv._zz_311_
.sym 74832 $abc$40840$n4212
.sym 74836 VexRiscv._zz_47_[1]
.sym 74837 $abc$40840$n6702_1
.sym 74838 VexRiscv._zz_47_[0]
.sym 74839 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 74843 $abc$40840$n5621
.sym 74844 $abc$40840$n5620_1
.sym 74845 VexRiscv._zz_319_
.sym 74848 $abc$40840$n5599
.sym 74849 $abc$40840$n5600
.sym 74850 VexRiscv._zz_319_
.sym 74854 VexRiscv._zz_49_[0]
.sym 74855 $abc$40840$n6657_1
.sym 74856 VexRiscv._zz_151_[3]
.sym 74857 VexRiscv._zz_49_[1]
.sym 74860 VexRiscv._zz_285_[1]
.sym 74862 VexRiscv._zz_32_[1]
.sym 74863 VexRiscv._zz_152_
.sym 74866 $abc$40840$n4434
.sym 74867 $abc$40840$n3932
.sym 74868 $abc$40840$n6824_1
.sym 74872 $abc$40840$n4212
.sym 74873 $abc$40840$n5247_1
.sym 74874 VexRiscv._zz_152_
.sym 74875 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 74879 VexRiscv._zz_194_[22]
.sym 74880 VexRiscv._zz_311_
.sym 74881 VexRiscv._zz_194_[21]
.sym 74883 clk12_$glb_clk
.sym 74884 $abc$40840$n233_$glb_sr
.sym 74897 VexRiscv._zz_36_[2]
.sym 74898 VexRiscv._zz_286_[0]
.sym 74899 VexRiscv._zz_47_[1]
.sym 74900 $abc$40840$n2572
.sym 74901 VexRiscv._zz_151_[0]
.sym 74902 $abc$40840$n4358_1
.sym 74903 $abc$40840$n5481_1
.sym 74904 VexRiscv._zz_152_
.sym 74905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 74906 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 74907 $abc$40840$n6657_1
.sym 74908 VexRiscv._zz_32_[1]
.sym 74909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74910 VexRiscv._zz_199_[27]
.sym 74911 $abc$40840$n2372
.sym 74912 $abc$40840$n3615
.sym 74913 VexRiscv._zz_286_[4]
.sym 74914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 74915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 74916 VexRiscv._zz_47_[1]
.sym 74918 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 74919 $abc$40840$n4350
.sym 74926 $abc$40840$n4212
.sym 74928 basesoc_uart_tx_fifo_consume[0]
.sym 74929 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 74931 $abc$40840$n6690_1
.sym 74932 $abc$40840$n4387
.sym 74933 $abc$40840$n6691_1
.sym 74934 $abc$40840$n6651_1
.sym 74935 VexRiscv._zz_47_[1]
.sym 74936 VexRiscv._zz_47_[0]
.sym 74937 $abc$40840$n2372
.sym 74938 $abc$40840$n6692
.sym 74939 $abc$40840$n3932
.sym 74940 VexRiscv._zz_49_[0]
.sym 74941 $abc$40840$n4382_1
.sym 74943 $abc$40840$n6689_1
.sym 74944 VexRiscv._zz_151_[1]
.sym 74946 $abc$40840$n4361_1
.sym 74947 VexRiscv._zz_151_[2]
.sym 74948 VexRiscv._zz_49_[1]
.sym 74949 VexRiscv._zz_199_[26]
.sym 74950 $abc$40840$n3926
.sym 74951 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74952 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 74953 VexRiscv._zz_41_[26]
.sym 74954 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 74955 VexRiscv._zz_151_[0]
.sym 74957 $PACKER_VCC_NET
.sym 74959 $abc$40840$n4382_1
.sym 74960 $abc$40840$n3926
.sym 74962 $abc$40840$n6692
.sym 74965 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 74966 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74967 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 74968 $abc$40840$n4361_1
.sym 74971 $PACKER_VCC_NET
.sym 74973 basesoc_uart_tx_fifo_consume[0]
.sym 74978 $abc$40840$n4212
.sym 74979 VexRiscv._zz_199_[26]
.sym 74980 VexRiscv._zz_41_[26]
.sym 74984 $abc$40840$n6690_1
.sym 74985 $abc$40840$n3932
.sym 74986 $abc$40840$n6691_1
.sym 74989 $abc$40840$n6689_1
.sym 74990 VexRiscv._zz_151_[0]
.sym 74991 VexRiscv._zz_151_[2]
.sym 74992 VexRiscv.execute_LightShifterPlugin_isActive
.sym 74995 VexRiscv._zz_49_[1]
.sym 74996 VexRiscv._zz_49_[0]
.sym 74997 VexRiscv._zz_151_[1]
.sym 74998 $abc$40840$n6651_1
.sym 75001 VexRiscv._zz_47_[0]
.sym 75002 $abc$40840$n4387
.sym 75003 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 75004 VexRiscv._zz_47_[1]
.sym 75005 $abc$40840$n2372
.sym 75006 clk12_$glb_clk
.sym 75007 sys_rst_$glb_sr
.sym 75020 VexRiscv._zz_286_[3]
.sym 75021 VexRiscv._zz_286_[9]
.sym 75023 $abc$40840$n3929
.sym 75024 basesoc_vexriscv_ibus_adr[9]
.sym 75026 $PACKER_GND_NET
.sym 75027 VexRiscv._zz_152_
.sym 75028 VexRiscv._zz_335_
.sym 75029 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 75030 $abc$40840$n6651_1
.sym 75032 $abc$40840$n4361_1
.sym 75033 VexRiscv._zz_151_[2]
.sym 75034 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 75036 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 75037 VexRiscv._zz_37_[1]
.sym 75038 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 75040 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 75041 $abc$40840$n4434
.sym 75042 VexRiscv._zz_47_[1]
.sym 75043 VexRiscv.CsrPlugin_mepc[5]
.sym 75049 sys_rst
.sym 75052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75054 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 75056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 75057 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 75060 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75061 $abc$40840$n3699
.sym 75062 $abc$40840$n4212
.sym 75063 VexRiscv._zz_199_[7]
.sym 75066 VexRiscv._zz_135_[22]
.sym 75067 basesoc_ctrl_reset_reset_r
.sym 75069 VexRiscv._zz_41_[7]
.sym 75070 VexRiscv._zz_199_[27]
.sym 75071 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 75074 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 75075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 75077 VexRiscv._zz_41_[27]
.sym 75080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 75082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 75083 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 75084 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 75085 VexRiscv._zz_135_[22]
.sym 75088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 75090 $abc$40840$n3699
.sym 75094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 75095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75096 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 75097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 75100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 75101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 75102 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 75103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 75106 basesoc_ctrl_reset_reset_r
.sym 75108 sys_rst
.sym 75112 VexRiscv._zz_199_[27]
.sym 75114 VexRiscv._zz_41_[27]
.sym 75115 $abc$40840$n4212
.sym 75119 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 75124 VexRiscv._zz_199_[7]
.sym 75125 $abc$40840$n4212
.sym 75127 VexRiscv._zz_41_[7]
.sym 75128 $abc$40840$n2592_$glb_ce
.sym 75129 clk12_$glb_clk
.sym 75139 $abc$40840$n4874
.sym 75144 basesoc_dat_w[3]
.sym 75145 VexRiscv._zz_286_[7]
.sym 75146 $abc$40840$n297
.sym 75147 $abc$40840$n4039
.sym 75148 VexRiscv._zz_41_[2]
.sym 75149 $abc$40840$n3699
.sym 75150 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 75151 $abc$40840$n4712_1
.sym 75152 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 75153 $abc$40840$n13
.sym 75154 VexRiscv._zz_151_[12]
.sym 75155 VexRiscv._zz_151_[4]
.sym 75156 VexRiscv.CsrPlugin_mepc[13]
.sym 75159 $abc$40840$n5337_1
.sym 75160 VexRiscv._zz_151_[13]
.sym 75161 VexRiscv._zz_200_[15]
.sym 75162 VexRiscv._zz_151_[5]
.sym 75163 VexRiscv._zz_335_
.sym 75164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 75172 $abc$40840$n4361_1
.sym 75174 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 75175 $abc$40840$n4391_1
.sym 75176 $abc$40840$n4358_1
.sym 75177 $abc$40840$n4463_1
.sym 75178 basesoc_vexriscv_dbus_adr[2]
.sym 75179 $abc$40840$n4462_1
.sym 75180 VexRiscv._zz_170_[0]
.sym 75181 VexRiscv._zz_151_[4]
.sym 75184 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 75185 basesoc_vexriscv_ibus_adr[2]
.sym 75186 $abc$40840$n4435_1
.sym 75187 VexRiscv._zz_200_[15]
.sym 75189 $abc$40840$n4466_1
.sym 75190 VexRiscv.CsrPlugin_mtval[4]
.sym 75191 $abc$40840$n4350
.sym 75193 VexRiscv._zz_151_[2]
.sym 75194 VexRiscv._zz_170_[1]
.sym 75199 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75200 grant
.sym 75201 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 75202 VexRiscv.CsrPlugin_mtval[15]
.sym 75205 basesoc_vexriscv_ibus_adr[2]
.sym 75207 basesoc_vexriscv_dbus_adr[2]
.sym 75208 grant
.sym 75213 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 75217 $abc$40840$n4361_1
.sym 75218 $abc$40840$n4391_1
.sym 75220 $abc$40840$n4435_1
.sym 75223 VexRiscv._zz_151_[2]
.sym 75224 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 75226 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75229 VexRiscv._zz_170_[1]
.sym 75230 VexRiscv._zz_170_[0]
.sym 75231 VexRiscv._zz_151_[4]
.sym 75232 $abc$40840$n4462_1
.sym 75235 $abc$40840$n4350
.sym 75236 VexRiscv._zz_200_[15]
.sym 75237 VexRiscv.CsrPlugin_mtval[15]
.sym 75238 $abc$40840$n4358_1
.sym 75241 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 75247 $abc$40840$n4466_1
.sym 75248 VexRiscv.CsrPlugin_mtval[4]
.sym 75249 $abc$40840$n4463_1
.sym 75251 $abc$40840$n8283_$glb_ce
.sym 75252 clk12_$glb_clk
.sym 75266 VexRiscv._zz_129_[5]
.sym 75267 VexRiscv._zz_286_[8]
.sym 75268 $abc$40840$n3925
.sym 75269 VexRiscv._zz_170_[0]
.sym 75271 VexRiscv.decode_to_execute_RS2[30]
.sym 75272 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 75273 $abc$40840$n2572
.sym 75274 basesoc_uart_phy_storage[17]
.sym 75276 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 75277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 75280 VexRiscv._zz_170_[1]
.sym 75281 $abc$40840$n2656
.sym 75288 basesoc_vexriscv_ibus_adr[22]
.sym 75296 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 75297 $abc$40840$n2656
.sym 75298 $abc$40840$n4464
.sym 75300 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 75302 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 75305 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 75306 $abc$40840$n4476
.sym 75307 VexRiscv._zz_37_[1]
.sym 75310 VexRiscv._zz_200_[4]
.sym 75311 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75312 VexRiscv._zz_170_[1]
.sym 75314 VexRiscv._zz_37_[0]
.sym 75315 VexRiscv._zz_151_[4]
.sym 75316 VexRiscv._zz_170_[0]
.sym 75317 VexRiscv.CsrPlugin_mepc[4]
.sym 75321 $abc$40840$n3920
.sym 75322 VexRiscv._zz_151_[5]
.sym 75324 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 75329 VexRiscv._zz_37_[1]
.sym 75331 VexRiscv._zz_37_[0]
.sym 75336 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 75341 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 75346 VexRiscv._zz_170_[0]
.sym 75347 $abc$40840$n4476
.sym 75348 VexRiscv._zz_170_[1]
.sym 75349 VexRiscv._zz_151_[5]
.sym 75354 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 75358 $abc$40840$n3920
.sym 75359 VexRiscv.CsrPlugin_mepc[4]
.sym 75360 $abc$40840$n4464
.sym 75361 VexRiscv._zz_200_[4]
.sym 75364 VexRiscv._zz_151_[4]
.sym 75366 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75367 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 75370 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 75374 $abc$40840$n2656
.sym 75375 clk12_$glb_clk
.sym 75389 $abc$40840$n4412_1
.sym 75390 $abc$40840$n3615
.sym 75391 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 75392 VexRiscv._zz_334_
.sym 75394 $abc$40840$n4476
.sym 75395 $abc$40840$n4521_1
.sym 75396 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 75397 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 75398 VexRiscv._zz_200_[4]
.sym 75399 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 75400 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 75407 $abc$40840$n3920
.sym 75410 $abc$40840$n4466_1
.sym 75418 $abc$40840$n4361_1
.sym 75419 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 75420 $abc$40840$n4809_1
.sym 75421 $abc$40840$n4466_1
.sym 75422 $abc$40840$n4455
.sym 75427 VexRiscv.CsrPlugin_mtval[24]
.sym 75428 $abc$40840$n4464
.sym 75430 VexRiscv._zz_151_[13]
.sym 75431 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 75432 VexRiscv._zz_151_[5]
.sym 75433 $abc$40840$n3920
.sym 75434 VexRiscv.CsrPlugin_mepc[24]
.sym 75436 VexRiscv._zz_170_[1]
.sym 75437 $abc$40840$n4412_1
.sym 75439 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75440 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 75441 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 75442 VexRiscv._zz_200_[24]
.sym 75443 VexRiscv._zz_170_[0]
.sym 75445 $abc$40840$n2572
.sym 75446 $abc$40840$n4628_1
.sym 75453 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 75457 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 75463 VexRiscv.CsrPlugin_mepc[24]
.sym 75464 VexRiscv._zz_200_[24]
.sym 75465 $abc$40840$n3920
.sym 75466 $abc$40840$n4464
.sym 75469 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 75476 VexRiscv._zz_151_[5]
.sym 75477 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 75478 VexRiscv.execute_LightShifterPlugin_isActive
.sym 75481 $abc$40840$n4412_1
.sym 75482 $abc$40840$n4361_1
.sym 75484 $abc$40840$n4455
.sym 75487 $abc$40840$n4809_1
.sym 75489 VexRiscv.CsrPlugin_mtval[24]
.sym 75490 $abc$40840$n4466_1
.sym 75493 $abc$40840$n4628_1
.sym 75494 VexRiscv._zz_170_[1]
.sym 75495 VexRiscv._zz_151_[13]
.sym 75496 VexRiscv._zz_170_[0]
.sym 75497 $abc$40840$n2572
.sym 75498 clk12_$glb_clk
.sym 75499 VexRiscv.reset_$glb_sr
.sym 75512 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 75514 $abc$40840$n4464
.sym 75515 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 75519 $abc$40840$n5337_1
.sym 75521 $abc$40840$n4858_1
.sym 75523 VexRiscv.CsrPlugin_mtval[24]
.sym 75526 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 75533 $abc$40840$n4808
.sym 75548 $abc$40840$n3925
.sym 75554 $abc$40840$n297
.sym 75569 VexRiscv._zz_335_
.sym 75616 $abc$40840$n3925
.sym 75618 VexRiscv._zz_335_
.sym 75621 clk12_$glb_clk
.sym 75622 $abc$40840$n297
.sym 75632 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 75651 VexRiscv._zz_335_
.sym 75658 user_led0
.sym 75668 user_led0
.sym 75671 user_led1
.sym 75685 user_led1
.sym 75692 user_led0
.sym 75697 $abc$40840$n8283
.sym 75698 $PACKER_VCC_NET
.sym 75713 $PACKER_VCC_NET
.sym 75717 $abc$40840$n8283
.sym 75723 $abc$40840$n160
.sym 75724 $abc$40840$n168
.sym 75725 waittimer1_count[7]
.sym 75726 $abc$40840$n162
.sym 75727 $abc$40840$n164
.sym 75728 eventmanager_status_w[1]
.sym 75729 $abc$40840$n172
.sym 75730 waittimer1_count[6]
.sym 75735 user_btn0
.sym 75739 array_muxed1[16]
.sym 75801 $abc$40840$n7012
.sym 75802 $abc$40840$n7015
.sym 75803 $abc$40840$n7018
.sym 75804 csrbankarray_csrbank3_bitbang_en0_w
.sym 75841 $abc$40840$n6510
.sym 75842 spram_datain01[11]
.sym 75845 $abc$40840$n6798
.sym 75850 $abc$40840$n6498
.sym 75851 sys_rst
.sym 75852 array_muxed1[16]
.sym 75858 user_btn2
.sym 75869 $abc$40840$n6794
.sym 75877 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 75881 basesoc_uart_tx_fifo_level0[1]
.sym 75884 $abc$40840$n7018
.sym 75885 spiflash_bus_dat_r[19]
.sym 75891 basesoc_uart_tx_fifo_level0[0]
.sym 75895 slave_sel_r[1]
.sym 75938 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 75940 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 75941 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 75943 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 75977 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 75984 $abc$40840$n2304
.sym 75985 csrbankarray_csrbank3_bitbang0_w[2]
.sym 75987 $PACKER_VCC_NET
.sym 75988 waittimer1_count[8]
.sym 75993 array_muxed0[7]
.sym 75996 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 75997 array_muxed1[17]
.sym 76001 basesoc_uart_tx_fifo_level0[4]
.sym 76002 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 76039 spiflash_bus_dat_r[10]
.sym 76040 spiflash_bus_dat_r[20]
.sym 76041 spiflash_bus_dat_r[8]
.sym 76042 spiflash_bus_dat_r[9]
.sym 76043 spiflash_bus_dat_r[12]
.sym 76044 spiflash_bus_dat_r[23]
.sym 76045 spiflash_bus_dat_r[17]
.sym 76046 spiflash_bus_dat_r[13]
.sym 76080 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 76081 array_muxed0[5]
.sym 76084 $abc$40840$n2396
.sym 76087 $abc$40840$n6494
.sym 76091 $abc$40840$n6512
.sym 76092 basesoc_uart_phy_tx_bitcount[0]
.sym 76095 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 76096 spiflash_bus_dat_r[26]
.sym 76097 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 76101 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 76102 $abc$40840$n6475_1
.sym 76141 spiflash_bus_dat_r[24]
.sym 76142 spiflash_bus_dat_r[27]
.sym 76143 spiflash_bus_dat_r[28]
.sym 76144 spiflash_bus_dat_r[29]
.sym 76145 spiflash_bus_dat_r[30]
.sym 76146 spiflash_bus_dat_r[31]
.sym 76181 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 76182 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 76183 $abc$40840$n3904
.sym 76184 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 76185 slave_sel_r[1]
.sym 76186 spiflash_bus_dat_r[9]
.sym 76197 basesoc_uart_phy_storage[4]
.sym 76199 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76203 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 76205 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 76206 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 76243 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76245 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 76246 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 76247 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 76249 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 76250 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 76283 basesoc_uart_phy_rx
.sym 76285 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 76296 $abc$40840$n2516
.sym 76297 spiflash_bus_dat_r[28]
.sym 76298 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76299 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 76300 basesoc_dat_w[4]
.sym 76302 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 76303 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 76304 basesoc_vexriscv_ibus_adr[8]
.sym 76305 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 76306 spiflash_miso1
.sym 76307 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 76308 slave_sel_r[1]
.sym 76346 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 76347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 76348 $abc$40840$n6717
.sym 76350 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 76351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 76352 $abc$40840$n6718_1
.sym 76387 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 76388 $abc$40840$n5880_1
.sym 76390 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 76391 $abc$40840$n2447
.sym 76394 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76395 $abc$40840$n5880_1
.sym 76397 $abc$40840$n6522
.sym 76398 $abc$40840$n6514
.sym 76399 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 76401 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 76402 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 76403 basesoc_vexriscv_ibus_adr[3]
.sym 76404 basesoc_vexriscv_ibus_adr[7]
.sym 76405 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 76406 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 76407 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 76408 basesoc_vexriscv_ibus_adr[3]
.sym 76409 array_muxed1[17]
.sym 76415 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 76419 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 76421 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 76426 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 76427 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 76431 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 76433 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 76436 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 76437 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 76439 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 76440 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 76441 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 76442 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 76443 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 76444 $PACKER_VCC_NET
.sym 76447 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 76448 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 76449 basesoc_uart_phy_storage[5]
.sym 76450 basesoc_uart_phy_storage[4]
.sym 76451 basesoc_uart_phy_storage[0]
.sym 76452 $abc$40840$n3642
.sym 76453 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 76463 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 76464 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 76466 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 76467 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 76468 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 76469 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 76470 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 76471 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 76472 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 76474 clk12_$glb_clk
.sym 76475 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 76476 $PACKER_VCC_NET
.sym 76477 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 76479 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 76481 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 76483 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 76486 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 76487 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 76489 $abc$40840$n2254
.sym 76491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 76492 basesoc_ctrl_bus_errors[1]
.sym 76493 VexRiscv._zz_194_[12]
.sym 76494 $abc$40840$n6718_1
.sym 76497 basesoc_vexriscv_ibus_adr[13]
.sym 76499 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 76500 basesoc_vexriscv_ibus_adr[7]
.sym 76501 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 76502 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 76503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 76504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 76505 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 76506 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 76507 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 76508 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 76509 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 76510 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 76512 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 76517 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 76518 basesoc_vexriscv_ibus_adr[4]
.sym 76519 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 76525 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76526 basesoc_vexriscv_ibus_adr[5]
.sym 76528 VexRiscv._zz_203_
.sym 76535 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 76536 basesoc_vexriscv_ibus_adr[8]
.sym 76537 $PACKER_VCC_NET
.sym 76539 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 76541 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 76542 basesoc_vexriscv_ibus_adr[7]
.sym 76546 basesoc_vexriscv_ibus_adr[3]
.sym 76547 basesoc_vexriscv_ibus_adr[6]
.sym 76548 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 76549 VexRiscv.CsrPlugin_mtval[1]
.sym 76550 $abc$40840$n229
.sym 76551 $abc$40840$n4441_1
.sym 76552 $abc$40840$n6069
.sym 76553 $abc$40840$n6073
.sym 76554 VexRiscv.CsrPlugin_mtval[10]
.sym 76555 VexRiscv.CsrPlugin_mtval[24]
.sym 76556 VexRiscv.CsrPlugin_mtval[11]
.sym 76565 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76566 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 76568 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 76569 basesoc_vexriscv_ibus_adr[3]
.sym 76570 basesoc_vexriscv_ibus_adr[4]
.sym 76571 basesoc_vexriscv_ibus_adr[5]
.sym 76572 basesoc_vexriscv_ibus_adr[6]
.sym 76573 basesoc_vexriscv_ibus_adr[7]
.sym 76574 basesoc_vexriscv_ibus_adr[8]
.sym 76576 clk12_$glb_clk
.sym 76577 VexRiscv._zz_203_
.sym 76578 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 76580 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 76582 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 76584 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 76586 $PACKER_VCC_NET
.sym 76589 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 76591 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 76592 basesoc_vexriscv_ibus_adr[6]
.sym 76593 basesoc_dat_w[3]
.sym 76594 VexRiscv._zz_203_
.sym 76595 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 76596 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 76600 $abc$40840$n186
.sym 76601 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 76602 basesoc_vexriscv_ibus_adr[4]
.sym 76603 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 76604 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 76605 basesoc_uart_phy_storage[4]
.sym 76606 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 76607 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76608 $PACKER_VCC_NET
.sym 76609 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 76610 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 76611 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 76612 basesoc_vexriscv_ibus_adr[3]
.sym 76614 VexRiscv._zz_319_
.sym 76619 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 76621 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 76622 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 76623 $PACKER_VCC_NET
.sym 76624 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 76625 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 76627 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 76628 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 76631 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 76632 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 76635 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 76641 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 76644 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 76646 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 76649 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 76651 $abc$40840$n5430_1
.sym 76652 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 76653 $abc$40840$n5433_1
.sym 76654 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 76655 $abc$40840$n5404_1
.sym 76656 $abc$40840$n5406_1
.sym 76657 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 76658 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 76667 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 76668 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 76670 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 76671 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 76672 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 76673 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 76674 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 76675 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 76676 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 76678 clk12_$glb_clk
.sym 76679 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 76680 $PACKER_VCC_NET
.sym 76681 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 76683 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 76685 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 76687 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 76692 array_muxed1[16]
.sym 76693 sys_rst
.sym 76694 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 76695 VexRiscv._zz_35_[5]
.sym 76696 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 76697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 76700 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 76701 VexRiscv.CsrPlugin_hadException
.sym 76702 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 76703 basesoc_vexriscv_ibus_adr[11]
.sym 76704 VexRiscv._zz_311_
.sym 76705 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 76706 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76707 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 76708 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 76709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 76710 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 76711 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 76712 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76713 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 76715 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 76716 VexRiscv._zz_203_
.sym 76721 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 76724 basesoc_vexriscv_ibus_adr[8]
.sym 76725 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 76727 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 76729 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76734 $PACKER_VCC_NET
.sym 76737 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 76738 basesoc_vexriscv_ibus_adr[4]
.sym 76739 VexRiscv._zz_203_
.sym 76743 basesoc_vexriscv_ibus_adr[7]
.sym 76745 basesoc_vexriscv_ibus_adr[6]
.sym 76746 basesoc_vexriscv_ibus_adr[5]
.sym 76748 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 76749 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 76750 basesoc_vexriscv_ibus_adr[3]
.sym 76753 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 76754 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 76755 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 76756 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 76757 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 76758 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 76759 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 76760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 76769 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76770 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 76772 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 76773 basesoc_vexriscv_ibus_adr[3]
.sym 76774 basesoc_vexriscv_ibus_adr[4]
.sym 76775 basesoc_vexriscv_ibus_adr[5]
.sym 76776 basesoc_vexriscv_ibus_adr[6]
.sym 76777 basesoc_vexriscv_ibus_adr[7]
.sym 76778 basesoc_vexriscv_ibus_adr[8]
.sym 76780 clk12_$glb_clk
.sym 76781 VexRiscv._zz_203_
.sym 76782 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 76784 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 76786 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 76788 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 76790 $PACKER_VCC_NET
.sym 76792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 76793 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 76796 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 76797 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 76798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 76799 VexRiscv._zz_122_
.sym 76800 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 76801 $abc$40840$n5431_1
.sym 76802 $PACKER_VCC_NET
.sym 76803 VexRiscv._zz_135_[22]
.sym 76806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 76807 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 76808 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 76809 basesoc_vexriscv_ibus_adr[7]
.sym 76810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 76811 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 76812 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 76813 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 76814 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 76815 $abc$40840$n5434_1
.sym 76816 basesoc_vexriscv_ibus_adr[20]
.sym 76817 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 76818 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 76823 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 76827 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 76829 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 76832 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 76835 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 76836 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76838 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 76839 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 76840 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 76841 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 76842 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 76843 $PACKER_VCC_NET
.sym 76845 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 76847 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 76851 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 76855 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 76856 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 76857 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 76858 $abc$40840$n7848
.sym 76859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 76860 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 76861 $abc$40840$n5407_1
.sym 76862 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 76871 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 76872 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 76874 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 76875 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 76876 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 76877 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 76878 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 76879 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 76880 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 76882 clk12_$glb_clk
.sym 76883 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 76884 $PACKER_VCC_NET
.sym 76885 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 76887 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 76889 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 76891 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 76899 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 76900 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 76901 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 76902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 76903 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 76904 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 76905 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 76906 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 76908 VexRiscv.externalInterruptArray_regNext[1]
.sym 76909 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 76910 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 76911 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 76912 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 76913 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 76915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 76916 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 76917 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 76918 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 76919 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 76920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 76926 basesoc_vexriscv_ibus_adr[4]
.sym 76927 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 76929 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 76931 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 76933 basesoc_vexriscv_ibus_adr[8]
.sym 76935 basesoc_vexriscv_ibus_adr[6]
.sym 76939 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76940 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 76943 VexRiscv._zz_203_
.sym 76945 $PACKER_VCC_NET
.sym 76947 basesoc_vexriscv_ibus_adr[7]
.sym 76949 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 76950 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 76952 basesoc_vexriscv_ibus_adr[5]
.sym 76954 basesoc_vexriscv_ibus_adr[3]
.sym 76957 $abc$40840$n4224
.sym 76958 $abc$40840$n4222
.sym 76959 $abc$40840$n4220
.sym 76960 basesoc_vexriscv_ibus_adr[5]
.sym 76961 basesoc_vexriscv_ibus_adr[20]
.sym 76962 $abc$40840$n4218
.sym 76963 basesoc_vexriscv_ibus_adr[10]
.sym 76964 $abc$40840$n4219
.sym 76973 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76974 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 76976 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 76977 basesoc_vexriscv_ibus_adr[3]
.sym 76978 basesoc_vexriscv_ibus_adr[4]
.sym 76979 basesoc_vexriscv_ibus_adr[5]
.sym 76980 basesoc_vexriscv_ibus_adr[6]
.sym 76981 basesoc_vexriscv_ibus_adr[7]
.sym 76982 basesoc_vexriscv_ibus_adr[8]
.sym 76984 clk12_$glb_clk
.sym 76985 VexRiscv._zz_203_
.sym 76986 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 76988 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 76990 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 76992 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 76994 $PACKER_VCC_NET
.sym 76999 $abc$40840$n8284
.sym 77001 basesoc_vexriscv_ibus_adr[6]
.sym 77002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 77003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 77005 $abc$40840$n3904
.sym 77006 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 77008 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 77009 $abc$40840$n3622
.sym 77010 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 77011 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 77012 $abc$40840$n6338
.sym 77013 $abc$40840$n7848
.sym 77014 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 77015 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 77016 $abc$40840$n2283
.sym 77017 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 77018 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 77019 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 77020 basesoc_vexriscv_ibus_adr[3]
.sym 77021 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 77022 basesoc_vexriscv_ibus_adr[7]
.sym 77029 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 77030 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 77033 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77036 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 77042 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 77043 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77044 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 77045 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 77047 $PACKER_VCC_NET
.sym 77053 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77054 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77055 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77056 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77057 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77058 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 77059 $abc$40840$n4223_1
.sym 77060 $abc$40840$n4231_1
.sym 77061 $abc$40840$n6815_1
.sym 77062 VexRiscv._zz_50_[10]
.sym 77063 $abc$40840$n6821_1
.sym 77064 $abc$40840$n4228
.sym 77065 $abc$40840$n4221
.sym 77066 $abc$40840$n4003
.sym 77075 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 77076 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 77078 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 77079 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77080 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77081 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77082 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77083 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77084 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77086 clk12_$glb_clk
.sym 77087 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77088 $PACKER_VCC_NET
.sym 77089 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 77091 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 77093 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 77095 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 77101 grant
.sym 77102 basesoc_vexriscv_ibus_adr[10]
.sym 77103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 77104 basesoc_vexriscv_ibus_adr[5]
.sym 77106 VexRiscv.CsrPlugin_hadException
.sym 77109 $abc$40840$n5110
.sym 77110 $abc$40840$n2642
.sym 77111 $abc$40840$n5070_1
.sym 77112 VexRiscv._zz_311_
.sym 77113 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 77114 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77115 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 77116 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 77117 basesoc_vexriscv_ibus_adr[20]
.sym 77118 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 77119 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77120 VexRiscv._zz_287_[0]
.sym 77121 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 77122 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 77123 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 77124 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 77129 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 77130 basesoc_vexriscv_ibus_adr[4]
.sym 77131 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 77137 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77138 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 77140 basesoc_vexriscv_ibus_adr[5]
.sym 77141 basesoc_vexriscv_ibus_adr[8]
.sym 77142 $PACKER_VCC_NET
.sym 77144 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 77145 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 77147 VexRiscv._zz_203_
.sym 77152 basesoc_vexriscv_ibus_adr[6]
.sym 77157 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 77158 basesoc_vexriscv_ibus_adr[3]
.sym 77160 basesoc_vexriscv_ibus_adr[7]
.sym 77161 $abc$40840$n6673_1
.sym 77162 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 77163 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 77164 $abc$40840$n6680_1
.sym 77165 $abc$40840$n6677_1
.sym 77166 $abc$40840$n6817_1
.sym 77167 $abc$40840$n4237_1
.sym 77168 $abc$40840$n4023
.sym 77177 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 77178 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 77180 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 77181 basesoc_vexriscv_ibus_adr[3]
.sym 77182 basesoc_vexriscv_ibus_adr[4]
.sym 77183 basesoc_vexriscv_ibus_adr[5]
.sym 77184 basesoc_vexriscv_ibus_adr[6]
.sym 77185 basesoc_vexriscv_ibus_adr[7]
.sym 77186 basesoc_vexriscv_ibus_adr[8]
.sym 77188 clk12_$glb_clk
.sym 77189 VexRiscv._zz_203_
.sym 77190 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 77192 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 77194 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 77196 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 77198 $PACKER_VCC_NET
.sym 77203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 77204 basesoc_vexriscv_ibus_adr[4]
.sym 77205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 77206 basesoc_vexriscv_ibus_adr[19]
.sym 77207 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 77208 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 77209 basesoc_vexriscv_ibus_adr[8]
.sym 77210 $abc$40840$n3895_1
.sym 77211 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 77212 $abc$40840$n5166_1
.sym 77213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 77214 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 77215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 77216 basesoc_vexriscv_ibus_adr[12]
.sym 77217 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77218 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 77219 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 77220 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 77221 $abc$40840$n6118_1
.sym 77222 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 77223 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 77224 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 77225 basesoc_vexriscv_ibus_adr[21]
.sym 77226 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77231 basesoc_vexriscv_ibus_adr[21]
.sym 77234 basesoc_vexriscv_ibus_adr[16]
.sym 77235 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77238 basesoc_vexriscv_ibus_adr[18]
.sym 77242 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77244 basesoc_vexriscv_ibus_adr[17]
.sym 77247 basesoc_vexriscv_ibus_adr[19]
.sym 77249 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77250 $abc$40840$n7848
.sym 77251 $PACKER_VCC_NET
.sym 77252 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77253 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77254 basesoc_vexriscv_ibus_adr[22]
.sym 77255 basesoc_vexriscv_ibus_adr[20]
.sym 77258 $abc$40840$n7848
.sym 77259 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77260 basesoc_vexriscv_ibus_adr[15]
.sym 77261 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77263 spiflash_counter[6]
.sym 77264 $abc$40840$n6820_1
.sym 77265 spiflash_counter[5]
.sym 77266 $abc$40840$n4013
.sym 77267 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 77268 $abc$40840$n5454_1
.sym 77269 $abc$40840$n3616
.sym 77270 $abc$40840$n4938_1
.sym 77271 $abc$40840$n7848
.sym 77272 $abc$40840$n7848
.sym 77273 $abc$40840$n7848
.sym 77274 $abc$40840$n7848
.sym 77275 $abc$40840$n7848
.sym 77276 $abc$40840$n7848
.sym 77277 $abc$40840$n7848
.sym 77278 $abc$40840$n7848
.sym 77279 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77280 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77282 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77283 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77284 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77285 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77290 clk12_$glb_clk
.sym 77291 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77292 $PACKER_VCC_NET
.sym 77293 basesoc_vexriscv_ibus_adr[17]
.sym 77294 basesoc_vexriscv_ibus_adr[18]
.sym 77295 basesoc_vexriscv_ibus_adr[19]
.sym 77296 basesoc_vexriscv_ibus_adr[20]
.sym 77297 basesoc_vexriscv_ibus_adr[21]
.sym 77298 basesoc_vexriscv_ibus_adr[22]
.sym 77299 basesoc_vexriscv_ibus_adr[15]
.sym 77300 basesoc_vexriscv_ibus_adr[16]
.sym 77305 $abc$40840$n5070_1
.sym 77306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 77307 VexRiscv.CsrPlugin_mepc[14]
.sym 77308 basesoc_vexriscv_ibus_adr[16]
.sym 77309 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 77310 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 77311 VexRiscv._zz_192_
.sym 77312 VexRiscv.memory_arbitration_isValid
.sym 77313 VexRiscv.CsrPlugin_mepc[2]
.sym 77314 $abc$40840$n5473_1
.sym 77315 $abc$40840$n5086
.sym 77316 $abc$40840$n5365_1
.sym 77317 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 77318 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 77319 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 77320 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77321 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 77322 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 77323 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 77324 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 77325 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 77326 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 77327 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 77328 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 77333 basesoc_vexriscv_ibus_adr[11]
.sym 77334 basesoc_vexriscv_ibus_adr[14]
.sym 77335 basesoc_vexriscv_ibus_adr[13]
.sym 77336 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 77337 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 77341 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 77342 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 77343 basesoc_vexriscv_ibus_adr[10]
.sym 77344 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 77347 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77348 basesoc_vexriscv_ibus_adr[9]
.sym 77351 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 77352 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 77354 basesoc_vexriscv_ibus_adr[12]
.sym 77355 $abc$40840$n7848
.sym 77360 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 77362 $PACKER_VCC_NET
.sym 77363 $abc$40840$n7848
.sym 77365 $abc$40840$n3617
.sym 77366 count[4]
.sym 77367 count[13]
.sym 77368 count[12]
.sym 77369 count[3]
.sym 77370 count[2]
.sym 77371 count[15]
.sym 77372 count[11]
.sym 77373 $abc$40840$n7848
.sym 77374 $abc$40840$n7848
.sym 77375 $abc$40840$n7848
.sym 77376 $abc$40840$n7848
.sym 77377 $abc$40840$n7848
.sym 77378 $abc$40840$n7848
.sym 77379 $abc$40840$n7848
.sym 77380 $abc$40840$n7848
.sym 77381 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 77382 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 77384 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 77385 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 77386 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77387 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 77392 clk12_$glb_clk
.sym 77393 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 77394 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 77395 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 77396 basesoc_vexriscv_ibus_adr[9]
.sym 77397 basesoc_vexriscv_ibus_adr[10]
.sym 77398 basesoc_vexriscv_ibus_adr[11]
.sym 77399 basesoc_vexriscv_ibus_adr[12]
.sym 77400 basesoc_vexriscv_ibus_adr[13]
.sym 77401 basesoc_vexriscv_ibus_adr[14]
.sym 77402 $PACKER_VCC_NET
.sym 77407 $abc$40840$n3618
.sym 77408 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 77409 basesoc_vexriscv_ibus_adr[13]
.sym 77410 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 77411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 77412 $abc$40840$n4938_1
.sym 77413 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 77414 csrbankarray_csrbank2_dat0_w[4]
.sym 77415 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77417 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 77418 $abc$40840$n3686
.sym 77419 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 77421 $abc$40840$n7848
.sym 77422 VexRiscv._zz_194_[7]
.sym 77423 basesoc_vexriscv_ibus_adr[7]
.sym 77424 $abc$40840$n2283
.sym 77425 basesoc_vexriscv_ibus_adr[26]
.sym 77426 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 77427 $abc$40840$n3926
.sym 77428 $abc$40840$n6338
.sym 77429 $abc$40840$n7848
.sym 77430 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 77435 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77437 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77438 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77439 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77447 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77453 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77455 $PACKER_VCC_NET
.sym 77457 $PACKER_VCC_NET
.sym 77458 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77465 $PACKER_VCC_NET
.sym 77467 $abc$40840$n4939
.sym 77468 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 77469 $abc$40840$n3926
.sym 77470 $abc$40840$n4379_1
.sym 77471 $abc$40840$n5343_1
.sym 77472 $abc$40840$n5324_1
.sym 77473 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 77474 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 77475 $PACKER_VCC_NET
.sym 77476 $PACKER_VCC_NET
.sym 77477 $PACKER_VCC_NET
.sym 77478 $PACKER_VCC_NET
.sym 77479 $PACKER_VCC_NET
.sym 77480 $PACKER_VCC_NET
.sym 77481 $PACKER_VCC_NET
.sym 77482 $PACKER_VCC_NET
.sym 77483 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 77484 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 77486 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 77487 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77488 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 77489 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 77494 clk12_$glb_clk
.sym 77495 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 77496 $PACKER_VCC_NET
.sym 77507 basesoc_uart_phy_rx
.sym 77509 $abc$40840$n3896_1
.sym 77510 $abc$40840$n3610
.sym 77511 $abc$40840$n2642
.sym 77512 VexRiscv.decode_to_execute_RS2[13]
.sym 77513 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 77515 VexRiscv._zz_90_
.sym 77516 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 77517 grant
.sym 77519 $abc$40840$n5070_1
.sym 77520 basesoc_vexriscv_ibus_adr[9]
.sym 77521 $PACKER_VCC_NET
.sym 77522 VexRiscv._zz_192_
.sym 77523 VexRiscv._zz_287_[0]
.sym 77524 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 77525 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 77526 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 77527 VexRiscv.decode_to_execute_RS2[25]
.sym 77528 VexRiscv._zz_192_
.sym 77529 VexRiscv.CsrPlugin_mepc[30]
.sym 77530 basesoc_vexriscv_ibus_adr[29]
.sym 77531 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 77532 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77537 basesoc_vexriscv_ibus_adr[23]
.sym 77538 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77539 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 77541 $PACKER_VCC_NET
.sym 77543 basesoc_vexriscv_ibus_adr[25]
.sym 77545 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 77546 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 77549 $PACKER_VCC_NET
.sym 77550 basesoc_vexriscv_ibus_adr[27]
.sym 77553 basesoc_vexriscv_ibus_adr[29]
.sym 77555 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 77556 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 77558 basesoc_vexriscv_ibus_adr[24]
.sym 77559 $abc$40840$n7848
.sym 77563 basesoc_vexriscv_ibus_adr[26]
.sym 77564 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 77565 basesoc_vexriscv_ibus_adr[28]
.sym 77567 $abc$40840$n7848
.sym 77569 $abc$40840$n5226_1
.sym 77570 VexRiscv.decode_to_execute_RS2[25]
.sym 77571 VexRiscv._zz_199_[25]
.sym 77572 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 77573 $abc$40840$n5239
.sym 77574 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 77575 VexRiscv.decode_to_execute_IS_CSR
.sym 77576 VexRiscv.dBus_cmd_payload_wr
.sym 77577 $abc$40840$n7848
.sym 77578 $abc$40840$n7848
.sym 77579 $abc$40840$n7848
.sym 77580 $abc$40840$n7848
.sym 77581 $abc$40840$n7848
.sym 77582 $abc$40840$n7848
.sym 77583 $abc$40840$n7848
.sym 77584 $PACKER_VCC_NET
.sym 77585 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 77586 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 77588 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 77589 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 77590 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 77591 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 77596 clk12_$glb_clk
.sym 77597 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 77598 basesoc_vexriscv_ibus_adr[23]
.sym 77599 basesoc_vexriscv_ibus_adr[24]
.sym 77600 basesoc_vexriscv_ibus_adr[25]
.sym 77601 basesoc_vexriscv_ibus_adr[26]
.sym 77602 basesoc_vexriscv_ibus_adr[27]
.sym 77603 basesoc_vexriscv_ibus_adr[28]
.sym 77604 basesoc_vexriscv_ibus_adr[29]
.sym 77606 $PACKER_VCC_NET
.sym 77612 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 77613 $abc$40840$n3649_1
.sym 77614 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 77615 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 77616 VexRiscv._zz_35_[10]
.sym 77617 $PACKER_VCC_NET
.sym 77618 basesoc_vexriscv_ibus_adr[27]
.sym 77619 VexRiscv._zz_192_
.sym 77620 $abc$40840$n2535
.sym 77621 $abc$40840$n6675
.sym 77622 $abc$40840$n3926
.sym 77623 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 77624 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 77625 $abc$40840$n4379_1
.sym 77626 $abc$40840$n2653
.sym 77627 basesoc_uart_phy_storage[17]
.sym 77628 basesoc_vexriscv_ibus_adr[12]
.sym 77629 $abc$40840$n2576
.sym 77630 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 77632 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 77633 VexRiscv._zz_195_[7]
.sym 77634 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 77671 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 77672 $abc$40840$n4215
.sym 77673 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 77674 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 77675 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 77676 VexRiscv._zz_36_[25]
.sym 77677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 77678 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 77713 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 77714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 77715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 77716 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 77717 $abc$40840$n202
.sym 77718 VexRiscv.dBus_cmd_payload_wr
.sym 77719 $abc$40840$n4212
.sym 77720 VexRiscv.decode_to_execute_RS2[14]
.sym 77721 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 77722 VexRiscv.CsrPlugin_mtval[6]
.sym 77723 $abc$40840$n4811_1
.sym 77724 VexRiscv._zz_192_
.sym 77725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 77726 VexRiscv._zz_152_
.sym 77727 $abc$40840$n4039
.sym 77728 $abc$40840$n3686
.sym 77729 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 77730 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 77731 VexRiscv._zz_194_[8]
.sym 77732 $abc$40840$n4939
.sym 77733 VexRiscv.CsrPlugin_mstatus_MIE
.sym 77734 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 77736 $abc$40840$n3926
.sym 77773 $abc$40840$n5582
.sym 77774 $abc$40840$n2623
.sym 77775 VexRiscv.execute_arbitration_isStuckByOthers
.sym 77776 $abc$40840$n5866_1
.sym 77777 $abc$40840$n2624
.sym 77778 $abc$40840$n6760
.sym 77779 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 77780 $abc$40840$n5410_1
.sym 77815 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 77816 VexRiscv.CsrPlugin_mepc[25]
.sym 77818 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 77819 $abc$40840$n4824
.sym 77820 VexRiscv._zz_135_[21]
.sym 77821 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 77822 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 77823 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 77824 $abc$40840$n3694_1
.sym 77825 $abc$40840$n5170_1
.sym 77827 VexRiscv._zz_36_[2]
.sym 77828 $abc$40840$n3926
.sym 77829 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 77832 VexRiscv.decode_to_execute_RS2[20]
.sym 77833 $abc$40840$n2283
.sym 77834 VexRiscv._zz_194_[7]
.sym 77835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 77836 $abc$40840$n6338
.sym 77837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 77838 VexRiscv._zz_287_[0]
.sym 77875 $abc$40840$n6759_1
.sym 77876 basesoc_uart_phy_storage[14]
.sym 77877 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 77878 $abc$40840$n5224
.sym 77879 $abc$40840$n7876
.sym 77880 $abc$40840$n5243
.sym 77881 basesoc_uart_phy_storage[15]
.sym 77882 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 77914 $abc$40840$n5868_1
.sym 77917 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 77918 $abc$40840$n5442_1
.sym 77919 VexRiscv.CsrPlugin_mepc[25]
.sym 77920 VexRiscv.decode_to_execute_RS2[26]
.sym 77921 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 77922 VexRiscv._zz_311_
.sym 77923 $abc$40840$n3689
.sym 77924 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 77925 VexRiscv._zz_170_[0]
.sym 77926 $abc$40840$n2658
.sym 77928 VexRiscv.execute_arbitration_isStuckByOthers
.sym 77929 VexRiscv._zz_286_[3]
.sym 77930 basesoc_vexriscv_ibus_adr[29]
.sym 77931 VexRiscv.CsrPlugin_mtval[20]
.sym 77932 VexRiscv._zz_192_
.sym 77933 $abc$40840$n4628_1
.sym 77934 VexRiscv._zz_49_[1]
.sym 77935 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 77936 VexRiscv.CsrPlugin_mepc[30]
.sym 77937 VexRiscv._zz_129_[1]
.sym 77939 VexRiscv._zz_288_[2]
.sym 77940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 77977 $abc$40840$n4744_1
.sym 77978 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 77979 basesoc_vexriscv_dbus_adr[18]
.sym 77980 $abc$40840$n4819_1
.sym 77981 $abc$40840$n5251
.sym 77982 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 77983 array_muxed1[6]
.sym 77984 array_muxed1[17]
.sym 78016 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 78019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 78020 $abc$40840$n4502_1
.sym 78021 VexRiscv.decode_to_execute_RS2[28]
.sym 78022 $abc$40840$n3926
.sym 78023 $abc$40840$n3926
.sym 78024 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 78026 VexRiscv._zz_152_
.sym 78027 $PACKER_VCC_NET
.sym 78028 VexRiscv._zz_41_[31]
.sym 78029 VexRiscv._zz_47_[1]
.sym 78030 VexRiscv.lastStagePc[7]
.sym 78031 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 78032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 78033 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 78034 basesoc_uart_phy_storage[17]
.sym 78035 VexRiscv._zz_129_[7]
.sym 78036 $abc$40840$n2576
.sym 78038 $abc$40840$n4379_1
.sym 78039 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 78040 $abc$40840$n2653
.sym 78041 VexRiscv._zz_286_[1]
.sym 78042 $abc$40840$n5253_1
.sym 78079 basesoc_vexriscv_ibus_adr[29]
.sym 78080 $abc$40840$n4423
.sym 78081 $abc$40840$n4422
.sym 78082 $abc$40840$n6696
.sym 78083 VexRiscv._zz_36_[2]
.sym 78084 $abc$40840$n6823_1
.sym 78085 $abc$40840$n5481_1
.sym 78086 $abc$40840$n6698
.sym 78121 VexRiscv._zz_151_[2]
.sym 78122 VexRiscv._zz_286_[10]
.sym 78123 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 78125 VexRiscv._zz_285_[3]
.sym 78127 VexRiscv._zz_286_[10]
.sym 78128 VexRiscv.decode_to_execute_RS2[14]
.sym 78129 $abc$40840$n4357
.sym 78130 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 78131 $abc$40840$n4841
.sym 78133 basesoc_vexriscv_dbus_adr[18]
.sym 78134 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 78135 VexRiscv.CsrPlugin_mip_MSIP
.sym 78136 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 78137 VexRiscv._zz_151_[11]
.sym 78138 VexRiscv.CsrPlugin_mstatus_MIE
.sym 78139 VexRiscv.decode_to_execute_RS2[17]
.sym 78140 VexRiscv._zz_152_
.sym 78141 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 78143 VexRiscv._zz_285_[4]
.sym 78144 $abc$40840$n4039
.sym 78181 $abc$40840$n2641
.sym 78182 $abc$40840$n4522_1
.sym 78183 $abc$40840$n2576
.sym 78184 $abc$40840$n4426_1
.sym 78185 $abc$40840$n5321_1
.sym 78186 $abc$40840$n5253_1
.sym 78187 VexRiscv.CsrPlugin_mie_MSIE
.sym 78188 VexRiscv._zz_335_
.sym 78224 $abc$40840$n4357
.sym 78225 VexRiscv._zz_151_[18]
.sym 78226 $abc$40840$n4348
.sym 78227 $abc$40840$n6653
.sym 78228 VexRiscv._zz_151_[2]
.sym 78229 VexRiscv._zz_151_[6]
.sym 78230 VexRiscv.CsrPlugin_mepc[3]
.sym 78231 VexRiscv.CsrPlugin_mepc[3]
.sym 78232 $abc$40840$n5298_1
.sym 78234 $abc$40840$n4672
.sym 78235 $abc$40840$n4422
.sym 78236 $abc$40840$n3926
.sym 78237 $abc$40840$n3926
.sym 78239 VexRiscv._zz_36_[2]
.sym 78240 $abc$40840$n6338
.sym 78243 VexRiscv._zz_188_
.sym 78244 $abc$40840$n2641
.sym 78245 VexRiscv.execute_LightShifterPlugin_isActive
.sym 78283 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 78284 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 78285 VexRiscv.CsrPlugin_mstatus_MIE
.sym 78286 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 78287 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 78288 $abc$40840$n4039
.sym 78289 $abc$40840$n4040_1
.sym 78290 $abc$40840$n4360
.sym 78326 VexRiscv._zz_32_[1]
.sym 78327 $abc$40840$n2642
.sym 78328 VexRiscv._zz_286_[1]
.sym 78330 VexRiscv._zz_335_
.sym 78331 $abc$40840$n5070_1
.sym 78332 $abc$40840$n2641
.sym 78333 $abc$40840$n6655
.sym 78334 VexRiscv._zz_286_[9]
.sym 78335 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 78336 VexRiscv._zz_170_[0]
.sym 78338 $abc$40840$n3926
.sym 78339 VexRiscv.CsrPlugin_mepc[30]
.sym 78342 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 78345 $abc$40840$n4628_1
.sym 78346 $abc$40840$n4361_1
.sym 78348 VexRiscv._zz_151_[3]
.sym 78386 $abc$40840$n4953
.sym 78387 $abc$40840$n4955
.sym 78388 $abc$40840$n4957
.sym 78389 $abc$40840$n4959
.sym 78390 $abc$40840$n4961
.sym 78391 $abc$40840$n4411_1
.sym 78392 basesoc_uart_phy_storage[17]
.sym 78430 $abc$40840$n3657_1
.sym 78431 VexRiscv._zz_319_
.sym 78432 $abc$40840$n4360
.sym 78433 $abc$40840$n3657_1
.sym 78435 $abc$40840$n3924
.sym 78436 VexRiscv.CsrPlugin_mepc[31]
.sym 78437 $abc$40840$n2656
.sym 78438 basesoc_dat_w[5]
.sym 78439 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 78441 VexRiscv._zz_151_[1]
.sym 78442 VexRiscv.CsrPlugin_mtval[9]
.sym 78443 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 78445 $abc$40840$n3614_1
.sym 78446 basesoc_uart_phy_storage[17]
.sym 78447 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 78487 $abc$40840$n2240
.sym 78488 $abc$40840$n3614_1
.sym 78489 $abc$40840$n4534_1
.sym 78490 $abc$40840$n2235
.sym 78491 $abc$40840$n4412_1
.sym 78492 $abc$40840$n5363_1
.sym 78493 $abc$40840$n4521_1
.sym 78494 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 78529 $abc$40840$n4357
.sym 78533 VexRiscv._zz_151_[28]
.sym 78535 VexRiscv._zz_151_[31]
.sym 78537 $abc$40840$n4350
.sym 78538 $abc$40840$n3920
.sym 78539 $abc$40840$n4466_1
.sym 78542 VexRiscv.CsrPlugin_mip_MSIP
.sym 78543 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 78544 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 78545 basesoc_dat_w[1]
.sym 78547 VexRiscv.CsrPlugin_hadException
.sym 78549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 78550 $abc$40840$n2240
.sym 78589 $abc$40840$n4629_1
.sym 78590 VexRiscv.CsrPlugin_mtval[9]
.sym 78591 VexRiscv.CsrPlugin_mtval[13]
.sym 78592 $abc$40840$n2242
.sym 78593 VexRiscv.CsrPlugin_mtval[27]
.sym 78594 VexRiscv.CsrPlugin_mtval[8]
.sym 78595 $abc$40840$n4628_1
.sym 78596 VexRiscv.CsrPlugin_mtval[29]
.sym 78633 VexRiscv.CsrPlugin_mepc[5]
.sym 78634 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 78637 VexRiscv.CsrPlugin_mtval[7]
.sym 78639 $abc$40840$n2429
.sym 78642 $abc$40840$n4534_1
.sym 78649 $abc$40840$n6338
.sym 78692 VexRiscv.IBusCachedPlugin_cache._zz_16_[1]
.sym 78733 $abc$40840$n5337_1
.sym 78734 $abc$40840$n4628_1
.sym 78741 $abc$40840$n2642
.sym 78743 $abc$40840$n3920
.sym 78753 $abc$40840$n4628_1
.sym 78839 $PACKER_GND_NET
.sym 78859 user_led2
.sym 78860 user_led3
.sym 78867 $abc$40840$n233
.sym 78868 user_led3
.sym 78871 user_led2
.sym 78885 user_led2
.sym 78886 user_led3
.sym 78891 $abc$40840$n233
.sym 78924 spram_maskwren11[0]
.sym 78925 $abc$40840$n2485
.sym 78926 $abc$40840$n2484
.sym 78929 waittimer1_count[1]
.sym 78939 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 78940 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 78946 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 78955 spiflash_mosi
.sym 78957 user_btn2
.sym 78972 $abc$40840$n6794
.sym 78974 $abc$40840$n3873_1
.sym 78976 $abc$40840$n162
.sym 78977 $abc$40840$n6778
.sym 78978 sys_rst
.sym 78979 user_btn1
.sym 78980 $abc$40840$n6798
.sym 78984 $abc$40840$n162
.sym 78988 $abc$40840$n3869
.sym 78989 $abc$40840$n160
.sym 78992 $abc$40840$n2484
.sym 78994 $abc$40840$n6790
.sym 78995 $abc$40840$n6780
.sym 78998 sys_rst
.sym 78999 $abc$40840$n6780
.sym 79001 user_btn1
.sym 79004 user_btn1
.sym 79006 $abc$40840$n6794
.sym 79007 sys_rst
.sym 79011 $abc$40840$n160
.sym 79016 user_btn1
.sym 79017 sys_rst
.sym 79018 $abc$40840$n6778
.sym 79022 sys_rst
.sym 79024 $abc$40840$n6790
.sym 79025 user_btn1
.sym 79028 $abc$40840$n3869
.sym 79029 $abc$40840$n3873_1
.sym 79030 $abc$40840$n160
.sym 79031 $abc$40840$n162
.sym 79034 sys_rst
.sym 79035 user_btn1
.sym 79036 $abc$40840$n6798
.sym 79042 $abc$40840$n162
.sym 79044 $abc$40840$n2484
.sym 79045 clk12_$glb_clk
.sym 79049 user_btn1
.sym 79057 basesoc_uart_phy_tx_bitcount[1]
.sym 79062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 79063 $abc$40840$n6344_1
.sym 79064 waittimer1_count[1]
.sym 79066 $abc$40840$n2484
.sym 79067 $abc$40840$n168
.sym 79069 $abc$40840$n6778
.sym 79072 array_muxed1[17]
.sym 79074 $abc$40840$n3873_1
.sym 79079 user_btn1
.sym 79090 $abc$40840$n2484
.sym 79093 basesoc_uart_tx_fifo_level0[3]
.sym 79097 $abc$40840$n172
.sym 79104 $abc$40840$n168
.sym 79106 array_muxed0[0]
.sym 79107 basesoc_ctrl_reset_reset_r
.sym 79109 user_btn1
.sym 79111 array_muxed0[8]
.sym 79134 $PACKER_VCC_NET
.sym 79135 basesoc_uart_tx_fifo_level0[1]
.sym 79139 basesoc_ctrl_reset_reset_r
.sym 79142 $PACKER_VCC_NET
.sym 79146 $abc$40840$n2510
.sym 79148 basesoc_uart_tx_fifo_level0[3]
.sym 79150 basesoc_uart_tx_fifo_level0[0]
.sym 79157 basesoc_uart_tx_fifo_level0[2]
.sym 79158 basesoc_uart_tx_fifo_level0[4]
.sym 79160 $nextpnr_ICESTORM_LC_4$O
.sym 79163 basesoc_uart_tx_fifo_level0[0]
.sym 79166 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 79168 $PACKER_VCC_NET
.sym 79169 basesoc_uart_tx_fifo_level0[1]
.sym 79172 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 79174 $PACKER_VCC_NET
.sym 79175 basesoc_uart_tx_fifo_level0[2]
.sym 79176 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 79178 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 79180 basesoc_uart_tx_fifo_level0[3]
.sym 79181 $PACKER_VCC_NET
.sym 79182 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 79185 $PACKER_VCC_NET
.sym 79186 basesoc_uart_tx_fifo_level0[4]
.sym 79188 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 79194 basesoc_ctrl_reset_reset_r
.sym 79207 $abc$40840$n2510
.sym 79208 clk12_$glb_clk
.sym 79209 sys_rst_$glb_sr
.sym 79212 $abc$40840$n7105
.sym 79213 $abc$40840$n7107
.sym 79216 basesoc_uart_tx_fifo_consume[1]
.sym 79217 $abc$40840$n3768
.sym 79220 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 79222 spiflash_cs_n
.sym 79224 csrbankarray_csrbank3_bitbang_en0_w
.sym 79225 spram_datain11[14]
.sym 79227 slave_sel_r[2]
.sym 79228 array_muxed0[6]
.sym 79231 slave_sel_r[2]
.sym 79232 spiflash_clk
.sym 79236 array_muxed0[10]
.sym 79238 spiflash_bus_dat_r[16]
.sym 79242 $abc$40840$n6508
.sym 79244 $abc$40840$n6500
.sym 79245 $abc$40840$n2514
.sym 79251 $abc$40840$n6500
.sym 79252 spiflash_bus_dat_r[20]
.sym 79253 $abc$40840$n6502
.sym 79260 $abc$40840$n6506
.sym 79264 spiflash_bus_dat_r[23]
.sym 79265 spiflash_bus_dat_r[19]
.sym 79266 slave_sel_r[1]
.sym 79268 $abc$40840$n6508
.sym 79277 spiflash_bus_dat_r[22]
.sym 79291 $abc$40840$n6502
.sym 79292 spiflash_bus_dat_r[20]
.sym 79293 slave_sel_r[1]
.sym 79303 slave_sel_r[1]
.sym 79304 spiflash_bus_dat_r[22]
.sym 79305 $abc$40840$n6506
.sym 79308 $abc$40840$n6500
.sym 79310 slave_sel_r[1]
.sym 79311 spiflash_bus_dat_r[19]
.sym 79320 spiflash_bus_dat_r[23]
.sym 79321 $abc$40840$n6508
.sym 79322 slave_sel_r[1]
.sym 79331 clk12_$glb_clk
.sym 79332 $abc$40840$n231_$glb_sr
.sym 79334 spiflash_bus_dat_r[21]
.sym 79335 spiflash_bus_dat_r[22]
.sym 79338 $abc$40840$n2521
.sym 79339 spiflash_bus_dat_r[18]
.sym 79345 spram_wren0
.sym 79346 $abc$40840$n6506
.sym 79347 $abc$40840$n6502
.sym 79348 array_muxed0[12]
.sym 79350 $abc$40840$n3768
.sym 79353 array_muxed0[12]
.sym 79355 $abc$40840$n2301
.sym 79359 $abc$40840$n6520
.sym 79360 $abc$40840$n2516
.sym 79362 spiflash_bus_dat_r[24]
.sym 79365 $abc$40840$n6516
.sym 79368 basesoc_timer0_value_status[8]
.sym 79376 $abc$40840$n2516
.sym 79378 spiflash_bus_dat_r[12]
.sym 79379 $abc$40840$n3904
.sym 79385 spiflash_bus_dat_r[9]
.sym 79386 array_muxed0[8]
.sym 79387 spiflash_bus_dat_r[19]
.sym 79388 array_muxed0[7]
.sym 79392 spiflash_bus_dat_r[8]
.sym 79394 array_muxed0[2]
.sym 79395 spiflash_bus_dat_r[23]
.sym 79396 array_muxed0[10]
.sym 79398 spiflash_bus_dat_r[16]
.sym 79400 spiflash_bus_dat_r[22]
.sym 79401 array_muxed0[5]
.sym 79402 spiflash_bus_dat_r[11]
.sym 79403 array_muxed0[6]
.sym 79405 array_muxed0[11]
.sym 79408 array_muxed0[8]
.sym 79409 spiflash_bus_dat_r[9]
.sym 79410 $abc$40840$n3904
.sym 79413 $abc$40840$n3904
.sym 79414 array_muxed0[2]
.sym 79416 spiflash_bus_dat_r[19]
.sym 79420 $abc$40840$n3904
.sym 79421 array_muxed0[6]
.sym 79422 spiflash_bus_dat_r[23]
.sym 79425 array_muxed0[7]
.sym 79426 spiflash_bus_dat_r[8]
.sym 79427 $abc$40840$n3904
.sym 79431 array_muxed0[10]
.sym 79432 spiflash_bus_dat_r[11]
.sym 79434 $abc$40840$n3904
.sym 79437 spiflash_bus_dat_r[22]
.sym 79438 array_muxed0[5]
.sym 79439 $abc$40840$n3904
.sym 79444 spiflash_bus_dat_r[16]
.sym 79446 $abc$40840$n3904
.sym 79450 spiflash_bus_dat_r[12]
.sym 79451 $abc$40840$n3904
.sym 79452 array_muxed0[11]
.sym 79453 $abc$40840$n2516
.sym 79454 clk12_$glb_clk
.sym 79455 sys_rst_$glb_sr
.sym 79458 basesoc_uart_phy_storage[7]
.sym 79466 basesoc_vexriscv_ibus_adr[5]
.sym 79468 basesoc_ctrl_bus_errors[0]
.sym 79472 spiflash_miso1
.sym 79475 spiflash_bus_dat_r[19]
.sym 79476 $abc$40840$n2516
.sym 79482 basesoc_timer0_value[10]
.sym 79487 array_muxed1[18]
.sym 79488 array_muxed0[3]
.sym 79490 spiflash_i
.sym 79491 array_muxed1[24]
.sym 79499 spiflash_bus_dat_r[28]
.sym 79504 spiflash_bus_dat_r[26]
.sym 79515 $abc$40840$n2514
.sym 79518 spiflash_miso1
.sym 79522 spiflash_bus_dat_r[27]
.sym 79524 spiflash_bus_dat_r[29]
.sym 79525 spiflash_bus_dat_r[30]
.sym 79533 spiflash_miso1
.sym 79536 spiflash_bus_dat_r[26]
.sym 79544 spiflash_bus_dat_r[27]
.sym 79549 spiflash_bus_dat_r[28]
.sym 79554 spiflash_bus_dat_r[29]
.sym 79562 spiflash_bus_dat_r[30]
.sym 79576 $abc$40840$n2514
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79579 basesoc_timer0_value_status[13]
.sym 79581 basesoc_timer0_value_status[10]
.sym 79582 basesoc_timer0_value_status[25]
.sym 79584 basesoc_timer0_value_status[8]
.sym 79589 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 79591 $abc$40840$n3779_1
.sym 79598 basesoc_dat_w[7]
.sym 79602 basesoc_uart_phy_storage[7]
.sym 79603 array_muxed0[8]
.sym 79604 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79605 VexRiscv._zz_194_[3]
.sym 79606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 79608 array_muxed0[0]
.sym 79609 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 79610 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 79612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 79620 $abc$40840$n6475_1
.sym 79622 spiflash_bus_dat_r[26]
.sym 79623 spiflash_bus_dat_r[29]
.sym 79624 $abc$40840$n6514
.sym 79625 $abc$40840$n6522
.sym 79629 spiflash_bus_dat_r[27]
.sym 79630 $abc$40840$n6524
.sym 79631 $abc$40840$n6520
.sym 79632 spiflash_bus_dat_r[30]
.sym 79633 spiflash_bus_dat_r[31]
.sym 79637 $abc$40840$n6516
.sym 79638 slave_sel_r[1]
.sym 79646 slave_sel_r[1]
.sym 79649 $abc$40840$n6476_1
.sym 79654 $abc$40840$n6522
.sym 79655 slave_sel_r[1]
.sym 79656 spiflash_bus_dat_r[30]
.sym 79666 $abc$40840$n6524
.sym 79667 spiflash_bus_dat_r[31]
.sym 79668 slave_sel_r[1]
.sym 79672 $abc$40840$n6520
.sym 79673 spiflash_bus_dat_r[29]
.sym 79674 slave_sel_r[1]
.sym 79677 $abc$40840$n6476_1
.sym 79679 $abc$40840$n6475_1
.sym 79689 $abc$40840$n6514
.sym 79690 slave_sel_r[1]
.sym 79691 spiflash_bus_dat_r[26]
.sym 79696 slave_sel_r[1]
.sym 79697 $abc$40840$n6516
.sym 79698 spiflash_bus_dat_r[27]
.sym 79700 clk12_$glb_clk
.sym 79701 $abc$40840$n231_$glb_sr
.sym 79706 VexRiscv._zz_194_[22]
.sym 79707 VexRiscv._zz_194_[12]
.sym 79709 VexRiscv._zz_194_[3]
.sym 79712 array_muxed1[17]
.sym 79714 $abc$40840$n3777_1
.sym 79716 $abc$40840$n6524
.sym 79717 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 79726 basesoc_timer0_value[8]
.sym 79727 spiflash_bus_dat_r[31]
.sym 79728 basesoc_timer0_value_status[25]
.sym 79731 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 79732 array_muxed0[10]
.sym 79733 $abc$40840$n2281
.sym 79734 spiflash_bus_dat_r[16]
.sym 79736 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 79737 basesoc_uart_phy_storage[4]
.sym 79745 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 79747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 79753 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 79754 basesoc_vexriscv_ibus_adr[8]
.sym 79755 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 79757 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 79759 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 79761 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 79762 $abc$40840$n6717
.sym 79763 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 79767 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79771 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 79773 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 79784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 79791 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 79794 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79795 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 79796 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 79797 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 79807 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 79808 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 79809 basesoc_vexriscv_ibus_adr[8]
.sym 79812 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 79818 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 79819 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 79820 $abc$40840$n6717
.sym 79821 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 79822 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 79823 clk12_$glb_clk
.sym 79825 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79827 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 79839 VexRiscv._zz_319_
.sym 79841 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 79842 VexRiscv._zz_194_[3]
.sym 79847 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 79848 basesoc_ctrl_bus_errors[1]
.sym 79849 basesoc_uart_phy_storage[0]
.sym 79853 VexRiscv._zz_194_[22]
.sym 79854 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 79855 $abc$40840$n3677_1
.sym 79858 $abc$40840$n4441_1
.sym 79859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 79860 VexRiscv._zz_122_
.sym 79866 basesoc_vexriscv_ibus_adr[3]
.sym 79867 VexRiscv._zz_122_
.sym 79868 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 79876 basesoc_dat_w[4]
.sym 79878 basesoc_vexriscv_ibus_adr[6]
.sym 79880 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 79881 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 79883 basesoc_vexriscv_ibus_adr[5]
.sym 79885 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 79887 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 79888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 79890 basesoc_ctrl_reset_reset_r
.sym 79891 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 79892 basesoc_dat_w[5]
.sym 79893 $abc$40840$n2281
.sym 79894 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 79895 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 79899 basesoc_vexriscv_ibus_adr[3]
.sym 79900 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 79901 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 79905 basesoc_vexriscv_ibus_adr[6]
.sym 79907 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 79908 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 79914 basesoc_dat_w[5]
.sym 79919 basesoc_dat_w[4]
.sym 79924 basesoc_ctrl_reset_reset_r
.sym 79930 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 79931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 79932 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 79935 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 79936 basesoc_vexriscv_ibus_adr[5]
.sym 79938 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 79941 VexRiscv._zz_122_
.sym 79942 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 79945 $abc$40840$n2281
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 79949 $abc$40840$n3677_1
.sym 79951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 79952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 79953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 79954 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 79959 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 79960 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 79961 basesoc_vexriscv_ibus_adr[8]
.sym 79964 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 79966 basesoc_uart_phy_storage[5]
.sym 79968 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 79970 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 79972 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 79973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 79975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 79977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 79978 VexRiscv.CsrPlugin_mtval[11]
.sym 79979 array_muxed1[18]
.sym 79980 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 79983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 79989 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 79990 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 79992 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 79993 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 79994 $abc$40840$n3642
.sym 79998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 79999 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 80000 VexRiscv.CsrPlugin_hadException
.sym 80004 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 80005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 80006 $abc$40840$n3677_1
.sym 80007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 80014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 80025 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 80028 $abc$40840$n3642
.sym 80029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 80030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 80036 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 80037 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 80041 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80042 $abc$40840$n3677_1
.sym 80043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 80046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 80048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 80049 $abc$40840$n3677_1
.sym 80055 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 80059 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 80067 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 80068 VexRiscv.CsrPlugin_hadException
.sym 80069 clk12_$glb_clk
.sym 80071 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 80072 $abc$40840$n3720
.sym 80073 $abc$40840$n4014_1
.sym 80074 VexRiscv._zz_10_[0]
.sym 80075 VexRiscv._zz_10_[1]
.sym 80076 VexRiscv._zz_122_
.sym 80077 $abc$40840$n3696
.sym 80078 VexRiscv._zz_135_[22]
.sym 80082 VexRiscv._zz_319_
.sym 80083 VexRiscv.CsrPlugin_mtval[1]
.sym 80086 basesoc_vexriscv_ibus_adr[7]
.sym 80087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 80091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 80092 $abc$40840$n3677_1
.sym 80094 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 80095 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 80096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 80097 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 80098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80100 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 80101 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 80102 VexRiscv._zz_190_
.sym 80103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 80104 array_muxed0[0]
.sym 80105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 80113 $abc$40840$n5431_1
.sym 80114 $abc$40840$n2642
.sym 80116 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 80118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 80120 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 80121 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 80123 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 80124 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 80125 $abc$40840$n5406_1
.sym 80126 VexRiscv._zz_190_
.sym 80129 VexRiscv._zz_192_
.sym 80130 $abc$40840$n5433_1
.sym 80132 $abc$40840$n5404_1
.sym 80133 $abc$40840$n5407_1
.sym 80135 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 80136 $abc$40840$n5430_1
.sym 80137 $abc$40840$n235
.sym 80138 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 80140 $abc$40840$n5434_1
.sym 80145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 80146 VexRiscv._zz_190_
.sym 80147 $abc$40840$n235
.sym 80148 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 80153 $abc$40840$n5434_1
.sym 80154 $abc$40840$n5433_1
.sym 80157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 80158 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 80159 $abc$40840$n235
.sym 80160 VexRiscv._zz_190_
.sym 80163 VexRiscv._zz_190_
.sym 80164 $abc$40840$n235
.sym 80165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 80166 $abc$40840$n5404_1
.sym 80170 VexRiscv._zz_192_
.sym 80172 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 80175 VexRiscv._zz_190_
.sym 80176 $abc$40840$n235
.sym 80177 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 80178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80181 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 80182 $abc$40840$n5407_1
.sym 80183 $abc$40840$n5406_1
.sym 80184 VexRiscv._zz_192_
.sym 80187 $abc$40840$n5430_1
.sym 80189 $abc$40840$n5431_1
.sym 80191 $abc$40840$n2642
.sym 80192 clk12_$glb_clk
.sym 80194 count[16]
.sym 80195 $abc$40840$n4024_1
.sym 80196 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 80197 $abc$40840$n3975
.sym 80198 $abc$40840$n3355
.sym 80199 $abc$40840$n3960
.sym 80200 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 80201 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 80202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 80204 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 80206 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 80207 VexRiscv._zz_311_
.sym 80208 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 80209 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 80210 $abc$40840$n2642
.sym 80212 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 80214 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 80216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 80217 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 80218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 80219 $abc$40840$n5407_1
.sym 80220 VexRiscv._zz_10_[0]
.sym 80221 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 80222 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 80223 $abc$40840$n235
.sym 80224 array_muxed0[10]
.sym 80225 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 80226 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 80227 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 80228 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 80229 basesoc_uart_phy_storage[4]
.sym 80235 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 80240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 80242 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 80248 VexRiscv._zz_122_
.sym 80254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 80255 $abc$40840$n3355
.sym 80256 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 80260 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 80262 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 80263 $abc$40840$n3681
.sym 80268 VexRiscv._zz_122_
.sym 80269 $abc$40840$n3681
.sym 80270 $abc$40840$n3355
.sym 80276 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 80282 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 80288 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 80292 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 80300 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 80307 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 80313 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 80314 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 80315 clk12_$glb_clk
.sym 80317 $abc$40840$n5487_1
.sym 80318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 80319 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 80320 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 80321 array_muxed0[0]
.sym 80322 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 80323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 80324 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 80327 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 80329 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 80332 $abc$40840$n196
.sym 80333 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 80334 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 80335 $PACKER_VCC_NET
.sym 80339 VexRiscv.lastStagePc[18]
.sym 80341 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 80342 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 80344 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 80345 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 80346 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 80347 VexRiscv._zz_50_[10]
.sym 80348 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 80349 $abc$40840$n3681
.sym 80350 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 80351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 80364 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 80365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 80366 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 80378 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 80379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 80381 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 80382 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 80383 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 80385 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 80387 $abc$40840$n6338
.sym 80392 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 80397 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 80403 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 80411 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 80412 $abc$40840$n6338
.sym 80418 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 80424 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 80427 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 80428 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 80430 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 80436 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 80437 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 80438 clk12_$glb_clk
.sym 80440 $abc$40840$n5427_1
.sym 80441 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 80442 $abc$40840$n235
.sym 80443 $abc$40840$n5413_1
.sym 80444 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 80445 $abc$40840$n5419_1
.sym 80446 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 80447 $abc$40840$n5106_1
.sym 80450 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 80451 VexRiscv._zz_35_[7]
.sym 80453 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 80455 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 80458 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 80460 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 80461 basesoc_vexriscv_ibus_adr[8]
.sym 80462 $abc$40840$n6763
.sym 80463 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 80464 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 80465 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80466 VexRiscv.CsrPlugin_mtval[11]
.sym 80467 $abc$40840$n2642
.sym 80468 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 80470 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80471 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 80472 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 80473 $abc$40840$n5427_1
.sym 80474 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 80475 VexRiscv._zz_50_[10]
.sym 80481 $abc$40840$n4223_1
.sym 80482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 80483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 80485 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 80486 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 80488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 80489 $abc$40840$n4224
.sym 80490 $abc$40840$n4222
.sym 80491 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 80492 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 80493 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 80495 $abc$40840$n4221
.sym 80496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 80499 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 80501 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 80503 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 80504 $abc$40840$n4219
.sym 80506 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 80507 $abc$40840$n4220
.sym 80509 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 80511 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 80512 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 80514 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 80515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 80516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 80517 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 80520 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 80521 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 80522 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 80523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 80526 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 80528 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 80529 $abc$40840$n4221
.sym 80532 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 80539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 80544 $abc$40840$n4224
.sym 80545 $abc$40840$n4223_1
.sym 80546 $abc$40840$n4219
.sym 80550 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 80556 $abc$40840$n4220
.sym 80557 $abc$40840$n4222
.sym 80558 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 80559 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 80560 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 80561 clk12_$glb_clk
.sym 80563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 80564 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80565 $abc$40840$n4004_1
.sym 80566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 80567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 80568 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 80569 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 80570 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 80573 VexRiscv._zz_50_[10]
.sym 80574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 80576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 80579 VexRiscv.CsrPlugin_mepc[11]
.sym 80580 basesoc_vexriscv_ibus_adr[7]
.sym 80582 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 80583 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 80585 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 80586 $abc$40840$n235
.sym 80587 $abc$40840$n235
.sym 80588 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 80589 $abc$40840$n6820_1
.sym 80590 VexRiscv._zz_287_[3]
.sym 80591 VexRiscv.CsrPlugin_mepc[8]
.sym 80592 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 80593 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 80594 VexRiscv._zz_287_[4]
.sym 80595 VexRiscv._zz_287_[1]
.sym 80596 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 80597 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 80598 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80604 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 80606 $abc$40840$n6815_1
.sym 80607 $abc$40840$n6820_1
.sym 80608 $abc$40840$n6677_1
.sym 80611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 80612 $abc$40840$n4025
.sym 80613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 80614 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 80615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 80616 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 80618 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 80620 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 80621 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 80622 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 80623 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 80624 $abc$40840$n3681
.sym 80625 $abc$40840$n4228
.sym 80626 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 80628 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 80629 $abc$40840$n4004_1
.sym 80630 $abc$40840$n4015
.sym 80631 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 80632 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 80633 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 80635 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 80637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 80638 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 80639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 80640 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 80643 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 80644 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 80645 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 80646 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 80649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 80650 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 80651 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 80652 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 80657 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 80661 $abc$40840$n6815_1
.sym 80662 $abc$40840$n6820_1
.sym 80663 $abc$40840$n6677_1
.sym 80664 $abc$40840$n4228
.sym 80667 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 80668 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 80669 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 80670 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 80673 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 80674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 80675 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 80679 $abc$40840$n4015
.sym 80680 $abc$40840$n3681
.sym 80681 $abc$40840$n4025
.sym 80682 $abc$40840$n4004_1
.sym 80684 clk12_$glb_clk
.sym 80685 VexRiscv.reset_$glb_sr
.sym 80686 VexRiscv.CsrPlugin_mepc[8]
.sym 80687 VexRiscv.CsrPlugin_mepc[14]
.sym 80688 $abc$40840$n4015
.sym 80689 $abc$40840$n4021
.sym 80690 $abc$40840$n4005
.sym 80691 $abc$40840$n4011
.sym 80692 $abc$40840$n4022_1
.sym 80693 $abc$40840$n4012_1
.sym 80694 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 80696 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 80697 $abc$40840$n4939
.sym 80698 $abc$40840$n4025
.sym 80699 $abc$40840$n5126
.sym 80700 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 80701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 80702 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 80703 VexRiscv._zz_311_
.sym 80704 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 80705 $abc$40840$n5154
.sym 80706 $abc$40840$n2642
.sym 80707 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 80709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 80710 basesoc_uart_phy_storage[4]
.sym 80712 VexRiscv._zz_10_[0]
.sym 80713 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 80714 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 80715 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 80716 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 80717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 80718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 80719 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 80720 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 80721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 80727 $abc$40840$n6673_1
.sym 80728 $abc$40840$n4231_1
.sym 80729 $abc$40840$n2642
.sym 80730 VexRiscv._zz_287_[0]
.sym 80732 $abc$40840$n5454_1
.sym 80733 $abc$40840$n4237_1
.sym 80734 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 80735 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 80736 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80737 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 80740 $abc$40840$n5428_1
.sym 80742 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 80743 $abc$40840$n5427_1
.sym 80744 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 80745 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 80746 $abc$40840$n6680_1
.sym 80747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 80749 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 80750 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 80751 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 80752 $abc$40840$n5455_1
.sym 80754 VexRiscv._zz_287_[4]
.sym 80756 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 80757 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 80758 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 80760 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 80761 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 80762 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 80763 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 80767 $abc$40840$n5428_1
.sym 80769 $abc$40840$n5427_1
.sym 80773 $abc$40840$n5454_1
.sym 80774 $abc$40840$n5455_1
.sym 80778 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 80779 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 80780 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 80781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 80784 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 80785 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 80786 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 80787 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 80790 $abc$40840$n6680_1
.sym 80791 $abc$40840$n6673_1
.sym 80792 $abc$40840$n4231_1
.sym 80793 $abc$40840$n4237_1
.sym 80796 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 80797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 80798 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 80799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 80802 VexRiscv._zz_287_[0]
.sym 80803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 80804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 80805 VexRiscv._zz_287_[4]
.sym 80806 $abc$40840$n2642
.sym 80807 clk12_$glb_clk
.sym 80809 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 80810 $abc$40840$n4009
.sym 80811 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 80812 $abc$40840$n3619
.sym 80813 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 80814 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 80815 $abc$40840$n4020_1
.sym 80816 count[17]
.sym 80823 basesoc_vexriscv_ibus_adr[7]
.sym 80824 $abc$40840$n3647_1
.sym 80825 $abc$40840$n2642
.sym 80826 $abc$40840$n7848
.sym 80827 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 80829 $abc$40840$n5067_1
.sym 80830 $abc$40840$n233
.sym 80832 $abc$40840$n5174_1
.sym 80833 $abc$40840$n4980
.sym 80834 VexRiscv.execute_arbitration_isValid
.sym 80835 $abc$40840$n4021
.sym 80836 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 80838 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 80839 VexRiscv.execute_arbitration_isValid
.sym 80840 array_muxed1[23]
.sym 80841 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 80842 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 80843 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 80844 $abc$40840$n4009
.sym 80852 $abc$40840$n2530
.sym 80854 $abc$40840$n6714
.sym 80856 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 80857 VexRiscv.execute_arbitration_isValid
.sym 80858 $abc$40840$n3617
.sym 80859 $abc$40840$n235
.sym 80860 $abc$40840$n6118_1
.sym 80862 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 80863 $abc$40840$n3618
.sym 80865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 80867 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 80868 VexRiscv._zz_190_
.sym 80869 $abc$40840$n4006_1
.sym 80870 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 80871 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 80872 VexRiscv.memory_arbitration_isValid
.sym 80873 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 80876 $abc$40840$n6712
.sym 80877 $abc$40840$n3619
.sym 80878 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 80879 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 80880 $abc$40840$n7848
.sym 80881 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 80885 $abc$40840$n6714
.sym 80886 $abc$40840$n6118_1
.sym 80889 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 80890 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 80891 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 80892 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 80896 $abc$40840$n6118_1
.sym 80898 $abc$40840$n6712
.sym 80902 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 80903 VexRiscv.execute_arbitration_isValid
.sym 80904 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 80908 $abc$40840$n7848
.sym 80913 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 80914 VexRiscv._zz_190_
.sym 80915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 80916 $abc$40840$n235
.sym 80919 $abc$40840$n3619
.sym 80920 $abc$40840$n3617
.sym 80921 $abc$40840$n3618
.sym 80925 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 80926 VexRiscv.memory_arbitration_isValid
.sym 80927 $abc$40840$n4006_1
.sym 80928 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 80929 $abc$40840$n2530
.sym 80930 clk12_$glb_clk
.sym 80931 sys_rst_$glb_sr
.sym 80934 $abc$40840$n6663
.sym 80935 $abc$40840$n6665
.sym 80936 $abc$40840$n6667
.sym 80937 $abc$40840$n6669
.sym 80938 $abc$40840$n6671
.sym 80939 $abc$40840$n6673
.sym 80942 $abc$40840$n3925
.sym 80943 $abc$40840$n3926
.sym 80944 VexRiscv._zz_192_
.sym 80945 $abc$40840$n57
.sym 80946 $abc$40840$n2530
.sym 80949 VexRiscv._zz_287_[0]
.sym 80950 spiflash_counter[5]
.sym 80951 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 80953 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 80954 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 80955 $abc$40840$n5070_1
.sym 80956 $abc$40840$n2656
.sym 80957 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 80958 VexRiscv.memory_arbitration_isValid
.sym 80959 VexRiscv._zz_287_[2]
.sym 80960 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 80961 $abc$40840$n4939
.sym 80962 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 80963 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 80964 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 80965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 80966 VexRiscv.CsrPlugin_mtval[11]
.sym 80967 $abc$40840$n4379_1
.sym 80975 count[13]
.sym 80976 count[12]
.sym 80982 $abc$40840$n3611
.sym 80984 $PACKER_VCC_NET
.sym 80987 count[15]
.sym 80988 count[11]
.sym 80991 $abc$40840$n6663
.sym 80992 $abc$40840$n6681
.sym 80993 $abc$40840$n6683
.sym 80994 $abc$40840$n6685
.sym 80996 $abc$40840$n6689
.sym 81000 $abc$40840$n6665
.sym 81001 $abc$40840$n6667
.sym 81006 count[11]
.sym 81007 count[15]
.sym 81008 count[13]
.sym 81009 count[12]
.sym 81014 $abc$40840$n6667
.sym 81015 $abc$40840$n3611
.sym 81019 $abc$40840$n6685
.sym 81020 $abc$40840$n3611
.sym 81025 $abc$40840$n3611
.sym 81027 $abc$40840$n6683
.sym 81030 $abc$40840$n6665
.sym 81032 $abc$40840$n3611
.sym 81037 $abc$40840$n3611
.sym 81039 $abc$40840$n6663
.sym 81042 $abc$40840$n3611
.sym 81045 $abc$40840$n6689
.sym 81049 $abc$40840$n3611
.sym 81050 $abc$40840$n6681
.sym 81052 $PACKER_VCC_NET
.sym 81053 clk12_$glb_clk
.sym 81054 sys_rst_$glb_sr
.sym 81055 $abc$40840$n6675
.sym 81056 $abc$40840$n6677
.sym 81057 $abc$40840$n6679
.sym 81058 $abc$40840$n6681
.sym 81059 $abc$40840$n6683
.sym 81060 $abc$40840$n6685
.sym 81061 $abc$40840$n6687
.sym 81062 $abc$40840$n6689
.sym 81066 $abc$40840$n4980
.sym 81067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 81068 $abc$40840$n6671
.sym 81069 $abc$40840$n3900_1
.sym 81070 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 81071 VexRiscv._zz_190_
.sym 81072 $PACKER_VCC_NET
.sym 81073 $abc$40840$n3895_1
.sym 81074 basesoc_uart_phy_storage[17]
.sym 81075 basesoc_vexriscv_ibus_adr[21]
.sym 81076 $abc$40840$n6118_1
.sym 81078 $abc$40840$n2871
.sym 81079 VexRiscv._zz_287_[1]
.sym 81080 VexRiscv._zz_190_
.sym 81081 $abc$40840$n5324_1
.sym 81082 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 81083 VexRiscv.CsrPlugin_mepc[8]
.sym 81084 $abc$40840$n235
.sym 81085 VexRiscv._zz_287_[3]
.sym 81086 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 81087 $abc$40840$n4939
.sym 81088 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 81089 $abc$40840$n6697
.sym 81090 VexRiscv._zz_287_[4]
.sym 81101 VexRiscv.lastStagePc[3]
.sym 81102 VexRiscv._zz_35_[10]
.sym 81104 VexRiscv.execute_arbitration_isValid
.sym 81105 VexRiscv.CsrPlugin_mstatus_MIE
.sym 81107 $abc$40840$n4021
.sym 81108 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 81109 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 81110 VexRiscv.decode_to_execute_IS_CSR
.sym 81114 $abc$40840$n4009
.sym 81119 $abc$40840$n2653
.sym 81121 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 81122 VexRiscv.CsrPlugin_mepc[3]
.sym 81124 VexRiscv._zz_35_[7]
.sym 81125 VexRiscv._zz_35_[31]
.sym 81127 $abc$40840$n2653
.sym 81129 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 81130 VexRiscv.execute_arbitration_isValid
.sym 81131 $abc$40840$n4009
.sym 81132 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 81136 VexRiscv._zz_35_[31]
.sym 81142 VexRiscv.execute_arbitration_isValid
.sym 81144 VexRiscv.decode_to_execute_IS_CSR
.sym 81147 VexRiscv.execute_arbitration_isValid
.sym 81148 $abc$40840$n4021
.sym 81149 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 81150 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 81154 VexRiscv.lastStagePc[3]
.sym 81155 $abc$40840$n2653
.sym 81156 VexRiscv.CsrPlugin_mepc[3]
.sym 81160 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 81161 $abc$40840$n2653
.sym 81162 VexRiscv.CsrPlugin_mstatus_MIE
.sym 81167 VexRiscv._zz_35_[10]
.sym 81171 VexRiscv._zz_35_[7]
.sym 81176 clk12_$glb_clk
.sym 81177 VexRiscv.reset_$glb_sr
.sym 81178 $abc$40840$n6691
.sym 81179 $abc$40840$n6693
.sym 81180 $abc$40840$n6695
.sym 81181 $abc$40840$n6697
.sym 81182 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 81183 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 81184 count[19]
.sym 81185 $abc$40840$n4010_1
.sym 81188 array_muxed1[17]
.sym 81190 $abc$40840$n4939
.sym 81191 $abc$40840$n6687
.sym 81192 $abc$40840$n5126
.sym 81193 count[9]
.sym 81194 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 81195 $abc$40840$n233
.sym 81196 $abc$40840$n3926
.sym 81197 VexRiscv.lastStagePc[3]
.sym 81199 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 81200 $abc$40840$n3686
.sym 81201 VexRiscv.CsrPlugin_mstatus_MIE
.sym 81202 $abc$40840$n6679
.sym 81203 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 81204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 81205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 81206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 81207 count[8]
.sym 81208 $abc$40840$n5037_1
.sym 81209 VexRiscv._zz_10_[0]
.sym 81210 VexRiscv.CsrPlugin_mie_MTIE
.sym 81211 $abc$40840$n3684
.sym 81212 VexRiscv.decode_to_execute_RS2[25]
.sym 81213 count[10]
.sym 81219 $abc$40840$n4939
.sym 81220 $abc$40840$n4215
.sym 81222 $abc$40840$n3684
.sym 81224 VexRiscv._zz_36_[25]
.sym 81226 $abc$40840$n5037_1
.sym 81227 VexRiscv._zz_135_[3]
.sym 81228 $abc$40840$n4212
.sym 81229 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 81230 $abc$40840$n4379_1
.sym 81231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 81232 $abc$40840$n4811_1
.sym 81234 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 81235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 81238 VexRiscv._zz_170_[0]
.sym 81242 $abc$40840$n3686
.sym 81244 VexRiscv._zz_32_[1]
.sym 81248 VexRiscv._zz_152_
.sym 81250 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 81252 $abc$40840$n4212
.sym 81255 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 81259 $abc$40840$n4379_1
.sym 81260 VexRiscv._zz_36_[25]
.sym 81261 $abc$40840$n4811_1
.sym 81264 $abc$40840$n4939
.sym 81265 VexRiscv._zz_36_[25]
.sym 81267 $abc$40840$n5037_1
.sym 81270 $abc$40840$n4215
.sym 81271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 81272 $abc$40840$n3686
.sym 81276 VexRiscv._zz_152_
.sym 81278 VexRiscv._zz_32_[1]
.sym 81279 VexRiscv._zz_170_[0]
.sym 81282 VexRiscv._zz_135_[3]
.sym 81288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 81289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 81291 $abc$40840$n3684
.sym 81295 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 81298 $abc$40840$n2592_$glb_ce
.sym 81299 clk12_$glb_clk
.sym 81301 $abc$40840$n5170_1
.sym 81302 $abc$40840$n5142
.sym 81303 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 81304 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 81305 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 81306 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 81307 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 81308 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 81310 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 81313 $abc$40840$n5226_1
.sym 81314 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 81315 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 81317 VexRiscv.decode_to_execute_RS2[25]
.sym 81318 VexRiscv._zz_287_[0]
.sym 81319 VexRiscv.decode_to_execute_RS2[20]
.sym 81320 basesoc_vexriscv_ibus_adr[7]
.sym 81321 $abc$40840$n3904
.sym 81323 VexRiscv._zz_135_[3]
.sym 81324 VexRiscv._zz_41_[26]
.sym 81325 VexRiscv._zz_170_[1]
.sym 81326 VexRiscv._zz_337_
.sym 81327 array_muxed1[23]
.sym 81328 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 81329 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 81330 $abc$40840$n4980
.sym 81331 VexRiscv.execute_arbitration_isValid
.sym 81332 $abc$40840$n2623
.sym 81334 VexRiscv._zz_129_[3]
.sym 81335 $abc$40840$n4212
.sym 81336 VexRiscv._zz_170_[1]
.sym 81342 $abc$40840$n3689
.sym 81345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 81346 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 81349 $abc$40840$n4824
.sym 81350 $abc$40840$n5226_1
.sym 81351 VexRiscv._zz_286_[3]
.sym 81353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 81354 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 81355 $abc$40840$n6760
.sym 81356 VexRiscv._zz_135_[21]
.sym 81357 VexRiscv._zz_287_[3]
.sym 81358 VexRiscv._zz_286_[0]
.sym 81361 $abc$40840$n4212
.sym 81370 VexRiscv._zz_32_[1]
.sym 81371 $abc$40840$n3926
.sym 81375 VexRiscv._zz_286_[0]
.sym 81378 $abc$40840$n4212
.sym 81381 VexRiscv._zz_135_[21]
.sym 81382 $abc$40840$n3689
.sym 81389 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 81393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 81399 VexRiscv._zz_286_[3]
.sym 81400 $abc$40840$n5226_1
.sym 81401 VexRiscv._zz_287_[3]
.sym 81402 VexRiscv._zz_32_[1]
.sym 81406 $abc$40840$n3926
.sym 81407 $abc$40840$n4824
.sym 81408 $abc$40840$n6760
.sym 81412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 81420 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 81421 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 81422 clk12_$glb_clk
.sym 81424 array_muxed1[25]
.sym 81425 array_muxed1[26]
.sym 81426 $abc$40840$n5443_1
.sym 81427 array_muxed1[5]
.sym 81428 $abc$40840$n5485
.sym 81429 array_muxed1[15]
.sym 81430 $abc$40840$n5484_1
.sym 81431 array_muxed1[23]
.sym 81435 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 81436 VexRiscv.CsrPlugin_mtval[16]
.sym 81437 VexRiscv._zz_286_[3]
.sym 81440 $PACKER_VCC_NET
.sym 81442 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 81443 $abc$40840$n5070_1
.sym 81444 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 81445 VexRiscv.CsrPlugin_mepc[20]
.sym 81446 $abc$40840$n3689
.sym 81448 $abc$40840$n4379_1
.sym 81449 $abc$40840$n4939
.sym 81450 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 81451 VexRiscv.CsrPlugin_mtval[11]
.sym 81452 $abc$40840$n2656
.sym 81453 $abc$40840$n233
.sym 81454 VexRiscv.CsrPlugin_mie_MEIE
.sym 81455 VexRiscv._zz_36_[14]
.sym 81456 $abc$40840$n5582
.sym 81457 $abc$40840$n4466_1
.sym 81458 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 81459 VexRiscv._zz_170_[2]
.sym 81465 VexRiscv._zz_319_
.sym 81466 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 81467 $abc$40840$n2624
.sym 81468 VexRiscv._zz_170_[0]
.sym 81469 $abc$40840$n233
.sym 81471 $abc$40840$n4039
.sym 81472 VexRiscv._zz_195_[32]
.sym 81473 $abc$40840$n6759_1
.sym 81474 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 81475 VexRiscv.execute_arbitration_isStuckByOthers
.sym 81476 VexRiscv._zz_195_[7]
.sym 81479 $abc$40840$n4820
.sym 81480 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 81481 $abc$40840$n3932
.sym 81482 VexRiscv.decode_to_execute_RS2[9]
.sym 81485 VexRiscv._zz_129_[1]
.sym 81486 $abc$40840$n235
.sym 81488 VexRiscv._zz_192_
.sym 81495 VexRiscv._zz_194_[7]
.sym 81496 VexRiscv._zz_170_[1]
.sym 81498 VexRiscv._zz_195_[7]
.sym 81499 VexRiscv._zz_195_[32]
.sym 81501 VexRiscv._zz_194_[7]
.sym 81504 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 81505 VexRiscv._zz_319_
.sym 81507 $abc$40840$n4039
.sym 81510 $abc$40840$n233
.sym 81516 VexRiscv.decode_to_execute_RS2[9]
.sym 81517 VexRiscv._zz_129_[1]
.sym 81518 VexRiscv._zz_170_[0]
.sym 81519 VexRiscv._zz_170_[1]
.sym 81522 $abc$40840$n233
.sym 81523 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 81524 $abc$40840$n4039
.sym 81528 $abc$40840$n6759_1
.sym 81529 $abc$40840$n3932
.sym 81530 $abc$40840$n4820
.sym 81535 VexRiscv.execute_arbitration_isStuckByOthers
.sym 81540 VexRiscv._zz_192_
.sym 81541 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 81542 $abc$40840$n235
.sym 81543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 81544 $abc$40840$n2624
.sym 81545 clk12_$glb_clk
.sym 81547 VexRiscv._zz_337_
.sym 81548 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 81549 $abc$40840$n5351_1
.sym 81550 $abc$40840$n5409_1
.sym 81551 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 81552 $abc$40840$n5322_1
.sym 81553 $abc$40840$n2585
.sym 81554 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 81558 VexRiscv._zz_319_
.sym 81560 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 81561 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 81562 basesoc_vexriscv_ibus_adr[12]
.sym 81563 $abc$40840$n2624
.sym 81564 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 81565 $abc$40840$n2653
.sym 81566 VexRiscv._zz_129_[7]
.sym 81567 basesoc_vexriscv_ibus_adr[21]
.sym 81568 array_muxed1[26]
.sym 81569 $abc$40840$n2624
.sym 81570 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 81571 VexRiscv.CsrPlugin_mepc[8]
.sym 81572 $abc$40840$n235
.sym 81573 VexRiscv._zz_190_
.sym 81574 VexRiscv._zz_287_[4]
.sym 81575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 81576 VexRiscv.CsrPlugin_mip_MEIP
.sym 81577 $abc$40840$n5425_1
.sym 81578 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 81579 $abc$40840$n297
.sym 81580 basesoc_dat_w[7]
.sym 81581 $abc$40840$n2656
.sym 81582 VexRiscv._zz_151_[20]
.sym 81588 VexRiscv._zz_152_
.sym 81590 $abc$40840$n2283
.sym 81592 VexRiscv._zz_32_[1]
.sym 81593 VexRiscv._zz_47_[1]
.sym 81598 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 81599 $abc$40840$n4819_1
.sym 81600 VexRiscv._zz_32_[1]
.sym 81601 VexRiscv._zz_321_[26]
.sym 81602 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 81604 basesoc_dat_w[7]
.sym 81605 VexRiscv._zz_287_[1]
.sym 81607 $abc$40840$n5224
.sym 81609 basesoc_dat_w[6]
.sym 81610 VexRiscv._zz_286_[1]
.sym 81611 $abc$40840$n5253_1
.sym 81613 VexRiscv._zz_47_[0]
.sym 81617 $abc$40840$n4212
.sym 81619 VexRiscv._zz_170_[2]
.sym 81621 VexRiscv._zz_47_[0]
.sym 81622 VexRiscv._zz_47_[1]
.sym 81623 $abc$40840$n4819_1
.sym 81624 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 81629 basesoc_dat_w[6]
.sym 81633 VexRiscv._zz_152_
.sym 81634 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 81635 $abc$40840$n4212
.sym 81636 $abc$40840$n5253_1
.sym 81639 VexRiscv._zz_287_[1]
.sym 81640 VexRiscv._zz_286_[1]
.sym 81642 VexRiscv._zz_32_[1]
.sym 81647 VexRiscv._zz_321_[26]
.sym 81651 VexRiscv._zz_32_[1]
.sym 81652 VexRiscv._zz_152_
.sym 81654 VexRiscv._zz_170_[2]
.sym 81657 basesoc_dat_w[7]
.sym 81663 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 81665 $abc$40840$n5224
.sym 81666 $abc$40840$n4212
.sym 81667 $abc$40840$n2283
.sym 81668 clk12_$glb_clk
.sym 81669 sys_rst_$glb_sr
.sym 81670 $abc$40840$n4841
.sym 81671 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 81672 VexRiscv._zz_188_
.sym 81673 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81674 $abc$40840$n4580_1
.sym 81675 $abc$40840$n4581_1
.sym 81676 $abc$40840$n4745_1
.sym 81677 $abc$40840$n4582_1
.sym 81678 VexRiscv._zz_32_[1]
.sym 81680 $abc$40840$n4522_1
.sym 81682 VexRiscv._zz_152_
.sym 81683 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 81684 VexRiscv._zz_151_[11]
.sym 81687 $abc$40840$n4039
.sym 81688 VexRiscv._zz_32_[1]
.sym 81689 VexRiscv._zz_337_
.sym 81691 VexRiscv._zz_194_[8]
.sym 81692 $abc$40840$n3686
.sym 81693 VexRiscv.CsrPlugin_mstatus_MIE
.sym 81694 VexRiscv._zz_41_[27]
.sym 81695 VexRiscv._zz_151_[26]
.sym 81697 VexRiscv._zz_151_[25]
.sym 81698 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 81699 VexRiscv._zz_41_[11]
.sym 81700 $abc$40840$n5322_1
.sym 81701 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 81702 VexRiscv.CsrPlugin_mie_MTIE
.sym 81704 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 81705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 81713 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81715 VexRiscv._zz_129_[1]
.sym 81716 VexRiscv._zz_151_[2]
.sym 81717 VexRiscv._zz_288_[2]
.sym 81718 VexRiscv._zz_285_[3]
.sym 81719 $abc$40840$n4744_1
.sym 81720 VexRiscv._zz_49_[1]
.sym 81721 VexRiscv._zz_151_[25]
.sym 81725 VexRiscv.CsrPlugin_mtval[20]
.sym 81726 VexRiscv._zz_129_[6]
.sym 81727 $abc$40840$n4466_1
.sym 81729 VexRiscv.decode_to_execute_RS2[17]
.sym 81731 VexRiscv._zz_32_[1]
.sym 81732 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 81735 $abc$40840$n4140
.sym 81736 VexRiscv._zz_170_[0]
.sym 81737 VexRiscv._zz_170_[1]
.sym 81738 VexRiscv._zz_152_
.sym 81740 VexRiscv._zz_49_[0]
.sym 81741 $abc$40840$n4745_1
.sym 81742 VexRiscv._zz_151_[20]
.sym 81745 VexRiscv.CsrPlugin_mtval[20]
.sym 81746 $abc$40840$n4466_1
.sym 81747 $abc$40840$n4745_1
.sym 81750 VexRiscv._zz_170_[1]
.sym 81751 VexRiscv._zz_170_[0]
.sym 81752 $abc$40840$n4744_1
.sym 81753 VexRiscv._zz_151_[20]
.sym 81757 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 81762 VexRiscv._zz_151_[25]
.sym 81763 VexRiscv._zz_49_[0]
.sym 81764 $abc$40840$n4140
.sym 81765 VexRiscv._zz_49_[1]
.sym 81768 VexRiscv._zz_152_
.sym 81770 VexRiscv._zz_32_[1]
.sym 81771 VexRiscv._zz_285_[3]
.sym 81775 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 81776 VexRiscv._zz_151_[2]
.sym 81777 VexRiscv._zz_288_[2]
.sym 81782 VexRiscv._zz_129_[6]
.sym 81786 VexRiscv._zz_170_[1]
.sym 81787 VexRiscv.decode_to_execute_RS2[17]
.sym 81789 VexRiscv._zz_129_[1]
.sym 81790 $abc$40840$n8283_$glb_ce
.sym 81791 clk12_$glb_clk
.sym 81793 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 81794 $abc$40840$n5424_1
.sym 81795 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 81796 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 81797 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 81798 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 81799 $abc$40840$n4401_1
.sym 81800 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 81805 $abc$40840$n4744_1
.sym 81806 VexRiscv._zz_194_[7]
.sym 81807 VexRiscv._zz_41_[3]
.sym 81808 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81809 VexRiscv._zz_129_[4]
.sym 81812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 81813 VexRiscv.CsrPlugin_mepc[20]
.sym 81814 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 81815 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 81816 VexRiscv._zz_188_
.sym 81817 VexRiscv._zz_32_[1]
.sym 81818 VexRiscv.CsrPlugin_mtval[26]
.sym 81819 VexRiscv.execute_LightShifterPlugin_isActive
.sym 81820 VexRiscv._zz_47_[0]
.sym 81821 VexRiscv._zz_49_[0]
.sym 81823 VexRiscv._zz_170_[1]
.sym 81824 VexRiscv._zz_151_[14]
.sym 81825 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 81826 VexRiscv._zz_49_[0]
.sym 81827 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 81828 VexRiscv._zz_170_[1]
.sym 81834 VexRiscv.CsrPlugin_mepc[3]
.sym 81835 $abc$40840$n4350
.sym 81836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 81837 $abc$40840$n6696
.sym 81838 VexRiscv._zz_49_[1]
.sym 81839 VexRiscv._zz_49_[0]
.sym 81840 VexRiscv.CsrPlugin_mie_MSIE
.sym 81841 $abc$40840$n6698
.sym 81842 $abc$40840$n235
.sym 81843 $abc$40840$n4423
.sym 81844 VexRiscv._zz_47_[0]
.sym 81845 VexRiscv._zz_190_
.sym 81846 $abc$40840$n4357
.sym 81847 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 81848 VexRiscv._zz_151_[2]
.sym 81850 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 81852 VexRiscv._zz_47_[1]
.sym 81853 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 81854 $abc$40840$n6649
.sym 81855 $abc$40840$n6823_1
.sym 81856 $abc$40840$n3926
.sym 81858 $abc$40840$n4424
.sym 81860 $abc$40840$n3932
.sym 81861 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 81862 $abc$40840$n3928
.sym 81863 $abc$40840$n4411_1
.sym 81864 $abc$40840$n4401_1
.sym 81865 VexRiscv._zz_200_[3]
.sym 81869 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 81873 $abc$40840$n4350
.sym 81874 VexRiscv.CsrPlugin_mie_MSIE
.sym 81875 $abc$40840$n3928
.sym 81876 VexRiscv._zz_200_[3]
.sym 81879 $abc$40840$n4423
.sym 81880 $abc$40840$n4424
.sym 81881 VexRiscv.CsrPlugin_mepc[3]
.sym 81882 $abc$40840$n4357
.sym 81885 VexRiscv._zz_49_[0]
.sym 81886 $abc$40840$n6649
.sym 81887 VexRiscv._zz_151_[2]
.sym 81888 VexRiscv._zz_49_[1]
.sym 81891 $abc$40840$n3926
.sym 81892 $abc$40840$n6698
.sym 81894 $abc$40840$n4401_1
.sym 81897 $abc$40840$n6696
.sym 81898 VexRiscv._zz_47_[1]
.sym 81899 VexRiscv._zz_47_[0]
.sym 81900 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 81903 VexRiscv._zz_190_
.sym 81904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 81905 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 81906 $abc$40840$n235
.sym 81909 $abc$40840$n3932
.sym 81910 $abc$40840$n4411_1
.sym 81911 $abc$40840$n6823_1
.sym 81913 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 81914 clk12_$glb_clk
.sym 81916 $abc$40840$n4424
.sym 81917 $abc$40840$n3655_1
.sym 81918 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 81919 $abc$40840$n3922
.sym 81920 $abc$40840$n3928
.sym 81921 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 81922 $abc$40840$n4425
.sym 81923 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 81925 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 81926 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 81928 VexRiscv.lastStagePc[23]
.sym 81929 $abc$40840$n4350
.sym 81930 VexRiscv._zz_151_[3]
.sym 81931 VexRiscv._zz_286_[0]
.sym 81932 VexRiscv.decode_to_execute_RS2[21]
.sym 81933 VexRiscv.CsrPlugin_mepc[0]
.sym 81934 VexRiscv._zz_129_[5]
.sym 81935 VexRiscv._zz_286_[8]
.sym 81936 $abc$40840$n4353
.sym 81937 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 81938 $abc$40840$n4358_1
.sym 81940 $abc$40840$n6649
.sym 81941 $abc$40840$n4466_1
.sym 81943 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 81944 $abc$40840$n2656
.sym 81945 $abc$40840$n2572
.sym 81948 $abc$40840$n4379_1
.sym 81949 $abc$40840$n4939
.sym 81959 VexRiscv.CsrPlugin_mstatus_MIE
.sym 81961 VexRiscv._zz_170_[0]
.sym 81962 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 81963 VexRiscv._zz_285_[4]
.sym 81965 $abc$40840$n2653
.sym 81966 $abc$40840$n5070_1
.sym 81967 $abc$40840$n4422
.sym 81969 VexRiscv._zz_32_[1]
.sym 81971 VexRiscv.CsrPlugin_mip_MSIP
.sym 81972 VexRiscv._zz_335_
.sym 81974 VexRiscv.CsrPlugin_mie_MTIE
.sym 81975 $abc$40840$n2576
.sym 81977 $abc$40840$n3928
.sym 81978 VexRiscv._zz_152_
.sym 81979 $abc$40840$n3925
.sym 81980 $abc$40840$n297
.sym 81981 $abc$40840$n4980
.sym 81982 VexRiscv._zz_188_
.sym 81983 VexRiscv._zz_170_[1]
.sym 81985 $abc$40840$n3928
.sym 81986 $abc$40840$n4523
.sym 81987 VexRiscv.CsrPlugin_mie_MSIE
.sym 81988 VexRiscv._zz_151_[3]
.sym 81990 VexRiscv.CsrPlugin_mstatus_MIE
.sym 81991 VexRiscv.CsrPlugin_mie_MSIE
.sym 81992 VexRiscv._zz_188_
.sym 81993 VexRiscv.CsrPlugin_mip_MSIP
.sym 81996 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 81997 $abc$40840$n4523
.sym 81998 VexRiscv.CsrPlugin_mie_MTIE
.sym 81999 $abc$40840$n3928
.sym 82002 $abc$40840$n3925
.sym 82003 $abc$40840$n4980
.sym 82005 $abc$40840$n3928
.sym 82008 $abc$40840$n297
.sym 82009 $abc$40840$n4523
.sym 82010 VexRiscv.CsrPlugin_mip_MSIP
.sym 82011 VexRiscv.CsrPlugin_mstatus_MIE
.sym 82014 VexRiscv.CsrPlugin_mstatus_MIE
.sym 82015 $abc$40840$n2653
.sym 82016 $abc$40840$n5070_1
.sym 82017 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 82020 VexRiscv._zz_152_
.sym 82021 VexRiscv._zz_285_[4]
.sym 82022 VexRiscv._zz_32_[1]
.sym 82028 VexRiscv._zz_335_
.sym 82032 VexRiscv._zz_170_[1]
.sym 82033 VexRiscv._zz_170_[0]
.sym 82034 $abc$40840$n4422
.sym 82035 VexRiscv._zz_151_[3]
.sym 82036 $abc$40840$n2576
.sym 82037 clk12_$glb_clk
.sym 82038 VexRiscv.reset_$glb_sr
.sym 82039 $abc$40840$n2656
.sym 82040 $abc$40840$n4048_1
.sym 82041 $abc$40840$n4465_1
.sym 82042 VexRiscv.lastStagePc[20]
.sym 82043 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 82044 $abc$40840$n4523
.sym 82045 $abc$40840$n4776_1
.sym 82046 $abc$40840$n297
.sym 82051 $abc$40840$n2641
.sym 82053 VexRiscv._zz_151_[1]
.sym 82058 VexRiscv._zz_286_[1]
.sym 82059 $abc$40840$n4379_1
.sym 82060 VexRiscv._zz_151_[23]
.sym 82063 $abc$40840$n4464
.sym 82064 $abc$40840$n4411_1
.sym 82065 $abc$40840$n3922
.sym 82066 VexRiscv.CsrPlugin_mepc[22]
.sym 82068 VexRiscv.CsrPlugin_mepc[8]
.sym 82070 $abc$40840$n297
.sym 82072 $abc$40840$n2656
.sym 82073 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 82074 $abc$40840$n5425_1
.sym 82080 $abc$40840$n233
.sym 82081 $abc$40840$n4953
.sym 82083 $abc$40840$n4957
.sym 82084 $abc$40840$n5321_1
.sym 82086 VexRiscv.execute_LightShifterPlugin_isActive
.sym 82087 VexRiscv._zz_335_
.sym 82090 $abc$40840$n4955
.sym 82092 $abc$40840$n4959
.sym 82094 $abc$40840$n5298_1
.sym 82097 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 82102 $abc$40840$n4040_1
.sym 82103 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 82104 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 82106 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 82107 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 82108 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 82110 VexRiscv._zz_151_[1]
.sym 82111 $abc$40840$n5322_1
.sym 82114 $abc$40840$n4953
.sym 82115 $abc$40840$n233
.sym 82116 $abc$40840$n5298_1
.sym 82119 $abc$40840$n5298_1
.sym 82120 $abc$40840$n233
.sym 82121 $abc$40840$n4955
.sym 82125 $abc$40840$n5322_1
.sym 82126 VexRiscv._zz_335_
.sym 82127 $abc$40840$n5321_1
.sym 82131 $abc$40840$n4959
.sym 82132 $abc$40840$n233
.sym 82133 $abc$40840$n5298_1
.sym 82138 $abc$40840$n4957
.sym 82139 $abc$40840$n233
.sym 82140 $abc$40840$n5298_1
.sym 82143 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 82144 $abc$40840$n4040_1
.sym 82145 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 82149 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 82150 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 82152 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 82155 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 82156 VexRiscv.execute_LightShifterPlugin_isActive
.sym 82157 VexRiscv._zz_151_[1]
.sym 82160 clk12_$glb_clk
.sym 82161 VexRiscv.reset_$glb_sr
.sym 82162 $abc$40840$n4466_1
.sym 82163 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 82164 $abc$40840$n2572
.sym 82165 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 82166 $abc$40840$n3699
.sym 82168 $abc$40840$n4464
.sym 82169 $abc$40840$n4777_1
.sym 82174 VexRiscv.CsrPlugin_mtval[22]
.sym 82175 $abc$40840$n4776_1
.sym 82176 VexRiscv._zz_170_[1]
.sym 82177 basesoc_dat_w[1]
.sym 82179 VexRiscv.decode_to_execute_RS2[31]
.sym 82180 VexRiscv._zz_41_[7]
.sym 82181 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 82182 $abc$40840$n5298_1
.sym 82183 VexRiscv.CsrPlugin_hadException
.sym 82186 VexRiscv.lastStagePc[13]
.sym 82187 VexRiscv._zz_286_[1]
.sym 82189 VexRiscv.CsrPlugin_mepc[13]
.sym 82190 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 82191 $abc$40840$n4464
.sym 82194 $abc$40840$n4980
.sym 82195 $abc$40840$n4466_1
.sym 82197 $abc$40840$n5322_1
.sym 82204 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 82205 $abc$40840$n2285
.sym 82206 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 82207 $abc$40840$n4412_1
.sym 82208 $abc$40840$n4361_1
.sym 82211 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 82215 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 82218 $abc$40840$n4360
.sym 82227 basesoc_dat_w[1]
.sym 82228 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 82229 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 82231 VexRiscv._zz_319_
.sym 82235 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 82237 VexRiscv._zz_319_
.sym 82238 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 82241 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 82244 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 82245 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 82247 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 82249 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 82251 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 82253 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 82256 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 82257 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 82259 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 82261 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 82263 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 82268 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 82269 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 82272 $abc$40840$n4412_1
.sym 82274 $abc$40840$n4360
.sym 82275 $abc$40840$n4361_1
.sym 82278 basesoc_dat_w[1]
.sym 82282 $abc$40840$n2285
.sym 82283 clk12_$glb_clk
.sym 82284 sys_rst_$glb_sr
.sym 82285 VexRiscv._zz_200_[5]
.sym 82286 VexRiscv._zz_200_[7]
.sym 82287 VexRiscv._zz_200_[8]
.sym 82288 $abc$40840$n4476
.sym 82289 $abc$40840$n4524_1
.sym 82290 VexRiscv._zz_200_[4]
.sym 82291 $abc$40840$n4477_1
.sym 82292 $abc$40840$n4535
.sym 82298 $abc$40840$n4464
.sym 82304 $abc$40840$n4466_1
.sym 82307 $abc$40840$n4921_1
.sym 82308 $abc$40840$n2572
.sym 82310 VexRiscv.CsrPlugin_mepc[27]
.sym 82312 VexRiscv._zz_49_[0]
.sym 82315 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 82316 VexRiscv.execute_LightShifterPlugin_isActive
.sym 82317 $abc$40840$n4464
.sym 82318 VexRiscv._zz_49_[0]
.sym 82319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 82320 VexRiscv._zz_170_[1]
.sym 82326 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 82327 $abc$40840$n3614_1
.sym 82333 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 82334 $abc$40840$n4466_1
.sym 82335 VexRiscv.CsrPlugin_mtval[7]
.sym 82336 VexRiscv._zz_151_[3]
.sym 82337 $abc$40840$n2235
.sym 82338 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 82339 VexRiscv.CsrPlugin_mtval[8]
.sym 82340 VexRiscv.execute_LightShifterPlugin_isActive
.sym 82341 grant
.sym 82344 $abc$40840$n6338
.sym 82345 $abc$40840$n4980
.sym 82346 VexRiscv.lastStagePc[13]
.sym 82349 VexRiscv.CsrPlugin_mepc[13]
.sym 82350 $abc$40840$n2240
.sym 82351 $abc$40840$n3615
.sym 82354 $abc$40840$n4524_1
.sym 82355 $abc$40840$n4522_1
.sym 82356 $abc$40840$n2653
.sym 82357 $abc$40840$n4535
.sym 82359 $abc$40840$n6338
.sym 82362 $abc$40840$n4980
.sym 82365 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 82367 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 82371 $abc$40840$n4535
.sym 82373 VexRiscv.CsrPlugin_mtval[8]
.sym 82374 $abc$40840$n4466_1
.sym 82377 $abc$40840$n2240
.sym 82378 $abc$40840$n3615
.sym 82379 $abc$40840$n3614_1
.sym 82380 grant
.sym 82384 VexRiscv._zz_151_[3]
.sym 82385 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 82386 VexRiscv.execute_LightShifterPlugin_isActive
.sym 82389 $abc$40840$n2653
.sym 82391 VexRiscv.CsrPlugin_mepc[13]
.sym 82392 VexRiscv.lastStagePc[13]
.sym 82395 $abc$40840$n4522_1
.sym 82396 $abc$40840$n4524_1
.sym 82397 VexRiscv.CsrPlugin_mtval[7]
.sym 82398 $abc$40840$n4466_1
.sym 82404 $abc$40840$n6338
.sym 82405 $abc$40840$n2235
.sym 82406 clk12_$glb_clk
.sym 82407 VexRiscv.reset_$glb_sr
.sym 82408 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 82411 VexRiscv._zz_200_[13]
.sym 82412 $abc$40840$n5337_1
.sym 82413 $abc$40840$n4858_1
.sym 82414 $abc$40840$n4859_1
.sym 82415 VexRiscv._zz_200_[27]
.sym 82425 VexRiscv.CsrPlugin_mepc[30]
.sym 82428 $abc$40840$n4906
.sym 82429 grant
.sym 82443 $abc$40840$n2572
.sym 82449 $abc$40840$n2240
.sym 82451 VexRiscv.CsrPlugin_hadException
.sym 82454 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 82455 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 82457 $abc$40840$n4629_1
.sym 82462 $abc$40840$n3920
.sym 82465 $abc$40840$n4466_1
.sym 82468 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 82470 VexRiscv.CsrPlugin_mepc[13]
.sym 82471 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 82475 VexRiscv.CsrPlugin_mtval[13]
.sym 82476 VexRiscv._zz_200_[13]
.sym 82477 $abc$40840$n4464
.sym 82479 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 82480 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 82482 $abc$40840$n3920
.sym 82483 $abc$40840$n4464
.sym 82484 VexRiscv._zz_200_[13]
.sym 82485 VexRiscv.CsrPlugin_mepc[13]
.sym 82491 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 82495 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 82501 $abc$40840$n2240
.sym 82503 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 82506 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 82514 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 82519 VexRiscv.CsrPlugin_mtval[13]
.sym 82520 $abc$40840$n4466_1
.sym 82521 $abc$40840$n4629_1
.sym 82526 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 82528 VexRiscv.CsrPlugin_hadException
.sym 82529 clk12_$glb_clk
.sym 82533 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 82544 $abc$40840$n2653
.sym 82553 $abc$40840$n2653
.sym 82559 $abc$40840$n5337_1
.sym 82565 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 82574 $abc$40840$n2240
.sym 82575 $PACKER_GND_NET
.sym 82613 $PACKER_GND_NET
.sym 82651 $abc$40840$n2240
.sym 82652 clk12_$glb_clk
.sym 82666 $abc$40840$n2240
.sym 82673 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 82754 spram_datain01[1]
.sym 82755 spram_datain11[0]
.sym 82756 spram_datain01[11]
.sym 82757 spram_datain01[9]
.sym 82758 spram_datain01[0]
.sym 82759 spram_datain11[9]
.sym 82760 spram_datain11[11]
.sym 82761 spram_datain11[1]
.sym 82775 VexRiscv._zz_194_[22]
.sym 82786 array_muxed0[6]
.sym 82787 spram_dataout11[12]
.sym 82788 array_muxed0[0]
.sym 82789 spram_dataout11[13]
.sym 82798 $abc$40840$n2485
.sym 82801 eventmanager_status_w[1]
.sym 82802 user_btn1
.sym 82809 $abc$40840$n6344_1
.sym 82810 $abc$40840$n5880_1
.sym 82818 waittimer1_count[1]
.sym 82819 sys_rst
.sym 82821 waittimer1_count[0]
.sym 82835 $abc$40840$n5880_1
.sym 82836 $abc$40840$n6344_1
.sym 82841 user_btn1
.sym 82842 sys_rst
.sym 82843 waittimer1_count[0]
.sym 82844 eventmanager_status_w[1]
.sym 82847 sys_rst
.sym 82849 eventmanager_status_w[1]
.sym 82850 user_btn1
.sym 82865 waittimer1_count[1]
.sym 82867 user_btn1
.sym 82875 $abc$40840$n2485
.sym 82876 clk12_$glb_clk
.sym 82877 sys_rst_$glb_sr
.sym 82880 user_btn2
.sym 82883 waittimer1_count[0]
.sym 82885 $abc$40840$n6766
.sym 82886 spiflash_cs_n
.sym 82887 waittimer1_count[8]
.sym 82893 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 82894 spram_datain01[12]
.sym 82895 spram_dataout01[10]
.sym 82897 spram_datain01[9]
.sym 82898 spram_maskwren11[0]
.sym 82899 spram_datain11[1]
.sym 82901 $abc$40840$n6500
.sym 82902 $abc$40840$n5880_1
.sym 82903 spram_datain11[0]
.sym 82904 spram_dataout11[0]
.sym 82905 $abc$40840$n6508
.sym 82910 user_btn2
.sym 82913 sys_rst
.sym 82922 waittimer1_count[8]
.sym 82936 user_btn2
.sym 82941 array_muxed1[27]
.sym 82944 array_muxed0[9]
.sym 82947 $abc$40840$n2521
.sym 82973 basesoc_uart_phy_tx_bitcount[1]
.sym 82986 $abc$40840$n2304
.sym 82988 $abc$40840$n2301
.sym 83028 $abc$40840$n2301
.sym 83029 basesoc_uart_phy_tx_bitcount[1]
.sym 83038 $abc$40840$n2304
.sym 83039 clk12_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83045 basesoc_uart_phy_tx_bitcount[2]
.sym 83047 basesoc_uart_phy_tx_bitcount[0]
.sym 83048 $abc$40840$n7101
.sym 83052 $abc$40840$n2656
.sym 83054 user_btn1
.sym 83055 spram_datain11[7]
.sym 83056 array_muxed1[23]
.sym 83058 $abc$40840$n6516
.sym 83059 spram_datain01[7]
.sym 83060 $abc$40840$n6347_1
.sym 83063 $abc$40840$n6782
.sym 83064 $abc$40840$n6520
.sym 83069 array_muxed1[25]
.sym 83088 basesoc_uart_tx_fifo_consume[1]
.sym 83096 basesoc_uart_phy_tx_bitcount[1]
.sym 83102 basesoc_uart_phy_tx_bitcount[2]
.sym 83105 basesoc_uart_phy_tx_bitcount[3]
.sym 83109 $abc$40840$n2396
.sym 83112 basesoc_uart_phy_tx_bitcount[0]
.sym 83114 $nextpnr_ICESTORM_LC_1$O
.sym 83116 basesoc_uart_phy_tx_bitcount[0]
.sym 83120 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 83123 basesoc_uart_phy_tx_bitcount[1]
.sym 83126 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 83129 basesoc_uart_phy_tx_bitcount[2]
.sym 83130 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 83135 basesoc_uart_phy_tx_bitcount[3]
.sym 83136 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 83153 basesoc_uart_tx_fifo_consume[1]
.sym 83157 basesoc_uart_phy_tx_bitcount[3]
.sym 83159 basesoc_uart_phy_tx_bitcount[1]
.sym 83160 basesoc_uart_phy_tx_bitcount[2]
.sym 83161 $abc$40840$n2396
.sym 83162 clk12_$glb_clk
.sym 83163 sys_rst_$glb_sr
.sym 83169 spiflash_miso1
.sym 83175 $abc$40840$n235
.sym 83176 array_muxed0[11]
.sym 83178 array_muxed1[24]
.sym 83179 array_muxed1[18]
.sym 83180 array_muxed0[3]
.sym 83181 array_muxed0[13]
.sym 83182 array_muxed0[7]
.sym 83184 spram_maskwren01[0]
.sym 83187 $PACKER_VCC_NET
.sym 83192 sys_rst
.sym 83193 user_btn2
.sym 83194 $abc$40840$n2295
.sym 83206 spiflash_bus_dat_r[20]
.sym 83210 sys_rst
.sym 83213 array_muxed0[0]
.sym 83216 $abc$40840$n2516
.sym 83219 spiflash_bus_dat_r[17]
.sym 83221 $abc$40840$n3904
.sym 83222 spiflash_bus_dat_r[21]
.sym 83225 array_muxed0[3]
.sym 83227 spiflash_i
.sym 83236 array_muxed0[4]
.sym 83244 spiflash_bus_dat_r[20]
.sym 83245 $abc$40840$n3904
.sym 83247 array_muxed0[3]
.sym 83250 array_muxed0[4]
.sym 83251 spiflash_bus_dat_r[21]
.sym 83252 $abc$40840$n3904
.sym 83268 sys_rst
.sym 83269 spiflash_i
.sym 83275 spiflash_bus_dat_r[17]
.sym 83276 $abc$40840$n3904
.sym 83277 array_muxed0[0]
.sym 83284 $abc$40840$n2516
.sym 83285 clk12_$glb_clk
.sym 83286 sys_rst_$glb_sr
.sym 83287 $abc$40840$n2354
.sym 83288 $abc$40840$n2350
.sym 83289 $abc$40840$n7026
.sym 83291 basesoc_uart_phy_rx_bitcount[3]
.sym 83292 basesoc_uart_phy_rx_bitcount[0]
.sym 83294 basesoc_uart_phy_rx_bitcount[2]
.sym 83298 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 83300 array_muxed0[8]
.sym 83302 array_muxed0[8]
.sym 83303 spiflash_bus_dat_r[21]
.sym 83304 array_muxed0[6]
.sym 83305 $abc$40840$n5880_1
.sym 83313 VexRiscv._zz_170_[0]
.sym 83322 array_muxed0[4]
.sym 83328 basesoc_dat_w[7]
.sym 83330 $abc$40840$n2281
.sym 83375 basesoc_dat_w[7]
.sym 83407 $abc$40840$n2281
.sym 83408 clk12_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83412 $abc$40840$n7030
.sym 83413 $abc$40840$n7032
.sym 83414 $abc$40840$n3777_1
.sym 83415 basesoc_ctrl_storage[11]
.sym 83417 $abc$40840$n3774
.sym 83420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 83421 array_muxed1[18]
.sym 83424 array_muxed1[22]
.sym 83426 $abc$40840$n2281
.sym 83434 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83437 basesoc_ctrl_storage[11]
.sym 83438 basesoc_timer0_value[13]
.sym 83442 $abc$40840$n5567
.sym 83443 $abc$40840$n5566
.sym 83464 basesoc_timer0_value[13]
.sym 83465 basesoc_timer0_value[10]
.sym 83469 $abc$40840$n2447
.sym 83479 basesoc_timer0_value[8]
.sym 83481 basesoc_timer0_value[25]
.sym 83484 basesoc_timer0_value[13]
.sym 83499 basesoc_timer0_value[10]
.sym 83504 basesoc_timer0_value[25]
.sym 83516 basesoc_timer0_value[8]
.sym 83530 $abc$40840$n2447
.sym 83531 clk12_$glb_clk
.sym 83532 sys_rst_$glb_sr
.sym 83535 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 83536 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 83537 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 83538 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 83539 $abc$40840$n6339
.sym 83540 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 83543 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 83544 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 83545 basesoc_timer0_value_status[13]
.sym 83546 $PACKER_GND_NET
.sym 83557 VexRiscv._zz_194_[22]
.sym 83558 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83562 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 83563 VexRiscv._zz_194_[3]
.sym 83565 array_muxed1[25]
.sym 83566 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83579 $abc$40840$n5593
.sym 83581 VexRiscv._zz_319_
.sym 83583 $abc$40840$n5594
.sym 83595 $abc$40840$n5624_1
.sym 83602 $abc$40840$n5567
.sym 83603 $abc$40840$n5566
.sym 83605 $abc$40840$n5623
.sym 83631 $abc$40840$n5623
.sym 83632 VexRiscv._zz_319_
.sym 83634 $abc$40840$n5624_1
.sym 83637 VexRiscv._zz_319_
.sym 83639 $abc$40840$n5593
.sym 83640 $abc$40840$n5594
.sym 83649 $abc$40840$n5567
.sym 83650 $abc$40840$n5566
.sym 83651 VexRiscv._zz_319_
.sym 83654 clk12_$glb_clk
.sym 83655 $abc$40840$n233_$glb_sr
.sym 83656 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 83658 basesoc_vexriscv_ibus_adr[13]
.sym 83659 $abc$40840$n2248
.sym 83660 $abc$40840$n2247
.sym 83662 basesoc_vexriscv_ibus_adr[4]
.sym 83663 basesoc_vexriscv_ibus_adr[17]
.sym 83667 count[16]
.sym 83669 $abc$40840$n6339
.sym 83670 $abc$40840$n2271
.sym 83672 $PACKER_VCC_NET
.sym 83673 basesoc_ctrl_bus_errors[1]
.sym 83674 basesoc_ctrl_bus_errors[0]
.sym 83675 $abc$40840$n2271
.sym 83677 array_muxed0[5]
.sym 83679 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 83680 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 83681 $abc$40840$n5624_1
.sym 83682 $abc$40840$n3720
.sym 83684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83687 $abc$40840$n3677_1
.sym 83688 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 83690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 83691 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 83706 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 83713 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 83730 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 83742 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 83777 clk12_$glb_clk
.sym 83779 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83782 $abc$40840$n3684
.sym 83783 $abc$40840$n3987
.sym 83784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 83785 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 83786 $abc$40840$n3985
.sym 83789 $abc$40840$n4024_1
.sym 83790 $abc$40840$n4014_1
.sym 83792 array_muxed0[0]
.sym 83795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 83797 $abc$40840$n3904
.sym 83799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 83800 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 83801 array_muxed0[0]
.sym 83803 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 83804 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 83805 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 83806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 83807 $abc$40840$n2247
.sym 83808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 83809 VexRiscv._zz_170_[0]
.sym 83812 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83813 basesoc_vexriscv_ibus_adr[17]
.sym 83824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 83837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 83838 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 83839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83842 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 83848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 83849 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 83850 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 83851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 83854 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 83859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83860 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 83861 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 83862 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 83874 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 83877 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 83886 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 83890 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 83899 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 83900 clk12_$glb_clk
.sym 83902 $abc$40840$n3978
.sym 83903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 83904 $abc$40840$n6665_1
.sym 83905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83906 $abc$40840$n3961
.sym 83907 $abc$40840$n3959
.sym 83908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 83909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83913 $abc$40840$n5337_1
.sym 83914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 83917 $abc$40840$n3684
.sym 83921 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 83926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 83928 $abc$40840$n3684
.sym 83930 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 83931 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 83932 VexRiscv._zz_135_[22]
.sym 83933 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83934 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 83936 $abc$40840$n3720
.sym 83937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 83944 $abc$40840$n3681
.sym 83946 $abc$40840$n3684
.sym 83947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 83949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 83951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 83952 $abc$40840$n3677_1
.sym 83953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 83957 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 83959 VexRiscv._zz_41_[8]
.sym 83961 $abc$40840$n233
.sym 83962 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 83965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 83966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 83970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83973 $abc$40840$n3696
.sym 83976 VexRiscv._zz_41_[8]
.sym 83982 $abc$40840$n3696
.sym 83984 $abc$40840$n3681
.sym 83985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 83988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 83989 $abc$40840$n3684
.sym 83990 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 83991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 83994 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 83995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 83997 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 84000 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 84001 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84002 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 84007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 84008 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 84009 $abc$40840$n3677_1
.sym 84012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 84013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 84019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 84021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84022 $abc$40840$n233
.sym 84023 clk12_$glb_clk
.sym 84025 VexRiscv.lastStagePc[18]
.sym 84026 $abc$40840$n3992
.sym 84027 $abc$40840$n6664_1
.sym 84028 $abc$40840$n3974
.sym 84029 VexRiscv.lastStagePc[8]
.sym 84030 $abc$40840$n3973
.sym 84031 $abc$40840$n3966
.sym 84032 $abc$40840$n3967
.sym 84035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 84036 VexRiscv._zz_337_
.sym 84038 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 84039 VexRiscv._zz_122_
.sym 84040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84042 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 84043 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 84045 $abc$40840$n3681
.sym 84046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 84047 VexRiscv._zz_10_[1]
.sym 84048 $abc$40840$n3681
.sym 84050 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 84051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84052 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 84053 $abc$40840$n235
.sym 84054 VexRiscv._zz_194_[22]
.sym 84055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 84056 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 84057 array_muxed1[25]
.sym 84058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84059 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84060 $abc$40840$n229
.sym 84067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 84068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 84069 VexRiscv._zz_10_[0]
.sym 84070 VexRiscv._zz_10_[1]
.sym 84073 VexRiscv._zz_135_[22]
.sym 84075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 84077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84080 $abc$40840$n196
.sym 84081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84084 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 84085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 84088 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 84092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 84093 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 84096 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 84100 $abc$40840$n196
.sym 84105 VexRiscv._zz_135_[22]
.sym 84106 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84108 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 84113 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 84117 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 84118 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 84119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 84120 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84124 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 84125 VexRiscv._zz_10_[1]
.sym 84126 VexRiscv._zz_10_[0]
.sym 84129 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 84130 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 84131 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 84132 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 84135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 84143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 84145 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 84146 clk12_$glb_clk
.sym 84148 $abc$40840$n3968
.sym 84149 $abc$40840$n5418_1
.sym 84150 basesoc_vexriscv_dbus_adr[0]
.sym 84151 array_muxed1[29]
.sym 84152 array_muxed1[30]
.sym 84153 $abc$40840$n5472_1
.sym 84154 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 84155 $abc$40840$n3990
.sym 84158 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 84159 basesoc_vexriscv_ibus_adr[0]
.sym 84162 $abc$40840$n2497
.sym 84163 $abc$40840$n6745
.sym 84164 $abc$40840$n2642
.sym 84170 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 84172 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 84173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 84174 VexRiscv._zz_192_
.sym 84175 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 84176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84177 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 84178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 84179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 84180 $abc$40840$n5624_1
.sym 84181 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 84182 VexRiscv._zz_190_
.sym 84183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 84191 $abc$40840$n235
.sym 84194 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 84195 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 84196 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 84202 grant
.sym 84203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 84207 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 84208 VexRiscv._zz_190_
.sym 84209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 84212 basesoc_vexriscv_ibus_adr[0]
.sym 84215 basesoc_vexriscv_dbus_adr[0]
.sym 84216 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 84222 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 84223 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 84224 $abc$40840$n235
.sym 84225 VexRiscv._zz_190_
.sym 84229 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 84234 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 84240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 84247 basesoc_vexriscv_dbus_adr[0]
.sym 84248 grant
.sym 84249 basesoc_vexriscv_ibus_adr[0]
.sym 84252 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 84258 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 84264 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 84268 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 84269 clk12_$glb_clk
.sym 84271 $abc$40840$n3970
.sym 84272 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 84273 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 84274 $abc$40840$n5412_1
.sym 84275 $abc$40840$n3971
.sym 84276 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 84277 $abc$40840$n3969
.sym 84278 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 84282 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 84283 VexRiscv.decode_to_execute_RS2[29]
.sym 84285 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 84286 VexRiscv._zz_194_[8]
.sym 84287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 84288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 84291 VexRiscv._zz_190_
.sym 84292 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 84295 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 84296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 84297 VexRiscv.decode_to_execute_RS2[30]
.sym 84298 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 84299 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 84300 basesoc_dat_w[4]
.sym 84301 basesoc_vexriscv_ibus_adr[17]
.sym 84303 VexRiscv._zz_129_[6]
.sym 84304 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 84305 VexRiscv._zz_170_[0]
.sym 84306 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 84313 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 84314 $abc$40840$n235
.sym 84318 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 84319 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 84320 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 84322 $abc$40840$n235
.sym 84326 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 84327 VexRiscv.CsrPlugin_mepc[11]
.sym 84329 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 84330 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 84331 VexRiscv._zz_337_
.sym 84333 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 84334 VexRiscv._zz_192_
.sym 84335 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 84336 $abc$40840$n5070_1
.sym 84338 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 84339 $abc$40840$n2656
.sym 84341 $abc$40840$n5067_1
.sym 84342 VexRiscv._zz_190_
.sym 84343 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 84345 $abc$40840$n235
.sym 84346 VexRiscv._zz_190_
.sym 84347 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 84348 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 84353 VexRiscv._zz_337_
.sym 84357 VexRiscv._zz_192_
.sym 84358 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 84360 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 84363 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 84364 $abc$40840$n235
.sym 84365 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 84366 VexRiscv._zz_192_
.sym 84370 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 84375 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 84376 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 84377 $abc$40840$n235
.sym 84378 VexRiscv._zz_192_
.sym 84381 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 84387 $abc$40840$n5070_1
.sym 84388 VexRiscv.CsrPlugin_mepc[11]
.sym 84389 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 84390 $abc$40840$n5067_1
.sym 84391 $abc$40840$n2656
.sym 84392 clk12_$glb_clk
.sym 84394 $abc$40840$n5353_1
.sym 84395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 84396 $abc$40840$n5475_1
.sym 84397 $abc$40840$n5488
.sym 84398 $abc$40840$n5876_1
.sym 84399 $abc$40840$n3972
.sym 84400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 84401 $abc$40840$n5494
.sym 84404 $abc$40840$n5409_1
.sym 84405 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84406 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 84408 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 84409 array_muxed0[10]
.sym 84410 count[6]
.sym 84412 $abc$40840$n235
.sym 84415 array_muxed0[10]
.sym 84416 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 84418 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 84419 $abc$40840$n235
.sym 84420 $abc$40840$n4006_1
.sym 84421 $abc$40840$n3972
.sym 84422 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 84423 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84424 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 84425 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 84426 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84427 VexRiscv._zz_192_
.sym 84428 VexRiscv.CsrPlugin_interrupt_valid
.sym 84429 VexRiscv._zz_135_[22]
.sym 84439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84440 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 84441 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 84444 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 84447 $abc$40840$n4005
.sym 84450 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 84451 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 84454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 84455 $abc$40840$n4014_1
.sym 84460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 84466 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 84470 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 84476 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 84480 $abc$40840$n4014_1
.sym 84481 $abc$40840$n4005
.sym 84482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 84489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 84494 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 84501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 84504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 84513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 84514 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 84515 clk12_$glb_clk
.sym 84517 $abc$40840$n4016_1
.sym 84518 $abc$40840$n4017
.sym 84519 $abc$40840$n4019
.sym 84520 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 84521 $abc$40840$n4007
.sym 84522 $abc$40840$n4008_1
.sym 84523 $abc$40840$n4018_1
.sym 84524 $abc$40840$n4006_1
.sym 84527 $abc$40840$n4010_1
.sym 84528 $abc$40840$n2656
.sym 84529 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 84531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 84534 $abc$40840$n5494
.sym 84535 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 84537 array_muxed1[23]
.sym 84538 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 84541 $abc$40840$n229
.sym 84542 VexRiscv._zz_194_[22]
.sym 84544 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 84545 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 84546 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 84547 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 84548 $abc$40840$n4009
.sym 84549 array_muxed1[25]
.sym 84550 $abc$40840$n235
.sym 84551 VexRiscv.CsrPlugin_mepc[14]
.sym 84552 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 84558 $abc$40840$n5353_1
.sym 84559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 84560 VexRiscv._zz_287_[2]
.sym 84561 VexRiscv._zz_287_[4]
.sym 84562 VexRiscv._zz_287_[1]
.sym 84563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 84564 $abc$40840$n4020_1
.sym 84565 $abc$40840$n4023
.sym 84566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 84569 $abc$40840$n4006_1
.sym 84570 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 84571 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 84572 $abc$40840$n4009
.sym 84573 VexRiscv._zz_287_[3]
.sym 84574 $abc$40840$n4016_1
.sym 84575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 84576 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 84577 $abc$40840$n4013
.sym 84578 $abc$40840$n5337_1
.sym 84579 VexRiscv.memory_arbitration_isValid
.sym 84580 $abc$40840$n4022_1
.sym 84581 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 84583 $abc$40840$n5365_1
.sym 84584 $abc$40840$n4024_1
.sym 84585 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 84586 $abc$40840$n5337_1
.sym 84588 VexRiscv.CsrPlugin_interrupt_valid
.sym 84589 $abc$40840$n4012_1
.sym 84591 $abc$40840$n5353_1
.sym 84593 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 84594 $abc$40840$n5337_1
.sym 84598 $abc$40840$n5365_1
.sym 84599 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 84600 $abc$40840$n5337_1
.sym 84603 $abc$40840$n4016_1
.sym 84604 VexRiscv.CsrPlugin_interrupt_valid
.sym 84605 $abc$40840$n4020_1
.sym 84606 $abc$40840$n4024_1
.sym 84609 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 84610 VexRiscv._zz_287_[2]
.sym 84611 $abc$40840$n4023
.sym 84612 $abc$40840$n4022_1
.sym 84615 $abc$40840$n4012_1
.sym 84616 $abc$40840$n4009
.sym 84617 $abc$40840$n4006_1
.sym 84618 $abc$40840$n4013
.sym 84621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 84622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 84623 VexRiscv._zz_287_[4]
.sym 84624 VexRiscv._zz_287_[3]
.sym 84627 VexRiscv._zz_287_[1]
.sym 84628 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 84629 VexRiscv._zz_287_[3]
.sym 84630 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 84633 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 84634 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 84635 VexRiscv.memory_arbitration_isValid
.sym 84638 clk12_$glb_clk
.sym 84640 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 84641 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 84642 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 84643 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 84644 VexRiscv._zz_192_
.sym 84645 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 84646 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 84647 $abc$40840$n5470_1
.sym 84651 $abc$40840$n4580_1
.sym 84654 array_muxed0[12]
.sym 84656 VexRiscv._zz_287_[2]
.sym 84657 $abc$40840$n4006_1
.sym 84661 VexRiscv.CsrPlugin_mepc[6]
.sym 84662 $abc$40840$n5070_1
.sym 84664 $abc$40840$n5624_1
.sym 84665 VexRiscv._zz_192_
.sym 84666 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 84667 $abc$40840$n4021
.sym 84668 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 84669 VexRiscv._zz_190_
.sym 84670 $abc$40840$n5067_1
.sym 84671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 84672 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 84673 $abc$40840$n2653
.sym 84675 $abc$40840$n233
.sym 84684 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 84687 VexRiscv._zz_287_[0]
.sym 84689 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 84691 $abc$40840$n4021
.sym 84692 $abc$40840$n4013
.sym 84694 $abc$40840$n4011
.sym 84698 count[4]
.sym 84699 $abc$40840$n233
.sym 84700 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 84702 $abc$40840$n4010_1
.sym 84704 $abc$40840$n198
.sym 84706 count[1]
.sym 84708 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 84709 count[3]
.sym 84710 count[2]
.sym 84712 VexRiscv._zz_287_[2]
.sym 84717 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 84720 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 84721 VexRiscv._zz_287_[2]
.sym 84722 $abc$40840$n4010_1
.sym 84723 $abc$40840$n4011
.sym 84728 VexRiscv._zz_287_[0]
.sym 84732 count[4]
.sym 84733 count[1]
.sym 84734 count[3]
.sym 84735 count[2]
.sym 84740 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 84746 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 84752 $abc$40840$n4013
.sym 84753 $abc$40840$n4021
.sym 84756 $abc$40840$n198
.sym 84760 $abc$40840$n233
.sym 84761 clk12_$glb_clk
.sym 84763 $abc$40840$n2545
.sym 84764 count[1]
.sym 84765 $abc$40840$n3610
.sym 84766 $abc$40840$n3649_1
.sym 84768 count[14]
.sym 84769 count[18]
.sym 84770 $abc$40840$n5874_1
.sym 84773 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 84774 $abc$40840$n2585
.sym 84776 VexRiscv._zz_194_[8]
.sym 84777 VexRiscv._zz_287_[3]
.sym 84779 $abc$40840$n3904
.sym 84780 VexRiscv._zz_287_[4]
.sym 84782 $abc$40840$n6697
.sym 84783 VexRiscv._zz_287_[1]
.sym 84784 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 84785 $abc$40840$n8284
.sym 84787 VexRiscv._zz_129_[6]
.sym 84788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 84789 VexRiscv.decode_to_execute_RS2[30]
.sym 84790 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 84791 VexRiscv._zz_192_
.sym 84793 basesoc_dat_w[4]
.sym 84794 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 84795 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 84796 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 84797 VexRiscv._zz_170_[0]
.sym 84798 count[17]
.sym 84804 count[6]
.sym 84805 count[7]
.sym 84808 count[3]
.sym 84809 count[0]
.sym 84813 count[4]
.sym 84815 $PACKER_VCC_NET
.sym 84817 count[2]
.sym 84818 $PACKER_VCC_NET
.sym 84821 count[1]
.sym 84827 count[5]
.sym 84836 $nextpnr_ICESTORM_LC_10$O
.sym 84838 count[0]
.sym 84842 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 84844 $PACKER_VCC_NET
.sym 84845 count[1]
.sym 84848 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 84850 $PACKER_VCC_NET
.sym 84851 count[2]
.sym 84852 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 84854 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 84856 count[3]
.sym 84857 $PACKER_VCC_NET
.sym 84858 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 84860 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 84862 $PACKER_VCC_NET
.sym 84863 count[4]
.sym 84864 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 84866 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 84868 $PACKER_VCC_NET
.sym 84869 count[5]
.sym 84870 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 84872 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 84874 $PACKER_VCC_NET
.sym 84875 count[6]
.sym 84876 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 84878 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 84880 $PACKER_VCC_NET
.sym 84881 count[7]
.sym 84882 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 84886 $abc$40840$n3686
.sym 84887 $abc$40840$n5126
.sym 84888 $abc$40840$n5416_1
.sym 84889 $abc$40840$n5166_1
.sym 84890 $abc$40840$n3704
.sym 84891 VexRiscv._zz_135_[21]
.sym 84892 csrbankarray_csrbank2_dat0_w[4]
.sym 84893 csrbankarray_csrbank2_dat0_w[7]
.sym 84897 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 84898 count[6]
.sym 84900 $abc$40840$n3611
.sym 84901 $PACKER_VCC_NET
.sym 84902 $abc$40840$n3684
.sym 84903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 84904 VexRiscv._zz_194_[7]
.sym 84910 VexRiscv._zz_135_[22]
.sym 84911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 84912 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 84913 array_muxed1[5]
.sym 84914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 84915 basesoc_dat_w[7]
.sym 84916 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 84917 $abc$40840$n6693
.sym 84918 count[18]
.sym 84919 $abc$40840$n6695
.sym 84920 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 84921 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 84922 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 84929 $PACKER_VCC_NET
.sym 84932 count[14]
.sym 84937 $PACKER_VCC_NET
.sym 84941 count[9]
.sym 84944 count[8]
.sym 84945 count[13]
.sym 84946 count[12]
.sym 84949 count[15]
.sym 84950 count[10]
.sym 84958 count[11]
.sym 84959 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 84961 count[8]
.sym 84962 $PACKER_VCC_NET
.sym 84963 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 84965 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 84967 $PACKER_VCC_NET
.sym 84968 count[9]
.sym 84969 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 84971 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 84973 count[10]
.sym 84974 $PACKER_VCC_NET
.sym 84975 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 84977 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 84979 count[11]
.sym 84980 $PACKER_VCC_NET
.sym 84981 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 84983 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 84985 count[12]
.sym 84986 $PACKER_VCC_NET
.sym 84987 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 84989 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 84991 count[13]
.sym 84992 $PACKER_VCC_NET
.sym 84993 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 84995 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 84997 count[14]
.sym 84998 $PACKER_VCC_NET
.sym 84999 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 85001 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 85003 count[15]
.sym 85004 $PACKER_VCC_NET
.sym 85005 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 85009 VexRiscv._zz_135_[3]
.sym 85010 $abc$40840$n5415_1
.sym 85011 VexRiscv.CsrPlugin_mtval[2]
.sym 85012 VexRiscv.CsrPlugin_mtval[5]
.sym 85013 $abc$40840$n5369_1
.sym 85014 VexRiscv.CsrPlugin_mtval[6]
.sym 85015 $abc$40840$n3687
.sym 85016 VexRiscv.CsrPlugin_mtval[25]
.sym 85019 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 85020 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 85022 VexRiscv._zz_170_[1]
.sym 85023 $PACKER_VCC_NET
.sym 85025 $abc$40840$n6677
.sym 85026 $abc$40840$n2656
.sym 85027 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 85028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 85029 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 85030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 85031 VexRiscv._zz_129_[3]
.sym 85033 array_muxed1[25]
.sym 85034 VexRiscv._zz_194_[22]
.sym 85035 VexRiscv.CsrPlugin_hadException
.sym 85036 $abc$40840$n5322_1
.sym 85037 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85038 $abc$40840$n235
.sym 85039 VexRiscv.CsrPlugin_mepc[14]
.sym 85040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 85041 $abc$40840$n229
.sym 85042 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 85043 $abc$40840$n3692
.sym 85044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 85045 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 85052 $abc$40840$n233
.sym 85054 VexRiscv._zz_41_[26]
.sym 85055 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 85056 VexRiscv._zz_287_[0]
.sym 85059 $PACKER_VCC_NET
.sym 85060 $PACKER_VCC_NET
.sym 85062 VexRiscv._zz_287_[1]
.sym 85064 count[19]
.sym 85066 count[16]
.sym 85068 count[17]
.sym 85071 VexRiscv._zz_36_[25]
.sym 85072 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 85076 $abc$40840$n202
.sym 85078 count[18]
.sym 85082 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 85084 $PACKER_VCC_NET
.sym 85085 count[16]
.sym 85086 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 85088 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 85090 count[17]
.sym 85091 $PACKER_VCC_NET
.sym 85092 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 85094 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 85096 count[18]
.sym 85097 $PACKER_VCC_NET
.sym 85098 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 85101 $PACKER_VCC_NET
.sym 85103 count[19]
.sym 85104 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 85110 VexRiscv._zz_36_[25]
.sym 85114 VexRiscv._zz_41_[26]
.sym 85122 $abc$40840$n202
.sym 85125 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 85126 VexRiscv._zz_287_[0]
.sym 85127 VexRiscv._zz_287_[1]
.sym 85128 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 85129 $abc$40840$n233
.sym 85130 clk12_$glb_clk
.sym 85132 $abc$40840$n3689
.sym 85133 $abc$40840$n5110
.sym 85134 $abc$40840$n3690
.sym 85135 $abc$40840$n3692
.sym 85136 $abc$40840$n3691_1
.sym 85137 $abc$40840$n3694_1
.sym 85138 $abc$40840$n3702
.sym 85139 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 85141 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 85144 $abc$40840$n6691
.sym 85146 $abc$40840$n233
.sym 85147 VexRiscv.lastStagePc[16]
.sym 85148 $PACKER_VCC_NET
.sym 85149 VexRiscv.CsrPlugin_mtval[25]
.sym 85150 $abc$40840$n233
.sym 85151 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 85152 VexRiscv._zz_194_[9]
.sym 85153 VexRiscv.decode_to_execute_RS2[19]
.sym 85154 VexRiscv._zz_287_[2]
.sym 85155 $PACKER_VCC_NET
.sym 85156 $abc$40840$n5387_1
.sym 85157 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 85158 VexRiscv._zz_192_
.sym 85159 $abc$40840$n3998
.sym 85160 $abc$40840$n5351_1
.sym 85161 $abc$40840$n233
.sym 85162 VexRiscv._zz_190_
.sym 85163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 85164 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 85165 $abc$40840$n2653
.sym 85166 VexRiscv.CsrPlugin_mepc[7]
.sym 85167 $abc$40840$n5067_1
.sym 85175 VexRiscv.CsrPlugin_mepc[20]
.sym 85176 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 85181 $abc$40840$n5070_1
.sym 85184 $abc$40840$n2656
.sym 85186 VexRiscv.CsrPlugin_mepc[27]
.sym 85191 $abc$40840$n5067_1
.sym 85192 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 85193 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 85194 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 85196 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 85198 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 85202 VexRiscv._zz_334_
.sym 85203 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 85206 $abc$40840$n5067_1
.sym 85207 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 85208 VexRiscv.CsrPlugin_mepc[27]
.sym 85209 $abc$40840$n5070_1
.sym 85212 $abc$40840$n5070_1
.sym 85213 $abc$40840$n5067_1
.sym 85214 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 85215 VexRiscv.CsrPlugin_mepc[20]
.sym 85219 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 85224 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 85230 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 85239 VexRiscv._zz_334_
.sym 85242 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 85250 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 85252 $abc$40840$n2656
.sym 85253 clk12_$glb_clk
.sym 85255 $abc$40840$n5460_1
.sym 85256 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 85257 $abc$40840$n5442_1
.sym 85258 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 85259 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 85260 $abc$40840$n2658
.sym 85261 $abc$40840$n5387_1
.sym 85262 $abc$40840$n5878_1
.sym 85267 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 85268 VexRiscv.CsrPlugin_mepc[12]
.sym 85269 VexRiscv.CsrPlugin_mip_MEIP
.sym 85270 $abc$40840$n2656
.sym 85274 VexRiscv.CsrPlugin_mepc[27]
.sym 85279 VexRiscv._zz_32_[1]
.sym 85280 VexRiscv._zz_129_[5]
.sym 85281 VexRiscv.decode_to_execute_RS2[30]
.sym 85282 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 85283 $abc$40840$n6649
.sym 85284 VexRiscv.CsrPlugin_mtval[2]
.sym 85286 $abc$40840$n3925
.sym 85287 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 85289 VexRiscv._zz_170_[0]
.sym 85290 VexRiscv._zz_129_[6]
.sym 85296 VexRiscv._zz_129_[7]
.sym 85298 $abc$40840$n235
.sym 85299 VexRiscv.decode_to_execute_RS2[25]
.sym 85301 $abc$40840$n5868_1
.sym 85303 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 85304 VexRiscv._zz_129_[5]
.sym 85306 $abc$40840$n235
.sym 85307 $abc$40840$n5866_1
.sym 85308 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 85309 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 85310 VexRiscv.decode_to_execute_RS2[15]
.sym 85311 VexRiscv._zz_170_[1]
.sym 85313 VexRiscv.decode_to_execute_RS2[23]
.sym 85315 VexRiscv._zz_170_[0]
.sym 85317 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 85318 VexRiscv._zz_192_
.sym 85320 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 85323 VexRiscv.decode_to_execute_RS2[26]
.sym 85325 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 85326 VexRiscv._zz_190_
.sym 85329 VexRiscv._zz_170_[1]
.sym 85331 $abc$40840$n5866_1
.sym 85332 VexRiscv.decode_to_execute_RS2[25]
.sym 85336 VexRiscv.decode_to_execute_RS2[26]
.sym 85337 $abc$40840$n5868_1
.sym 85338 VexRiscv._zz_170_[1]
.sym 85341 $abc$40840$n235
.sym 85342 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 85343 VexRiscv._zz_192_
.sym 85344 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 85347 VexRiscv._zz_129_[5]
.sym 85353 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 85354 $abc$40840$n235
.sym 85355 VexRiscv._zz_192_
.sym 85356 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 85359 VexRiscv._zz_170_[0]
.sym 85360 VexRiscv._zz_129_[7]
.sym 85361 VexRiscv.decode_to_execute_RS2[15]
.sym 85362 VexRiscv._zz_170_[1]
.sym 85365 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 85366 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 85367 $abc$40840$n235
.sym 85368 VexRiscv._zz_190_
.sym 85372 VexRiscv._zz_129_[7]
.sym 85373 VexRiscv.decode_to_execute_RS2[23]
.sym 85374 VexRiscv._zz_170_[1]
.sym 85375 $abc$40840$n8283_$glb_ce
.sym 85376 clk12_$glb_clk
.sym 85378 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 85379 $abc$40840$n3998
.sym 85380 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 85381 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 85382 VexRiscv._zz_152_
.sym 85383 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 85384 VexRiscv._zz_32_[1]
.sym 85385 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 85389 $abc$40840$n5337_1
.sym 85390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 85391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 85392 $abc$40840$n235
.sym 85394 VexRiscv._zz_200_[0]
.sym 85395 $abc$40840$n5878_1
.sym 85397 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 85398 VexRiscv.decode_to_execute_RS2[15]
.sym 85399 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 85401 VexRiscv.lastStagePc[2]
.sym 85402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 85403 VexRiscv._zz_152_
.sym 85404 $abc$40840$n8284
.sym 85405 array_muxed1[5]
.sym 85406 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 85407 VexRiscv._zz_32_[1]
.sym 85408 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 85409 VexRiscv.lastStagePc[25]
.sym 85410 $abc$40840$n8284
.sym 85411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 85412 $abc$40840$n3951
.sym 85413 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 85419 $abc$40840$n3951
.sym 85421 VexRiscv._zz_170_[1]
.sym 85422 VexRiscv._zz_36_[14]
.sym 85423 $abc$40840$n4580_1
.sym 85424 $abc$40840$n2658
.sym 85426 VexRiscv._zz_151_[11]
.sym 85427 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 85431 $abc$40840$n4980
.sym 85432 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 85434 VexRiscv._zz_190_
.sym 85436 VexRiscv.lastStagePc[7]
.sym 85437 $abc$40840$n233
.sym 85438 VexRiscv.CsrPlugin_mepc[7]
.sym 85441 $abc$40840$n4523
.sym 85442 $abc$40840$n4824
.sym 85443 $abc$40840$n235
.sym 85445 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 85446 $abc$40840$n3925
.sym 85448 $abc$40840$n2653
.sym 85449 VexRiscv._zz_170_[0]
.sym 85450 VexRiscv._zz_151_[25]
.sym 85452 VexRiscv._zz_170_[1]
.sym 85453 VexRiscv._zz_170_[0]
.sym 85454 $abc$40840$n4580_1
.sym 85455 VexRiscv._zz_151_[11]
.sym 85458 $abc$40840$n4824
.sym 85459 VexRiscv._zz_151_[25]
.sym 85460 VexRiscv._zz_170_[0]
.sym 85461 VexRiscv._zz_170_[1]
.sym 85465 VexRiscv.lastStagePc[7]
.sym 85466 $abc$40840$n2653
.sym 85467 VexRiscv.CsrPlugin_mepc[7]
.sym 85470 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 85471 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 85472 $abc$40840$n235
.sym 85473 VexRiscv._zz_190_
.sym 85479 VexRiscv._zz_36_[14]
.sym 85483 $abc$40840$n3925
.sym 85485 $abc$40840$n4523
.sym 85488 $abc$40840$n3951
.sym 85489 $abc$40840$n4980
.sym 85491 $abc$40840$n2658
.sym 85496 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 85498 $abc$40840$n233
.sym 85499 clk12_$glb_clk
.sym 85501 VexRiscv._zz_200_[11]
.sym 85502 VexRiscv._zz_200_[25]
.sym 85503 $abc$40840$n4825_1
.sym 85504 $abc$40840$n4583_1
.sym 85505 $abc$40840$n4842
.sym 85506 VexRiscv._zz_200_[26]
.sym 85507 $abc$40840$n4403_1
.sym 85508 $abc$40840$n4824
.sym 85514 VexRiscv._zz_32_[1]
.sym 85515 VexRiscv._zz_170_[1]
.sym 85516 $abc$40840$n4212
.sym 85518 VexRiscv.execute_LightShifterPlugin_isActive
.sym 85520 $abc$40840$n2653
.sym 85521 VexRiscv._zz_151_[14]
.sym 85522 VexRiscv._zz_10_[1]
.sym 85523 $abc$40840$n4785_1
.sym 85524 $abc$40840$n6657_1
.sym 85525 VexRiscv._zz_286_[9]
.sym 85526 $abc$40840$n235
.sym 85527 VexRiscv.CsrPlugin_mepc[14]
.sym 85528 $abc$40840$n6651_1
.sym 85529 VexRiscv._zz_152_
.sym 85530 $PACKER_GND_NET
.sym 85531 VexRiscv.lastStagePc[27]
.sym 85532 $abc$40840$n5322_1
.sym 85533 $abc$40840$n3928
.sym 85534 $abc$40840$n4464
.sym 85535 $abc$40840$n5410_1
.sym 85536 VexRiscv.lastStagePc[20]
.sym 85542 $abc$40840$n4841
.sym 85543 $abc$40840$n3998
.sym 85544 VexRiscv.CsrPlugin_mtval[11]
.sym 85545 $abc$40840$n4464
.sym 85546 $abc$40840$n297
.sym 85547 $abc$40840$n4466_1
.sym 85549 $abc$40840$n4582_1
.sym 85551 VexRiscv.CsrPlugin_mip_MEIP
.sym 85553 VexRiscv.CsrPlugin_mepc[20]
.sym 85555 $abc$40840$n4581_1
.sym 85557 VexRiscv.CsrPlugin_mie_MEIE
.sym 85558 VexRiscv._zz_151_[26]
.sym 85559 $abc$40840$n3928
.sym 85561 $abc$40840$n4583_1
.sym 85562 $abc$40840$n4842
.sym 85564 VexRiscv._zz_200_[20]
.sym 85565 $abc$40840$n3920
.sym 85566 VexRiscv._zz_200_[11]
.sym 85568 VexRiscv._zz_170_[1]
.sym 85569 $abc$40840$n2585
.sym 85570 VexRiscv._zz_170_[0]
.sym 85571 VexRiscv.CsrPlugin_mtval[26]
.sym 85572 $abc$40840$n3951
.sym 85573 $abc$40840$n3920
.sym 85575 VexRiscv.CsrPlugin_mtval[26]
.sym 85576 $abc$40840$n4466_1
.sym 85577 $abc$40840$n4842
.sym 85581 VexRiscv._zz_170_[0]
.sym 85582 $abc$40840$n4841
.sym 85583 VexRiscv._zz_170_[1]
.sym 85584 VexRiscv._zz_151_[26]
.sym 85587 VexRiscv.CsrPlugin_mie_MEIE
.sym 85589 VexRiscv.CsrPlugin_mip_MEIP
.sym 85593 $abc$40840$n3998
.sym 85595 $abc$40840$n3951
.sym 85599 VexRiscv.CsrPlugin_mtval[11]
.sym 85600 $abc$40840$n4583_1
.sym 85601 $abc$40840$n4581_1
.sym 85602 $abc$40840$n4466_1
.sym 85606 $abc$40840$n297
.sym 85607 $abc$40840$n4582_1
.sym 85608 VexRiscv.CsrPlugin_mip_MEIP
.sym 85611 VexRiscv._zz_200_[20]
.sym 85612 $abc$40840$n4464
.sym 85613 VexRiscv.CsrPlugin_mepc[20]
.sym 85614 $abc$40840$n3920
.sym 85617 VexRiscv._zz_200_[11]
.sym 85618 $abc$40840$n3920
.sym 85619 $abc$40840$n3928
.sym 85620 VexRiscv.CsrPlugin_mie_MEIE
.sym 85621 $abc$40840$n2585
.sym 85622 clk12_$glb_clk
.sym 85623 VexRiscv.reset_$glb_sr
.sym 85624 $abc$40840$n4358_1
.sym 85625 VexRiscv.lastStagePc[27]
.sym 85626 $abc$40840$n4357
.sym 85627 VexRiscv.lastStagePc[25]
.sym 85628 VexRiscv.lastStagePc[23]
.sym 85629 VexRiscv.lastStagePc[7]
.sym 85630 $abc$40840$n4402_1
.sym 85631 $abc$40840$n4353
.sym 85638 $abc$40840$n2656
.sym 85641 $abc$40840$n5582
.sym 85642 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 85643 $abc$40840$n4466_1
.sym 85646 VexRiscv.CsrPlugin_mtval[25]
.sym 85648 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 85650 VexRiscv._zz_200_[20]
.sym 85651 VexRiscv.CsrPlugin_mepc[7]
.sym 85652 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 85653 $abc$40840$n3921
.sym 85654 $abc$40840$n233
.sym 85655 VexRiscv.CsrPlugin_mtval[28]
.sym 85656 VexRiscv.CsrPlugin_mtval[3]
.sym 85657 $abc$40840$n2653
.sym 85658 $abc$40840$n4523
.sym 85659 $abc$40840$n233
.sym 85666 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 85667 VexRiscv._zz_41_[23]
.sym 85669 VexRiscv._zz_41_[27]
.sym 85671 $abc$40840$n4401_1
.sym 85674 VexRiscv._zz_41_[11]
.sym 85676 VexRiscv._zz_190_
.sym 85677 VexRiscv._zz_36_[2]
.sym 85679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 85680 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 85683 $abc$40840$n233
.sym 85685 VexRiscv._zz_286_[9]
.sym 85686 $abc$40840$n235
.sym 85687 $abc$40840$n4402_1
.sym 85691 VexRiscv._zz_170_[1]
.sym 85692 VexRiscv._zz_151_[2]
.sym 85695 VexRiscv._zz_170_[0]
.sym 85696 $abc$40840$n4353
.sym 85698 VexRiscv._zz_151_[2]
.sym 85699 VexRiscv._zz_170_[0]
.sym 85700 $abc$40840$n4401_1
.sym 85701 VexRiscv._zz_170_[1]
.sym 85704 $abc$40840$n235
.sym 85705 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 85706 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 85707 VexRiscv._zz_190_
.sym 85712 VexRiscv._zz_286_[9]
.sym 85717 VexRiscv._zz_41_[23]
.sym 85724 VexRiscv._zz_41_[11]
.sym 85728 VexRiscv._zz_36_[2]
.sym 85734 $abc$40840$n4402_1
.sym 85735 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 85736 $abc$40840$n4353
.sym 85743 VexRiscv._zz_41_[27]
.sym 85744 $abc$40840$n233
.sym 85745 clk12_$glb_clk
.sym 85747 $abc$40840$n3658_1
.sym 85748 $abc$40840$n5328_1
.sym 85749 $abc$40840$n4633_1
.sym 85750 $abc$40840$n4632_1
.sym 85751 $abc$40840$n3656_1
.sym 85752 $abc$40840$n4354
.sym 85753 $abc$40840$n4351
.sym 85754 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 85759 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 85761 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 85762 VexRiscv._zz_151_[16]
.sym 85763 VexRiscv._zz_41_[23]
.sym 85765 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 85766 $abc$40840$n4358_1
.sym 85768 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 85769 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 85770 $abc$40840$n4357
.sym 85771 VexRiscv._zz_286_[8]
.sym 85772 VexRiscv._zz_129_[5]
.sym 85773 VexRiscv.decode_to_execute_RS2[30]
.sym 85775 $abc$40840$n2572
.sym 85776 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 85779 $abc$40840$n3925
.sym 85780 VexRiscv._zz_200_[14]
.sym 85781 VexRiscv._zz_170_[0]
.sym 85782 $abc$40840$n3920
.sym 85788 $abc$40840$n4358_1
.sym 85789 $abc$40840$n3655_1
.sym 85792 VexRiscv._zz_151_[22]
.sym 85794 $abc$40840$n4776_1
.sym 85795 VexRiscv._zz_170_[1]
.sym 85797 $abc$40840$n5424_1
.sym 85799 $abc$40840$n4426_1
.sym 85802 VexRiscv._zz_286_[2]
.sym 85803 $abc$40840$n4353
.sym 85804 $abc$40840$n3658_1
.sym 85805 VexRiscv._zz_170_[0]
.sym 85806 $abc$40840$n2642
.sym 85807 $abc$40840$n5410_1
.sym 85808 $abc$40840$n3656_1
.sym 85809 VexRiscv._zz_286_[3]
.sym 85810 $abc$40840$n3929
.sym 85813 $abc$40840$n5409_1
.sym 85814 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 85816 VexRiscv.CsrPlugin_mtval[3]
.sym 85818 $abc$40840$n4425
.sym 85819 $abc$40840$n5425_1
.sym 85822 $abc$40840$n4425
.sym 85823 $abc$40840$n4426_1
.sym 85827 VexRiscv._zz_286_[2]
.sym 85829 VexRiscv._zz_286_[3]
.sym 85830 $abc$40840$n3656_1
.sym 85833 $abc$40840$n4776_1
.sym 85834 VexRiscv._zz_170_[1]
.sym 85835 VexRiscv._zz_151_[22]
.sym 85836 VexRiscv._zz_170_[0]
.sym 85839 VexRiscv._zz_286_[2]
.sym 85841 VexRiscv._zz_286_[3]
.sym 85845 $abc$40840$n3929
.sym 85846 $abc$40840$n3655_1
.sym 85847 $abc$40840$n3658_1
.sym 85852 $abc$40840$n5409_1
.sym 85853 $abc$40840$n5410_1
.sym 85857 $abc$40840$n4353
.sym 85858 VexRiscv.CsrPlugin_mtval[3]
.sym 85859 $abc$40840$n4358_1
.sym 85860 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 85864 $abc$40840$n5425_1
.sym 85866 $abc$40840$n5424_1
.sym 85867 $abc$40840$n2642
.sym 85868 clk12_$glb_clk
.sym 85870 $abc$40840$n4874
.sym 85871 $abc$40840$n4352_1
.sym 85872 $abc$40840$n3921
.sym 85873 basesoc_timer0_load_storage[3]
.sym 85874 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 85875 basesoc_timer0_load_storage[5]
.sym 85876 $abc$40840$n3923
.sym 85877 $abc$40840$n5298_1
.sym 85884 $abc$40840$n4382_1
.sym 85885 $abc$40840$n4632_1
.sym 85888 VexRiscv._zz_151_[22]
.sym 85889 VexRiscv.CsrPlugin_mtval[14]
.sym 85891 VexRiscv.lastStagePc[13]
.sym 85894 VexRiscv._zz_286_[0]
.sym 85895 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 85896 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 85897 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 85901 VexRiscv._zz_286_[0]
.sym 85902 $abc$40840$n8284
.sym 85903 $abc$40840$n2572
.sym 85904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 85905 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 85911 $abc$40840$n4466_1
.sym 85912 $abc$40840$n3655_1
.sym 85913 $abc$40840$n8284
.sym 85914 $abc$40840$n3922
.sym 85915 $abc$40840$n3656_1
.sym 85916 VexRiscv.CsrPlugin_mtval[22]
.sym 85917 VexRiscv._zz_170_[1]
.sym 85919 $abc$40840$n3658_1
.sym 85920 VexRiscv._zz_286_[0]
.sym 85921 $abc$40840$n3929
.sym 85922 $abc$40840$n4632_1
.sym 85923 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 85925 VexRiscv._zz_151_[14]
.sym 85926 $abc$40840$n4777_1
.sym 85930 $abc$40840$n3657_1
.sym 85931 $abc$40840$n3657_1
.sym 85936 $abc$40840$n4048_1
.sym 85938 $abc$40840$n3922
.sym 85939 $abc$40840$n3925
.sym 85940 VexRiscv._zz_286_[1]
.sym 85941 VexRiscv._zz_170_[0]
.sym 85946 $abc$40840$n4048_1
.sym 85947 $abc$40840$n3925
.sym 85950 $abc$40840$n3655_1
.sym 85951 VexRiscv._zz_286_[1]
.sym 85952 $abc$40840$n3929
.sym 85953 VexRiscv._zz_286_[0]
.sym 85956 $abc$40840$n3656_1
.sym 85957 $abc$40840$n3657_1
.sym 85959 $abc$40840$n3922
.sym 85964 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 85968 $abc$40840$n4632_1
.sym 85969 VexRiscv._zz_151_[14]
.sym 85970 VexRiscv._zz_170_[1]
.sym 85971 VexRiscv._zz_170_[0]
.sym 85974 $abc$40840$n3929
.sym 85975 $abc$40840$n3656_1
.sym 85976 $abc$40840$n3658_1
.sym 85977 $abc$40840$n3922
.sym 85980 $abc$40840$n4466_1
.sym 85982 $abc$40840$n4777_1
.sym 85983 VexRiscv.CsrPlugin_mtval[22]
.sym 85986 $abc$40840$n3655_1
.sym 85988 $abc$40840$n3658_1
.sym 85989 $abc$40840$n3657_1
.sym 85990 $abc$40840$n8284
.sym 85991 clk12_$glb_clk
.sym 85993 $abc$40840$n4921_1
.sym 85994 VexRiscv._zz_200_[22]
.sym 85995 $abc$40840$n4601_1
.sym 85996 VexRiscv._zz_200_[20]
.sym 85997 VexRiscv._zz_200_[14]
.sym 85998 $abc$40840$n3920
.sym 85999 VexRiscv._zz_200_[31]
.sym 86000 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 86005 $abc$40840$n2656
.sym 86006 VexRiscv._zz_170_[1]
.sym 86007 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 86009 $abc$40840$n4464
.sym 86010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 86011 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 86012 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 86013 VexRiscv.CsrPlugin_mepc[27]
.sym 86015 $PACKER_VCC_NET
.sym 86016 VexRiscv._zz_47_[0]
.sym 86017 VexRiscv._zz_286_[9]
.sym 86018 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 86019 VexRiscv.CsrPlugin_mtval[5]
.sym 86020 VexRiscv.lastStagePc[20]
.sym 86021 $abc$40840$n4464
.sym 86022 VexRiscv.CsrPlugin_mtval[24]
.sym 86024 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 86025 $abc$40840$n3923
.sym 86027 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 86034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 86042 VexRiscv._zz_36_[4]
.sym 86044 $abc$40840$n4465_1
.sym 86046 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 86048 $abc$40840$n4464
.sym 86049 VexRiscv.CsrPlugin_mepc[22]
.sym 86050 $abc$40840$n4921_1
.sym 86051 $abc$40840$n4980
.sym 86054 VexRiscv._zz_286_[0]
.sym 86055 $abc$40840$n3920
.sym 86056 VexRiscv._zz_170_[0]
.sym 86057 VexRiscv._zz_170_[1]
.sym 86058 VexRiscv._zz_286_[1]
.sym 86059 VexRiscv._zz_200_[22]
.sym 86061 $abc$40840$n233
.sym 86062 VexRiscv._zz_151_[31]
.sym 86064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 86065 $abc$40840$n3925
.sym 86068 $abc$40840$n4465_1
.sym 86069 VexRiscv._zz_286_[0]
.sym 86070 VexRiscv._zz_286_[1]
.sym 86073 VexRiscv._zz_151_[31]
.sym 86074 $abc$40840$n4921_1
.sym 86075 VexRiscv._zz_170_[1]
.sym 86076 VexRiscv._zz_170_[0]
.sym 86079 $abc$40840$n3925
.sym 86080 $abc$40840$n4980
.sym 86082 $abc$40840$n3920
.sym 86087 VexRiscv._zz_36_[4]
.sym 86092 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 86093 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 86094 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 86104 $abc$40840$n4465_1
.sym 86105 VexRiscv._zz_286_[0]
.sym 86106 VexRiscv._zz_286_[1]
.sym 86109 $abc$40840$n4464
.sym 86110 VexRiscv.CsrPlugin_mepc[22]
.sym 86111 $abc$40840$n3920
.sym 86112 VexRiscv._zz_200_[22]
.sym 86113 $abc$40840$n233
.sym 86114 clk12_$glb_clk
.sym 86116 $abc$40840$n4599_1
.sym 86117 $abc$40840$n4600_1
.sym 86118 VexRiscv._zz_200_[30]
.sym 86119 $abc$40840$n4907_1
.sym 86120 VexRiscv._zz_200_[12]
.sym 86123 $abc$40840$n4906
.sym 86130 $abc$40840$n2572
.sym 86133 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 86134 $abc$40840$n2572
.sym 86138 array_muxed0[2]
.sym 86142 VexRiscv._zz_200_[20]
.sym 86144 VexRiscv.CsrPlugin_mepc[7]
.sym 86145 $abc$40840$n3699
.sym 86146 $abc$40840$n3920
.sym 86147 $abc$40840$n233
.sym 86148 VexRiscv._zz_151_[12]
.sym 86149 VexRiscv._zz_41_[2]
.sym 86151 $abc$40840$n233
.sym 86157 $abc$40840$n4466_1
.sym 86159 $abc$40840$n2572
.sym 86161 VexRiscv.CsrPlugin_mepc[8]
.sym 86162 $abc$40840$n3920
.sym 86163 $abc$40840$n4464
.sym 86167 VexRiscv._zz_200_[8]
.sym 86170 VexRiscv.CsrPlugin_mepc[7]
.sym 86171 $abc$40840$n4477_1
.sym 86173 VexRiscv._zz_200_[5]
.sym 86174 VexRiscv._zz_200_[7]
.sym 86177 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 86178 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 86179 VexRiscv.CsrPlugin_mtval[5]
.sym 86183 VexRiscv.CsrPlugin_mepc[5]
.sym 86184 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 86187 VexRiscv._zz_334_
.sym 86190 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 86196 VexRiscv._zz_334_
.sym 86203 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 86209 $abc$40840$n4466_1
.sym 86210 $abc$40840$n4477_1
.sym 86211 VexRiscv.CsrPlugin_mtval[5]
.sym 86214 $abc$40840$n4464
.sym 86215 VexRiscv._zz_200_[7]
.sym 86216 VexRiscv.CsrPlugin_mepc[7]
.sym 86217 $abc$40840$n3920
.sym 86223 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 86226 VexRiscv._zz_200_[5]
.sym 86227 $abc$40840$n3920
.sym 86228 $abc$40840$n4464
.sym 86229 VexRiscv.CsrPlugin_mepc[5]
.sym 86232 VexRiscv._zz_200_[8]
.sym 86233 VexRiscv.CsrPlugin_mepc[8]
.sym 86234 $abc$40840$n3920
.sym 86235 $abc$40840$n4464
.sym 86236 $abc$40840$n2572
.sym 86237 clk12_$glb_clk
.sym 86238 VexRiscv.reset_$glb_sr
.sym 86239 VexRiscv.lastStagePc[1]
.sym 86241 VexRiscv.lastStagePc[31]
.sym 86242 $abc$40840$n5399_1
.sym 86246 VexRiscv.lastStagePc[2]
.sym 86251 $PACKER_VCC_NET
.sym 86254 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 86258 $abc$40840$n4599_1
.sym 86263 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 86265 $abc$40840$n3925
.sym 86273 VexRiscv._zz_170_[0]
.sym 86280 VexRiscv._zz_170_[0]
.sym 86283 $abc$40840$n3925
.sym 86284 $abc$40840$n4464
.sym 86285 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 86288 $abc$40840$n4466_1
.sym 86290 VexRiscv._zz_151_[27]
.sym 86292 VexRiscv.CsrPlugin_mtval[27]
.sym 86293 VexRiscv.CsrPlugin_mepc[27]
.sym 86295 VexRiscv._zz_170_[1]
.sym 86296 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 86298 $abc$40840$n2572
.sym 86301 $abc$40840$n4858_1
.sym 86302 $abc$40840$n4859_1
.sym 86303 VexRiscv._zz_200_[27]
.sym 86306 $abc$40840$n3920
.sym 86313 VexRiscv._zz_170_[0]
.sym 86314 VexRiscv._zz_151_[27]
.sym 86315 VexRiscv._zz_170_[1]
.sym 86316 $abc$40840$n4858_1
.sym 86333 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 86337 $abc$40840$n4464
.sym 86340 $abc$40840$n3925
.sym 86343 $abc$40840$n4466_1
.sym 86344 $abc$40840$n4859_1
.sym 86345 VexRiscv.CsrPlugin_mtval[27]
.sym 86349 VexRiscv.CsrPlugin_mepc[27]
.sym 86350 VexRiscv._zz_200_[27]
.sym 86351 $abc$40840$n4464
.sym 86352 $abc$40840$n3920
.sym 86356 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 86359 $abc$40840$n2572
.sym 86360 clk12_$glb_clk
.sym 86361 VexRiscv.reset_$glb_sr
.sym 86363 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 86374 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 86378 VexRiscv._zz_151_[27]
.sym 86379 VexRiscv.lastStagePc[2]
.sym 86382 $abc$40840$n8284
.sym 86384 $abc$40840$n5337_1
.sym 86415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 86449 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 86482 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 86483 clk12_$glb_clk
.sym 86501 VexRiscv.lastStagePc[17]
.sym 86585 $abc$40840$n6512
.sym 86586 $abc$40840$n6504
.sym 86587 $abc$40840$n6514
.sym 86588 $abc$40840$n6524
.sym 86589 spram_datain01[12]
.sym 86590 spram_datain11[12]
.sym 86591 $abc$40840$n6494
.sym 86592 $abc$40840$n6522
.sym 86606 user_btn2
.sym 86607 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 86608 $abc$40840$n5874_1
.sym 86617 array_muxed0[8]
.sym 86618 $abc$40840$n5880_1
.sym 86619 array_muxed0[0]
.sym 86620 array_muxed0[9]
.sym 86640 array_muxed1[25]
.sym 86647 array_muxed1[16]
.sym 86651 array_muxed1[27]
.sym 86656 $abc$40840$n5880_1
.sym 86658 array_muxed1[17]
.sym 86660 array_muxed1[17]
.sym 86662 $abc$40840$n5880_1
.sym 86667 $abc$40840$n5880_1
.sym 86669 array_muxed1[16]
.sym 86673 array_muxed1[27]
.sym 86674 $abc$40840$n5880_1
.sym 86679 array_muxed1[25]
.sym 86681 $abc$40840$n5880_1
.sym 86684 $abc$40840$n5880_1
.sym 86686 array_muxed1[16]
.sym 86691 $abc$40840$n5880_1
.sym 86693 array_muxed1[25]
.sym 86696 $abc$40840$n5880_1
.sym 86697 array_muxed1[27]
.sym 86703 $abc$40840$n5880_1
.sym 86705 array_muxed1[17]
.sym 86711 spiflash_miso
.sym 86713 spram_maskwren11[2]
.sym 86714 spram_datain11[7]
.sym 86715 spram_maskwren01[2]
.sym 86716 spram_datain01[10]
.sym 86717 spram_datain11[10]
.sym 86718 spram_datain01[14]
.sym 86719 spram_datain01[7]
.sym 86720 spram_datain11[14]
.sym 86723 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 86732 array_muxed1[25]
.sym 86733 $abc$40840$n6518
.sym 86734 spram_dataout01[5]
.sym 86735 spram_datain01[0]
.sym 86738 spram_datain01[1]
.sym 86741 $abc$40840$n5880_1
.sym 86742 spram_datain11[11]
.sym 86743 $abc$40840$n6522
.sym 86744 $abc$40840$n188
.sym 86746 spram_dataout01[14]
.sym 86750 $abc$40840$n6514
.sym 86751 $abc$40840$n5880_1
.sym 86752 array_muxed0[1]
.sym 86753 spram_dataout01[9]
.sym 86756 spram_dataout11[5]
.sym 86758 $abc$40840$n6494
.sym 86763 $abc$40840$n6512
.sym 86764 spram_maskwren01[2]
.sym 86768 array_muxed1[30]
.sym 86773 spram_dataout11[14]
.sym 86775 spram_datain11[9]
.sym 86776 spiflash_miso
.sym 86778 spram_dataout11[15]
.sym 86792 $PACKER_VCC_NET
.sym 86793 $abc$40840$n6766
.sym 86794 user_btn1
.sym 86795 $abc$40840$n6782
.sym 86799 waittimer1_count[0]
.sym 86800 $abc$40840$n188
.sym 86807 csrbankarray_csrbank3_bitbang0_w[2]
.sym 86808 csrbankarray_csrbank3_bitbang_en0_w
.sym 86817 $abc$40840$n2484
.sym 86829 $abc$40840$n6766
.sym 86832 user_btn1
.sym 86842 waittimer1_count[0]
.sym 86844 $PACKER_VCC_NET
.sym 86848 $abc$40840$n188
.sym 86849 csrbankarray_csrbank3_bitbang_en0_w
.sym 86850 csrbankarray_csrbank3_bitbang0_w[2]
.sym 86853 $abc$40840$n6782
.sym 86854 user_btn1
.sym 86869 $abc$40840$n2484
.sym 86870 clk12_$glb_clk
.sym 86871 sys_rst_$glb_sr
.sym 86875 spram_datain01[2]
.sym 86878 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 86879 spram_datain11[2]
.sym 86882 VexRiscv._zz_170_[1]
.sym 86883 basesoc_vexriscv_ibus_adr[4]
.sym 86885 array_muxed0[4]
.sym 86888 waittimer1_count[0]
.sym 86898 $abc$40840$n2350
.sym 86902 spram_datain01[14]
.sym 86903 spram_datain11[2]
.sym 86905 $abc$40840$n6504
.sym 86915 $abc$40840$n7105
.sym 86920 $abc$40840$n7101
.sym 86925 $PACKER_VCC_NET
.sym 86927 basesoc_uart_phy_tx_bitcount[0]
.sym 86929 $abc$40840$n2301
.sym 86931 $abc$40840$n2295
.sym 86970 $abc$40840$n2301
.sym 86972 $abc$40840$n7105
.sym 86982 $abc$40840$n2301
.sym 86983 $abc$40840$n7101
.sym 86988 basesoc_uart_phy_tx_bitcount[0]
.sym 86990 $PACKER_VCC_NET
.sym 86992 $abc$40840$n2295
.sym 86993 clk12_$glb_clk
.sym 86994 sys_rst_$glb_sr
.sym 86996 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 87000 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 87004 array_muxed1[29]
.sym 87005 array_muxed1[29]
.sym 87006 VexRiscv.lastStagePc[8]
.sym 87008 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 87009 array_muxed0[4]
.sym 87017 VexRiscv._zz_170_[0]
.sym 87018 array_muxed0[11]
.sym 87019 $abc$40840$n5880_1
.sym 87020 $abc$40840$n5880_1
.sym 87021 $abc$40840$n6522
.sym 87026 $abc$40840$n188
.sym 87027 $abc$40840$n6514
.sym 87029 $PACKER_VCC_NET
.sym 87030 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 87047 $abc$40840$n2521
.sym 87053 spiflash_miso
.sym 87099 spiflash_miso
.sym 87115 $abc$40840$n2521
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87120 basesoc_uart_phy_rx_bitcount[1]
.sym 87129 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 87148 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 87149 $abc$40840$n2254
.sym 87150 $abc$40840$n2354
.sym 87160 basesoc_uart_phy_rx_busy
.sym 87161 $abc$40840$n2354
.sym 87162 $abc$40840$n7032
.sym 87164 basesoc_uart_phy_rx_bitcount[0]
.sym 87165 basesoc_uart_phy_rx_busy
.sym 87167 sys_rst
.sym 87169 $abc$40840$n7030
.sym 87177 $abc$40840$n7026
.sym 87183 $abc$40840$n3779_1
.sym 87188 basesoc_uart_phy_rx_bitcount[0]
.sym 87189 $PACKER_VCC_NET
.sym 87193 sys_rst
.sym 87195 $abc$40840$n3779_1
.sym 87198 $abc$40840$n3779_1
.sym 87199 basesoc_uart_phy_rx_bitcount[0]
.sym 87200 sys_rst
.sym 87201 basesoc_uart_phy_rx_busy
.sym 87205 $PACKER_VCC_NET
.sym 87207 basesoc_uart_phy_rx_bitcount[0]
.sym 87217 basesoc_uart_phy_rx_busy
.sym 87219 $abc$40840$n7032
.sym 87222 basesoc_uart_phy_rx_busy
.sym 87225 $abc$40840$n7026
.sym 87234 $abc$40840$n7030
.sym 87236 basesoc_uart_phy_rx_busy
.sym 87238 $abc$40840$n2354
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87244 $abc$40840$n188
.sym 87252 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87254 basesoc_uart_phy_rx_busy
.sym 87265 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 87268 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 87269 basesoc_vexriscv_ibus_adr[13]
.sym 87270 basesoc_dat_w[3]
.sym 87272 $abc$40840$n3904
.sym 87273 array_muxed1[30]
.sym 87276 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 87286 basesoc_uart_phy_rx_bitcount[3]
.sym 87289 basesoc_uart_phy_rx_bitcount[2]
.sym 87292 basesoc_uart_phy_rx_bitcount[1]
.sym 87294 basesoc_dat_w[3]
.sym 87295 basesoc_uart_phy_rx_bitcount[0]
.sym 87309 $abc$40840$n2254
.sym 87314 $nextpnr_ICESTORM_LC_2$O
.sym 87317 basesoc_uart_phy_rx_bitcount[0]
.sym 87320 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 87323 basesoc_uart_phy_rx_bitcount[1]
.sym 87326 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 87328 basesoc_uart_phy_rx_bitcount[2]
.sym 87330 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 87334 basesoc_uart_phy_rx_bitcount[3]
.sym 87336 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 87339 basesoc_uart_phy_rx_bitcount[0]
.sym 87340 basesoc_uart_phy_rx_bitcount[1]
.sym 87341 basesoc_uart_phy_rx_bitcount[3]
.sym 87342 basesoc_uart_phy_rx_bitcount[2]
.sym 87347 basesoc_dat_w[3]
.sym 87357 basesoc_uart_phy_rx_bitcount[1]
.sym 87358 basesoc_uart_phy_rx_bitcount[3]
.sym 87359 basesoc_uart_phy_rx_bitcount[2]
.sym 87360 basesoc_uart_phy_rx_bitcount[0]
.sym 87361 $abc$40840$n2254
.sym 87362 clk12_$glb_clk
.sym 87363 sys_rst_$glb_sr
.sym 87365 $abc$40840$n2267
.sym 87367 $abc$40840$n2513
.sym 87370 basesoc_ctrl_bus_errors[0]
.sym 87389 sys_rst
.sym 87395 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 87398 basesoc_vexriscv_ibus_adr[7]
.sym 87407 $abc$40840$n2247
.sym 87409 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 87412 $PACKER_VCC_NET
.sym 87416 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 87418 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 87423 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 87424 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 87433 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 87434 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 87436 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 87437 $nextpnr_ICESTORM_LC_21$O
.sym 87440 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 87443 $auto$alumacc.cc:474:replace_alu$4114.C[2]
.sym 87446 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 87449 $auto$alumacc.cc:474:replace_alu$4114.C[3]
.sym 87452 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 87453 $auto$alumacc.cc:474:replace_alu$4114.C[2]
.sym 87455 $auto$alumacc.cc:474:replace_alu$4114.C[4]
.sym 87458 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 87459 $auto$alumacc.cc:474:replace_alu$4114.C[3]
.sym 87461 $auto$alumacc.cc:474:replace_alu$4114.C[5]
.sym 87464 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 87465 $auto$alumacc.cc:474:replace_alu$4114.C[4]
.sym 87467 $auto$alumacc.cc:474:replace_alu$4114.C[6]
.sym 87469 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 87471 $auto$alumacc.cc:474:replace_alu$4114.C[5]
.sym 87476 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 87477 $auto$alumacc.cc:474:replace_alu$4114.C[6]
.sym 87482 $PACKER_VCC_NET
.sym 87483 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 87484 $abc$40840$n2247
.sym 87485 clk12_$glb_clk
.sym 87486 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 87491 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 87497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87498 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87500 basesoc_ctrl_bus_errors[0]
.sym 87501 $abc$40840$n2247
.sym 87502 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 87513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87515 basesoc_vexriscv_ibus_adr[4]
.sym 87516 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 87520 $abc$40840$n3895_1
.sym 87522 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 87531 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 87535 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 87540 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 87545 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 87546 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 87548 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 87553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 87557 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 87558 basesoc_vexriscv_ibus_adr[7]
.sym 87562 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 87563 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 87564 basesoc_vexriscv_ibus_adr[7]
.sym 87575 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 87579 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 87580 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 87582 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 87585 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 87587 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 87600 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 87603 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 87607 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 87608 clk12_$glb_clk
.sym 87610 $abc$40840$n3984
.sym 87611 $abc$40840$n3986
.sym 87613 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 87614 $abc$40840$n3980
.sym 87615 VexRiscv._zz_236_[0]
.sym 87616 $abc$40840$n3983
.sym 87620 $abc$40840$n3684
.sym 87621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 87623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 87635 basesoc_vexriscv_ibus_adr[13]
.sym 87636 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 87637 VexRiscv._zz_236_[0]
.sym 87639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 87640 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 87641 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87642 basesoc_vexriscv_ibus_adr[7]
.sym 87643 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 87645 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87652 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87653 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 87660 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 87663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 87664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 87665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87667 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87672 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 87677 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 87680 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 87681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 87686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 87697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 87703 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87705 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87708 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 87709 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 87711 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87714 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 87723 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 87726 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 87727 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 87728 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 87730 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 87731 clk12_$glb_clk
.sym 87733 $abc$40840$n3622
.sym 87734 $abc$40840$n6661
.sym 87735 array_muxed1[28]
.sym 87736 $abc$40840$n5872_1
.sym 87737 $abc$40840$n6658
.sym 87738 $abc$40840$n3964
.sym 87739 $abc$40840$n6662_1
.sym 87740 $abc$40840$n6659_1
.sym 87743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87744 VexRiscv.CsrPlugin_mtval[24]
.sym 87757 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 87758 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87760 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 87761 basesoc_vexriscv_ibus_adr[13]
.sym 87763 $abc$40840$n186
.sym 87764 $abc$40840$n8284
.sym 87765 array_muxed1[30]
.sym 87766 $abc$40840$n3622
.sym 87767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87768 $abc$40840$n3904
.sym 87774 $abc$40840$n3978
.sym 87780 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 87782 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87786 $abc$40840$n3961
.sym 87788 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87789 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 87792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 87795 $abc$40840$n3960
.sym 87797 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 87798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 87799 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 87803 $abc$40840$n3960
.sym 87804 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 87807 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87808 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 87809 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 87813 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 87819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 87820 $abc$40840$n3960
.sym 87821 $abc$40840$n3978
.sym 87822 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87826 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 87831 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87832 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87834 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 87838 $abc$40840$n3960
.sym 87839 $abc$40840$n3961
.sym 87840 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 87845 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 87851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 87853 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 87854 clk12_$glb_clk
.sym 87856 $abc$40840$n6663_1
.sym 87857 $abc$40840$n186
.sym 87858 $abc$40840$n176
.sym 87860 $abc$40840$n6666_1
.sym 87861 $abc$40840$n2642
.sym 87862 count[9]
.sym 87863 $abc$40840$n3965
.sym 87867 VexRiscv._zz_287_[2]
.sym 87874 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 87880 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 87881 sys_rst
.sym 87882 VexRiscv._zz_311_
.sym 87883 $abc$40840$n2642
.sym 87884 VexRiscv._zz_170_[0]
.sym 87885 $abc$40840$n3610
.sym 87886 $abc$40840$n5337_1
.sym 87888 sys_rst
.sym 87889 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87897 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87898 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 87899 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 87900 $abc$40840$n3975
.sym 87901 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 87902 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 87903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 87906 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 87907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 87908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87910 $abc$40840$n3960
.sym 87911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 87913 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 87914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 87916 $abc$40840$n3974
.sym 87920 $abc$40840$n3967
.sym 87922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 87924 $abc$40840$n8284
.sym 87932 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 87936 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 87937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 87938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 87939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 87942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 87944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 87948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 87949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 87950 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 87951 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87954 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 87960 $abc$40840$n3975
.sym 87962 $abc$40840$n3974
.sym 87966 $abc$40840$n3960
.sym 87967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 87968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 87969 $abc$40840$n3967
.sym 87973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 87974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 87975 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 87976 $abc$40840$n8284
.sym 87977 clk12_$glb_clk
.sym 87981 $abc$40840$n5393_1
.sym 87982 VexRiscv.CsrPlugin_mepc[28]
.sym 87986 VexRiscv.CsrPlugin_mepc[11]
.sym 87987 user_btn2
.sym 87989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 87990 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 87992 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 88002 $abc$40840$n176
.sym 88003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 88004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88005 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88006 VexRiscv.decode_to_execute_RS2[28]
.sym 88007 $abc$40840$n3895_1
.sym 88008 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 88009 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 88010 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88011 $abc$40840$n5876_1
.sym 88012 basesoc_vexriscv_ibus_adr[4]
.sym 88013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 88023 VexRiscv._zz_190_
.sym 88025 VexRiscv.decode_to_execute_RS2[29]
.sym 88027 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 88028 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88030 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 88031 VexRiscv._zz_190_
.sym 88032 $abc$40840$n3971
.sym 88033 $abc$40840$n3973
.sym 88034 $abc$40840$n3969
.sym 88035 $abc$40840$n229
.sym 88037 $abc$40840$n5876_1
.sym 88038 $abc$40840$n235
.sym 88039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88040 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 88042 VexRiscv.decode_to_execute_RS2[30]
.sym 88044 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 88045 $abc$40840$n5874_1
.sym 88048 basesoc_vexriscv_ibus_adr[4]
.sym 88049 VexRiscv._zz_170_[1]
.sym 88050 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 88053 $abc$40840$n3973
.sym 88054 $abc$40840$n3971
.sym 88055 $abc$40840$n229
.sym 88056 $abc$40840$n3969
.sym 88059 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 88060 VexRiscv._zz_190_
.sym 88061 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88062 $abc$40840$n235
.sym 88068 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 88072 VexRiscv._zz_170_[1]
.sym 88073 VexRiscv.decode_to_execute_RS2[29]
.sym 88074 $abc$40840$n5874_1
.sym 88077 VexRiscv.decode_to_execute_RS2[30]
.sym 88078 $abc$40840$n5876_1
.sym 88079 VexRiscv._zz_170_[1]
.sym 88083 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 88084 VexRiscv._zz_190_
.sym 88085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88086 $abc$40840$n235
.sym 88089 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 88090 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 88092 basesoc_vexriscv_ibus_adr[4]
.sym 88097 VexRiscv._zz_190_
.sym 88098 $abc$40840$n235
.sym 88099 $abc$40840$n8283_$glb_ce
.sym 88100 clk12_$glb_clk
.sym 88102 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 88103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 88104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 88105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 88106 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 88107 count[6]
.sym 88108 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 88109 $abc$40840$n5359_1
.sym 88112 $abc$40840$n5874_1
.sym 88114 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88126 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88127 VexRiscv.externalInterruptArray_regNext[1]
.sym 88128 VexRiscv.CsrPlugin_mepc[28]
.sym 88129 VexRiscv.decode_to_execute_RS2[14]
.sym 88130 VexRiscv._zz_236_[0]
.sym 88131 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 88132 $abc$40840$n5473_1
.sym 88133 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 88134 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88136 VexRiscv.CsrPlugin_mepc[11]
.sym 88137 $abc$40840$n3990
.sym 88143 $abc$40840$n3970
.sym 88144 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88145 $abc$40840$n235
.sym 88146 $abc$40840$n5488
.sym 88148 $abc$40840$n5419_1
.sym 88149 VexRiscv._zz_190_
.sym 88150 $abc$40840$n5473_1
.sym 88152 $abc$40840$n5418_1
.sym 88154 $abc$40840$n5413_1
.sym 88156 $abc$40840$n5472_1
.sym 88159 $abc$40840$n5487_1
.sym 88160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 88161 $abc$40840$n2642
.sym 88162 $abc$40840$n5412_1
.sym 88165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88166 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88167 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88168 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88169 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 88170 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88171 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 88172 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88174 $abc$40840$n3972
.sym 88176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88177 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 88178 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88179 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 88182 $abc$40840$n5412_1
.sym 88183 $abc$40840$n5413_1
.sym 88188 $abc$40840$n5487_1
.sym 88189 $abc$40840$n5488
.sym 88194 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88195 $abc$40840$n235
.sym 88196 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 88197 VexRiscv._zz_190_
.sym 88200 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88202 $abc$40840$n3972
.sym 88206 $abc$40840$n5419_1
.sym 88209 $abc$40840$n5418_1
.sym 88212 $abc$40840$n3970
.sym 88213 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88214 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88219 $abc$40840$n5472_1
.sym 88220 $abc$40840$n5473_1
.sym 88222 $abc$40840$n2642
.sym 88223 clk12_$glb_clk
.sym 88225 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 88226 $abc$40840$n5490_1
.sym 88227 $abc$40840$n5493_1
.sym 88228 VexRiscv._zz_311_
.sym 88229 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 88230 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 88231 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 88232 $abc$40840$n5469_1
.sym 88235 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88248 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88249 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 88252 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 88253 basesoc_vexriscv_ibus_adr[13]
.sym 88254 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 88255 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 88256 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 88257 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 88258 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 88259 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88260 $abc$40840$n3904
.sym 88266 $abc$40840$n2653
.sym 88267 VexRiscv._zz_170_[1]
.sym 88269 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 88270 VexRiscv._zz_129_[6]
.sym 88272 VexRiscv._zz_170_[0]
.sym 88273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 88274 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 88275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88276 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 88277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 88278 VexRiscv._zz_190_
.sym 88279 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 88280 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 88282 VexRiscv.CsrPlugin_mepc[8]
.sym 88284 $abc$40840$n235
.sym 88285 VexRiscv.lastStagePc[8]
.sym 88286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 88289 VexRiscv.decode_to_execute_RS2[14]
.sym 88290 VexRiscv._zz_192_
.sym 88291 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 88294 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 88297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 88299 $abc$40840$n2653
.sym 88300 VexRiscv.lastStagePc[8]
.sym 88301 VexRiscv.CsrPlugin_mepc[8]
.sym 88306 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 88311 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 88312 VexRiscv._zz_190_
.sym 88313 $abc$40840$n235
.sym 88314 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 88317 VexRiscv._zz_192_
.sym 88318 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 88319 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 88320 $abc$40840$n235
.sym 88323 VexRiscv._zz_170_[0]
.sym 88324 VexRiscv._zz_170_[1]
.sym 88325 VexRiscv._zz_129_[6]
.sym 88326 VexRiscv.decode_to_execute_RS2[14]
.sym 88329 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 88330 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 88331 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 88332 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88338 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 88341 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 88342 $abc$40840$n235
.sym 88343 VexRiscv._zz_192_
.sym 88344 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 88345 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 88346 clk12_$glb_clk
.sym 88348 $abc$40840$n5070_1
.sym 88349 array_muxed0[12]
.sym 88352 $abc$40840$n5086
.sym 88353 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 88354 $abc$40840$n5174_1
.sym 88355 $abc$40840$n5476
.sym 88357 VexRiscv._zz_170_[1]
.sym 88358 VexRiscv._zz_170_[1]
.sym 88360 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 88364 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 88366 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 88367 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 88368 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 88370 $abc$40840$n2653
.sym 88371 $abc$40840$n5491
.sym 88372 $abc$40840$n3610
.sym 88373 grant
.sym 88374 VexRiscv._zz_311_
.sym 88375 $abc$40840$n5470_1
.sym 88376 VexRiscv._zz_170_[0]
.sym 88377 VexRiscv._zz_90_
.sym 88378 $abc$40840$n5337_1
.sym 88379 $abc$40840$n5110
.sym 88380 sys_rst
.sym 88381 $abc$40840$n5070_1
.sym 88382 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 88383 $abc$40840$n2642
.sym 88390 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88391 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 88392 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 88396 $abc$40840$n4012_1
.sym 88397 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 88398 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 88399 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 88400 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 88402 $abc$40840$n4008_1
.sym 88403 $abc$40840$n4018_1
.sym 88406 $abc$40840$n4017
.sym 88407 $abc$40840$n4019
.sym 88408 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 88409 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 88412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 88413 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88414 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88415 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 88416 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 88417 $abc$40840$n4007
.sym 88418 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88419 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88420 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88423 $abc$40840$n4012_1
.sym 88425 $abc$40840$n4017
.sym 88428 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 88429 $abc$40840$n4019
.sym 88430 $abc$40840$n4018_1
.sym 88431 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 88434 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88435 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 88436 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 88437 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 88440 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 88446 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 88447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 88448 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 88449 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 88452 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 88453 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 88454 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 88455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 88458 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 88459 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 88460 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 88461 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88464 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 88465 $abc$40840$n4008_1
.sym 88466 $abc$40840$n4007
.sym 88467 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 88468 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 88469 clk12_$glb_clk
.sym 88471 $abc$40840$n200
.sym 88472 $abc$40840$n194
.sym 88473 $abc$40840$n57
.sym 88474 $abc$40840$n3900_1
.sym 88475 $abc$40840$n3901_1
.sym 88476 $abc$40840$n3904
.sym 88477 $abc$40840$n3608
.sym 88478 $abc$40840$n3606_1
.sym 88481 VexRiscv._zz_129_[7]
.sym 88488 VexRiscv.lastStageIsFiring
.sym 88490 $abc$40840$n5070_1
.sym 88492 VexRiscv._zz_29_
.sym 88493 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 88494 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 88495 VexRiscv._zz_192_
.sym 88496 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88498 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 88499 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 88500 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 88501 $abc$40840$n5166_1
.sym 88502 VexRiscv.decode_to_execute_RS2[28]
.sym 88503 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 88504 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 88505 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 88506 $abc$40840$n3649_1
.sym 88512 $abc$40840$n235
.sym 88515 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 88518 VexRiscv._zz_287_[4]
.sym 88519 VexRiscv._zz_287_[3]
.sym 88522 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 88523 VexRiscv._zz_287_[1]
.sym 88524 VexRiscv._zz_192_
.sym 88525 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 88526 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 88530 $abc$40840$n233
.sym 88534 VexRiscv.dBus_cmd_payload_wr
.sym 88537 VexRiscv._zz_90_
.sym 88540 VexRiscv._zz_287_[2]
.sym 88543 VexRiscv.memory_arbitration_isValid
.sym 88548 VexRiscv._zz_287_[3]
.sym 88552 VexRiscv._zz_287_[1]
.sym 88557 VexRiscv._zz_287_[4]
.sym 88565 VexRiscv._zz_287_[2]
.sym 88570 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 88571 VexRiscv.memory_arbitration_isValid
.sym 88572 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 88578 VexRiscv.dBus_cmd_payload_wr
.sym 88583 VexRiscv._zz_90_
.sym 88587 VexRiscv._zz_192_
.sym 88588 $abc$40840$n235
.sym 88589 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 88590 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 88591 $abc$40840$n233
.sym 88592 clk12_$glb_clk
.sym 88594 $abc$40840$n3890_1
.sym 88595 $abc$40840$n2531
.sym 88596 $abc$40840$n6115
.sym 88597 spiflash_counter[1]
.sym 88598 $abc$40840$n2530
.sym 88599 $abc$40840$n6118_1
.sym 88600 $abc$40840$n2871
.sym 88601 $abc$40840$n3607
.sym 88605 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 88610 $abc$40840$n6712
.sym 88611 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 88613 $abc$40840$n200
.sym 88614 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 88616 $abc$40840$n6695
.sym 88618 $abc$40840$n3990
.sym 88619 VexRiscv.CsrPlugin_mepc[2]
.sym 88620 VexRiscv.dBus_cmd_payload_wr
.sym 88621 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 88622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88623 VexRiscv._zz_192_
.sym 88624 VexRiscv.CsrPlugin_mepc[11]
.sym 88625 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 88626 $abc$40840$n2545
.sym 88627 VexRiscv.externalInterruptArray_regNext[1]
.sym 88628 VexRiscv.decode_to_execute_RS2[14]
.sym 88629 VexRiscv.memory_arbitration_isValid
.sym 88636 $abc$40840$n194
.sym 88637 $abc$40840$n2545
.sym 88640 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 88642 $abc$40840$n3611
.sym 88643 $abc$40840$n200
.sym 88645 $abc$40840$n3610
.sym 88649 count[0]
.sym 88650 VexRiscv._zz_129_[5]
.sym 88652 sys_rst
.sym 88653 VexRiscv.memory_arbitration_isValid
.sym 88657 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 88660 count[1]
.sym 88661 VexRiscv._zz_170_[1]
.sym 88662 VexRiscv._zz_170_[0]
.sym 88665 VexRiscv.decode_to_execute_RS2[13]
.sym 88669 count[0]
.sym 88671 $abc$40840$n3610
.sym 88676 $abc$40840$n3611
.sym 88677 count[1]
.sym 88681 sys_rst
.sym 88683 $abc$40840$n3611
.sym 88686 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 88687 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 88689 VexRiscv.memory_arbitration_isValid
.sym 88698 $abc$40840$n194
.sym 88707 $abc$40840$n200
.sym 88710 VexRiscv._zz_170_[1]
.sym 88711 VexRiscv._zz_129_[5]
.sym 88712 VexRiscv.decode_to_execute_RS2[13]
.sym 88713 VexRiscv._zz_170_[0]
.sym 88714 $abc$40840$n2545
.sym 88715 clk12_$glb_clk
.sym 88716 sys_rst_$glb_sr
.sym 88717 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 88718 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 88719 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 88720 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 88721 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 88722 $abc$40840$n5154
.sym 88723 $abc$40840$n5373_1
.sym 88724 $abc$40840$n5134
.sym 88727 basesoc_timer0_load_storage[3]
.sym 88728 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88730 $abc$40840$n2871
.sym 88733 $abc$40840$n235
.sym 88738 $abc$40840$n2531
.sym 88741 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 88742 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 88743 VexRiscv._zz_135_[21]
.sym 88744 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 88745 csrbankarray_csrbank2_dat0_w[4]
.sym 88746 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 88747 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 88748 VexRiscv.CsrPlugin_mepc[16]
.sym 88749 $abc$40840$n3686
.sym 88750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 88751 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 88752 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 88758 VexRiscv._zz_192_
.sym 88760 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88761 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 88762 $abc$40840$n3704
.sym 88763 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 88764 VexRiscv.CsrPlugin_mepc[16]
.sym 88765 $abc$40840$n5067_1
.sym 88767 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 88768 basesoc_dat_w[4]
.sym 88770 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 88771 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88772 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 88773 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 88774 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 88775 $abc$40840$n235
.sym 88776 $abc$40840$n2535
.sym 88778 basesoc_dat_w[7]
.sym 88780 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88781 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 88782 VexRiscv.CsrPlugin_mepc[26]
.sym 88784 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88787 $abc$40840$n5070_1
.sym 88791 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88792 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 88797 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 88798 VexRiscv.CsrPlugin_mepc[16]
.sym 88799 $abc$40840$n5067_1
.sym 88800 $abc$40840$n5070_1
.sym 88803 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 88804 $abc$40840$n235
.sym 88805 VexRiscv._zz_192_
.sym 88806 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 88809 $abc$40840$n5067_1
.sym 88810 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 88811 VexRiscv.CsrPlugin_mepc[26]
.sym 88812 $abc$40840$n5070_1
.sym 88815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 88816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 88817 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 88821 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 88822 $abc$40840$n3704
.sym 88823 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 88824 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88830 basesoc_dat_w[4]
.sym 88836 basesoc_dat_w[7]
.sym 88837 $abc$40840$n2535
.sym 88838 clk12_$glb_clk
.sym 88839 sys_rst_$glb_sr
.sym 88840 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 88841 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 88842 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 88843 $abc$40840$n5402_1
.sym 88844 $abc$40840$n5436_1
.sym 88845 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 88846 $abc$40840$n5466_1
.sym 88847 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 88850 VexRiscv.CsrPlugin_mtval[5]
.sym 88853 $abc$40840$n2653
.sym 88858 $abc$40840$n5067_1
.sym 88859 $abc$40840$n5351_1
.sym 88862 $abc$40840$n5624_1
.sym 88863 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 88864 VexRiscv.CsrPlugin_mepc[2]
.sym 88865 VexRiscv._zz_170_[0]
.sym 88866 VexRiscv._zz_311_
.sym 88867 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 88868 VexRiscv.CsrPlugin_mepc[26]
.sym 88869 $abc$40840$n3689
.sym 88870 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 88871 $abc$40840$n5110
.sym 88872 basesoc_vexriscv_ibus_adr[9]
.sym 88873 $abc$40840$n5070_1
.sym 88874 $abc$40840$n5337_1
.sym 88875 $abc$40840$n2642
.sym 88881 $abc$40840$n3686
.sym 88882 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 88887 VexRiscv.lastStagePc[16]
.sym 88888 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 88891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 88898 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 88899 VexRiscv._zz_190_
.sym 88900 VexRiscv.CsrPlugin_mepc[16]
.sym 88901 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 88902 $abc$40840$n2653
.sym 88903 $abc$40840$n3687
.sym 88904 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 88907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 88908 VexRiscv.CsrPlugin_hadException
.sym 88909 $abc$40840$n235
.sym 88910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88912 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 88914 $abc$40840$n3686
.sym 88915 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 88916 $abc$40840$n3687
.sym 88917 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 88920 $abc$40840$n235
.sym 88921 VexRiscv._zz_190_
.sym 88922 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 88923 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 88927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 88932 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 88939 $abc$40840$n2653
.sym 88940 VexRiscv.lastStagePc[16]
.sym 88941 VexRiscv.CsrPlugin_mepc[16]
.sym 88946 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 88952 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 88953 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 88959 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 88960 VexRiscv.CsrPlugin_hadException
.sym 88961 clk12_$glb_clk
.sym 88963 VexRiscv.CsrPlugin_mepc[26]
.sym 88964 VexRiscv.CsrPlugin_mip_MEIP
.sym 88965 VexRiscv.CsrPlugin_mepc[18]
.sym 88966 VexRiscv.CsrPlugin_mepc[16]
.sym 88967 $abc$40840$n5389_1
.sym 88968 VexRiscv.CsrPlugin_mepc[20]
.sym 88969 VexRiscv.CsrPlugin_mepc[2]
.sym 88970 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 88973 basesoc_timer0_load_storage[5]
.sym 88974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 88979 $abc$40840$n5415_1
.sym 88981 VexRiscv.CsrPlugin_mtval[2]
.sym 88983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 88986 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 88988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 88989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 88990 $abc$40840$n3926
.sym 88991 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 88992 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 88993 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 88995 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 88996 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 88997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 88998 VexRiscv.decode_to_execute_RS2[28]
.sym 89005 VexRiscv._zz_135_[22]
.sym 89006 $abc$40840$n3690
.sym 89008 $abc$40840$n229
.sym 89011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 89012 VexRiscv._zz_135_[3]
.sym 89014 $abc$40840$n3690
.sym 89015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 89016 VexRiscv.CsrPlugin_mepc[12]
.sym 89017 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89018 $abc$40840$n3687
.sym 89019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 89022 $abc$40840$n5067_1
.sym 89024 $abc$40840$n3691_1
.sym 89025 $abc$40840$n5070_1
.sym 89026 $abc$40840$n3702
.sym 89029 $abc$40840$n3684
.sym 89030 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89033 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 89034 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89037 $abc$40840$n3691_1
.sym 89038 $abc$40840$n3687
.sym 89039 $abc$40840$n3690
.sym 89040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 89043 $abc$40840$n5070_1
.sym 89044 $abc$40840$n5067_1
.sym 89045 VexRiscv.CsrPlugin_mepc[12]
.sym 89046 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 89049 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 89056 $abc$40840$n3691_1
.sym 89057 $abc$40840$n3690
.sym 89058 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 89062 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89067 VexRiscv._zz_135_[3]
.sym 89069 $abc$40840$n3690
.sym 89074 VexRiscv._zz_135_[22]
.sym 89075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89080 $abc$40840$n3684
.sym 89081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89082 $abc$40840$n3702
.sym 89083 $abc$40840$n2592_$glb_ce
.sym 89084 clk12_$glb_clk
.sym 89085 $abc$40840$n229
.sym 89086 $abc$40840$n5326_1
.sym 89087 $abc$40840$n5341_1
.sym 89088 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 89089 $abc$40840$n5377_1
.sym 89090 $abc$40840$n3664_1
.sym 89091 $abc$40840$n3665_1
.sym 89092 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 89093 $abc$40840$n4951
.sym 89096 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 89099 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 89100 basesoc_dat_w[7]
.sym 89104 VexRiscv._zz_32_[1]
.sym 89107 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 89110 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 89111 VexRiscv.CsrPlugin_mtval[6]
.sym 89112 VexRiscv.CsrPlugin_mepc[16]
.sym 89113 $abc$40840$n5298_1
.sym 89114 VexRiscv.decode_to_execute_RS2[14]
.sym 89115 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 89116 VexRiscv.CsrPlugin_mepc[11]
.sym 89117 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 89118 VexRiscv.CsrPlugin_mepc[2]
.sym 89119 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 89120 VexRiscv.externalInterruptArray_regNext[1]
.sym 89121 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 89127 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 89129 $abc$40840$n5443_1
.sym 89130 VexRiscv.decode_to_execute_RS2[15]
.sym 89131 $abc$40840$n235
.sym 89132 $abc$40840$n5461_1
.sym 89134 $abc$40840$n235
.sym 89135 $abc$40840$n3932
.sym 89136 $abc$40840$n233
.sym 89137 VexRiscv._zz_190_
.sym 89139 $abc$40840$n5485
.sym 89140 $abc$40840$n2653
.sym 89141 $abc$40840$n5484_1
.sym 89143 $abc$40840$n5460_1
.sym 89145 $abc$40840$n2642
.sym 89146 VexRiscv.lastStagePc[25]
.sym 89148 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 89152 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 89153 VexRiscv._zz_170_[1]
.sym 89154 VexRiscv._zz_170_[0]
.sym 89155 $abc$40840$n5442_1
.sym 89156 VexRiscv._zz_129_[7]
.sym 89158 VexRiscv.CsrPlugin_mepc[25]
.sym 89160 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 89161 VexRiscv._zz_190_
.sym 89162 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 89163 $abc$40840$n235
.sym 89166 $abc$40840$n5442_1
.sym 89167 $abc$40840$n5443_1
.sym 89172 $abc$40840$n235
.sym 89173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 89174 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 89175 VexRiscv._zz_190_
.sym 89179 $abc$40840$n5460_1
.sym 89180 $abc$40840$n5461_1
.sym 89185 $abc$40840$n5485
.sym 89187 $abc$40840$n5484_1
.sym 89191 $abc$40840$n233
.sym 89192 $abc$40840$n3932
.sym 89196 $abc$40840$n2653
.sym 89197 VexRiscv.lastStagePc[25]
.sym 89198 VexRiscv.CsrPlugin_mepc[25]
.sym 89202 VexRiscv._zz_170_[1]
.sym 89203 VexRiscv._zz_170_[0]
.sym 89204 VexRiscv.decode_to_execute_RS2[15]
.sym 89205 VexRiscv._zz_129_[7]
.sym 89206 $abc$40840$n2642
.sym 89207 clk12_$glb_clk
.sym 89211 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 89212 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 89213 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 89214 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 89215 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 89216 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 89220 VexRiscv.CsrPlugin_mtval[24]
.sym 89223 VexRiscv.externalInterruptArray_regNext[0]
.sym 89226 VexRiscv.lastStagePc[20]
.sym 89227 $abc$40840$n235
.sym 89228 $abc$40840$n5461_1
.sym 89229 $abc$40840$n5322_1
.sym 89230 VexRiscv.lastStagePc[27]
.sym 89231 $abc$40840$n3932
.sym 89232 $PACKER_GND_NET
.sym 89233 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 89234 VexRiscv.CsrPlugin_mepc[26]
.sym 89235 VexRiscv.CsrPlugin_mepc[6]
.sym 89236 $abc$40840$n4824
.sym 89237 $abc$40840$n3664_1
.sym 89238 VexRiscv._zz_151_[6]
.sym 89239 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 89240 VexRiscv.CsrPlugin_mepc[25]
.sym 89241 $abc$40840$n4672
.sym 89242 $abc$40840$n6653
.sym 89243 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 89244 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 89252 VexRiscv._zz_10_[1]
.sym 89253 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 89254 $abc$40840$n6657_1
.sym 89256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89257 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 89258 $abc$40840$n6649
.sym 89263 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 89266 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 89268 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89269 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 89270 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 89271 $abc$40840$n6655
.sym 89273 $abc$40840$n6651_1
.sym 89276 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 89277 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89281 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 89284 $abc$40840$n6649
.sym 89285 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89286 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 89289 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 89290 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 89291 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 89292 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 89295 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 89296 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 89297 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 89301 $abc$40840$n6655
.sym 89302 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89304 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 89307 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 89313 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 89314 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89316 $abc$40840$n6657_1
.sym 89321 VexRiscv._zz_10_[1]
.sym 89325 $abc$40840$n6651_1
.sym 89326 VexRiscv.execute_LightShifterPlugin_isActive
.sym 89328 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 89329 $abc$40840$n2592_$glb_ce
.sym 89330 clk12_$glb_clk
.sym 89332 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 89333 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 89334 $abc$40840$n4672
.sym 89335 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 89336 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 89337 $abc$40840$n4502_1
.sym 89338 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 89339 $abc$40840$n4673
.sym 89346 $abc$40840$n233
.sym 89347 $abc$40840$n2653
.sym 89356 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 89357 $abc$40840$n6655
.sym 89358 $abc$40840$n5337_1
.sym 89359 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 89360 VexRiscv._zz_286_[1]
.sym 89361 $abc$40840$n5070_1
.sym 89362 $abc$40840$n2658
.sym 89363 basesoc_vexriscv_ibus_adr[9]
.sym 89364 VexRiscv._zz_170_[0]
.sym 89365 VexRiscv._zz_32_[1]
.sym 89367 $abc$40840$n2642
.sym 89373 $abc$40840$n4358_1
.sym 89374 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 89375 $abc$40840$n2572
.sym 89377 VexRiscv.CsrPlugin_mtval[2]
.sym 89378 VexRiscv._zz_200_[26]
.sym 89379 $abc$40840$n3920
.sym 89381 $abc$40840$n4358_1
.sym 89382 VexRiscv._zz_200_[25]
.sym 89383 $abc$40840$n4357
.sym 89385 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 89386 VexRiscv.CsrPlugin_mtval[25]
.sym 89388 VexRiscv.CsrPlugin_mepc[11]
.sym 89389 $abc$40840$n4464
.sym 89390 VexRiscv.CsrPlugin_mepc[2]
.sym 89391 $abc$40840$n4825_1
.sym 89394 VexRiscv.CsrPlugin_mepc[26]
.sym 89397 VexRiscv._zz_337_
.sym 89398 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 89399 $abc$40840$n4350
.sym 89400 VexRiscv.CsrPlugin_mepc[25]
.sym 89403 $abc$40840$n4523
.sym 89409 VexRiscv._zz_337_
.sym 89413 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 89418 VexRiscv.CsrPlugin_mepc[25]
.sym 89419 $abc$40840$n4358_1
.sym 89420 VexRiscv.CsrPlugin_mtval[25]
.sym 89421 $abc$40840$n4357
.sym 89424 $abc$40840$n4523
.sym 89425 $abc$40840$n4464
.sym 89426 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 89427 VexRiscv.CsrPlugin_mepc[11]
.sym 89430 $abc$40840$n3920
.sym 89431 VexRiscv._zz_200_[26]
.sym 89432 $abc$40840$n4464
.sym 89433 VexRiscv.CsrPlugin_mepc[26]
.sym 89436 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 89442 $abc$40840$n4358_1
.sym 89443 $abc$40840$n4357
.sym 89444 VexRiscv.CsrPlugin_mtval[2]
.sym 89445 VexRiscv.CsrPlugin_mepc[2]
.sym 89448 $abc$40840$n4350
.sym 89449 VexRiscv._zz_200_[25]
.sym 89451 $abc$40840$n4825_1
.sym 89452 $abc$40840$n2572
.sym 89453 clk12_$glb_clk
.sym 89454 VexRiscv.reset_$glb_sr
.sym 89455 $abc$40840$n4355_1
.sym 89456 $abc$40840$n4384
.sym 89457 $abc$40840$n4350
.sym 89458 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 89459 $abc$40840$n4503
.sym 89460 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 89461 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 89462 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 89466 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 89469 $abc$40840$n2572
.sym 89470 VexRiscv._zz_160_
.sym 89473 VexRiscv._zz_170_[0]
.sym 89474 VexRiscv._zz_129_[6]
.sym 89475 $abc$40840$n3920
.sym 89480 VexRiscv._zz_41_[31]
.sym 89481 VexRiscv.lastStagePc[7]
.sym 89482 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 89483 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 89484 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 89485 $abc$40840$n4502_1
.sym 89486 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 89487 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 89488 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 89489 $abc$40840$n3657_1
.sym 89490 VexRiscv._zz_152_
.sym 89499 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 89502 $abc$40840$n4403_1
.sym 89503 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 89507 $abc$40840$n8284
.sym 89508 VexRiscv._zz_200_[2]
.sym 89509 $abc$40840$n4354
.sym 89514 $abc$40840$n4350
.sym 89515 VexRiscv._zz_286_[0]
.sym 89517 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 89518 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 89520 VexRiscv._zz_286_[1]
.sym 89530 VexRiscv._zz_286_[0]
.sym 89531 $abc$40840$n4354
.sym 89532 VexRiscv._zz_286_[1]
.sym 89537 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 89542 VexRiscv._zz_286_[0]
.sym 89543 $abc$40840$n4354
.sym 89544 VexRiscv._zz_286_[1]
.sym 89547 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 89556 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 89562 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 89565 $abc$40840$n4350
.sym 89567 $abc$40840$n4403_1
.sym 89568 VexRiscv._zz_200_[2]
.sym 89571 VexRiscv._zz_286_[1]
.sym 89572 $abc$40840$n4354
.sym 89573 VexRiscv._zz_286_[0]
.sym 89575 $abc$40840$n8284
.sym 89576 clk12_$glb_clk
.sym 89578 basesoc_vexriscv_ibus_adr[21]
.sym 89579 $abc$40840$n4382_1
.sym 89580 basesoc_vexriscv_ibus_adr[12]
.sym 89581 basesoc_vexriscv_ibus_adr[9]
.sym 89583 basesoc_vexriscv_ibus_adr[7]
.sym 89585 $abc$40840$n4383
.sym 89590 $abc$40840$n4358_1
.sym 89593 $abc$40840$n2572
.sym 89596 VexRiscv._zz_200_[2]
.sym 89597 VexRiscv._zz_151_[0]
.sym 89600 $abc$40840$n2572
.sym 89602 $abc$40840$n4350
.sym 89603 $abc$40840$n4357
.sym 89605 $abc$40840$n5298_1
.sym 89608 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 89609 VexRiscv._zz_286_[10]
.sym 89610 VexRiscv._zz_286_[10]
.sym 89611 VexRiscv._zz_151_[28]
.sym 89612 $abc$40840$n3920
.sym 89613 $abc$40840$n4353
.sym 89619 VexRiscv.CsrPlugin_mtval[14]
.sym 89620 $abc$40840$n4352_1
.sym 89621 $abc$40840$n4357
.sym 89622 VexRiscv.CsrPlugin_mepc[14]
.sym 89624 $abc$40840$n2653
.sym 89625 $abc$40840$n5322_1
.sym 89626 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 89627 $abc$40840$n4358_1
.sym 89628 $abc$40840$n3921
.sym 89629 $abc$40840$n4350
.sym 89630 $abc$40840$n3922
.sym 89631 $abc$40840$n5070_1
.sym 89632 VexRiscv._zz_152_
.sym 89633 VexRiscv._zz_286_[10]
.sym 89635 VexRiscv._zz_200_[14]
.sym 89636 $abc$40840$n5328_1
.sym 89637 $abc$40840$n4633_1
.sym 89641 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 89644 VexRiscv._zz_286_[8]
.sym 89645 VexRiscv._zz_286_[9]
.sym 89646 VexRiscv._zz_286_[0]
.sym 89647 $abc$40840$n3656_1
.sym 89648 VexRiscv._zz_286_[1]
.sym 89649 $abc$40840$n3657_1
.sym 89652 VexRiscv._zz_286_[0]
.sym 89654 VexRiscv._zz_286_[1]
.sym 89658 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 89660 $abc$40840$n2653
.sym 89664 $abc$40840$n4357
.sym 89665 VexRiscv.CsrPlugin_mepc[14]
.sym 89666 VexRiscv._zz_200_[14]
.sym 89667 $abc$40840$n4350
.sym 89670 $abc$40840$n4358_1
.sym 89671 VexRiscv.CsrPlugin_mtval[14]
.sym 89673 $abc$40840$n4633_1
.sym 89676 VexRiscv._zz_286_[8]
.sym 89677 VexRiscv._zz_286_[10]
.sym 89678 VexRiscv._zz_152_
.sym 89679 VexRiscv._zz_286_[9]
.sym 89682 $abc$40840$n3656_1
.sym 89684 $abc$40840$n3657_1
.sym 89685 $abc$40840$n3922
.sym 89688 VexRiscv._zz_152_
.sym 89689 $abc$40840$n4352_1
.sym 89690 $abc$40840$n3921
.sym 89694 $abc$40840$n5328_1
.sym 89695 $abc$40840$n5322_1
.sym 89696 $abc$40840$n5070_1
.sym 89697 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 89699 clk12_$glb_clk
.sym 89700 VexRiscv.reset_$glb_sr
.sym 89701 $abc$40840$n4875_1
.sym 89702 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 89703 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 89704 $abc$40840$n4713_1
.sym 89705 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 89706 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 89707 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 89708 $abc$40840$n4712_1
.sym 89716 basesoc_vexriscv_ibus_adr[9]
.sym 89727 VexRiscv._zz_151_[18]
.sym 89728 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 89730 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 89731 $abc$40840$n5298_1
.sym 89733 $abc$40840$n2429
.sym 89735 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 89736 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 89742 $abc$40840$n4874
.sym 89744 $abc$40840$n2429
.sym 89746 basesoc_dat_w[3]
.sym 89747 $abc$40840$n4039
.sym 89748 VexRiscv.CsrPlugin_mtval[28]
.sym 89750 $abc$40840$n3658_1
.sym 89751 $abc$40840$n3924
.sym 89752 VexRiscv._zz_286_[7]
.sym 89754 VexRiscv._zz_286_[8]
.sym 89755 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 89756 VexRiscv._zz_170_[0]
.sym 89758 $abc$40840$n4875_1
.sym 89760 VexRiscv._zz_152_
.sym 89761 $abc$40840$n3922
.sym 89762 VexRiscv._zz_286_[9]
.sym 89766 $abc$40840$n4466_1
.sym 89768 VexRiscv._zz_170_[1]
.sym 89770 basesoc_dat_w[5]
.sym 89771 VexRiscv._zz_151_[28]
.sym 89773 VexRiscv._zz_319_
.sym 89775 $abc$40840$n4875_1
.sym 89776 $abc$40840$n4466_1
.sym 89777 VexRiscv.CsrPlugin_mtval[28]
.sym 89781 $abc$40840$n3658_1
.sym 89783 VexRiscv._zz_286_[7]
.sym 89784 $abc$40840$n3924
.sym 89787 VexRiscv._zz_286_[9]
.sym 89788 VexRiscv._zz_286_[8]
.sym 89790 $abc$40840$n3922
.sym 89794 basesoc_dat_w[3]
.sym 89799 VexRiscv._zz_151_[28]
.sym 89800 VexRiscv._zz_170_[1]
.sym 89801 $abc$40840$n4874
.sym 89802 VexRiscv._zz_170_[0]
.sym 89805 basesoc_dat_w[5]
.sym 89811 VexRiscv._zz_152_
.sym 89812 $abc$40840$n3658_1
.sym 89814 VexRiscv._zz_286_[7]
.sym 89817 $abc$40840$n4039
.sym 89818 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 89820 VexRiscv._zz_319_
.sym 89821 $abc$40840$n2429
.sym 89822 clk12_$glb_clk
.sym 89823 sys_rst_$glb_sr
.sym 89825 VexRiscv._zz_200_[1]
.sym 89826 VexRiscv._zz_200_[28]
.sym 89827 $abc$40840$n4923_1
.sym 89828 VexRiscv._zz_200_[18]
.sym 89829 VexRiscv._zz_200_[16]
.sym 89831 $abc$40840$n4922
.sym 89834 VexRiscv._zz_170_[1]
.sym 89838 VexRiscv._zz_286_[7]
.sym 89840 $abc$40840$n2653
.sym 89841 $abc$40840$n4712_1
.sym 89842 basesoc_dat_w[3]
.sym 89843 $abc$40840$n4039
.sym 89847 VexRiscv.CsrPlugin_mtval[3]
.sym 89849 $abc$40840$n5337_1
.sym 89850 $abc$40840$n3920
.sym 89851 VexRiscv._zz_170_[0]
.sym 89854 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 89855 $abc$40840$n2642
.sym 89859 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 89865 $abc$40840$n4599_1
.sym 89866 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 89867 $abc$40840$n2572
.sym 89870 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 89871 VexRiscv.CsrPlugin_mepc[12]
.sym 89872 VexRiscv._zz_170_[0]
.sym 89874 $abc$40840$n4350
.sym 89875 $abc$40840$n3921
.sym 89879 $abc$40840$n4464
.sym 89880 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 89882 VexRiscv._zz_286_[10]
.sym 89885 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 89886 $abc$40840$n4523
.sym 89887 VexRiscv._zz_170_[1]
.sym 89888 $abc$40840$n4922
.sym 89890 $abc$40840$n3923
.sym 89892 $abc$40840$n3924
.sym 89893 VexRiscv._zz_151_[12]
.sym 89895 VexRiscv._zz_200_[31]
.sym 89896 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 89899 $abc$40840$n4922
.sym 89900 $abc$40840$n4350
.sym 89901 VexRiscv._zz_200_[31]
.sym 89906 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 89910 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 89911 $abc$40840$n4523
.sym 89912 VexRiscv.CsrPlugin_mepc[12]
.sym 89913 $abc$40840$n4464
.sym 89917 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 89922 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 89928 VexRiscv._zz_286_[10]
.sym 89929 $abc$40840$n3923
.sym 89930 $abc$40840$n3921
.sym 89931 $abc$40840$n3924
.sym 89935 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 89940 VexRiscv._zz_170_[0]
.sym 89941 $abc$40840$n4599_1
.sym 89942 VexRiscv._zz_151_[12]
.sym 89943 VexRiscv._zz_170_[1]
.sym 89944 $abc$40840$n2572
.sym 89945 clk12_$glb_clk
.sym 89946 VexRiscv.reset_$glb_sr
.sym 89947 VexRiscv.CsrPlugin_mtval[31]
.sym 89949 VexRiscv.CsrPlugin_mtval[12]
.sym 89951 VexRiscv.CsrPlugin_mtval[30]
.sym 89953 VexRiscv.CsrPlugin_mtval[18]
.sym 89967 VexRiscv.CsrPlugin_mepc[12]
.sym 89968 VexRiscv._zz_170_[0]
.sym 89971 VexRiscv.CsrPlugin_mepc[31]
.sym 89978 $abc$40840$n3924
.sym 89979 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 89990 VexRiscv._zz_200_[30]
.sym 89991 $abc$40840$n4907_1
.sym 89992 VexRiscv._zz_200_[12]
.sym 89993 $abc$40840$n3920
.sym 89994 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 89998 $abc$40840$n4601_1
.sym 90003 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 90004 $abc$40840$n4466_1
.sym 90006 $abc$40840$n2572
.sym 90008 VexRiscv.CsrPlugin_mtval[30]
.sym 90013 $abc$40840$n4600_1
.sym 90014 VexRiscv.CsrPlugin_mtval[12]
.sym 90015 VexRiscv.CsrPlugin_mepc[30]
.sym 90018 $abc$40840$n4464
.sym 90021 $abc$40840$n4466_1
.sym 90022 VexRiscv.CsrPlugin_mtval[12]
.sym 90023 $abc$40840$n4600_1
.sym 90027 $abc$40840$n4601_1
.sym 90029 $abc$40840$n3920
.sym 90030 VexRiscv._zz_200_[12]
.sym 90035 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 90039 $abc$40840$n4464
.sym 90040 VexRiscv._zz_200_[30]
.sym 90041 $abc$40840$n3920
.sym 90042 VexRiscv.CsrPlugin_mepc[30]
.sym 90045 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 90063 $abc$40840$n4907_1
.sym 90064 VexRiscv.CsrPlugin_mtval[30]
.sym 90066 $abc$40840$n4466_1
.sym 90067 $abc$40840$n2572
.sym 90068 clk12_$glb_clk
.sym 90069 VexRiscv.reset_$glb_sr
.sym 90073 $abc$40840$n5339_1
.sym 90076 VexRiscv.CsrPlugin_mepc[31]
.sym 90077 VexRiscv.CsrPlugin_mepc[1]
.sym 90114 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 90120 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 90122 $abc$40840$n8284
.sym 90128 $abc$40840$n2653
.sym 90129 VexRiscv.lastStagePc[31]
.sym 90133 VexRiscv.CsrPlugin_mepc[31]
.sym 90139 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 90147 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 90157 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 90163 VexRiscv.CsrPlugin_mepc[31]
.sym 90164 $abc$40840$n2653
.sym 90165 VexRiscv.lastStagePc[31]
.sym 90187 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 90190 $abc$40840$n8284
.sym 90191 clk12_$glb_clk
.sym 90208 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 90210 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 90236 $abc$40840$n233
.sym 90242 VexRiscv._zz_41_[2]
.sym 90275 VexRiscv._zz_41_[2]
.sym 90313 $abc$40840$n233
.sym 90314 clk12_$glb_clk
.sym 90391 spiflash_mosi
.sym 90404 spiflash_mosi
.sym 90416 $abc$40840$n6506
.sym 90417 $abc$40840$n6502
.sym 90418 $abc$40840$n6510
.sym 90419 $abc$40840$n6498
.sym 90420 $abc$40840$n6500
.sym 90421 $abc$40840$n6496
.sym 90422 $abc$40840$n6508
.sym 90423 $abc$40840$n6518
.sym 90427 $abc$40840$n57
.sym 90438 array_muxed0[1]
.sym 90439 $abc$40840$n186
.sym 90440 array_muxed1[28]
.sym 90442 spiflash_miso
.sym 90448 array_muxed0[8]
.sym 90449 spram_dataout01[12]
.sym 90450 spram_dataout11[7]
.sym 90451 spram_datain11[9]
.sym 90458 spram_dataout01[0]
.sym 90459 spram_dataout01[14]
.sym 90460 spram_dataout01[5]
.sym 90462 $abc$40840$n5880_1
.sym 90470 $abc$40840$n5880_1
.sym 90473 spram_dataout01[9]
.sym 90475 spram_dataout11[14]
.sym 90478 slave_sel_r[2]
.sym 90479 spram_dataout11[9]
.sym 90480 slave_sel_r[2]
.sym 90481 spram_dataout11[10]
.sym 90482 spram_dataout11[0]
.sym 90483 spram_dataout01[10]
.sym 90484 spram_dataout11[5]
.sym 90487 spram_dataout01[15]
.sym 90488 spram_dataout11[15]
.sym 90489 array_muxed1[28]
.sym 90491 spram_dataout01[9]
.sym 90492 spram_dataout11[9]
.sym 90493 slave_sel_r[2]
.sym 90494 $abc$40840$n5880_1
.sym 90497 spram_dataout11[5]
.sym 90498 slave_sel_r[2]
.sym 90499 $abc$40840$n5880_1
.sym 90500 spram_dataout01[5]
.sym 90503 spram_dataout01[10]
.sym 90504 spram_dataout11[10]
.sym 90505 slave_sel_r[2]
.sym 90506 $abc$40840$n5880_1
.sym 90509 $abc$40840$n5880_1
.sym 90510 spram_dataout01[15]
.sym 90511 spram_dataout11[15]
.sym 90512 slave_sel_r[2]
.sym 90516 $abc$40840$n5880_1
.sym 90517 array_muxed1[28]
.sym 90521 $abc$40840$n5880_1
.sym 90522 array_muxed1[28]
.sym 90527 spram_dataout01[0]
.sym 90528 $abc$40840$n5880_1
.sym 90529 slave_sel_r[2]
.sym 90530 spram_dataout11[0]
.sym 90533 spram_dataout01[14]
.sym 90534 $abc$40840$n5880_1
.sym 90535 spram_dataout11[14]
.sym 90536 slave_sel_r[2]
.sym 90544 spram_datain11[3]
.sym 90545 spram_datain11[4]
.sym 90546 spram_datain01[4]
.sym 90547 $abc$40840$n6516
.sym 90548 spram_datain11[5]
.sym 90549 spram_datain01[3]
.sym 90550 $abc$40840$n6520
.sym 90551 spram_datain01[5]
.sym 90556 spram_dataout01[4]
.sym 90557 spram_datain01[1]
.sym 90558 spram_dataout01[1]
.sym 90559 $abc$40840$n6498
.sym 90560 $abc$40840$n6504
.sym 90562 spram_datain01[11]
.sym 90564 spram_datain11[2]
.sym 90565 spram_datain01[14]
.sym 90566 spram_dataout01[0]
.sym 90567 $abc$40840$n6510
.sym 90572 slave_sel_r[2]
.sym 90573 spiflash_cs_n
.sym 90574 slave_sel_r[2]
.sym 90575 spiflash_clk
.sym 90576 spram_dataout01[8]
.sym 90582 spram_dataout01[15]
.sym 90584 $abc$40840$n6524
.sym 90587 spram_dataout11[2]
.sym 90589 spram_maskwren11[2]
.sym 90593 spram_datain01[2]
.sym 90594 $abc$40840$n6506
.sym 90596 $abc$40840$n6502
.sym 90599 spram_dataout11[9]
.sym 90601 spram_dataout11[10]
.sym 90605 $abc$40840$n6496
.sym 90606 spram_datain11[12]
.sym 90610 spram_dataout11[8]
.sym 90613 spram_datain01[2]
.sym 90622 $abc$40840$n5880_1
.sym 90629 $abc$40840$n5880_1
.sym 90630 $abc$40840$n5880_1
.sym 90637 array_muxed1[30]
.sym 90642 $abc$40840$n6347_1
.sym 90647 array_muxed1[26]
.sym 90648 array_muxed1[23]
.sym 90655 $abc$40840$n6347_1
.sym 90657 $abc$40840$n5880_1
.sym 90660 $abc$40840$n5880_1
.sym 90663 array_muxed1[23]
.sym 90667 $abc$40840$n5880_1
.sym 90669 $abc$40840$n6347_1
.sym 90672 array_muxed1[26]
.sym 90675 $abc$40840$n5880_1
.sym 90680 $abc$40840$n5880_1
.sym 90681 array_muxed1[26]
.sym 90685 array_muxed1[30]
.sym 90686 $abc$40840$n5880_1
.sym 90692 array_muxed1[23]
.sym 90693 $abc$40840$n5880_1
.sym 90696 $abc$40840$n5880_1
.sym 90699 array_muxed1[30]
.sym 90703 spram_datain01[6]
.sym 90704 spram_datain11[15]
.sym 90705 spram_datain11[8]
.sym 90706 spram_datain11[6]
.sym 90707 spram_datain01[13]
.sym 90708 spram_datain01[8]
.sym 90709 spram_datain01[15]
.sym 90710 spram_datain11[13]
.sym 90715 $abc$40840$n5880_1
.sym 90716 $abc$40840$n5880_1
.sym 90717 spram_dataout01[9]
.sym 90718 array_muxed0[1]
.sym 90719 spram_dataout01[13]
.sym 90721 spram_dataout01[14]
.sym 90722 array_muxed0[1]
.sym 90723 spram_datain11[11]
.sym 90725 spram_datain11[10]
.sym 90728 spram_datain01[13]
.sym 90730 spram_datain01[10]
.sym 90732 spram_datain01[15]
.sym 90733 array_muxed1[26]
.sym 90736 spram_datain01[6]
.sym 90749 VexRiscv._zz_170_[0]
.sym 90764 $abc$40840$n5880_1
.sym 90771 array_muxed1[18]
.sym 90796 $abc$40840$n5880_1
.sym 90798 array_muxed1[18]
.sym 90816 VexRiscv._zz_170_[0]
.sym 90820 $abc$40840$n5880_1
.sym 90822 array_muxed1[18]
.sym 90823 $abc$40840$n8283_$glb_ce
.sym 90824 clk12_$glb_clk
.sym 90836 VexRiscv.CsrPlugin_mepc[28]
.sym 90842 spram_dataout11[5]
.sym 90843 spram_maskwren01[2]
.sym 90848 array_muxed0[5]
.sym 90849 spram_maskwren01[2]
.sym 90852 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 90860 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 90861 $abc$40840$n6524
.sym 90868 slave_sel_r[1]
.sym 90870 spiflash_bus_dat_r[17]
.sym 90880 $abc$40840$n6504
.sym 90882 $abc$40840$n6496
.sym 90893 spiflash_bus_dat_r[21]
.sym 90906 spiflash_bus_dat_r[17]
.sym 90907 $abc$40840$n6496
.sym 90908 slave_sel_r[1]
.sym 90930 spiflash_bus_dat_r[21]
.sym 90931 $abc$40840$n6504
.sym 90932 slave_sel_r[1]
.sym 90947 clk12_$glb_clk
.sym 90948 $abc$40840$n231_$glb_sr
.sym 90959 array_muxed0[12]
.sym 90962 slave_sel_r[1]
.sym 90963 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 90967 spram_dataout11[14]
.sym 90969 spram_dataout11[15]
.sym 90975 $abc$40840$n2267
.sym 90980 array_muxed0[12]
.sym 90983 array_muxed0[12]
.sym 90994 basesoc_uart_phy_rx_busy
.sym 91001 $abc$40840$n2350
.sym 91016 basesoc_uart_phy_rx_bitcount[1]
.sym 91035 basesoc_uart_phy_rx_busy
.sym 91038 basesoc_uart_phy_rx_bitcount[1]
.sym 91069 $abc$40840$n2350
.sym 91070 clk12_$glb_clk
.sym 91071 sys_rst_$glb_sr
.sym 91082 VexRiscv._zz_311_
.sym 91097 basesoc_ctrl_bus_errors[0]
.sym 91124 $abc$40840$n2513
.sym 91129 $abc$40840$n57
.sym 91167 $abc$40840$n57
.sym 91192 $abc$40840$n2513
.sym 91193 clk12_$glb_clk
.sym 91198 basesoc_ctrl_bus_errors[1]
.sym 91205 basesoc_vexriscv_ibus_adr[7]
.sym 91206 $abc$40840$n57
.sym 91225 array_muxed1[26]
.sym 91250 basesoc_ctrl_bus_errors[0]
.sym 91252 sys_rst
.sym 91254 $abc$40840$n2271
.sym 91257 $abc$40840$n3895_1
.sym 91259 $abc$40840$n57
.sym 91262 $PACKER_VCC_NET
.sym 91265 $abc$40840$n2271
.sym 91276 $abc$40840$n2271
.sym 91277 basesoc_ctrl_bus_errors[0]
.sym 91278 sys_rst
.sym 91287 $abc$40840$n57
.sym 91289 $abc$40840$n3895_1
.sym 91306 $PACKER_VCC_NET
.sym 91308 basesoc_ctrl_bus_errors[0]
.sym 91315 $abc$40840$n2271
.sym 91316 clk12_$glb_clk
.sym 91317 sys_rst_$glb_sr
.sym 91328 VexRiscv._zz_170_[1]
.sym 91332 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 91333 basesoc_ctrl_bus_errors[1]
.sym 91342 $abc$40840$n190
.sym 91352 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 91370 $abc$40840$n2248
.sym 91379 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 91388 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 91418 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 91438 $abc$40840$n2248
.sym 91439 clk12_$glb_clk
.sym 91440 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 91446 $abc$40840$n196
.sym 91447 $abc$40840$n190
.sym 91448 $abc$40840$n192
.sym 91451 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 91452 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 91463 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 91466 VexRiscv._zz_129_[4]
.sym 91467 array_muxed0[12]
.sym 91468 $abc$40840$n196
.sym 91475 $abc$40840$n2642
.sym 91476 VexRiscv.decode_to_execute_RS2[12]
.sym 91482 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 91483 $abc$40840$n3986
.sym 91488 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 91489 $abc$40840$n3985
.sym 91491 VexRiscv._zz_35_[5]
.sym 91493 $abc$40840$n3684
.sym 91494 $abc$40840$n3987
.sym 91498 $abc$40840$n3984
.sym 91499 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91501 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91504 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 91509 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91510 $abc$40840$n3980
.sym 91512 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 91513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 91516 $abc$40840$n3985
.sym 91517 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 91521 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91522 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 91523 $abc$40840$n3987
.sym 91524 $abc$40840$n3684
.sym 91534 VexRiscv._zz_35_[5]
.sym 91539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91540 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91541 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 91542 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 91546 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 91551 $abc$40840$n3984
.sym 91552 $abc$40840$n3986
.sym 91553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 91554 $abc$40840$n3980
.sym 91562 clk12_$glb_clk
.sym 91563 VexRiscv.reset_$glb_sr
.sym 91566 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 91567 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 91575 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 91577 VexRiscv._zz_35_[5]
.sym 91581 sys_rst
.sym 91587 $abc$40840$n3610
.sym 91588 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 91593 $abc$40840$n3980
.sym 91594 basesoc_vexriscv_ibus_adr[8]
.sym 91595 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 91597 $abc$40840$n6763
.sym 91598 $abc$40840$n192
.sym 91599 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 91606 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91607 VexRiscv.decode_to_execute_RS2[28]
.sym 91608 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91609 $abc$40840$n6658
.sym 91610 $abc$40840$n3959
.sym 91611 $abc$40840$n3983
.sym 91612 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 91614 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91615 $abc$40840$n3964
.sym 91616 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91618 $abc$40840$n196
.sym 91619 $abc$40840$n190
.sym 91620 $abc$40840$n192
.sym 91621 VexRiscv._zz_170_[0]
.sym 91622 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 91623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 91624 $abc$40840$n5872_1
.sym 91626 VexRiscv._zz_129_[4]
.sym 91627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 91628 $abc$40840$n3985
.sym 91630 $abc$40840$n6661
.sym 91631 VexRiscv._zz_170_[1]
.sym 91632 $abc$40840$n3684
.sym 91633 $abc$40840$n194
.sym 91634 $abc$40840$n3964
.sym 91635 $abc$40840$n3681
.sym 91636 VexRiscv.decode_to_execute_RS2[12]
.sym 91638 $abc$40840$n192
.sym 91639 $abc$40840$n194
.sym 91640 $abc$40840$n196
.sym 91641 $abc$40840$n190
.sym 91644 $abc$40840$n3964
.sym 91645 $abc$40840$n3684
.sym 91646 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 91647 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91650 VexRiscv.decode_to_execute_RS2[28]
.sym 91651 VexRiscv._zz_170_[1]
.sym 91653 $abc$40840$n5872_1
.sym 91656 VexRiscv._zz_129_[4]
.sym 91657 VexRiscv.decode_to_execute_RS2[12]
.sym 91658 VexRiscv._zz_170_[1]
.sym 91659 VexRiscv._zz_170_[0]
.sym 91662 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91664 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 91665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 91668 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91669 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 91670 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 91671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91674 $abc$40840$n3964
.sym 91675 $abc$40840$n3959
.sym 91676 $abc$40840$n6661
.sym 91677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 91680 $abc$40840$n3985
.sym 91681 $abc$40840$n3983
.sym 91682 $abc$40840$n3681
.sym 91683 $abc$40840$n6658
.sym 91684 $abc$40840$n8283_$glb_ce
.sym 91685 clk12_$glb_clk
.sym 91687 VexRiscv.CsrPlugin_mtval[0]
.sym 91697 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 91698 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 91701 $abc$40840$n3964
.sym 91703 VexRiscv.decode_to_execute_RS2[28]
.sym 91710 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 91713 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 91714 VexRiscv.CsrPlugin_mepc[11]
.sym 91715 VexRiscv.CsrPlugin_mtval[1]
.sym 91716 $abc$40840$n6671
.sym 91717 array_muxed1[26]
.sym 91718 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 91719 $abc$40840$n194
.sym 91721 basesoc_vexriscv_ibus_adr[7]
.sym 91722 $abc$40840$n2653
.sym 91729 $abc$40840$n3992
.sym 91730 $abc$40840$n6664_1
.sym 91731 user_btn2
.sym 91734 $abc$40840$n6662_1
.sym 91736 $abc$40840$n6663_1
.sym 91739 user_btn2
.sym 91740 $abc$40840$n6666_1
.sym 91741 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 91742 $abc$40840$n3966
.sym 91743 $abc$40840$n6659_1
.sym 91744 $abc$40840$n3968
.sym 91745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91746 $abc$40840$n2497
.sym 91747 $abc$40840$n6745
.sym 91750 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 91751 $abc$40840$n3965
.sym 91752 sys_rst
.sym 91753 $abc$40840$n3980
.sym 91754 $abc$40840$n6665_1
.sym 91757 $abc$40840$n6763
.sym 91758 $abc$40840$n192
.sym 91759 $abc$40840$n3990
.sym 91761 $abc$40840$n3968
.sym 91762 $abc$40840$n6666_1
.sym 91763 $abc$40840$n6662_1
.sym 91764 $abc$40840$n3965
.sym 91767 sys_rst
.sym 91768 $abc$40840$n6763
.sym 91769 user_btn2
.sym 91774 sys_rst
.sym 91775 user_btn2
.sym 91776 $abc$40840$n6745
.sym 91785 $abc$40840$n6664_1
.sym 91786 $abc$40840$n6665_1
.sym 91787 $abc$40840$n3980
.sym 91791 $abc$40840$n6663_1
.sym 91792 $abc$40840$n6659_1
.sym 91793 $abc$40840$n3992
.sym 91794 $abc$40840$n3990
.sym 91798 $abc$40840$n192
.sym 91803 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 91804 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 91805 $abc$40840$n3966
.sym 91806 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 91807 $abc$40840$n2497
.sym 91808 clk12_$glb_clk
.sym 91812 VexRiscv.lastStagePc[28]
.sym 91815 VexRiscv.lastStagePc[6]
.sym 91821 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 91822 VexRiscv.externalInterruptArray_regNext[1]
.sym 91834 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 91835 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 91836 $abc$40840$n233
.sym 91838 VexRiscv._zz_337_
.sym 91839 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 91840 VexRiscv._zz_311_
.sym 91841 $abc$40840$n2642
.sym 91842 $abc$40840$n190
.sym 91843 count[9]
.sym 91844 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 91853 $abc$40840$n5393_1
.sym 91861 $abc$40840$n5337_1
.sym 91864 VexRiscv._zz_337_
.sym 91866 $abc$40840$n5359_1
.sym 91869 VexRiscv.lastStagePc[28]
.sym 91870 VexRiscv.CsrPlugin_mepc[28]
.sym 91879 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 91882 $abc$40840$n2653
.sym 91896 VexRiscv.lastStagePc[28]
.sym 91897 VexRiscv.CsrPlugin_mepc[28]
.sym 91898 $abc$40840$n2653
.sym 91902 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 91903 $abc$40840$n5393_1
.sym 91904 $abc$40840$n5337_1
.sym 91926 $abc$40840$n5337_1
.sym 91927 VexRiscv._zz_337_
.sym 91929 $abc$40840$n5359_1
.sym 91931 clk12_$glb_clk
.sym 91933 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 91935 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 91936 $abc$40840$n4932
.sym 91937 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 91938 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 91939 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 91943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 91944 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 91953 $abc$40840$n8284
.sym 91957 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 91959 array_muxed0[12]
.sym 91960 $abc$40840$n2642
.sym 91961 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 91962 VexRiscv._zz_129_[4]
.sym 91965 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 91966 VexRiscv.lastStagePc[18]
.sym 91967 $abc$40840$n3647_1
.sym 91968 VexRiscv.decode_to_execute_RS2[12]
.sym 91980 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 91981 VexRiscv.CsrPlugin_mepc[11]
.sym 91986 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 91987 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 91992 $abc$40840$n2653
.sym 91994 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 92000 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 92002 $abc$40840$n190
.sym 92005 VexRiscv.lastStagePc[11]
.sym 92007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 92015 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 92022 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 92028 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 92034 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 92037 $abc$40840$n190
.sym 92045 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 92050 $abc$40840$n2653
.sym 92051 VexRiscv.CsrPlugin_mepc[11]
.sym 92052 VexRiscv.lastStagePc[11]
.sym 92053 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 92054 clk12_$glb_clk
.sym 92057 $abc$40840$n4934
.sym 92058 $abc$40840$n4936
.sym 92059 $abc$40840$n4938
.sym 92060 $abc$40840$n4940
.sym 92061 $abc$40840$n4942
.sym 92062 $abc$40840$n3648_1
.sym 92063 VexRiscv.lastStagePc[11]
.sym 92064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 92066 $abc$40840$n5134
.sym 92067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 92082 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 92085 $abc$40840$n5070_1
.sym 92087 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 92088 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 92090 VexRiscv._zz_286_[8]
.sym 92091 $PACKER_VCC_NET
.sym 92097 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 92098 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 92099 $abc$40840$n5493_1
.sym 92103 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 92104 $abc$40840$n5476
.sym 92105 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 92106 $abc$40840$n5490_1
.sym 92107 $abc$40840$n5475_1
.sym 92109 $abc$40840$n5491
.sym 92110 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 92112 VexRiscv._zz_190_
.sym 92114 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 92116 $abc$40840$n5494
.sym 92117 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 92119 $abc$40840$n3648_1
.sym 92120 $abc$40840$n5470_1
.sym 92123 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 92124 $abc$40840$n2642
.sym 92125 $abc$40840$n235
.sym 92127 $abc$40840$n3647_1
.sym 92128 $abc$40840$n5469_1
.sym 92130 $abc$40840$n5490_1
.sym 92131 $abc$40840$n5491
.sym 92136 $abc$40840$n235
.sym 92137 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 92138 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 92139 VexRiscv._zz_190_
.sym 92142 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 92143 $abc$40840$n235
.sym 92144 VexRiscv._zz_190_
.sym 92145 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 92148 $abc$40840$n3647_1
.sym 92149 $abc$40840$n3648_1
.sym 92150 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 92151 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 92154 $abc$40840$n5469_1
.sym 92157 $abc$40840$n5470_1
.sym 92162 $abc$40840$n5494
.sym 92163 $abc$40840$n5493_1
.sym 92167 $abc$40840$n5475_1
.sym 92169 $abc$40840$n5476
.sym 92172 $abc$40840$n235
.sym 92173 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 92174 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 92175 VexRiscv._zz_190_
.sym 92176 $abc$40840$n2642
.sym 92177 clk12_$glb_clk
.sym 92180 VexRiscv._zz_236_[1]
.sym 92183 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 92189 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 92199 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 92201 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 92203 $abc$40840$n6671
.sym 92204 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 92205 basesoc_vexriscv_ibus_adr[7]
.sym 92206 VexRiscv._zz_311_
.sym 92207 VexRiscv.CsrPlugin_mtval[1]
.sym 92208 array_muxed1[26]
.sym 92209 $abc$40840$n2653
.sym 92210 $abc$40840$n194
.sym 92211 $abc$40840$n235
.sym 92213 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 92214 $abc$40840$n3900_1
.sym 92220 basesoc_vexriscv_ibus_adr[12]
.sym 92222 $abc$40840$n5067_1
.sym 92224 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 92225 VexRiscv._zz_236_[0]
.sym 92226 VexRiscv.lastStageIsFiring
.sym 92228 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 92230 VexRiscv._zz_29_
.sym 92231 VexRiscv.CsrPlugin_mepc[28]
.sym 92236 $abc$40840$n5070_1
.sym 92237 $abc$40840$n235
.sym 92238 $abc$40840$n233
.sym 92239 $abc$40840$n5067_1
.sym 92240 VexRiscv._zz_192_
.sym 92243 VexRiscv.CsrPlugin_mepc[6]
.sym 92244 grant
.sym 92245 VexRiscv._zz_236_[1]
.sym 92246 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 92247 basesoc_vexriscv_dbus_adr[12]
.sym 92248 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 92250 VexRiscv._zz_286_[8]
.sym 92253 VexRiscv.lastStageIsFiring
.sym 92254 VexRiscv._zz_236_[0]
.sym 92255 VexRiscv._zz_236_[1]
.sym 92256 VexRiscv._zz_29_
.sym 92259 grant
.sym 92260 basesoc_vexriscv_ibus_adr[12]
.sym 92262 basesoc_vexriscv_dbus_adr[12]
.sym 92277 $abc$40840$n5070_1
.sym 92278 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 92279 $abc$40840$n5067_1
.sym 92280 VexRiscv.CsrPlugin_mepc[6]
.sym 92285 VexRiscv._zz_286_[8]
.sym 92289 $abc$40840$n5070_1
.sym 92290 $abc$40840$n5067_1
.sym 92291 VexRiscv.CsrPlugin_mepc[28]
.sym 92292 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 92295 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 92296 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 92297 $abc$40840$n235
.sym 92298 VexRiscv._zz_192_
.sym 92299 $abc$40840$n233
.sym 92300 clk12_$glb_clk
.sym 92304 $abc$40840$n6706
.sym 92305 $abc$40840$n6708
.sym 92306 $abc$40840$n6710
.sym 92307 $abc$40840$n6712
.sym 92308 $abc$40840$n6714
.sym 92309 $abc$40840$n6716
.sym 92310 basesoc_vexriscv_ibus_adr[12]
.sym 92312 VexRiscv.CsrPlugin_mepc[28]
.sym 92313 basesoc_vexriscv_ibus_adr[12]
.sym 92314 $abc$40840$n5070_1
.sym 92324 $abc$40840$n5086
.sym 92326 $abc$40840$n6687
.sym 92327 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 92328 $abc$40840$n233
.sym 92330 VexRiscv._zz_337_
.sym 92331 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 92332 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 92333 basesoc_vexriscv_dbus_adr[12]
.sym 92334 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 92335 count[9]
.sym 92336 $abc$40840$n5154
.sym 92337 $abc$40840$n5126
.sym 92344 $abc$40840$n6687
.sym 92347 sys_rst
.sym 92350 spiflash_counter[6]
.sym 92356 $abc$40840$n6695
.sym 92358 $abc$40840$n3607
.sym 92359 spiflash_counter[4]
.sym 92360 spiflash_counter[0]
.sym 92361 $PACKER_VCC_NET
.sym 92366 $abc$40840$n3606_1
.sym 92367 spiflash_counter[4]
.sym 92368 spiflash_counter[5]
.sym 92369 $abc$40840$n3610
.sym 92370 spiflash_counter[7]
.sym 92371 $abc$40840$n3901_1
.sym 92373 $abc$40840$n3608
.sym 92376 $abc$40840$n6695
.sym 92377 $abc$40840$n3610
.sym 92382 $abc$40840$n3610
.sym 92384 $abc$40840$n6687
.sym 92388 sys_rst
.sym 92389 $abc$40840$n3606_1
.sym 92391 $abc$40840$n3608
.sym 92394 $abc$40840$n3901_1
.sym 92395 spiflash_counter[4]
.sym 92396 $abc$40840$n3606_1
.sym 92397 spiflash_counter[5]
.sym 92400 spiflash_counter[7]
.sym 92403 spiflash_counter[6]
.sym 92406 $abc$40840$n3606_1
.sym 92407 spiflash_counter[4]
.sym 92408 $abc$40840$n3901_1
.sym 92409 spiflash_counter[5]
.sym 92412 spiflash_counter[5]
.sym 92413 spiflash_counter[4]
.sym 92414 spiflash_counter[7]
.sym 92415 spiflash_counter[6]
.sym 92418 spiflash_counter[0]
.sym 92421 $abc$40840$n3607
.sym 92422 $PACKER_VCC_NET
.sym 92423 clk12_$glb_clk
.sym 92425 spiflash_counter[4]
.sym 92426 spiflash_counter[0]
.sym 92428 spiflash_counter[7]
.sym 92429 $abc$40840$n6702
.sym 92431 spiflash_counter[2]
.sym 92432 spiflash_counter[3]
.sym 92443 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 92449 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 92451 $abc$40840$n5067_1
.sym 92453 VexRiscv.decode_to_execute_RS2[20]
.sym 92454 VexRiscv.lastStagePc[18]
.sym 92455 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 92456 $abc$40840$n3904
.sym 92457 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 92458 VexRiscv._zz_129_[4]
.sym 92459 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 92460 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 92467 sys_rst
.sym 92468 $abc$40840$n2531
.sym 92472 $abc$40840$n3608
.sym 92474 $abc$40840$n3896_1
.sym 92476 $abc$40840$n6115
.sym 92477 $abc$40840$n3900_1
.sym 92481 $abc$40840$n3607
.sym 92483 spiflash_counter[0]
.sym 92485 spiflash_counter[1]
.sym 92488 spiflash_counter[2]
.sym 92490 $abc$40840$n3890_1
.sym 92491 $abc$40840$n3895_1
.sym 92496 spiflash_counter[2]
.sym 92497 spiflash_counter[3]
.sym 92500 spiflash_counter[0]
.sym 92501 $abc$40840$n3608
.sym 92505 sys_rst
.sym 92506 $abc$40840$n3895_1
.sym 92507 spiflash_counter[0]
.sym 92511 spiflash_counter[2]
.sym 92512 spiflash_counter[1]
.sym 92513 spiflash_counter[3]
.sym 92514 $abc$40840$n3890_1
.sym 92519 spiflash_counter[1]
.sym 92520 $abc$40840$n3900_1
.sym 92523 $abc$40840$n3900_1
.sym 92524 sys_rst
.sym 92526 $abc$40840$n3896_1
.sym 92530 $abc$40840$n3900_1
.sym 92531 $abc$40840$n6115
.sym 92535 $abc$40840$n3607
.sym 92536 $abc$40840$n3890_1
.sym 92541 spiflash_counter[1]
.sym 92542 spiflash_counter[3]
.sym 92543 spiflash_counter[2]
.sym 92545 $abc$40840$n2531
.sym 92546 clk12_$glb_clk
.sym 92547 sys_rst_$glb_sr
.sym 92549 array_muxed1[21]
.sym 92551 basesoc_vexriscv_dbus_adr[12]
.sym 92552 array_muxed1[19]
.sym 92554 array_muxed1[20]
.sym 92555 array_muxed1[31]
.sym 92556 $abc$40840$n2530
.sym 92560 VexRiscv._zz_170_[0]
.sym 92570 $abc$40840$n3896_1
.sym 92572 VexRiscv._zz_129_[5]
.sym 92573 $abc$40840$n5070_1
.sym 92574 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 92575 $PACKER_VCC_NET
.sym 92576 VexRiscv.CsrPlugin_mepc[18]
.sym 92577 $abc$40840$n2530
.sym 92579 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 92580 VexRiscv.CsrPlugin_mepc[23]
.sym 92581 VexRiscv.decode_to_execute_RS2[21]
.sym 92582 VexRiscv._zz_286_[8]
.sym 92583 VexRiscv._zz_41_[28]
.sym 92590 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 92591 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 92598 $abc$40840$n5067_1
.sym 92601 $abc$40840$n2653
.sym 92602 VexRiscv.CsrPlugin_mepc[18]
.sym 92605 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 92606 VexRiscv.CsrPlugin_mepc[23]
.sym 92608 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 92609 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 92610 $abc$40840$n5070_1
.sym 92611 $abc$40840$n5067_1
.sym 92614 VexRiscv.lastStagePc[18]
.sym 92616 $abc$40840$n2656
.sym 92619 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 92620 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 92625 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 92631 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 92634 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 92640 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 92648 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 92652 VexRiscv.CsrPlugin_mepc[23]
.sym 92653 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 92654 $abc$40840$n5070_1
.sym 92655 $abc$40840$n5067_1
.sym 92658 VexRiscv.CsrPlugin_mepc[18]
.sym 92659 $abc$40840$n2653
.sym 92660 VexRiscv.lastStagePc[18]
.sym 92664 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 92665 $abc$40840$n5067_1
.sym 92666 $abc$40840$n5070_1
.sym 92667 VexRiscv.CsrPlugin_mepc[18]
.sym 92668 $abc$40840$n2656
.sym 92669 clk12_$glb_clk
.sym 92672 VexRiscv.lastStagePc[13]
.sym 92674 VexRiscv.lastStagePc[12]
.sym 92676 VexRiscv.lastStagePc[17]
.sym 92677 VexRiscv.lastStagePc[26]
.sym 92678 VexRiscv.lastStagePc[3]
.sym 92681 basesoc_vexriscv_ibus_adr[7]
.sym 92682 VexRiscv.CsrPlugin_mepc[18]
.sym 92685 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 92695 array_muxed1[26]
.sym 92696 $abc$40840$n235
.sym 92697 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 92698 VexRiscv._zz_190_
.sym 92699 VexRiscv.CsrPlugin_mtval[1]
.sym 92700 $abc$40840$n2653
.sym 92701 basesoc_vexriscv_ibus_adr[7]
.sym 92702 basesoc_vexriscv_ibus_adr[21]
.sym 92703 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 92704 $abc$40840$n5373_1
.sym 92705 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 92706 VexRiscv._zz_311_
.sym 92712 $abc$40840$n235
.sym 92713 $abc$40840$n3990
.sym 92714 VexRiscv._zz_190_
.sym 92715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 92716 VexRiscv._zz_192_
.sym 92717 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 92718 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 92719 $abc$40840$n5415_1
.sym 92720 $abc$40840$n235
.sym 92721 $abc$40840$n5437_1
.sym 92722 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 92723 $abc$40840$n5467_1
.sym 92726 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 92729 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 92730 $abc$40840$n2642
.sym 92731 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 92733 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 92738 $abc$40840$n5416_1
.sym 92739 $abc$40840$n5402_1
.sym 92740 $abc$40840$n5436_1
.sym 92742 $abc$40840$n5466_1
.sym 92746 $abc$40840$n3990
.sym 92747 $abc$40840$n5402_1
.sym 92748 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 92752 $abc$40840$n5467_1
.sym 92753 $abc$40840$n5466_1
.sym 92758 $abc$40840$n5415_1
.sym 92760 $abc$40840$n5416_1
.sym 92763 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 92764 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 92765 $abc$40840$n235
.sym 92766 VexRiscv._zz_192_
.sym 92769 VexRiscv._zz_190_
.sym 92770 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 92771 $abc$40840$n235
.sym 92772 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 92777 $abc$40840$n5436_1
.sym 92778 $abc$40840$n5437_1
.sym 92781 VexRiscv._zz_190_
.sym 92782 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 92783 $abc$40840$n235
.sym 92784 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 92787 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 92788 VexRiscv._zz_192_
.sym 92789 $abc$40840$n3990
.sym 92791 $abc$40840$n2642
.sym 92792 clk12_$glb_clk
.sym 92794 $abc$40840$n5349_1
.sym 92796 VexRiscv.CsrPlugin_mepc[23]
.sym 92798 VexRiscv.CsrPlugin_mepc[27]
.sym 92801 VexRiscv.CsrPlugin_mepc[6]
.sym 92814 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 92819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 92820 $abc$40840$n233
.sym 92822 VexRiscv._zz_337_
.sym 92823 VexRiscv._zz_41_[17]
.sym 92824 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 92825 $abc$40840$n233
.sym 92826 VexRiscv.decode_to_execute_RS2[31]
.sym 92827 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 92828 VexRiscv.lastStagePc[3]
.sym 92829 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 92835 VexRiscv.CsrPlugin_mepc[26]
.sym 92836 $abc$40840$n5341_1
.sym 92839 $abc$40840$n3664_1
.sym 92840 $abc$40840$n3665_1
.sym 92841 $abc$40840$n5337_1
.sym 92842 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 92845 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 92846 $abc$40840$n5377_1
.sym 92847 $abc$40840$n5389_1
.sym 92849 VexRiscv.lastStagePc[26]
.sym 92851 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 92855 $abc$40840$n5369_1
.sym 92858 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 92859 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 92860 $abc$40840$n2653
.sym 92863 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 92864 $abc$40840$n5373_1
.sym 92868 $abc$40840$n5337_1
.sym 92869 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 92871 $abc$40840$n5389_1
.sym 92874 $abc$40840$n3665_1
.sym 92875 $abc$40840$n3664_1
.sym 92880 $abc$40840$n5373_1
.sym 92881 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 92882 $abc$40840$n5337_1
.sym 92886 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 92887 $abc$40840$n5369_1
.sym 92889 $abc$40840$n5337_1
.sym 92892 VexRiscv.CsrPlugin_mepc[26]
.sym 92894 $abc$40840$n2653
.sym 92895 VexRiscv.lastStagePc[26]
.sym 92899 $abc$40840$n5337_1
.sym 92900 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 92901 $abc$40840$n5377_1
.sym 92904 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 92905 $abc$40840$n5341_1
.sym 92906 $abc$40840$n5337_1
.sym 92910 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 92915 clk12_$glb_clk
.sym 92917 $abc$40840$n5383_1
.sym 92918 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 92919 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 92920 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 92922 $abc$40840$n5391_1
.sym 92923 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 92924 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 92928 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 92929 VexRiscv.CsrPlugin_mepc[26]
.sym 92934 VexRiscv.CsrPlugin_mepc[6]
.sym 92938 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 92941 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 92942 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 92943 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 92945 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 92946 VexRiscv._zz_41_[3]
.sym 92947 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 92948 VexRiscv.CsrPlugin_mepc[20]
.sym 92950 VexRiscv._zz_129_[4]
.sym 92951 basesoc_vexriscv_ibus_adr[7]
.sym 92952 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 92958 $abc$40840$n5070_1
.sym 92959 VexRiscv.CsrPlugin_mepc[2]
.sym 92964 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 92965 VexRiscv._zz_319_
.sym 92966 $abc$40840$n5326_1
.sym 92968 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 92969 $abc$40840$n5322_1
.sym 92971 VexRiscv.CsrPlugin_mepc[20]
.sym 92972 VexRiscv.lastStagePc[20]
.sym 92973 VexRiscv.externalInterruptArray_regNext[0]
.sym 92975 $abc$40840$n2653
.sym 92976 VexRiscv._zz_200_[0]
.sym 92977 VexRiscv.externalInterruptArray_regNext[1]
.sym 92980 $abc$40840$n233
.sym 92981 VexRiscv._zz_200_[1]
.sym 92982 VexRiscv._zz_337_
.sym 92983 VexRiscv.lastStagePc[2]
.sym 92984 $abc$40840$n5298_1
.sym 92989 $abc$40840$n4951
.sym 92991 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 92994 $abc$40840$n2653
.sym 92997 $abc$40840$n2653
.sym 92998 VexRiscv.lastStagePc[2]
.sym 92999 VexRiscv.CsrPlugin_mepc[2]
.sym 93003 $abc$40840$n233
.sym 93005 $abc$40840$n4951
.sym 93006 $abc$40840$n5298_1
.sym 93009 VexRiscv.lastStagePc[20]
.sym 93011 $abc$40840$n2653
.sym 93012 VexRiscv.CsrPlugin_mepc[20]
.sym 93015 VexRiscv._zz_200_[0]
.sym 93017 VexRiscv.externalInterruptArray_regNext[0]
.sym 93021 VexRiscv.externalInterruptArray_regNext[1]
.sym 93023 VexRiscv._zz_200_[1]
.sym 93027 $abc$40840$n5070_1
.sym 93028 VexRiscv._zz_337_
.sym 93029 $abc$40840$n5322_1
.sym 93030 $abc$40840$n5326_1
.sym 93033 VexRiscv._zz_319_
.sym 93035 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 93038 clk12_$glb_clk
.sym 93039 VexRiscv.reset_$glb_sr
.sym 93041 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 93043 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 93064 VexRiscv._zz_41_[28]
.sym 93065 VexRiscv.lastStagePc[23]
.sym 93066 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 93067 VexRiscv._zz_200_[1]
.sym 93068 VexRiscv.CsrPlugin_mtval[16]
.sym 93069 VexRiscv.CsrPlugin_hadException
.sym 93071 $abc$40840$n3665_1
.sym 93072 VexRiscv.CsrPlugin_mepc[0]
.sym 93073 VexRiscv.decode_to_execute_RS2[21]
.sym 93074 VexRiscv._zz_286_[8]
.sym 93075 VexRiscv._zz_129_[5]
.sym 93086 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 93087 $PACKER_VCC_NET
.sym 93089 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 93092 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 93094 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 93095 $PACKER_VCC_NET
.sym 93096 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 93097 $abc$40840$n6653
.sym 93099 $abc$40840$n2658
.sym 93108 VexRiscv.execute_LightShifterPlugin_isActive
.sym 93111 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 93113 $nextpnr_ICESTORM_LC_19$O
.sym 93116 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 93119 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 93121 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 93122 $PACKER_VCC_NET
.sym 93125 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 93127 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 93128 $PACKER_VCC_NET
.sym 93129 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 93131 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 93133 $PACKER_VCC_NET
.sym 93134 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 93135 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 93138 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 93139 $PACKER_VCC_NET
.sym 93141 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 93145 $abc$40840$n6653
.sym 93146 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 93147 VexRiscv.execute_LightShifterPlugin_isActive
.sym 93150 $PACKER_VCC_NET
.sym 93152 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 93157 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 93159 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 93160 $abc$40840$n2658
.sym 93161 clk12_$glb_clk
.sym 93164 $abc$40840$n5581
.sym 93166 $abc$40840$n4785_1
.sym 93167 VexRiscv._zz_163_[5]
.sym 93173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 93174 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 93183 $PACKER_VCC_NET
.sym 93185 $abc$40840$n3926
.sym 93187 basesoc_vexriscv_ibus_adr[21]
.sym 93189 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 93190 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 93191 basesoc_vexriscv_ibus_adr[12]
.sym 93193 VexRiscv._zz_151_[23]
.sym 93194 VexRiscv._zz_200_[16]
.sym 93196 VexRiscv.CsrPlugin_mtval[1]
.sym 93197 basesoc_vexriscv_ibus_adr[7]
.sym 93198 VexRiscv._zz_311_
.sym 93205 VexRiscv._zz_151_[6]
.sym 93207 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 93210 VexRiscv._zz_200_[16]
.sym 93211 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 93212 VexRiscv.CsrPlugin_mtval[6]
.sym 93213 VexRiscv._zz_170_[0]
.sym 93214 $abc$40840$n4350
.sym 93215 VexRiscv.CsrPlugin_mepc[16]
.sym 93216 $abc$40840$n4503
.sym 93219 VexRiscv._zz_151_[23]
.sym 93220 $abc$40840$n4358_1
.sym 93221 VexRiscv._zz_170_[0]
.sym 93222 $abc$40840$n2656
.sym 93223 $abc$40840$n4785_1
.sym 93224 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 93225 $abc$40840$n4502_1
.sym 93228 VexRiscv.CsrPlugin_mtval[16]
.sym 93229 VexRiscv._zz_170_[1]
.sym 93230 $abc$40840$n4357
.sym 93233 $abc$40840$n4466_1
.sym 93235 $abc$40840$n4673
.sym 93237 VexRiscv._zz_170_[1]
.sym 93238 VexRiscv._zz_151_[6]
.sym 93239 VexRiscv._zz_170_[0]
.sym 93240 $abc$40840$n4502_1
.sym 93243 $abc$40840$n4785_1
.sym 93244 VexRiscv._zz_170_[1]
.sym 93245 VexRiscv._zz_170_[0]
.sym 93246 VexRiscv._zz_151_[23]
.sym 93249 $abc$40840$n4673
.sym 93250 VexRiscv.CsrPlugin_mtval[16]
.sym 93251 $abc$40840$n4358_1
.sym 93256 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 93264 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 93267 $abc$40840$n4503
.sym 93268 $abc$40840$n4466_1
.sym 93269 VexRiscv.CsrPlugin_mtval[6]
.sym 93276 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 93279 $abc$40840$n4357
.sym 93280 VexRiscv.CsrPlugin_mepc[16]
.sym 93281 $abc$40840$n4350
.sym 93282 VexRiscv._zz_200_[16]
.sym 93283 $abc$40840$n2656
.sym 93284 clk12_$glb_clk
.sym 93286 VexRiscv._zz_200_[23]
.sym 93287 VexRiscv._zz_200_[6]
.sym 93288 VexRiscv._zz_200_[0]
.sym 93289 $abc$40840$n4348
.sym 93290 $abc$40840$n4349_1
.sym 93291 $abc$40840$n4786
.sym 93292 VexRiscv._zz_200_[2]
.sym 93310 VexRiscv._zz_194_[8]
.sym 93311 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 93312 $abc$40840$n233
.sym 93313 VexRiscv.CsrPlugin_hadException
.sym 93314 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 93315 VexRiscv._zz_170_[1]
.sym 93316 VexRiscv.CsrPlugin_mtval[22]
.sym 93317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 93318 VexRiscv.decode_to_execute_RS2[31]
.sym 93319 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 93320 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 93321 VexRiscv._zz_41_[7]
.sym 93327 VexRiscv._zz_151_[0]
.sym 93328 VexRiscv._zz_41_[7]
.sym 93329 $abc$40840$n4357
.sym 93331 VexRiscv._zz_170_[1]
.sym 93332 $abc$40840$n3664_1
.sym 93335 $abc$40840$n4358_1
.sym 93336 VexRiscv.CsrPlugin_mepc[6]
.sym 93337 $abc$40840$n4672
.sym 93338 $abc$40840$n233
.sym 93339 VexRiscv._zz_170_[0]
.sym 93341 $abc$40840$n3665_1
.sym 93342 VexRiscv._zz_200_[6]
.sym 93343 VexRiscv._zz_41_[31]
.sym 93344 VexRiscv.CsrPlugin_mepc[0]
.sym 93346 $abc$40840$n4348
.sym 93349 $abc$40840$n4351
.sym 93353 $abc$40840$n4464
.sym 93354 VexRiscv._zz_151_[16]
.sym 93355 VexRiscv._zz_286_[10]
.sym 93356 VexRiscv.CsrPlugin_mtval[1]
.sym 93357 $abc$40840$n3920
.sym 93360 $abc$40840$n4357
.sym 93361 $abc$40840$n3664_1
.sym 93362 $abc$40840$n4351
.sym 93363 VexRiscv.CsrPlugin_mepc[0]
.sym 93366 $abc$40840$n4358_1
.sym 93367 VexRiscv.CsrPlugin_mtval[1]
.sym 93368 $abc$40840$n3665_1
.sym 93369 $abc$40840$n4351
.sym 93373 VexRiscv._zz_286_[10]
.sym 93374 $abc$40840$n4351
.sym 93378 VexRiscv._zz_170_[0]
.sym 93379 VexRiscv._zz_170_[1]
.sym 93380 $abc$40840$n4672
.sym 93381 VexRiscv._zz_151_[16]
.sym 93384 VexRiscv.CsrPlugin_mepc[6]
.sym 93385 $abc$40840$n4464
.sym 93386 VexRiscv._zz_200_[6]
.sym 93387 $abc$40840$n3920
.sym 93390 VexRiscv._zz_170_[0]
.sym 93391 VexRiscv._zz_151_[0]
.sym 93392 $abc$40840$n4348
.sym 93393 VexRiscv._zz_170_[1]
.sym 93397 VexRiscv._zz_41_[7]
.sym 93403 VexRiscv._zz_41_[31]
.sym 93406 $abc$40840$n233
.sym 93407 clk12_$glb_clk
.sym 93409 $abc$40840$n5578
.sym 93410 VexRiscv.CsrPlugin_mtval[22]
.sym 93413 VexRiscv.CsrPlugin_mtval[14]
.sym 93416 VexRiscv.CsrPlugin_mtval[23]
.sym 93419 VexRiscv.CsrPlugin_mepc[1]
.sym 93424 $abc$40840$n4348
.sym 93425 VexRiscv.CsrPlugin_mepc[3]
.sym 93430 VexRiscv._zz_200_[6]
.sym 93432 VexRiscv.CsrPlugin_mepc[6]
.sym 93433 VexRiscv._zz_194_[7]
.sym 93435 basesoc_vexriscv_ibus_adr[7]
.sym 93436 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 93437 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 93438 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 93439 $abc$40840$n4464
.sym 93440 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 93442 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 93443 $abc$40840$n4466_1
.sym 93451 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 93457 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 93459 $abc$40840$n4384
.sym 93460 $abc$40840$n4350
.sym 93463 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 93465 $abc$40840$n4383
.sym 93468 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 93473 $abc$40840$n4353
.sym 93474 $abc$40840$n4357
.sym 93476 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 93477 VexRiscv._zz_200_[1]
.sym 93479 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 93480 VexRiscv.CsrPlugin_mepc[1]
.sym 93484 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 93489 $abc$40840$n4357
.sym 93490 $abc$40840$n4384
.sym 93491 VexRiscv.CsrPlugin_mepc[1]
.sym 93492 $abc$40840$n4383
.sym 93497 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 93503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 93513 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 93525 $abc$40840$n4350
.sym 93526 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 93527 $abc$40840$n4353
.sym 93528 VexRiscv._zz_200_[1]
.sym 93529 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 93530 clk12_$glb_clk
.sym 93533 $abc$40840$n5361_1
.sym 93536 VexRiscv._zz_194_[8]
.sym 93538 VexRiscv._zz_194_[7]
.sym 93553 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 93558 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 93562 VexRiscv.CsrPlugin_hadException
.sym 93563 VexRiscv._zz_200_[1]
.sym 93565 $abc$40840$n4358_1
.sym 93575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 93581 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 93582 $abc$40840$n4382_1
.sym 93583 VexRiscv._zz_200_[28]
.sym 93584 $abc$40840$n4713_1
.sym 93585 VexRiscv._zz_200_[18]
.sym 93587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 93588 $abc$40840$n4712_1
.sym 93590 VexRiscv._zz_170_[1]
.sym 93591 $abc$40840$n4464
.sym 93594 VexRiscv.CsrPlugin_mtval[18]
.sym 93596 VexRiscv._zz_170_[0]
.sym 93597 VexRiscv.CsrPlugin_mepc[18]
.sym 93599 VexRiscv.CsrPlugin_mepc[28]
.sym 93600 VexRiscv._zz_151_[18]
.sym 93602 $abc$40840$n3920
.sym 93603 $abc$40840$n4466_1
.sym 93604 VexRiscv._zz_151_[1]
.sym 93606 $abc$40840$n4464
.sym 93607 VexRiscv.CsrPlugin_mepc[28]
.sym 93608 $abc$40840$n3920
.sym 93609 VexRiscv._zz_200_[28]
.sym 93613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 93621 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 93624 VexRiscv.CsrPlugin_mepc[18]
.sym 93625 $abc$40840$n3920
.sym 93626 VexRiscv._zz_200_[18]
.sym 93627 $abc$40840$n4464
.sym 93631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 93636 VexRiscv._zz_170_[0]
.sym 93637 VexRiscv._zz_151_[1]
.sym 93638 VexRiscv._zz_170_[1]
.sym 93639 $abc$40840$n4382_1
.sym 93642 VexRiscv._zz_151_[18]
.sym 93643 VexRiscv._zz_170_[0]
.sym 93644 $abc$40840$n4712_1
.sym 93645 VexRiscv._zz_170_[1]
.sym 93648 VexRiscv.CsrPlugin_mtval[18]
.sym 93649 $abc$40840$n4713_1
.sym 93650 $abc$40840$n4466_1
.sym 93652 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 93653 clk12_$glb_clk
.sym 93662 VexRiscv.CsrPlugin_mepc[12]
.sym 93674 VexRiscv._zz_319_
.sym 93680 VexRiscv.CsrPlugin_mtval[18]
.sym 93681 VexRiscv._zz_200_[16]
.sym 93686 $abc$40840$n2641
.sym 93690 VexRiscv._zz_151_[1]
.sym 93696 $abc$40840$n4357
.sym 93698 $abc$40840$n4353
.sym 93701 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93704 VexRiscv.CsrPlugin_mtval[31]
.sym 93706 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 93707 $abc$40840$n4923_1
.sym 93710 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 93714 $abc$40840$n2572
.sym 93716 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 93720 VexRiscv.CsrPlugin_mcause_interrupt
.sym 93724 VexRiscv.CsrPlugin_mepc[31]
.sym 93725 $abc$40840$n4358_1
.sym 93737 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93741 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 93747 VexRiscv.CsrPlugin_mepc[31]
.sym 93748 $abc$40840$n4357
.sym 93749 VexRiscv.CsrPlugin_mtval[31]
.sym 93750 $abc$40840$n4358_1
.sym 93756 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 93759 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 93772 $abc$40840$n4353
.sym 93773 VexRiscv.CsrPlugin_mcause_interrupt
.sym 93774 $abc$40840$n4923_1
.sym 93775 $abc$40840$n2572
.sym 93776 clk12_$glb_clk
.sym 93777 VexRiscv.reset_$glb_sr
.sym 93778 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 93806 VexRiscv.CsrPlugin_mcause_interrupt
.sym 93811 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 93813 VexRiscv.CsrPlugin_hadException
.sym 93830 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 93834 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 93837 VexRiscv.CsrPlugin_hadException
.sym 93842 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 93847 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 93852 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 93866 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 93879 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 93889 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 93898 VexRiscv.CsrPlugin_hadException
.sym 93899 clk12_$glb_clk
.sym 93901 VexRiscv.CsrPlugin_mcause_interrupt
.sym 93924 $abc$40840$n2429
.sym 93928 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 93945 $abc$40840$n5339_1
.sym 93948 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 93950 VexRiscv.lastStagePc[1]
.sym 93953 $abc$40840$n5399_1
.sym 93957 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 93966 $abc$40840$n5337_1
.sym 93970 $abc$40840$n2653
.sym 93973 VexRiscv.CsrPlugin_mepc[1]
.sym 93993 VexRiscv.lastStagePc[1]
.sym 93995 $abc$40840$n2653
.sym 93996 VexRiscv.CsrPlugin_mepc[1]
.sym 94011 $abc$40840$n5399_1
.sym 94012 $abc$40840$n5337_1
.sym 94013 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 94017 $abc$40840$n5337_1
.sym 94019 $abc$40840$n5339_1
.sym 94020 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 94022 clk12_$glb_clk
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94236 spiflash_cs_n
.sym 94246 spiflash_clk
.sym 94252 array_muxed1[21]
.sym 94271 array_muxed0[3]
.sym 94272 array_muxed0[13]
.sym 94273 array_muxed1[20]
.sym 94274 spram_datain11[12]
.sym 94281 spram_dataout01[8]
.sym 94282 spram_dataout01[2]
.sym 94284 spram_dataout01[7]
.sym 94286 spram_dataout01[4]
.sym 94289 spram_dataout11[6]
.sym 94290 spram_dataout01[6]
.sym 94291 spram_dataout11[1]
.sym 94292 spram_dataout01[3]
.sym 94293 slave_sel_r[2]
.sym 94295 slave_sel_r[2]
.sym 94296 spram_dataout01[1]
.sym 94297 spram_dataout11[4]
.sym 94299 spram_dataout11[2]
.sym 94302 spram_dataout01[12]
.sym 94303 spram_dataout11[7]
.sym 94304 spram_dataout11[8]
.sym 94308 $abc$40840$n5880_1
.sym 94310 spram_dataout11[12]
.sym 94311 spram_dataout11[3]
.sym 94314 $abc$40840$n5880_1
.sym 94315 spram_dataout11[6]
.sym 94316 spram_dataout01[6]
.sym 94317 slave_sel_r[2]
.sym 94320 spram_dataout01[4]
.sym 94321 spram_dataout11[4]
.sym 94322 slave_sel_r[2]
.sym 94323 $abc$40840$n5880_1
.sym 94326 $abc$40840$n5880_1
.sym 94327 spram_dataout11[8]
.sym 94328 spram_dataout01[8]
.sym 94329 slave_sel_r[2]
.sym 94332 spram_dataout01[2]
.sym 94333 $abc$40840$n5880_1
.sym 94334 slave_sel_r[2]
.sym 94335 spram_dataout11[2]
.sym 94338 spram_dataout01[3]
.sym 94339 spram_dataout11[3]
.sym 94340 $abc$40840$n5880_1
.sym 94341 slave_sel_r[2]
.sym 94344 spram_dataout11[1]
.sym 94345 $abc$40840$n5880_1
.sym 94346 slave_sel_r[2]
.sym 94347 spram_dataout01[1]
.sym 94350 spram_dataout11[7]
.sym 94351 slave_sel_r[2]
.sym 94352 $abc$40840$n5880_1
.sym 94353 spram_dataout01[7]
.sym 94356 spram_dataout01[12]
.sym 94357 $abc$40840$n5880_1
.sym 94358 slave_sel_r[2]
.sym 94359 spram_dataout11[12]
.sym 94390 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 94391 spram_datain01[13]
.sym 94392 spram_dataout01[6]
.sym 94394 spram_dataout01[3]
.sym 94395 spram_datain01[10]
.sym 94396 spram_dataout01[7]
.sym 94397 spram_datain01[15]
.sym 94400 spram_datain01[2]
.sym 94401 spram_datain01[6]
.sym 94402 spram_dataout01[2]
.sym 94403 spram_dataout11[6]
.sym 94409 spram_datain11[4]
.sym 94411 spram_datain11[6]
.sym 94412 spram_datain11[7]
.sym 94416 spram_datain11[5]
.sym 94417 array_muxed1[19]
.sym 94418 spram_dataout11[3]
.sym 94419 spram_datain01[7]
.sym 94420 array_muxed0[11]
.sym 94421 array_muxed0[5]
.sym 94422 spram_dataout11[1]
.sym 94423 spram_datain11[15]
.sym 94424 array_muxed0[7]
.sym 94425 array_muxed0[2]
.sym 94427 array_muxed0[12]
.sym 94428 array_muxed1[31]
.sym 94433 spram_dataout11[4]
.sym 94444 $abc$40840$n5880_1
.sym 94447 slave_sel_r[2]
.sym 94451 spram_dataout01[11]
.sym 94452 $abc$40840$n5880_1
.sym 94453 $abc$40840$n5880_1
.sym 94455 spram_dataout01[13]
.sym 94456 array_muxed1[19]
.sym 94458 spram_dataout11[13]
.sym 94466 array_muxed1[21]
.sym 94470 spram_dataout11[11]
.sym 94471 array_muxed1[20]
.sym 94473 array_muxed1[19]
.sym 94474 $abc$40840$n5880_1
.sym 94479 $abc$40840$n5880_1
.sym 94482 array_muxed1[20]
.sym 94485 array_muxed1[20]
.sym 94488 $abc$40840$n5880_1
.sym 94491 slave_sel_r[2]
.sym 94492 spram_dataout01[11]
.sym 94493 spram_dataout11[11]
.sym 94494 $abc$40840$n5880_1
.sym 94498 $abc$40840$n5880_1
.sym 94500 array_muxed1[21]
.sym 94504 $abc$40840$n5880_1
.sym 94506 array_muxed1[19]
.sym 94509 spram_dataout01[13]
.sym 94510 $abc$40840$n5880_1
.sym 94511 spram_dataout11[13]
.sym 94512 slave_sel_r[2]
.sym 94515 array_muxed1[21]
.sym 94517 $abc$40840$n5880_1
.sym 94553 spram_dataout01[11]
.sym 94554 spram_datain11[14]
.sym 94555 spram_dataout01[15]
.sym 94556 array_muxed0[6]
.sym 94557 spram_dataout01[8]
.sym 94559 slave_sel_r[2]
.sym 94562 spram_dataout01[10]
.sym 94563 spram_dataout11[4]
.sym 94564 spram_datain01[8]
.sym 94565 spram_maskwren11[0]
.sym 94566 array_muxed0[10]
.sym 94567 spram_dataout11[6]
.sym 94568 spram_maskwren11[0]
.sym 94571 spram_dataout11[0]
.sym 94572 spram_dataout11[11]
.sym 94573 array_muxed1[22]
.sym 94580 array_muxed1[22]
.sym 94592 array_muxed1[29]
.sym 94594 array_muxed1[31]
.sym 94602 array_muxed1[24]
.sym 94604 $abc$40840$n5880_1
.sym 94613 array_muxed1[22]
.sym 94614 $abc$40840$n5880_1
.sym 94619 $abc$40840$n5880_1
.sym 94621 array_muxed1[31]
.sym 94625 array_muxed1[24]
.sym 94626 $abc$40840$n5880_1
.sym 94630 array_muxed1[22]
.sym 94631 $abc$40840$n5880_1
.sym 94636 array_muxed1[29]
.sym 94638 $abc$40840$n5880_1
.sym 94643 $abc$40840$n5880_1
.sym 94644 array_muxed1[24]
.sym 94648 array_muxed1[31]
.sym 94650 $abc$40840$n5880_1
.sym 94655 $abc$40840$n5880_1
.sym 94657 array_muxed1[29]
.sym 94691 spram_maskwren11[2]
.sym 94694 spram_wren0
.sym 94697 array_muxed0[12]
.sym 94699 spram_wren0
.sym 94700 spram_dataout11[2]
.sym 94701 $PACKER_GND_NET
.sym 94703 spram_dataout11[3]
.sym 94704 spram_datain11[6]
.sym 94705 array_muxed1[19]
.sym 94711 array_muxed1[23]
.sym 94827 VexRiscv.CsrPlugin_hadException
.sym 94835 spram_dataout11[8]
.sym 94837 spram_dataout11[9]
.sym 94839 spram_dataout11[10]
.sym 94840 array_muxed0[5]
.sym 94842 array_muxed0[12]
.sym 94844 array_muxed0[2]
.sym 94845 array_muxed1[31]
.sym 94846 array_muxed1[20]
.sym 94848 $PACKER_VCC_NET
.sym 94985 array_muxed0[0]
.sym 94988 array_muxed0[0]
.sym 95122 array_muxed0[10]
.sym 95129 $PACKER_VCC_NET
.sym 95146 $abc$40840$n2267
.sym 95162 basesoc_ctrl_bus_errors[1]
.sym 95189 basesoc_ctrl_bus_errors[1]
.sym 95214 $abc$40840$n2267
.sym 95215 clk12_$glb_clk
.sym 95216 sys_rst_$glb_sr
.sym 95243 array_muxed1[21]
.sym 95253 basesoc_ctrl_bus_errors[1]
.sym 95259 array_muxed1[23]
.sym 95260 $abc$40840$n6677
.sym 95261 array_muxed1[19]
.sym 95383 VexRiscv._zz_79_[5]
.sym 95397 $abc$40840$n6691
.sym 95399 array_muxed0[2]
.sym 95401 array_muxed1[20]
.sym 95402 array_muxed0[12]
.sym 95405 array_muxed1[31]
.sym 95413 $abc$40840$n6691
.sym 95414 $abc$40840$n6671
.sym 95425 $abc$40840$n3610
.sym 95431 $PACKER_VCC_NET
.sym 95436 $abc$40840$n6677
.sym 95476 $abc$40840$n3610
.sym 95477 $abc$40840$n6691
.sym 95483 $abc$40840$n6671
.sym 95485 $abc$40840$n3610
.sym 95488 $abc$40840$n3610
.sym 95490 $abc$40840$n6677
.sym 95492 $PACKER_VCC_NET
.sym 95493 clk12_$glb_clk
.sym 95531 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 95534 $abc$40840$n6671
.sym 95540 $abc$40840$n3904
.sym 95545 VexRiscv.lastStagePc[6]
.sym 95572 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 95578 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 95598 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 95606 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 95631 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate_$glb_ce
.sym 95632 clk12_$glb_clk
.sym 95660 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 95665 $abc$40840$n2642
.sym 95675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 95678 array_muxed0[10]
.sym 95680 $PACKER_VCC_NET
.sym 95682 VexRiscv.CsrPlugin_mtval[0]
.sym 95684 $abc$40840$n3684
.sym 95693 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 95718 VexRiscv.CsrPlugin_hadException
.sym 95724 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 95770 VexRiscv.CsrPlugin_hadException
.sym 95771 clk12_$glb_clk
.sym 95800 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 95805 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 95811 $abc$40840$n196
.sym 95813 VexRiscv._zz_10_[1]
.sym 95814 array_muxed1[23]
.sym 95817 array_muxed1[19]
.sym 95818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 95819 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 95820 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 95823 $abc$40840$n6677
.sym 95824 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 95841 $abc$40840$n8284
.sym 95851 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 95857 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 95876 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 95894 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 95909 $abc$40840$n8284
.sym 95910 clk12_$glb_clk
.sym 95956 array_muxed1[31]
.sym 95957 array_muxed0[12]
.sym 95960 $abc$40840$n6691
.sym 95961 array_muxed1[20]
.sym 95962 array_muxed0[2]
.sym 95971 $abc$40840$n4936
.sym 95972 $abc$40840$n4938
.sym 95973 $abc$40840$n4940
.sym 95974 $abc$40840$n4942
.sym 95975 $abc$40840$n233
.sym 95988 $abc$40840$n4932
.sym 95993 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 95996 VexRiscv._zz_311_
.sym 96003 $abc$40840$n4932
.sym 96004 $abc$40840$n233
.sym 96014 $abc$40840$n233
.sym 96015 $abc$40840$n4938
.sym 96020 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 96023 VexRiscv._zz_311_
.sym 96026 $abc$40840$n4936
.sym 96028 $abc$40840$n233
.sym 96034 $abc$40840$n4942
.sym 96035 $abc$40840$n233
.sym 96038 $abc$40840$n233
.sym 96040 $abc$40840$n4940
.sym 96049 clk12_$glb_clk
.sym 96050 VexRiscv.reset_$glb_sr
.sym 96078 VexRiscv.decode_to_execute_RS2[12]
.sym 96092 VexRiscv.decode_to_execute_RS2[29]
.sym 96093 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 96094 $abc$40840$n8284
.sym 96095 VexRiscv._zz_194_[8]
.sym 96096 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 96097 VexRiscv.lastStagePc[6]
.sym 96099 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 96100 $abc$40840$n3904
.sym 96102 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 96109 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 96110 $abc$40840$n8284
.sym 96112 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 96113 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 96114 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 96116 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 96118 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 96119 VexRiscv._zz_311_
.sym 96120 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 96140 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 96142 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 96143 VexRiscv._zz_311_
.sym 96146 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 96149 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 96150 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 96152 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 96155 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 96156 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 96158 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 96161 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 96162 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 96164 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 96167 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 96168 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 96173 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 96174 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 96177 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 96178 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 96179 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 96180 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 96185 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 96187 $abc$40840$n8284
.sym 96188 clk12_$glb_clk
.sym 96218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 96220 $abc$40840$n5126
.sym 96231 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 96233 $abc$40840$n3684
.sym 96234 VexRiscv.CsrPlugin_mtval[0]
.sym 96236 count[6]
.sym 96238 $abc$40840$n235
.sym 96240 $PACKER_VCC_NET
.sym 96256 $abc$40840$n4934
.sym 96275 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 96277 $abc$40840$n233
.sym 96286 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 96304 $abc$40840$n4934
.sym 96305 $abc$40840$n233
.sym 96327 clk12_$glb_clk
.sym 96328 VexRiscv.reset_$glb_sr
.sym 96366 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 96368 $abc$40840$n5067_1
.sym 96369 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 96370 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 96373 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 96374 VexRiscv._zz_10_[1]
.sym 96375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 96376 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 96377 array_muxed1[19]
.sym 96378 $abc$40840$n6677
.sym 96380 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96386 spiflash_counter[4]
.sym 96387 spiflash_counter[0]
.sym 96389 spiflash_counter[7]
.sym 96393 spiflash_counter[3]
.sym 96394 spiflash_counter[6]
.sym 96398 spiflash_counter[5]
.sym 96400 spiflash_counter[2]
.sym 96413 spiflash_counter[1]
.sym 96418 $nextpnr_ICESTORM_LC_22$O
.sym 96420 spiflash_counter[0]
.sym 96424 $auto$alumacc.cc:474:replace_alu$4117.C[2]
.sym 96426 spiflash_counter[1]
.sym 96430 $auto$alumacc.cc:474:replace_alu$4117.C[3]
.sym 96432 spiflash_counter[2]
.sym 96434 $auto$alumacc.cc:474:replace_alu$4117.C[2]
.sym 96436 $auto$alumacc.cc:474:replace_alu$4117.C[4]
.sym 96439 spiflash_counter[3]
.sym 96440 $auto$alumacc.cc:474:replace_alu$4117.C[3]
.sym 96442 $auto$alumacc.cc:474:replace_alu$4117.C[5]
.sym 96445 spiflash_counter[4]
.sym 96446 $auto$alumacc.cc:474:replace_alu$4117.C[4]
.sym 96448 $auto$alumacc.cc:474:replace_alu$4117.C[6]
.sym 96451 spiflash_counter[5]
.sym 96452 $auto$alumacc.cc:474:replace_alu$4117.C[5]
.sym 96454 $auto$alumacc.cc:474:replace_alu$4117.C[7]
.sym 96456 spiflash_counter[6]
.sym 96458 $auto$alumacc.cc:474:replace_alu$4117.C[6]
.sym 96463 spiflash_counter[7]
.sym 96464 $auto$alumacc.cc:474:replace_alu$4117.C[7]
.sym 96495 VexRiscv.CsrPlugin_hadException
.sym 96498 VexRiscv._zz_41_[28]
.sym 96502 spiflash_counter[5]
.sym 96508 VexRiscv.CsrPlugin_mepc[6]
.sym 96509 array_muxed1[20]
.sym 96511 array_muxed1[31]
.sym 96514 VexRiscv.decode_to_execute_RS2[19]
.sym 96515 $abc$40840$n6691
.sym 96516 $PACKER_VCC_NET
.sym 96517 VexRiscv._zz_287_[2]
.sym 96518 array_muxed0[2]
.sym 96527 $abc$40840$n6115
.sym 96528 $abc$40840$n6708
.sym 96529 $abc$40840$n6710
.sym 96532 $abc$40840$n6716
.sym 96535 $abc$40840$n6706
.sym 96536 $abc$40840$n2530
.sym 96537 $abc$40840$n6702
.sym 96538 $abc$40840$n6118_1
.sym 96542 spiflash_counter[0]
.sym 96544 $PACKER_VCC_NET
.sym 96552 $abc$40840$n3900_1
.sym 96558 $abc$40840$n6118_1
.sym 96560 $abc$40840$n6710
.sym 96564 $abc$40840$n6702
.sym 96565 $abc$40840$n3900_1
.sym 96567 $abc$40840$n6115
.sym 96578 $abc$40840$n6716
.sym 96579 $abc$40840$n6118_1
.sym 96583 spiflash_counter[0]
.sym 96585 $PACKER_VCC_NET
.sym 96594 $abc$40840$n6118_1
.sym 96597 $abc$40840$n6706
.sym 96600 $abc$40840$n6708
.sym 96601 $abc$40840$n6118_1
.sym 96604 $abc$40840$n2530
.sym 96605 clk12_$glb_clk
.sym 96606 sys_rst_$glb_sr
.sym 96647 VexRiscv._zz_194_[8]
.sym 96649 VexRiscv.lastStagePc[6]
.sym 96651 VexRiscv._zz_194_[8]
.sym 96652 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 96654 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 96655 VexRiscv.decode_to_execute_RS2[29]
.sym 96657 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 96658 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 96664 VexRiscv.decode_to_execute_RS2[20]
.sym 96665 VexRiscv.decode_to_execute_RS2[31]
.sym 96677 VexRiscv._zz_129_[4]
.sym 96680 VexRiscv.decode_to_execute_RS2[21]
.sym 96681 VexRiscv._zz_129_[5]
.sym 96686 $abc$40840$n5878_1
.sym 96690 VexRiscv.decode_to_execute_RS2[19]
.sym 96692 VexRiscv._zz_170_[1]
.sym 96693 VexRiscv._zz_129_[3]
.sym 96694 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 96703 VexRiscv._zz_170_[1]
.sym 96704 VexRiscv.decode_to_execute_RS2[21]
.sym 96705 VexRiscv._zz_129_[5]
.sym 96717 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 96722 VexRiscv._zz_170_[1]
.sym 96723 VexRiscv._zz_129_[3]
.sym 96724 VexRiscv.decode_to_execute_RS2[19]
.sym 96733 VexRiscv.decode_to_execute_RS2[20]
.sym 96734 VexRiscv._zz_170_[1]
.sym 96735 VexRiscv._zz_129_[4]
.sym 96739 VexRiscv._zz_170_[1]
.sym 96740 $abc$40840$n5878_1
.sym 96741 VexRiscv.decode_to_execute_RS2[31]
.sym 96743 $abc$40840$n8283_$glb_ce
.sym 96744 clk12_$glb_clk
.sym 96772 VexRiscv.lastStagePc[12]
.sym 96782 $abc$40840$n233
.sym 96784 count[9]
.sym 96785 VexRiscv.decode_to_execute_RS2[31]
.sym 96786 VexRiscv.CsrPlugin_mtval[0]
.sym 96787 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 96788 $abc$40840$n5878_1
.sym 96789 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 96790 $abc$40840$n235
.sym 96791 VexRiscv._zz_194_[7]
.sym 96792 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 96793 $abc$40840$n5337_1
.sym 96794 $abc$40840$n8284
.sym 96795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 96796 VexRiscv.lastStagePc[13]
.sym 96805 $abc$40840$n8284
.sym 96810 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 96812 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 96817 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 96826 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 96827 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 96844 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 96854 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 96866 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 96874 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 96878 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 96882 $abc$40840$n8284
.sym 96883 clk12_$glb_clk
.sym 96913 VexRiscv.decode_to_execute_RS2[20]
.sym 96925 VexRiscv.CsrPlugin_mepc[27]
.sym 96926 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 96927 $abc$40840$n2656
.sym 96928 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 96929 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 96930 $PACKER_VCC_NET
.sym 96931 VexRiscv._zz_10_[1]
.sym 96932 VexRiscv.lastStagePc[17]
.sym 96933 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 96934 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 96935 $abc$40840$n2653
.sym 96936 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 96942 $abc$40840$n5383_1
.sym 96950 $abc$40840$n5349_1
.sym 96953 VexRiscv.lastStagePc[6]
.sym 96955 $abc$40840$n5391_1
.sym 96961 $abc$40840$n2653
.sym 96962 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 96965 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 96969 $abc$40840$n5337_1
.sym 96972 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 96973 VexRiscv.CsrPlugin_mepc[6]
.sym 96975 VexRiscv.lastStagePc[6]
.sym 96977 VexRiscv.CsrPlugin_mepc[6]
.sym 96978 $abc$40840$n2653
.sym 96987 $abc$40840$n5337_1
.sym 96989 $abc$40840$n5383_1
.sym 96990 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 96999 $abc$40840$n5391_1
.sym 97001 $abc$40840$n5337_1
.sym 97002 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 97017 $abc$40840$n5349_1
.sym 97018 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 97020 $abc$40840$n5337_1
.sym 97022 clk12_$glb_clk
.sym 97050 $abc$40840$n5581
.sym 97051 VexRiscv._zz_79_[5]
.sym 97058 VexRiscv.CsrPlugin_mepc[23]
.sym 97065 VexRiscv.CsrPlugin_mepc[23]
.sym 97068 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 97071 VexRiscv._zz_194_[9]
.sym 97073 VexRiscv.CsrPlugin_mtval[25]
.sym 97074 array_muxed0[2]
.sym 97075 VexRiscv.CsrPlugin_mepc[6]
.sym 97082 VexRiscv._zz_41_[17]
.sym 97083 VexRiscv.CsrPlugin_mepc[23]
.sym 97091 VexRiscv._zz_41_[12]
.sym 97092 $abc$40840$n233
.sym 97093 VexRiscv.CsrPlugin_mepc[27]
.sym 97096 $abc$40840$n2653
.sym 97098 $PACKER_GND_NET
.sym 97101 VexRiscv._zz_41_[28]
.sym 97102 VexRiscv.lastStagePc[23]
.sym 97109 VexRiscv._zz_41_[3]
.sym 97111 $abc$40840$n2653
.sym 97112 VexRiscv.lastStagePc[27]
.sym 97114 $abc$40840$n2653
.sym 97115 VexRiscv.lastStagePc[23]
.sym 97116 VexRiscv.CsrPlugin_mepc[23]
.sym 97123 VexRiscv._zz_41_[28]
.sym 97127 VexRiscv._zz_41_[12]
.sym 97134 VexRiscv._zz_41_[17]
.sym 97144 VexRiscv.CsrPlugin_mepc[27]
.sym 97146 $abc$40840$n2653
.sym 97147 VexRiscv.lastStagePc[27]
.sym 97151 $PACKER_GND_NET
.sym 97158 VexRiscv._zz_41_[3]
.sym 97160 $abc$40840$n233
.sym 97161 clk12_$glb_clk
.sym 97192 basesoc_vexriscv_ibus_adr[21]
.sym 97194 $abc$40840$n2624
.sym 97199 basesoc_vexriscv_ibus_adr[21]
.sym 97200 $abc$40840$n2653
.sym 97203 VexRiscv._zz_194_[8]
.sym 97204 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 97205 $abc$40840$n4357
.sym 97206 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 97207 VexRiscv.CsrPlugin_mepc[12]
.sym 97208 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 97209 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 97211 VexRiscv._zz_194_[8]
.sym 97214 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 97222 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 97224 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 97225 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 97237 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 97240 VexRiscv.CsrPlugin_hadException
.sym 97247 $abc$40840$n2653
.sym 97260 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 97261 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 97262 VexRiscv.CsrPlugin_hadException
.sym 97271 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 97272 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 97274 VexRiscv.CsrPlugin_hadException
.sym 97299 $abc$40840$n2653
.sym 97300 clk12_$glb_clk
.sym 97333 VexRiscv._zz_41_[17]
.sym 97334 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 97336 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 97342 VexRiscv.CsrPlugin_mtval[0]
.sym 97344 VexRiscv.lastStagePc[2]
.sym 97345 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 97347 VexRiscv._zz_194_[7]
.sym 97348 VexRiscv.lastStagePc[13]
.sym 97349 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 97351 VexRiscv._zz_200_[0]
.sym 97353 $abc$40840$n5337_1
.sym 97364 $abc$40840$n4786
.sym 97367 VexRiscv.CsrPlugin_mepc[23]
.sym 97373 VexRiscv._zz_194_[9]
.sym 97377 VexRiscv._zz_311_
.sym 97378 VexRiscv._zz_79_[5]
.sym 97381 $abc$40840$n4357
.sym 97386 VexRiscv._zz_160_
.sym 97387 VexRiscv._zz_194_[8]
.sym 97398 VexRiscv._zz_194_[8]
.sym 97400 VexRiscv._zz_194_[9]
.sym 97401 VexRiscv._zz_311_
.sym 97410 $abc$40840$n4786
.sym 97412 VexRiscv.CsrPlugin_mepc[23]
.sym 97413 $abc$40840$n4357
.sym 97417 VexRiscv._zz_79_[5]
.sym 97438 VexRiscv._zz_160_
.sym 97439 clk12_$glb_clk
.sym 97481 VexRiscv.CsrPlugin_mepc[27]
.sym 97482 $abc$40840$n2656
.sym 97483 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 97484 $abc$40840$n4785_1
.sym 97485 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 97486 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 97488 VexRiscv.lastStagePc[17]
.sym 97489 VexRiscv._zz_194_[8]
.sym 97490 $PACKER_VCC_NET
.sym 97492 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 97498 VexRiscv._zz_200_[23]
.sym 97500 $abc$40840$n4353
.sym 97503 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 97505 VexRiscv.CsrPlugin_mtval[23]
.sym 97506 $abc$40840$n4355_1
.sym 97508 $abc$40840$n4350
.sym 97510 $abc$40840$n4349_1
.sym 97514 $abc$40840$n4358_1
.sym 97515 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 97516 VexRiscv._zz_200_[0]
.sym 97518 VexRiscv.CsrPlugin_mtval[0]
.sym 97521 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 97522 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 97525 $abc$40840$n2572
.sym 97527 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 97534 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 97539 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 97544 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 97549 $abc$40840$n4355_1
.sym 97550 VexRiscv.CsrPlugin_mtval[0]
.sym 97551 $abc$40840$n4349_1
.sym 97552 $abc$40840$n4358_1
.sym 97555 VexRiscv._zz_200_[0]
.sym 97556 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 97557 $abc$40840$n4353
.sym 97558 $abc$40840$n4350
.sym 97561 $abc$40840$n4350
.sym 97562 VexRiscv._zz_200_[23]
.sym 97563 VexRiscv.CsrPlugin_mtval[23]
.sym 97564 $abc$40840$n4358_1
.sym 97569 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 97577 $abc$40840$n2572
.sym 97578 clk12_$glb_clk
.sym 97579 VexRiscv.reset_$glb_sr
.sym 97612 $abc$40840$n4353
.sym 97622 $abc$40840$n5582
.sym 97623 $abc$40840$n5579
.sym 97629 array_muxed0[2]
.sym 97639 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 97640 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 97641 VexRiscv._zz_194_[8]
.sym 97643 VexRiscv._zz_194_[7]
.sym 97647 VexRiscv._zz_311_
.sym 97655 VexRiscv.CsrPlugin_hadException
.sym 97662 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 97670 VexRiscv._zz_194_[7]
.sym 97671 VexRiscv._zz_311_
.sym 97672 VexRiscv._zz_194_[8]
.sym 97679 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 97695 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 97713 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 97716 VexRiscv.CsrPlugin_hadException
.sym 97717 clk12_$glb_clk
.sym 97747 $abc$40840$n2641
.sym 97759 VexRiscv._zz_194_[8]
.sym 97762 VexRiscv.CsrPlugin_mepc[12]
.sym 97776 VexRiscv._zz_319_
.sym 97783 VexRiscv.CsrPlugin_mepc[12]
.sym 97784 $abc$40840$n5578
.sym 97794 $abc$40840$n2653
.sym 97797 $abc$40840$n5581
.sym 97798 $abc$40840$n5582
.sym 97799 $abc$40840$n5579
.sym 97801 VexRiscv.lastStagePc[12]
.sym 97816 VexRiscv.lastStagePc[12]
.sym 97817 VexRiscv.CsrPlugin_mepc[12]
.sym 97818 $abc$40840$n2653
.sym 97833 $abc$40840$n5582
.sym 97835 VexRiscv._zz_319_
.sym 97836 $abc$40840$n5581
.sym 97846 $abc$40840$n5579
.sym 97847 VexRiscv._zz_319_
.sym 97848 $abc$40840$n5578
.sym 97856 clk12_$glb_clk
.sym 97857 $abc$40840$n233_$glb_sr
.sym 97896 VexRiscv._zz_194_[8]
.sym 97898 $abc$40840$n8284
.sym 97900 VexRiscv.lastStagePc[2]
.sym 97901 $abc$40840$n5337_1
.sym 97905 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 97907 VexRiscv._zz_194_[7]
.sym 97924 $abc$40840$n5361_1
.sym 97925 $abc$40840$n5337_1
.sym 97945 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 97990 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 97992 $abc$40840$n5337_1
.sym 97993 $abc$40840$n5361_1
.sym 97995 clk12_$glb_clk
.sym 98028 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 98044 VexRiscv.lastStagePc[17]
.sym 98065 $abc$40840$n2641
.sym 98083 $PACKER_VCC_NET
.sym 98089 $PACKER_VCC_NET
.sym 98133 $abc$40840$n2641
.sym 98134 clk12_$glb_clk
.sym 98163 VexRiscv.CsrPlugin_hadException
.sym 98196 $abc$40840$n2653
.sym 98208 VexRiscv.CsrPlugin_hadException
.sym 98219 VexRiscv.CsrPlugin_hadException
.sym 98264 $abc$40840$n2653
.sym 98265 clk12_$glb_clk
.sym 98298 $abc$40840$n2653
.sym 98492 clk12_$glb_clk
.sym 98497 spram_datain11[6]
.sym 98498 spram_datain11[7]
.sym 98499 spram_datain11[0]
.sym 98500 spram_datain01[8]
.sym 98502 spram_datain01[6]
.sym 98503 spram_datain11[4]
.sym 98504 spram_datain01[10]
.sym 98505 spram_datain01[12]
.sym 98506 spram_datain01[15]
.sym 98507 spram_datain01[2]
.sym 98508 spram_datain01[9]
.sym 98509 spram_datain11[5]
.sym 98510 spram_datain01[13]
.sym 98511 spram_datain11[1]
.sym 98512 spram_datain01[7]
.sym 98517 spram_datain01[11]
.sym 98518 spram_datain01[0]
.sym 98519 spram_datain11[2]
.sym 98520 spram_datain01[14]
.sym 98521 spram_datain11[3]
.sym 98522 spram_datain01[1]
.sym 98523 spram_datain01[4]
.sym 98526 spram_datain01[3]
.sym 98528 spram_datain01[5]
.sym 98529 spram_datain11[0]
.sym 98530 spram_datain01[8]
.sym 98531 spram_datain01[0]
.sym 98532 spram_datain11[1]
.sym 98533 spram_datain01[9]
.sym 98534 spram_datain01[1]
.sym 98535 spram_datain11[2]
.sym 98536 spram_datain01[10]
.sym 98537 spram_datain01[2]
.sym 98538 spram_datain11[3]
.sym 98539 spram_datain01[11]
.sym 98540 spram_datain01[3]
.sym 98541 spram_datain11[4]
.sym 98542 spram_datain01[12]
.sym 98543 spram_datain01[4]
.sym 98544 spram_datain11[5]
.sym 98545 spram_datain01[13]
.sym 98546 spram_datain01[5]
.sym 98547 spram_datain11[6]
.sym 98548 spram_datain01[14]
.sym 98549 spram_datain01[6]
.sym 98550 spram_datain11[7]
.sym 98551 spram_datain01[15]
.sym 98552 spram_datain01[7]
.sym 98600 spram_dataout01[0]
.sym 98601 spram_dataout01[1]
.sym 98602 spram_dataout01[2]
.sym 98603 spram_dataout01[3]
.sym 98604 spram_dataout01[4]
.sym 98605 spram_dataout01[5]
.sym 98606 spram_dataout01[6]
.sym 98607 spram_dataout01[7]
.sym 98636 spram_datain01[12]
.sym 98638 spram_datain11[0]
.sym 98639 spram_datain01[9]
.sym 98641 spram_datain01[8]
.sym 98644 spram_datain11[1]
.sym 98696 clk12_$glb_clk
.sym 98702 array_muxed0[6]
.sym 98705 array_muxed0[5]
.sym 98706 array_muxed0[11]
.sym 98707 spram_datain11[15]
.sym 98708 spram_datain11[14]
.sym 98709 array_muxed0[2]
.sym 98710 array_muxed0[7]
.sym 98712 array_muxed0[12]
.sym 98713 array_muxed0[13]
.sym 98714 array_muxed0[3]
.sym 98715 spram_datain11[12]
.sym 98717 array_muxed0[10]
.sym 98719 spram_datain11[9]
.sym 98720 array_muxed0[1]
.sym 98723 spram_datain11[11]
.sym 98724 array_muxed0[0]
.sym 98725 spram_datain11[10]
.sym 98726 array_muxed0[8]
.sym 98727 spram_datain11[8]
.sym 98728 array_muxed0[0]
.sym 98729 array_muxed0[4]
.sym 98730 array_muxed0[1]
.sym 98731 array_muxed0[9]
.sym 98732 spram_datain11[13]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain11[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain11[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain11[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain11[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain11[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain11[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain11[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain11[15]
.sym 98796 spram_dataout01[8]
.sym 98797 spram_dataout01[9]
.sym 98798 spram_dataout01[10]
.sym 98799 spram_dataout01[11]
.sym 98800 spram_dataout01[12]
.sym 98801 spram_dataout01[13]
.sym 98802 spram_dataout01[14]
.sym 98803 spram_dataout01[15]
.sym 98806 $PACKER_VCC_NET
.sym 98874 spram_maskwren01[0]
.sym 98875 array_muxed0[3]
.sym 98876 array_muxed0[12]
.sym 98877 array_muxed0[7]
.sym 98879 array_muxed0[13]
.sym 98880 spram_maskwren11[2]
.sym 98881 array_muxed0[8]
.sym 98882 spram_maskwren01[0]
.sym 98883 array_muxed0[2]
.sym 98884 array_muxed0[9]
.sym 98885 array_muxed0[6]
.sym 98886 spram_wren0
.sym 98887 spram_wren0
.sym 98888 spram_maskwren11[2]
.sym 98889 array_muxed0[5]
.sym 98890 spram_maskwren01[2]
.sym 98893 array_muxed0[11]
.sym 98894 array_muxed0[10]
.sym 98895 $PACKER_VCC_NET
.sym 98896 array_muxed0[4]
.sym 98899 spram_maskwren11[0]
.sym 98900 spram_maskwren01[2]
.sym 98903 $PACKER_VCC_NET
.sym 98904 spram_maskwren11[0]
.sym 98905 spram_maskwren01[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren01[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren01[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren01[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren11[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren11[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren11[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren11[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout11[0]
.sym 98969 spram_dataout11[1]
.sym 98970 spram_dataout11[2]
.sym 98971 spram_dataout11[3]
.sym 98972 spram_dataout11[4]
.sym 98973 spram_dataout11[5]
.sym 98974 spram_dataout11[6]
.sym 98975 spram_dataout11[7]
.sym 98982 array_muxed0[2]
.sym 98984 array_muxed0[3]
.sym 98986 array_muxed0[7]
.sym 98988 array_muxed0[13]
.sym 98991 spram_maskwren01[0]
.sym 99062 $PACKER_GND_NET
.sym 99066 $PACKER_VCC_NET
.sym 99070 $PACKER_GND_NET
.sym 99074 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout11[8]
.sym 99141 spram_dataout11[9]
.sym 99142 spram_dataout11[10]
.sym 99143 spram_dataout11[11]
.sym 99144 spram_dataout11[12]
.sym 99145 spram_dataout11[13]
.sym 99146 spram_dataout11[14]
.sym 99147 spram_dataout11[15]
.sym 100710 $PACKER_VCC_NET
.sym 100864 VexRiscv.decode_to_execute_RS2[29]
.sym 101014 $abc$40840$n8284
.sym 101166 $abc$40840$n5579
.sym 101671 VexRiscv.CsrPlugin_mepc[12]
.sym 102959 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103048 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103077 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103399 spram_dataout10[4]
.sym 103400 spram_dataout00[4]
.sym 103401 $abc$40840$n5880_1
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout10[6]
.sym 103404 spram_dataout00[6]
.sym 103405 $abc$40840$n5880_1
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout10[15]
.sym 103408 spram_dataout00[15]
.sym 103409 $abc$40840$n5880_1
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout10[10]
.sym 103412 spram_dataout00[10]
.sym 103413 $abc$40840$n5880_1
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout10[0]
.sym 103416 spram_dataout00[0]
.sym 103417 $abc$40840$n5880_1
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout10[8]
.sym 103420 spram_dataout00[8]
.sym 103421 $abc$40840$n5880_1
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout10[2]
.sym 103424 spram_dataout00[2]
.sym 103425 $abc$40840$n5880_1
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout10[11]
.sym 103428 spram_dataout00[11]
.sym 103429 $abc$40840$n5880_1
.sym 103430 slave_sel_r[2]
.sym 103431 $abc$40840$n5880_1
.sym 103432 array_muxed1[1]
.sym 103435 spram_dataout10[5]
.sym 103436 spram_dataout00[5]
.sym 103437 $abc$40840$n5880_1
.sym 103438 slave_sel_r[2]
.sym 103439 $abc$40840$n5880_1
.sym 103440 array_muxed1[14]
.sym 103443 $abc$40840$n5880_1
.sym 103444 array_muxed1[1]
.sym 103447 $abc$40840$n5880_1
.sym 103448 array_muxed1[14]
.sym 103451 spram_dataout10[14]
.sym 103452 spram_dataout00[14]
.sym 103453 $abc$40840$n5880_1
.sym 103454 slave_sel_r[2]
.sym 103455 array_muxed1[1]
.sym 103459 spram_dataout10[7]
.sym 103460 spram_dataout00[7]
.sym 103461 $abc$40840$n5880_1
.sym 103462 slave_sel_r[2]
.sym 103463 $abc$40840$n5880_1
.sym 103464 array_muxed1[7]
.sym 103467 $abc$40840$n5880_1
.sym 103468 array_muxed1[3]
.sym 103471 $abc$40840$n5880_1
.sym 103472 array_muxed1[7]
.sym 103475 $abc$40840$n5880_1
.sym 103476 array_muxed1[13]
.sym 103479 $abc$40840$n5880_1
.sym 103480 array_muxed1[13]
.sym 103483 basesoc_adr[1]
.sym 103487 $abc$40840$n5880_1
.sym 103488 array_muxed1[3]
.sym 103491 spram_dataout10[12]
.sym 103492 spram_dataout00[12]
.sym 103493 $abc$40840$n5880_1
.sym 103494 slave_sel_r[2]
.sym 103495 basesoc_dat_w[4]
.sym 103503 basesoc_dat_w[5]
.sym 103507 basesoc_dat_w[1]
.sym 103511 basesoc_dat_w[3]
.sym 103515 basesoc_dat_w[6]
.sym 103523 basesoc_dat_w[7]
.sym 103543 basesoc_dat_w[3]
.sym 103551 basesoc_dat_w[6]
.sym 103559 basesoc_timer0_load_storage[23]
.sym 103560 $abc$40840$n6202_1
.sym 103561 basesoc_timer0_en_storage
.sym 103563 basesoc_timer0_load_storage[22]
.sym 103564 $abc$40840$n6200_1
.sym 103565 basesoc_timer0_en_storage
.sym 103567 basesoc_timer0_load_storage[2]
.sym 103568 $abc$40840$n6160_1
.sym 103569 basesoc_timer0_en_storage
.sym 103575 basesoc_timer0_reload_storage[2]
.sym 103576 $abc$40840$n6842
.sym 103577 basesoc_timer0_eventmanager_status_w
.sym 103583 basesoc_timer0_reload_storage[22]
.sym 103584 $abc$40840$n6902
.sym 103585 basesoc_timer0_eventmanager_status_w
.sym 103591 basesoc_ctrl_reset_reset_r
.sym 103595 basesoc_timer0_reload_storage[21]
.sym 103596 $abc$40840$n6899
.sym 103597 basesoc_timer0_eventmanager_status_w
.sym 103599 basesoc_timer0_reload_storage[20]
.sym 103600 $abc$40840$n6896
.sym 103601 basesoc_timer0_eventmanager_status_w
.sym 103603 basesoc_dat_w[6]
.sym 103607 basesoc_timer0_reload_storage[19]
.sym 103608 $abc$40840$n6893
.sym 103609 basesoc_timer0_eventmanager_status_w
.sym 103611 basesoc_timer0_value[20]
.sym 103612 basesoc_timer0_value[21]
.sym 103613 basesoc_timer0_value[22]
.sym 103614 basesoc_timer0_value[23]
.sym 103615 basesoc_dat_w[3]
.sym 103623 basesoc_timer0_load_storage[4]
.sym 103624 $abc$40840$n6164_1
.sym 103625 basesoc_timer0_en_storage
.sym 103627 basesoc_timer0_load_storage[19]
.sym 103628 $abc$40840$n6194_1
.sym 103629 basesoc_timer0_en_storage
.sym 103631 basesoc_timer0_load_storage[28]
.sym 103632 $abc$40840$n6212_1
.sym 103633 basesoc_timer0_en_storage
.sym 103639 basesoc_timer0_load_storage[20]
.sym 103640 $abc$40840$n6196_1
.sym 103641 basesoc_timer0_en_storage
.sym 103643 basesoc_timer0_reload_storage[4]
.sym 103644 $abc$40840$n6848
.sym 103645 basesoc_timer0_eventmanager_status_w
.sym 103647 basesoc_timer0_reload_storage[28]
.sym 103648 $abc$40840$n6920
.sym 103649 basesoc_timer0_eventmanager_status_w
.sym 103651 basesoc_timer0_load_storage[21]
.sym 103652 $abc$40840$n6198_1
.sym 103653 basesoc_timer0_en_storage
.sym 103655 basesoc_dat_w[2]
.sym 103671 basesoc_dat_w[1]
.sym 103675 basesoc_dat_w[4]
.sym 103687 basesoc_ctrl_reset_reset_r
.sym 103691 basesoc_timer0_reload_storage[0]
.sym 103692 $abc$40840$n6836
.sym 103693 basesoc_timer0_eventmanager_status_w
.sym 103699 basesoc_dat_w[4]
.sym 103703 basesoc_dat_w[6]
.sym 103707 basesoc_dat_w[5]
.sym 103711 basesoc_dat_w[1]
.sym 103716 basesoc_timer0_value[0]
.sym 103718 $PACKER_VCC_NET
.sym 103739 basesoc_dat_w[6]
.sym 103743 basesoc_dat_w[7]
.sym 103759 basesoc_dat_w[7]
.sym 103799 VexRiscv._zz_129_[1]
.sym 103839 basesoc_uart_eventmanager_status_w[0]
.sym 103847 VexRiscv._zz_35_[19]
.sym 103855 VexRiscv._zz_35_[28]
.sym 103859 VexRiscv._zz_35_[22]
.sym 103863 VexRiscv._zz_35_[29]
.sym 103867 VexRiscv._zz_35_[20]
.sym 103875 VexRiscv._zz_35_[17]
.sym 103880 basesoc_uart_rx_fifo_produce[0]
.sym 103885 basesoc_uart_rx_fifo_produce[1]
.sym 103889 basesoc_uart_rx_fifo_produce[2]
.sym 103890 $auto$alumacc.cc:474:replace_alu$4081.C[2]
.sym 103893 basesoc_uart_rx_fifo_produce[3]
.sym 103894 $auto$alumacc.cc:474:replace_alu$4081.C[3]
.sym 103895 VexRiscv._zz_79_[19]
.sym 103896 $abc$40840$n6779
.sym 103903 sys_rst
.sym 103904 basesoc_uart_rx_fifo_wrport_we
.sym 103908 $PACKER_VCC_NET
.sym 103909 basesoc_uart_rx_fifo_produce[0]
.sym 103911 VexRiscv._zz_214_[19]
.sym 103912 VexRiscv._zz_163_[19]
.sym 103913 $abc$40840$n6779
.sym 103914 $abc$40840$n6782_1
.sym 103919 basesoc_uart_eventmanager_status_w[0]
.sym 103920 basesoc_uart_tx_old_trigger
.sym 103927 $abc$40840$n5015
.sym 103928 $abc$40840$n5014
.sym 103929 VexRiscv._zz_35_[19]
.sym 103930 $abc$40840$n4938_1
.sym 103935 basesoc_uart_phy_rx_reg[4]
.sym 103943 VexRiscv._zz_79_[29]
.sym 103944 $abc$40840$n6779
.sym 103947 VexRiscv._zz_79_[20]
.sym 103951 VexRiscv._zz_214_[20]
.sym 103952 VexRiscv._zz_163_[20]
.sym 103953 $abc$40840$n6782_1
.sym 103955 VexRiscv._zz_79_[29]
.sym 103959 $abc$40840$n5019
.sym 103960 VexRiscv._zz_79_[20]
.sym 103961 $abc$40840$n4938_1
.sym 103962 $abc$40840$n6779
.sym 103963 VexRiscv._zz_79_[19]
.sym 103967 VexRiscv._zz_79_[26]
.sym 103971 basesoc_uart_rx_fifo_wrport_we
.sym 103972 basesoc_uart_rx_fifo_produce[0]
.sym 103973 sys_rst
.sym 103979 basesoc_uart_eventmanager_storage[1]
.sym 103980 basesoc_uart_eventmanager_pending_w[1]
.sym 103981 basesoc_uart_eventmanager_storage[0]
.sym 103982 basesoc_uart_eventmanager_pending_w[0]
.sym 103983 basesoc_uart_eventmanager_pending_w[0]
.sym 103984 basesoc_uart_eventmanager_storage[0]
.sym 103985 basesoc_adr[2]
.sym 103986 basesoc_adr[0]
.sym 103995 basesoc_uart_rx_fifo_readable
.sym 103996 basesoc_uart_eventmanager_storage[1]
.sym 103997 basesoc_adr[2]
.sym 103998 basesoc_adr[1]
.sym 104003 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 104031 basesoc_dat_w[1]
.sym 104035 basesoc_ctrl_reset_reset_r
.sym 104039 basesoc_uart_phy_rx_reg[1]
.sym 104043 basesoc_uart_phy_rx_reg[7]
.sym 104047 basesoc_uart_phy_rx_reg[5]
.sym 104055 basesoc_uart_phy_rx_reg[3]
.sym 104059 basesoc_uart_phy_rx
.sym 104063 basesoc_uart_phy_rx_reg[6]
.sym 104067 basesoc_uart_phy_rx_reg[2]
.sym 104075 basesoc_dat_w[4]
.sym 104079 basesoc_ctrl_reset_reset_r
.sym 104087 basesoc_dat_w[3]
.sym 104091 basesoc_dat_w[6]
.sym 104095 basesoc_dat_w[2]
.sym 104115 basesoc_dat_w[2]
.sym 104119 basesoc_ctrl_reset_reset_r
.sym 104123 basesoc_dat_w[3]
.sym 104127 basesoc_dat_w[1]
.sym 104135 basesoc_dat_w[5]
.sym 104163 csrbankarray_csrbank2_addr0_w[1]
.sym 104164 csrbankarray_csrbank2_ctrl0_w[1]
.sym 104165 basesoc_adr[1]
.sym 104166 basesoc_adr[0]
.sym 104179 csrbankarray_csrbank2_addr0_w[0]
.sym 104180 csrbankarray_csrbank2_ctrl0_w[0]
.sym 104181 basesoc_adr[1]
.sym 104182 basesoc_adr[0]
.sym 104191 basesoc_dat_w[5]
.sym 104195 basesoc_dat_w[6]
.sym 104199 basesoc_uart_rx_fifo_readable
.sym 104247 basesoc_dat_w[1]
.sym 104275 basesoc_ctrl_reset_reset_r
.sym 104279 basesoc_dat_w[1]
.sym 104359 $abc$40840$n5880_1
.sym 104360 array_muxed1[12]
.sym 104363 $abc$40840$n5880_1
.sym 104364 array_muxed1[12]
.sym 104367 $abc$40840$n5880_1
.sym 104368 array_muxed1[10]
.sym 104371 $abc$40840$n5880_1
.sym 104372 array_muxed1[9]
.sym 104375 spram_dataout10[9]
.sym 104376 spram_dataout00[9]
.sym 104377 $abc$40840$n5880_1
.sym 104378 slave_sel_r[2]
.sym 104379 spram_dataout10[3]
.sym 104380 spram_dataout00[3]
.sym 104381 $abc$40840$n5880_1
.sym 104382 slave_sel_r[2]
.sym 104383 $abc$40840$n5880_1
.sym 104384 array_muxed1[10]
.sym 104387 $abc$40840$n5880_1
.sym 104388 array_muxed1[9]
.sym 104391 $abc$40840$n5880_1
.sym 104392 array_muxed1[0]
.sym 104395 $abc$40840$n5880_1
.sym 104396 array_muxed1[5]
.sym 104399 $abc$40840$n5880_1
.sym 104400 array_muxed1[6]
.sym 104403 $abc$40840$n5880_1
.sym 104404 array_muxed1[0]
.sym 104407 basesoc_ctrl_reset_reset_r
.sym 104411 $abc$40840$n5880_1
.sym 104412 array_muxed1[6]
.sym 104415 $abc$40840$n5880_1
.sym 104416 array_muxed1[5]
.sym 104419 spram_dataout10[1]
.sym 104420 spram_dataout00[1]
.sym 104421 $abc$40840$n5880_1
.sym 104422 slave_sel_r[2]
.sym 104431 sys_rst
.sym 104432 basesoc_timer0_value[0]
.sym 104433 basesoc_timer0_en_storage
.sym 104439 basesoc_timer0_load_storage[1]
.sym 104440 $abc$40840$n6158_1
.sym 104441 basesoc_timer0_en_storage
.sym 104455 basesoc_timer0_load_storage[17]
.sym 104456 $abc$40840$n6190_1
.sym 104457 basesoc_timer0_en_storage
.sym 104459 basesoc_timer0_reload_storage[17]
.sym 104460 $abc$40840$n6887
.sym 104461 basesoc_timer0_eventmanager_status_w
.sym 104463 array_muxed1[0]
.sym 104467 basesoc_timer0_reload_storage[6]
.sym 104468 $abc$40840$n6854
.sym 104469 basesoc_timer0_eventmanager_status_w
.sym 104471 basesoc_timer0_reload_storage[16]
.sym 104472 $abc$40840$n6884
.sym 104473 basesoc_timer0_eventmanager_status_w
.sym 104475 basesoc_timer0_load_storage[6]
.sym 104476 $abc$40840$n6168_1
.sym 104477 basesoc_timer0_en_storage
.sym 104479 basesoc_timer0_reload_storage[1]
.sym 104480 basesoc_timer0_value[1]
.sym 104481 basesoc_timer0_eventmanager_status_w
.sym 104483 basesoc_timer0_load_storage[16]
.sym 104484 $abc$40840$n6188_1
.sym 104485 basesoc_timer0_en_storage
.sym 104488 basesoc_timer0_value[0]
.sym 104492 basesoc_timer0_value[1]
.sym 104493 $PACKER_VCC_NET
.sym 104496 basesoc_timer0_value[2]
.sym 104497 $PACKER_VCC_NET
.sym 104498 $auto$alumacc.cc:474:replace_alu$4030.C[2]
.sym 104500 basesoc_timer0_value[3]
.sym 104501 $PACKER_VCC_NET
.sym 104502 $auto$alumacc.cc:474:replace_alu$4030.C[3]
.sym 104504 basesoc_timer0_value[4]
.sym 104505 $PACKER_VCC_NET
.sym 104506 $auto$alumacc.cc:474:replace_alu$4030.C[4]
.sym 104508 basesoc_timer0_value[5]
.sym 104509 $PACKER_VCC_NET
.sym 104510 $auto$alumacc.cc:474:replace_alu$4030.C[5]
.sym 104512 basesoc_timer0_value[6]
.sym 104513 $PACKER_VCC_NET
.sym 104514 $auto$alumacc.cc:474:replace_alu$4030.C[6]
.sym 104516 basesoc_timer0_value[7]
.sym 104517 $PACKER_VCC_NET
.sym 104518 $auto$alumacc.cc:474:replace_alu$4030.C[7]
.sym 104520 basesoc_timer0_value[8]
.sym 104521 $PACKER_VCC_NET
.sym 104522 $auto$alumacc.cc:474:replace_alu$4030.C[8]
.sym 104524 basesoc_timer0_value[9]
.sym 104525 $PACKER_VCC_NET
.sym 104526 $auto$alumacc.cc:474:replace_alu$4030.C[9]
.sym 104528 basesoc_timer0_value[10]
.sym 104529 $PACKER_VCC_NET
.sym 104530 $auto$alumacc.cc:474:replace_alu$4030.C[10]
.sym 104532 basesoc_timer0_value[11]
.sym 104533 $PACKER_VCC_NET
.sym 104534 $auto$alumacc.cc:474:replace_alu$4030.C[11]
.sym 104536 basesoc_timer0_value[12]
.sym 104537 $PACKER_VCC_NET
.sym 104538 $auto$alumacc.cc:474:replace_alu$4030.C[12]
.sym 104540 basesoc_timer0_value[13]
.sym 104541 $PACKER_VCC_NET
.sym 104542 $auto$alumacc.cc:474:replace_alu$4030.C[13]
.sym 104544 basesoc_timer0_value[14]
.sym 104545 $PACKER_VCC_NET
.sym 104546 $auto$alumacc.cc:474:replace_alu$4030.C[14]
.sym 104548 basesoc_timer0_value[15]
.sym 104549 $PACKER_VCC_NET
.sym 104550 $auto$alumacc.cc:474:replace_alu$4030.C[15]
.sym 104552 basesoc_timer0_value[16]
.sym 104553 $PACKER_VCC_NET
.sym 104554 $auto$alumacc.cc:474:replace_alu$4030.C[16]
.sym 104556 basesoc_timer0_value[17]
.sym 104557 $PACKER_VCC_NET
.sym 104558 $auto$alumacc.cc:474:replace_alu$4030.C[17]
.sym 104560 basesoc_timer0_value[18]
.sym 104561 $PACKER_VCC_NET
.sym 104562 $auto$alumacc.cc:474:replace_alu$4030.C[18]
.sym 104564 basesoc_timer0_value[19]
.sym 104565 $PACKER_VCC_NET
.sym 104566 $auto$alumacc.cc:474:replace_alu$4030.C[19]
.sym 104568 basesoc_timer0_value[20]
.sym 104569 $PACKER_VCC_NET
.sym 104570 $auto$alumacc.cc:474:replace_alu$4030.C[20]
.sym 104572 basesoc_timer0_value[21]
.sym 104573 $PACKER_VCC_NET
.sym 104574 $auto$alumacc.cc:474:replace_alu$4030.C[21]
.sym 104576 basesoc_timer0_value[22]
.sym 104577 $PACKER_VCC_NET
.sym 104578 $auto$alumacc.cc:474:replace_alu$4030.C[22]
.sym 104580 basesoc_timer0_value[23]
.sym 104581 $PACKER_VCC_NET
.sym 104582 $auto$alumacc.cc:474:replace_alu$4030.C[23]
.sym 104584 basesoc_timer0_value[24]
.sym 104585 $PACKER_VCC_NET
.sym 104586 $auto$alumacc.cc:474:replace_alu$4030.C[24]
.sym 104588 basesoc_timer0_value[25]
.sym 104589 $PACKER_VCC_NET
.sym 104590 $auto$alumacc.cc:474:replace_alu$4030.C[25]
.sym 104592 basesoc_timer0_value[26]
.sym 104593 $PACKER_VCC_NET
.sym 104594 $auto$alumacc.cc:474:replace_alu$4030.C[26]
.sym 104596 basesoc_timer0_value[27]
.sym 104597 $PACKER_VCC_NET
.sym 104598 $auto$alumacc.cc:474:replace_alu$4030.C[27]
.sym 104600 basesoc_timer0_value[28]
.sym 104601 $PACKER_VCC_NET
.sym 104602 $auto$alumacc.cc:474:replace_alu$4030.C[28]
.sym 104604 basesoc_timer0_value[29]
.sym 104605 $PACKER_VCC_NET
.sym 104606 $auto$alumacc.cc:474:replace_alu$4030.C[29]
.sym 104608 basesoc_timer0_value[30]
.sym 104609 $PACKER_VCC_NET
.sym 104610 $auto$alumacc.cc:474:replace_alu$4030.C[30]
.sym 104612 basesoc_timer0_value[31]
.sym 104613 $PACKER_VCC_NET
.sym 104614 $auto$alumacc.cc:474:replace_alu$4030.C[31]
.sym 104615 basesoc_timer0_reload_storage[30]
.sym 104616 $abc$40840$n6926
.sym 104617 basesoc_timer0_eventmanager_status_w
.sym 104619 basesoc_timer0_load_storage[5]
.sym 104620 $abc$40840$n6166_1
.sym 104621 basesoc_timer0_en_storage
.sym 104623 basesoc_timer0_load_storage[26]
.sym 104624 $abc$40840$n6208_1
.sym 104625 basesoc_timer0_en_storage
.sym 104627 basesoc_timer0_load_storage[30]
.sym 104628 $abc$40840$n6216_1
.sym 104629 basesoc_timer0_en_storage
.sym 104631 basesoc_timer0_reload_storage[26]
.sym 104632 $abc$40840$n6914
.sym 104633 basesoc_timer0_eventmanager_status_w
.sym 104635 basesoc_timer0_reload_storage[27]
.sym 104636 $abc$40840$n6917
.sym 104637 basesoc_timer0_eventmanager_status_w
.sym 104639 basesoc_timer0_load_storage[27]
.sym 104640 $abc$40840$n6210_1
.sym 104641 basesoc_timer0_en_storage
.sym 104643 basesoc_timer0_reload_storage[5]
.sym 104644 $abc$40840$n6851
.sym 104645 basesoc_timer0_eventmanager_status_w
.sym 104647 basesoc_timer0_reload_storage[24]
.sym 104648 $abc$40840$n6908
.sym 104649 basesoc_timer0_eventmanager_status_w
.sym 104651 basesoc_timer0_load_storage[0]
.sym 104652 $abc$40840$n6156_1
.sym 104653 basesoc_timer0_en_storage
.sym 104655 basesoc_timer0_eventmanager_status_w
.sym 104659 basesoc_timer0_reload_storage[29]
.sym 104660 $abc$40840$n6923
.sym 104661 basesoc_timer0_eventmanager_status_w
.sym 104663 basesoc_timer0_load_storage[25]
.sym 104664 $abc$40840$n6206_1
.sym 104665 basesoc_timer0_en_storage
.sym 104667 basesoc_timer0_reload_storage[25]
.sym 104668 $abc$40840$n6911
.sym 104669 basesoc_timer0_eventmanager_status_w
.sym 104671 basesoc_timer0_load_storage[29]
.sym 104672 $abc$40840$n6214_1
.sym 104673 basesoc_timer0_en_storage
.sym 104675 basesoc_timer0_load_storage[24]
.sym 104676 $abc$40840$n6204_1
.sym 104677 basesoc_timer0_en_storage
.sym 104691 $abc$40840$n6651
.sym 104695 eventmanager_status_w[1]
.sym 104703 array_muxed1[6]
.sym 104707 VexRiscv._zz_253_[1]
.sym 104708 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 104711 VexRiscv._zz_215_[0]
.sym 104712 VexRiscv._zz_163_[0]
.sym 104713 $abc$40840$n4365
.sym 104715 VexRiscv._zz_214_[0]
.sym 104716 VexRiscv._zz_163_[0]
.sym 104717 $abc$40840$n6782_1
.sym 104719 $abc$40840$n4932_1
.sym 104720 VexRiscv._zz_79_[0]
.sym 104721 $abc$40840$n6779
.sym 104723 VexRiscv._zz_79_[2]
.sym 104727 VexRiscv._zz_79_[0]
.sym 104728 $abc$40840$n4364_1
.sym 104729 $abc$40840$n4374
.sym 104731 VexRiscv._zz_50_[11]
.sym 104735 VexRiscv._zz_79_[0]
.sym 104739 VexRiscv._zz_35_[0]
.sym 104740 $abc$40840$n4926
.sym 104741 $abc$40840$n4938_1
.sym 104743 VexRiscv._zz_214_[3]
.sym 104744 VexRiscv._zz_163_[3]
.sym 104745 $abc$40840$n6782_1
.sym 104747 VexRiscv._zz_215_[2]
.sym 104748 VexRiscv._zz_163_[2]
.sym 104749 $abc$40840$n4365
.sym 104751 VexRiscv._zz_79_[3]
.sym 104755 VexRiscv._zz_79_[2]
.sym 104756 $abc$40840$n4415_1
.sym 104757 $abc$40840$n4374
.sym 104759 $abc$40840$n4947_1
.sym 104760 VexRiscv._zz_79_[2]
.sym 104761 $abc$40840$n6779
.sym 104763 VexRiscv._zz_253_[1]
.sym 104764 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 104771 VexRiscv._zz_214_[2]
.sym 104772 VexRiscv._zz_163_[2]
.sym 104773 $abc$40840$n6782_1
.sym 104775 VexRiscv._zz_253_[1]
.sym 104776 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 104779 VexRiscv._zz_35_[24]
.sym 104783 VexRiscv._zz_253_[1]
.sym 104784 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 104787 $abc$40840$n4951_1
.sym 104788 VexRiscv._zz_79_[3]
.sym 104789 $abc$40840$n6779
.sym 104791 VexRiscv._zz_253_[1]
.sym 104792 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 104795 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 104799 VexRiscv._zz_35_[27]
.sym 104803 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 104807 $abc$40840$n3734
.sym 104808 csrbankarray_csrbank2_addr0_w[2]
.sym 104809 $abc$40840$n6028_1
.sym 104810 $abc$40840$n3909
.sym 104811 basesoc_counter[1]
.sym 104812 basesoc_counter[0]
.sym 104813 $abc$40840$n6100_1
.sym 104815 csrbankarray_csrbank2_dat0_re
.sym 104819 sys_rst
.sym 104820 $abc$40840$n6651
.sym 104823 VexRiscv._zz_79_[28]
.sym 104824 $abc$40840$n6779
.sym 104827 $abc$40840$n4847
.sym 104828 $abc$40840$n4667
.sym 104829 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]
.sym 104830 $abc$40840$n4373_1
.sym 104831 $abc$40840$n4718_1
.sym 104832 $abc$40840$n4667
.sym 104833 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]
.sym 104834 $abc$40840$n4373_1
.sym 104835 $abc$40840$n4864
.sym 104836 $abc$40840$n4667
.sym 104837 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]
.sym 104838 $abc$40840$n4373_1
.sym 104839 basesoc_uart_phy_rx_reg[3]
.sym 104843 $abc$40840$n5051
.sym 104844 $abc$40840$n5050
.sym 104845 VexRiscv._zz_35_[28]
.sym 104846 $abc$40840$n4938_1
.sym 104847 VexRiscv._zz_214_[27]
.sym 104848 VexRiscv._zz_163_[27]
.sym 104849 $abc$40840$n6782_1
.sym 104851 $abc$40840$n4938_1
.sym 104852 VexRiscv._zz_35_[27]
.sym 104853 $abc$40840$n5046_1
.sym 104855 VexRiscv._zz_194_[15]
.sym 104856 VexRiscv._zz_194_[16]
.sym 104857 VexRiscv._zz_311_
.sym 104859 $abc$40840$n5047
.sym 104860 VexRiscv._zz_79_[27]
.sym 104861 $abc$40840$n4938_1
.sym 104862 $abc$40840$n6779
.sym 104863 basesoc_uart_phy_rx_reg[4]
.sym 104867 $abc$40840$n4702_1
.sym 104868 $abc$40840$n4667
.sym 104869 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]
.sym 104870 $abc$40840$n4373_1
.sym 104871 $abc$40840$n4734_1
.sym 104872 $abc$40840$n4667
.sym 104873 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]
.sym 104874 $abc$40840$n4373_1
.sym 104875 $abc$40840$n4880
.sym 104876 $abc$40840$n4667
.sym 104877 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]
.sym 104878 $abc$40840$n4373_1
.sym 104879 $abc$40840$n5612_1
.sym 104880 $abc$40840$n5611
.sym 104881 VexRiscv._zz_319_
.sym 104883 $abc$40840$n5642_1
.sym 104884 $abc$40840$n5641
.sym 104885 VexRiscv._zz_319_
.sym 104887 $abc$40840$n5597
.sym 104888 $abc$40840$n5596
.sym 104889 VexRiscv._zz_319_
.sym 104891 $abc$40840$n5639
.sym 104892 $abc$40840$n5638_1
.sym 104893 VexRiscv._zz_319_
.sym 104895 $abc$40840$n5603
.sym 104896 $abc$40840$n5602
.sym 104897 VexRiscv._zz_319_
.sym 104899 VexRiscv._zz_194_[27]
.sym 104900 VexRiscv._zz_194_[28]
.sym 104901 VexRiscv._zz_311_
.sym 104903 VexRiscv._zz_214_[29]
.sym 104904 VexRiscv._zz_163_[29]
.sym 104905 $abc$40840$n6779
.sym 104906 $abc$40840$n6782_1
.sym 104907 VexRiscv._zz_35_[18]
.sym 104911 $abc$40840$n5055_1
.sym 104912 $abc$40840$n5054
.sym 104913 VexRiscv._zz_35_[29]
.sym 104914 $abc$40840$n4938_1
.sym 104915 VexRiscv._zz_215_[20]
.sym 104916 VexRiscv._zz_163_[20]
.sym 104917 $abc$40840$n4365
.sym 104919 $abc$40840$n4735_1
.sym 104920 VexRiscv._zz_79_[20]
.sym 104921 $abc$40840$n4378
.sym 104922 $abc$40840$n4374
.sym 104923 $abc$40840$n4669
.sym 104924 $abc$40840$n4667
.sym 104925 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]
.sym 104926 $abc$40840$n4373_1
.sym 104927 VexRiscv._zz_194_[13]
.sym 104928 VexRiscv._zz_194_[14]
.sym 104929 VexRiscv._zz_311_
.sym 104931 VexRiscv._zz_35_[16]
.sym 104935 $abc$40840$n4938_1
.sym 104936 VexRiscv._zz_35_[20]
.sym 104937 $abc$40840$n5018_1
.sym 104939 $abc$40840$n4378
.sym 104940 VexRiscv._zz_35_[20]
.sym 104941 $abc$40840$n4732_1
.sym 104943 sys_rst
.sym 104944 basesoc_counter[1]
.sym 104947 basesoc_uart_eventmanager_status_w[0]
.sym 104948 $abc$40840$n6785_1
.sym 104949 basesoc_adr[2]
.sym 104950 $abc$40840$n6786_1
.sym 104951 basesoc_counter[0]
.sym 104955 VexRiscv.lastStageIsFiring
.sym 104956 VexRiscv._zz_51_
.sym 104959 basesoc_uart_rx_fifo_readable
.sym 104960 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 104961 basesoc_adr[2]
.sym 104962 basesoc_adr[1]
.sym 104963 basesoc_counter[0]
.sym 104964 basesoc_counter[1]
.sym 104967 $abc$40840$n3909
.sym 104968 $abc$40840$n3710
.sym 104969 basesoc_we
.sym 104971 array_muxed1[3]
.sym 104975 $abc$40840$n3786_1
.sym 104976 $abc$40840$n3710
.sym 104977 basesoc_adr[2]
.sym 104987 basesoc_adr[2]
.sym 104988 $abc$40840$n3786_1
.sym 104989 $abc$40840$n3734
.sym 104990 sys_rst
.sym 104991 csrbankarray_csrbank2_dat0_re
.sym 104992 sys_rst
.sym 104999 basesoc_uart_phy_rx_reg[6]
.sym 105003 basesoc_uart_phy_rx_reg[2]
.sym 105011 basesoc_uart_phy_rx_reg[7]
.sym 105015 basesoc_uart_phy_rx_reg[5]
.sym 105019 basesoc_uart_phy_rx_reg[1]
.sym 105023 basesoc_uart_phy_rx_reg[0]
.sym 105039 basesoc_ctrl_reset_reset_r
.sym 105040 $abc$40840$n3785_1
.sym 105041 sys_rst
.sym 105042 $abc$40840$n2357
.sym 105059 $abc$40840$n2357
.sym 105071 $abc$40840$n3909
.sym 105072 $abc$40840$n3710
.sym 105073 csrbankarray_csrbank2_dat0_w[5]
.sym 105075 basesoc_we
.sym 105076 $abc$40840$n3909
.sym 105077 $abc$40840$n3731
.sym 105078 sys_rst
.sym 105079 basesoc_we
.sym 105080 $abc$40840$n3909
.sym 105081 $abc$40840$n3734
.sym 105082 sys_rst
.sym 105091 $abc$40840$n3734
.sym 105092 csrbankarray_csrbank2_addr0_w[3]
.sym 105093 $abc$40840$n6030_1
.sym 105094 $abc$40840$n3909
.sym 105103 $abc$40840$n3710
.sym 105104 csrbankarray_csrbank2_dat0_w[0]
.sym 105105 $abc$40840$n6024
.sym 105106 $abc$40840$n3909
.sym 105115 $abc$40840$n3710
.sym 105116 csrbankarray_csrbank2_dat0_w[1]
.sym 105117 $abc$40840$n6026_1
.sym 105118 $abc$40840$n3909
.sym 105127 basesoc_dat_w[1]
.sym 105131 basesoc_dat_w[5]
.sym 105139 basesoc_dat_w[7]
.sym 105147 basesoc_dat_w[2]
.sym 105155 basesoc_dat_w[4]
.sym 105163 $abc$40840$n2361
.sym 105171 $abc$40840$n3785_1
.sym 105172 basesoc_dat_w[1]
.sym 105175 $abc$40840$n3790_1
.sym 105176 sys_rst
.sym 105177 $abc$40840$n2361
.sym 105179 basesoc_uart_rx_fifo_readable
.sym 105180 basesoc_uart_rx_old_trigger
.sym 105211 basesoc_uart_rx_fifo_do_read
.sym 105212 $abc$40840$n3790_1
.sym 105213 sys_rst
.sym 105219 basesoc_uart_rx_fifo_do_read
.sym 105235 csrbankarray_csrbank2_dat0_w[3]
.sym 105236 csrbankarray_csrbank2_ctrl0_w[3]
.sym 105237 basesoc_adr[0]
.sym 105238 basesoc_adr[1]
.sym 105239 basesoc_dat_w[3]
.sym 105243 basesoc_dat_w[2]
.sym 105251 csrbankarray_csrbank2_dat0_w[2]
.sym 105252 csrbankarray_csrbank2_ctrl0_w[2]
.sym 105253 basesoc_adr[0]
.sym 105254 basesoc_adr[1]
.sym 105267 basesoc_dat_w[3]
.sym 105319 $abc$40840$n5880_1
.sym 105320 array_muxed1[2]
.sym 105323 $abc$40840$n5880_1
.sym 105324 array_muxed1[8]
.sym 105327 $abc$40840$n5880_1
.sym 105328 array_muxed1[4]
.sym 105331 $abc$40840$n5880_1
.sym 105332 array_muxed1[8]
.sym 105335 $abc$40840$n5880_1
.sym 105336 array_muxed1[11]
.sym 105339 $abc$40840$n5880_1
.sym 105340 array_muxed1[2]
.sym 105343 $abc$40840$n5880_1
.sym 105344 array_muxed1[11]
.sym 105347 $abc$40840$n5880_1
.sym 105348 array_muxed1[4]
.sym 105351 basesoc_dat_w[1]
.sym 105379 basesoc_ctrl_reset_reset_r
.sym 105391 basesoc_ctrl_reset_reset_r
.sym 105415 basesoc_timer0_reload_storage[17]
.sym 105416 $abc$40840$n3828
.sym 105417 $abc$40840$n3814
.sym 105418 basesoc_timer0_load_storage[1]
.sym 105419 $abc$40840$n3818
.sym 105420 $abc$40840$n3812
.sym 105421 sys_rst
.sym 105423 basesoc_timer0_reload_storage[9]
.sym 105424 $abc$40840$n3825
.sym 105425 $abc$40840$n3818
.sym 105426 basesoc_timer0_load_storage[17]
.sym 105427 $abc$40840$n6796_1
.sym 105428 basesoc_adr[4]
.sym 105429 $abc$40840$n5955
.sym 105430 $abc$40840$n5956
.sym 105431 $abc$40840$n6797
.sym 105432 $abc$40840$n5954
.sym 105433 $abc$40840$n5957
.sym 105434 $abc$40840$n3813
.sym 105435 basesoc_timer0_reload_storage[22]
.sym 105436 $abc$40840$n3828
.sym 105437 $abc$40840$n3818
.sym 105438 basesoc_timer0_load_storage[22]
.sym 105439 basesoc_timer0_value[0]
.sym 105440 basesoc_timer0_value[1]
.sym 105441 basesoc_timer0_value[2]
.sym 105442 basesoc_timer0_value[3]
.sym 105443 $abc$40840$n3825
.sym 105444 $abc$40840$n3812
.sym 105445 sys_rst
.sym 105447 basesoc_timer0_value[8]
.sym 105448 basesoc_timer0_value[9]
.sym 105449 basesoc_timer0_value[10]
.sym 105450 basesoc_timer0_value[11]
.sym 105451 $abc$40840$n3839
.sym 105452 $abc$40840$n3844
.sym 105455 basesoc_timer0_reload_storage[7]
.sym 105456 $abc$40840$n6857
.sym 105457 basesoc_timer0_eventmanager_status_w
.sym 105459 basesoc_dat_w[5]
.sym 105463 basesoc_dat_w[1]
.sym 105467 $abc$40840$n3845
.sym 105468 $abc$40840$n3846
.sym 105469 $abc$40840$n3847
.sym 105470 $abc$40840$n3848
.sym 105471 basesoc_timer0_value[4]
.sym 105472 basesoc_timer0_value[5]
.sym 105473 basesoc_timer0_value[6]
.sym 105474 basesoc_timer0_value[7]
.sym 105475 basesoc_dat_w[3]
.sym 105479 basesoc_timer0_reload_storage[1]
.sym 105480 $abc$40840$n3822
.sym 105481 $abc$40840$n3816
.sym 105482 basesoc_timer0_load_storage[9]
.sym 105483 basesoc_timer0_reload_storage[12]
.sym 105484 $abc$40840$n6872
.sym 105485 basesoc_timer0_eventmanager_status_w
.sym 105487 basesoc_timer0_load_storage[12]
.sym 105488 $abc$40840$n6180_1
.sym 105489 basesoc_timer0_en_storage
.sym 105491 basesoc_timer0_reload_storage[23]
.sym 105492 $abc$40840$n6905
.sym 105493 basesoc_timer0_eventmanager_status_w
.sym 105495 basesoc_timer0_value[12]
.sym 105496 basesoc_timer0_value[13]
.sym 105497 basesoc_timer0_value[14]
.sym 105498 basesoc_timer0_value[15]
.sym 105499 $abc$40840$n5995
.sym 105500 $abc$40840$n5990
.sym 105501 $abc$40840$n3813
.sym 105503 basesoc_timer0_load_storage[9]
.sym 105504 $abc$40840$n6174_1
.sym 105505 basesoc_timer0_en_storage
.sym 105507 basesoc_timer0_reload_storage[9]
.sym 105508 $abc$40840$n6863
.sym 105509 basesoc_timer0_eventmanager_status_w
.sym 105511 basesoc_dat_w[4]
.sym 105515 $abc$40840$n3840
.sym 105516 $abc$40840$n3841
.sym 105517 $abc$40840$n3842
.sym 105518 $abc$40840$n3843
.sym 105519 basesoc_timer0_reload_storage[21]
.sym 105520 $abc$40840$n3828
.sym 105521 $abc$40840$n5997
.sym 105523 basesoc_timer0_reload_storage[5]
.sym 105524 $abc$40840$n3822
.sym 105525 $abc$40840$n5996
.sym 105527 basesoc_timer0_value_status[29]
.sym 105528 $abc$40840$n5939
.sym 105529 $abc$40840$n5991
.sym 105530 $abc$40840$n5994
.sym 105531 basesoc_timer0_value[16]
.sym 105532 basesoc_timer0_value[17]
.sym 105533 basesoc_timer0_value[18]
.sym 105534 basesoc_timer0_value[19]
.sym 105535 basesoc_timer0_reload_storage[13]
.sym 105536 $abc$40840$n3825
.sym 105537 $abc$40840$n3814
.sym 105538 basesoc_timer0_load_storage[5]
.sym 105539 basesoc_timer0_reload_storage[13]
.sym 105540 $abc$40840$n6875
.sym 105541 basesoc_timer0_eventmanager_status_w
.sym 105543 basesoc_timer0_value[5]
.sym 105547 $abc$40840$n5949
.sym 105548 basesoc_timer0_value_status[5]
.sym 105549 $abc$40840$n3818
.sym 105550 basesoc_timer0_load_storage[21]
.sym 105551 basesoc_timer0_load_storage[13]
.sym 105552 $abc$40840$n3816
.sym 105553 $abc$40840$n5992
.sym 105554 $abc$40840$n5993
.sym 105555 basesoc_timer0_load_storage[19]
.sym 105556 $abc$40840$n3818
.sym 105557 $abc$40840$n3820
.sym 105558 basesoc_timer0_load_storage[27]
.sym 105559 basesoc_timer0_value[19]
.sym 105563 basesoc_timer0_value[28]
.sym 105564 basesoc_timer0_value[29]
.sym 105565 basesoc_timer0_value[30]
.sym 105566 basesoc_timer0_value[31]
.sym 105567 basesoc_timer0_value[29]
.sym 105571 basesoc_timer0_load_storage[28]
.sym 105572 $abc$40840$n3820
.sym 105573 $abc$40840$n5988
.sym 105574 $abc$40840$n5987
.sym 105575 basesoc_timer0_value[26]
.sym 105579 $abc$40840$n5947
.sym 105580 basesoc_timer0_value_status[20]
.sym 105581 $abc$40840$n3831
.sym 105582 basesoc_timer0_reload_storage[28]
.sym 105583 $abc$40840$n3822
.sym 105584 $abc$40840$n3812
.sym 105585 sys_rst
.sym 105587 basesoc_timer0_value[24]
.sym 105588 basesoc_timer0_value[25]
.sym 105589 basesoc_timer0_value[26]
.sym 105590 basesoc_timer0_value[27]
.sym 105591 basesoc_timer0_value[27]
.sym 105595 basesoc_timer0_reload_storage[4]
.sym 105596 $abc$40840$n3822
.sym 105597 $abc$40840$n3814
.sym 105598 basesoc_timer0_load_storage[4]
.sym 105599 $abc$40840$n3708
.sym 105600 basesoc_timer0_load_storage[26]
.sym 105601 basesoc_timer0_load_storage[2]
.sym 105602 $abc$40840$n3727_1
.sym 105603 basesoc_timer0_value[20]
.sym 105607 $abc$40840$n3812
.sym 105608 $abc$40840$n3820
.sym 105609 sys_rst
.sym 105611 basesoc_ctrl_reset_reset_r
.sym 105615 basesoc_timer0_load_storage[24]
.sym 105616 $abc$40840$n3708
.sym 105617 basesoc_adr[4]
.sym 105618 $abc$40840$n6827_1
.sym 105619 $abc$40840$n3727_1
.sym 105620 basesoc_timer0_load_storage[0]
.sym 105621 basesoc_timer0_reload_storage[0]
.sym 105622 $abc$40840$n3823
.sym 105623 $abc$40840$n6794_1
.sym 105624 $abc$40840$n6826
.sym 105625 basesoc_timer0_eventmanager_storage
.sym 105626 basesoc_adr[4]
.sym 105627 basesoc_adr[4]
.sym 105628 $abc$40840$n3812
.sym 105629 $abc$40840$n3708
.sym 105630 sys_rst
.sym 105631 basesoc_timer0_reload_storage[29]
.sym 105632 $abc$40840$n3831
.sym 105633 $abc$40840$n3820
.sym 105634 basesoc_timer0_load_storage[29]
.sym 105635 $abc$40840$n3708
.sym 105636 basesoc_timer0_load_storage[25]
.sym 105637 basesoc_timer0_reload_storage[25]
.sym 105638 $abc$40840$n3725
.sym 105639 VexRiscv._zz_50_[8]
.sym 105643 VexRiscv._zz_50_[9]
.sym 105647 VexRiscv._zz_79_[13]
.sym 105651 VexRiscv._zz_253_[1]
.sym 105652 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 105655 VexRiscv._zz_79_[7]
.sym 105659 VexRiscv._zz_50_[7]
.sym 105663 VexRiscv._zz_253_[1]
.sym 105664 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 105667 VexRiscv._zz_50_[10]
.sym 105671 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 105672 VexRiscv._zz_162_[0]
.sym 105673 VexRiscv._zz_161_
.sym 105674 $abc$40840$n4367_1
.sym 105675 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 105676 VexRiscv._zz_162_[2]
.sym 105677 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 105678 VexRiscv._zz_162_[4]
.sym 105679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 105680 VexRiscv._zz_162_[0]
.sym 105681 VexRiscv._zz_161_
.sym 105683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 105684 VexRiscv._zz_162_[3]
.sym 105685 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 105686 VexRiscv._zz_162_[4]
.sym 105687 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 105688 VexRiscv._zz_162_[1]
.sym 105689 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 105690 VexRiscv._zz_162_[2]
.sym 105691 VexRiscv._zz_35_[0]
.sym 105692 $abc$40840$n4363
.sym 105693 $abc$40840$n4378
.sym 105695 $abc$40840$n6780_1
.sym 105696 $abc$40840$n6781
.sym 105697 $abc$40840$n4935
.sym 105699 basesoc_dat_w[6]
.sym 105703 VexRiscv._zz_79_[13]
.sym 105704 $abc$40840$n4617_1
.sym 105705 $abc$40840$n4374
.sym 105707 VexRiscv._zz_160_
.sym 105711 VexRiscv._zz_79_[7]
.sym 105712 $abc$40840$n4507_1
.sym 105713 $abc$40840$n4374
.sym 105715 VexRiscv._zz_215_[13]
.sym 105716 VexRiscv._zz_163_[13]
.sym 105717 $abc$40840$n4365
.sym 105719 VexRiscv._zz_35_[2]
.sym 105720 $abc$40840$n4414_1
.sym 105721 $abc$40840$n4378
.sym 105723 VexRiscv._zz_215_[7]
.sym 105724 VexRiscv._zz_163_[7]
.sym 105725 $abc$40840$n4365
.sym 105727 VexRiscv._zz_253_[1]
.sym 105728 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 105731 VexRiscv._zz_35_[2]
.sym 105732 $abc$40840$n4946_1
.sym 105733 $abc$40840$n4938_1
.sym 105735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 105736 VexRiscv._zz_50_[7]
.sym 105737 VexRiscv._zz_160_
.sym 105739 slave_sel[2]
.sym 105743 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 105744 VexRiscv._zz_50_[10]
.sym 105745 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 105746 VexRiscv._zz_50_[11]
.sym 105747 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 105748 VexRiscv._zz_50_[8]
.sym 105749 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 105750 VexRiscv._zz_50_[9]
.sym 105751 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 105752 VexRiscv._zz_50_[7]
.sym 105753 VexRiscv._zz_160_
.sym 105755 $abc$40840$n3909
.sym 105756 $abc$40840$n3710
.sym 105757 csrbankarray_csrbank2_dat0_w[4]
.sym 105759 VexRiscv._zz_253_[1]
.sym 105760 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 105763 $abc$40840$n6777_1
.sym 105764 $abc$40840$n6778_1
.sym 105765 $abc$40840$n4929_1
.sym 105767 VexRiscv._zz_79_[27]
.sym 105771 VexRiscv._zz_215_[27]
.sym 105772 VexRiscv._zz_163_[27]
.sym 105773 $abc$40840$n4365
.sym 105775 $abc$40840$n4848_1
.sym 105776 VexRiscv._zz_79_[27]
.sym 105777 $abc$40840$n4378
.sym 105778 $abc$40840$n4374
.sym 105779 VexRiscv._zz_79_[18]
.sym 105783 $abc$40840$n4798
.sym 105784 $abc$40840$n4667
.sym 105785 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]
.sym 105786 $abc$40840$n4373_1
.sym 105787 $abc$40840$n4703_1
.sym 105788 VexRiscv._zz_79_[18]
.sym 105789 $abc$40840$n4374
.sym 105791 VexRiscv._zz_79_[28]
.sym 105795 VexRiscv._zz_215_[18]
.sym 105796 VexRiscv._zz_163_[18]
.sym 105797 $abc$40840$n4365
.sym 105799 VexRiscv._zz_79_[28]
.sym 105800 $abc$40840$n4374
.sym 105803 $abc$40840$n4530_1
.sym 105804 $abc$40840$n4668
.sym 105807 VexRiscv._zz_79_[19]
.sym 105808 $abc$40840$n4374
.sym 105811 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 105815 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 105819 $abc$40840$n4766_1
.sym 105820 $abc$40840$n4667
.sym 105821 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]
.sym 105822 $abc$40840$n4373_1
.sym 105823 VexRiscv._zz_214_[28]
.sym 105824 VexRiscv._zz_163_[28]
.sym 105825 $abc$40840$n6779
.sym 105826 $abc$40840$n6782_1
.sym 105827 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 105831 VexRiscv._zz_214_[18]
.sym 105832 VexRiscv._zz_163_[18]
.sym 105833 $abc$40840$n6782_1
.sym 105835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[16]
.sym 105839 VexRiscv._zz_194_[28]
.sym 105840 VexRiscv._zz_194_[29]
.sym 105841 VexRiscv._zz_311_
.sym 105843 $abc$40840$n4685
.sym 105844 $abc$40840$n4667
.sym 105845 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]
.sym 105846 $abc$40840$n4373_1
.sym 105847 VexRiscv._zz_194_[18]
.sym 105848 VexRiscv._zz_194_[19]
.sym 105849 VexRiscv._zz_311_
.sym 105851 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[18]
.sym 105855 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[28]
.sym 105859 $abc$40840$n5011_1
.sym 105860 VexRiscv._zz_79_[18]
.sym 105861 $abc$40840$n6779
.sym 105863 VexRiscv._zz_215_[29]
.sym 105864 VexRiscv._zz_163_[29]
.sym 105865 $abc$40840$n4374
.sym 105866 $abc$40840$n4365
.sym 105867 $abc$40840$n4878
.sym 105868 $abc$40840$n4881_1
.sym 105869 VexRiscv._zz_35_[29]
.sym 105870 $abc$40840$n4378
.sym 105871 VexRiscv._zz_195_[14]
.sym 105872 VexRiscv._zz_194_[14]
.sym 105873 VexRiscv._zz_195_[32]
.sym 105875 $abc$40840$n3612_1
.sym 105876 slave_sel[2]
.sym 105879 VexRiscv._zz_79_[29]
.sym 105880 $abc$40840$n4374
.sym 105883 $abc$40840$n5043_1
.sym 105884 VexRiscv._zz_79_[26]
.sym 105885 $abc$40840$n6779
.sym 105887 VexRiscv._zz_214_[26]
.sym 105888 VexRiscv._zz_163_[26]
.sym 105889 $abc$40840$n6782_1
.sym 105891 basesoc_uart_rx_fifo_produce[1]
.sym 105895 basesoc_dat_w[3]
.sym 105899 VexRiscv._zz_79_[16]
.sym 105900 $abc$40840$n4374
.sym 105903 basesoc_ctrl_reset_reset_r
.sym 105907 basesoc_dat_w[7]
.sym 105911 VexRiscv._zz_215_[16]
.sym 105912 VexRiscv._zz_163_[16]
.sym 105913 $abc$40840$n4374
.sym 105914 $abc$40840$n4365
.sym 105915 basesoc_dat_w[5]
.sym 105919 VexRiscv._zz_79_[16]
.sym 105920 $abc$40840$n6779
.sym 105923 $abc$40840$n3612_1
.sym 105924 slave_sel[0]
.sym 105925 $abc$40840$n2275
.sym 105926 basesoc_counter[0]
.sym 105927 VexRiscv._zz_214_[16]
.sym 105928 VexRiscv._zz_163_[16]
.sym 105929 $abc$40840$n6779
.sym 105930 $abc$40840$n6782_1
.sym 105931 VexRiscv._zz_195_[26]
.sym 105932 VexRiscv._zz_194_[26]
.sym 105933 VexRiscv._zz_195_[32]
.sym 105935 $abc$40840$n5003
.sym 105936 $abc$40840$n5002_1
.sym 105937 VexRiscv._zz_35_[16]
.sym 105938 $abc$40840$n4938_1
.sym 105939 $abc$40840$n4665
.sym 105940 $abc$40840$n4670
.sym 105941 VexRiscv._zz_35_[16]
.sym 105942 $abc$40840$n4378
.sym 105943 VexRiscv._zz_195_[27]
.sym 105944 VexRiscv._zz_194_[27]
.sym 105945 VexRiscv._zz_195_[32]
.sym 105947 VexRiscv._zz_194_[26]
.sym 105948 VexRiscv._zz_194_[27]
.sym 105949 VexRiscv._zz_311_
.sym 105951 slave_sel[0]
.sym 105955 array_muxed1[7]
.sym 105959 $abc$40840$n3750
.sym 105960 $abc$40840$n3753
.sym 105961 $abc$40840$n3755
.sym 105963 $abc$40840$n3750
.sym 105964 $abc$40840$n3898_1
.sym 105965 $abc$40840$n4057
.sym 105966 $abc$40840$n4062_1
.sym 105967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[26]
.sym 105971 basesoc_vexriscv_ibus_adr[24]
.sym 105972 basesoc_vexriscv_ibus_adr[25]
.sym 105975 basesoc_vexriscv_ibus_adr[23]
.sym 105976 basesoc_vexriscv_dbus_adr[23]
.sym 105977 grant
.sym 105978 $abc$40840$n3753
.sym 105979 basesoc_vexriscv_ibus_adr[23]
.sym 105980 basesoc_vexriscv_dbus_adr[23]
.sym 105981 grant
.sym 105982 $abc$40840$n3756
.sym 105983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[30]
.sym 105987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[29]
.sym 105995 basesoc_vexriscv_dbus_adr[24]
.sym 105996 basesoc_vexriscv_dbus_adr[25]
.sym 105997 $abc$40840$n3754_1
.sym 105998 grant
.sym 105999 basesoc_vexriscv_ibus_adr[27]
.sym 106000 basesoc_vexriscv_dbus_adr[27]
.sym 106001 $abc$40840$n3751_1
.sym 106002 grant
.sym 106003 $abc$40840$n3895_1
.sym 106004 spiflash_bus_dat_r[2]
.sym 106005 $abc$40840$n4061
.sym 106006 $abc$40840$n3904
.sym 106007 basesoc_vexriscv_ibus_adr[27]
.sym 106008 basesoc_vexriscv_dbus_adr[27]
.sym 106009 grant
.sym 106010 $abc$40840$n3756
.sym 106011 $abc$40840$n3895_1
.sym 106012 spiflash_bus_dat_r[3]
.sym 106013 $abc$40840$n4064
.sym 106014 $abc$40840$n3904
.sym 106019 $abc$40840$n3751_1
.sym 106020 $abc$40840$n3898_1
.sym 106021 $abc$40840$n3899_1
.sym 106024 basesoc_uart_tx_fifo_consume[0]
.sym 106029 basesoc_uart_tx_fifo_consume[1]
.sym 106033 basesoc_uart_tx_fifo_consume[2]
.sym 106034 $auto$alumacc.cc:474:replace_alu$4087.C[2]
.sym 106037 basesoc_uart_tx_fifo_consume[3]
.sym 106038 $auto$alumacc.cc:474:replace_alu$4087.C[3]
.sym 106067 basesoc_dat_w[2]
.sym 106087 basesoc_dat_w[1]
.sym 106099 basesoc_dat_w[5]
.sym 106111 basesoc_dat_w[7]
.sym 106139 basesoc_ctrl_reset_reset_r
.sym 106143 basesoc_uart_rx_fifo_level0[4]
.sym 106144 $abc$40840$n3802_1
.sym 106145 basesoc_uart_phy_source_valid
.sym 106155 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 106159 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 106171 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 106179 basesoc_uart_rx_fifo_level0[4]
.sym 106180 $abc$40840$n3802_1
.sym 106181 $abc$40840$n3790_1
.sym 106182 basesoc_uart_rx_fifo_readable
.sym 106187 basesoc_uart_rx_fifo_consume[1]
.sym 106279 $abc$40840$n5880_1
.sym 106280 array_muxed1[15]
.sym 106283 spram_dataout10[13]
.sym 106284 spram_dataout00[13]
.sym 106285 $abc$40840$n5880_1
.sym 106286 slave_sel_r[2]
.sym 106287 basesoc_ctrl_reset_reset_r
.sym 106291 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 106292 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 106293 $abc$40840$n6100_1
.sym 106294 $abc$40840$n5880_1
.sym 106295 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 106296 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 106297 $abc$40840$n6100_1
.sym 106298 $abc$40840$n5880_1
.sym 106299 $abc$40840$n5880_1
.sym 106300 array_muxed1[15]
.sym 106303 $abc$40840$n6348_1
.sym 106304 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 106305 $abc$40840$n6100_1
.sym 106306 $abc$40840$n5880_1
.sym 106307 $abc$40840$n6348_1
.sym 106308 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 106309 $abc$40840$n6100_1
.sym 106310 $abc$40840$n5880_1
.sym 106311 basesoc_timer0_value[3]
.sym 106323 basesoc_timer0_value[24]
.sym 106327 basesoc_timer0_value[6]
.sym 106347 $abc$40840$n3812
.sym 106348 $abc$40840$n3833
.sym 106349 sys_rst
.sym 106359 basesoc_dat_w[3]
.sym 106363 $abc$40840$n5949
.sym 106364 basesoc_timer0_value_status[6]
.sym 106367 $abc$40840$n5949
.sym 106368 basesoc_timer0_value_status[3]
.sym 106369 $abc$40840$n5948
.sym 106370 basesoc_timer0_value_status[11]
.sym 106371 $abc$40840$n3813
.sym 106372 basesoc_we
.sym 106375 basesoc_timer0_value_status[14]
.sym 106376 $abc$40840$n5948
.sym 106377 $abc$40840$n6006
.sym 106378 $abc$40840$n6005
.sym 106379 basesoc_timer0_value[17]
.sym 106383 basesoc_timer0_value[0]
.sym 106387 basesoc_timer0_value_status[9]
.sym 106388 $abc$40840$n5948
.sym 106389 $abc$40840$n5959
.sym 106390 $abc$40840$n5958
.sym 106391 $abc$40840$n5947
.sym 106392 basesoc_timer0_value_status[17]
.sym 106395 basesoc_timer0_value[15]
.sym 106399 $abc$40840$n5939
.sym 106400 basesoc_timer0_value_status[24]
.sym 106401 $abc$40840$n3825
.sym 106402 basesoc_timer0_reload_storage[8]
.sym 106403 basesoc_timer0_reload_storage[8]
.sym 106404 $abc$40840$n6860
.sym 106405 basesoc_timer0_eventmanager_status_w
.sym 106407 basesoc_timer0_load_storage[3]
.sym 106408 $abc$40840$n6162_1
.sym 106409 basesoc_timer0_en_storage
.sym 106411 $abc$40840$n5999
.sym 106412 $abc$40840$n6002
.sym 106413 $abc$40840$n6004
.sym 106414 $abc$40840$n3813
.sym 106415 basesoc_timer0_reload_storage[11]
.sym 106416 $abc$40840$n6869
.sym 106417 basesoc_timer0_eventmanager_status_w
.sym 106419 basesoc_timer0_reload_storage[14]
.sym 106420 $abc$40840$n6878
.sym 106421 basesoc_timer0_eventmanager_status_w
.sym 106423 basesoc_timer0_reload_storage[3]
.sym 106424 $abc$40840$n6845
.sym 106425 basesoc_timer0_eventmanager_status_w
.sym 106427 basesoc_timer0_load_storage[7]
.sym 106428 $abc$40840$n6170_1
.sym 106429 basesoc_timer0_en_storage
.sym 106431 basesoc_timer0_load_storage[8]
.sym 106432 $abc$40840$n6172_1
.sym 106433 basesoc_timer0_en_storage
.sym 106435 basesoc_timer0_load_storage[14]
.sym 106436 $abc$40840$n6184_1
.sym 106437 basesoc_timer0_en_storage
.sym 106439 basesoc_timer0_value[7]
.sym 106443 basesoc_timer0_value[31]
.sym 106447 $abc$40840$n5948
.sym 106448 basesoc_timer0_value_status[15]
.sym 106449 $abc$40840$n3822
.sym 106450 basesoc_timer0_reload_storage[7]
.sym 106451 basesoc_timer0_value[22]
.sym 106455 basesoc_timer0_value[4]
.sym 106459 basesoc_timer0_value[12]
.sym 106463 basesoc_timer0_value[23]
.sym 106467 $abc$40840$n5948
.sym 106468 basesoc_timer0_value_status[12]
.sym 106469 $abc$40840$n3825
.sym 106470 basesoc_timer0_reload_storage[12]
.sym 106471 basesoc_timer0_reload_storage[20]
.sym 106472 $abc$40840$n3828
.sym 106473 $abc$40840$n5982
.sym 106475 basesoc_dat_w[1]
.sym 106479 basesoc_dat_w[4]
.sym 106483 $abc$40840$n3818
.sym 106484 basesoc_timer0_load_storage[20]
.sym 106485 $abc$40840$n3816
.sym 106486 basesoc_timer0_load_storage[12]
.sym 106487 $abc$40840$n5985
.sym 106488 $abc$40840$n5983
.sym 106489 $abc$40840$n5984
.sym 106490 $abc$40840$n5981
.sym 106491 basesoc_dat_w[6]
.sym 106495 basesoc_dat_w[2]
.sym 106499 $abc$40840$n5949
.sym 106500 basesoc_timer0_value_status[4]
.sym 106503 basesoc_timer0_reload_storage[6]
.sym 106504 $abc$40840$n3822
.sym 106505 $abc$40840$n3816
.sym 106506 basesoc_timer0_load_storage[14]
.sym 106507 basesoc_timer0_load_storage[13]
.sym 106508 $abc$40840$n6182_1
.sym 106509 basesoc_timer0_en_storage
.sym 106511 basesoc_timer0_reload_storage[31]
.sym 106512 $abc$40840$n6929
.sym 106513 basesoc_timer0_eventmanager_status_w
.sym 106515 basesoc_timer0_reload_storage[11]
.sym 106516 $abc$40840$n3825
.sym 106517 $abc$40840$n5973
.sym 106518 $abc$40840$n5972
.sym 106519 basesoc_timer0_load_storage[31]
.sym 106520 $abc$40840$n6218_1
.sym 106521 basesoc_timer0_en_storage
.sym 106523 $abc$40840$n5986
.sym 106524 $abc$40840$n5980
.sym 106525 $abc$40840$n3813
.sym 106527 $abc$40840$n5947
.sym 106528 basesoc_timer0_value_status[19]
.sym 106529 $abc$40840$n3822
.sym 106530 basesoc_timer0_reload_storage[3]
.sym 106531 $abc$40840$n3708
.sym 106532 basesoc_timer0_load_storage[31]
.sym 106533 basesoc_timer0_reload_storage[31]
.sym 106534 $abc$40840$n3725
.sym 106535 $abc$40840$n3831
.sym 106536 basesoc_timer0_reload_storage[27]
.sym 106537 $abc$40840$n3828
.sym 106538 basesoc_timer0_reload_storage[19]
.sym 106539 basesoc_timer0_load_storage[30]
.sym 106540 $abc$40840$n3820
.sym 106541 $abc$40840$n6003
.sym 106543 basesoc_adr[4]
.sym 106544 $abc$40840$n3823
.sym 106547 $abc$40840$n5939
.sym 106548 basesoc_timer0_value_status[30]
.sym 106549 $abc$40840$n5947
.sym 106550 basesoc_timer0_value_status[22]
.sym 106551 basesoc_timer0_value_status[26]
.sym 106552 $abc$40840$n5939
.sym 106553 basesoc_timer0_reload_storage[26]
.sym 106554 $abc$40840$n3831
.sym 106555 basesoc_timer0_reload_storage[30]
.sym 106556 $abc$40840$n3831
.sym 106557 $abc$40840$n6001
.sym 106558 $abc$40840$n6000
.sym 106559 basesoc_timer0_reload_storage[14]
.sym 106560 $abc$40840$n3825
.sym 106561 $abc$40840$n3814
.sym 106562 basesoc_timer0_load_storage[6]
.sym 106563 basesoc_dat_w[5]
.sym 106567 $abc$40840$n3831
.sym 106568 $abc$40840$n3812
.sym 106569 sys_rst
.sym 106571 basesoc_dat_w[7]
.sym 106575 basesoc_dat_w[2]
.sym 106579 basesoc_timer0_load_storage[8]
.sym 106580 $abc$40840$n3730_1
.sym 106581 basesoc_timer0_reload_storage[24]
.sym 106582 $abc$40840$n3725
.sym 106587 basesoc_dat_w[3]
.sym 106591 basesoc_adr[4]
.sym 106592 $abc$40840$n3708
.sym 106595 basesoc_adr[4]
.sym 106596 $abc$40840$n3725
.sym 106599 VexRiscv._zz_214_[11]
.sym 106600 VexRiscv._zz_163_[11]
.sym 106601 $abc$40840$n6782_1
.sym 106603 eventmanager_status_w[1]
.sym 106604 eventsourceprocess1_old_trigger
.sym 106607 VexRiscv._zz_253_[1]
.sym 106608 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 106611 VexRiscv._zz_79_[8]
.sym 106615 VexRiscv._zz_253_[1]
.sym 106616 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 106619 VexRiscv._zz_79_[11]
.sym 106623 VexRiscv._zz_253_[1]
.sym 106624 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 106627 VexRiscv._zz_214_[8]
.sym 106628 VexRiscv._zz_163_[8]
.sym 106629 $abc$40840$n6782_1
.sym 106631 $abc$40840$n4971
.sym 106632 VexRiscv._zz_79_[8]
.sym 106633 $abc$40840$n6779
.sym 106635 $abc$40840$n4983_1
.sym 106636 VexRiscv._zz_79_[11]
.sym 106637 $abc$40840$n6779
.sym 106639 VexRiscv._zz_79_[8]
.sym 106640 $abc$40840$n4528_1
.sym 106641 $abc$40840$n4374
.sym 106643 VexRiscv._zz_35_[11]
.sym 106647 VexRiscv._zz_214_[7]
.sym 106648 VexRiscv._zz_163_[7]
.sym 106649 $abc$40840$n6782_1
.sym 106651 VexRiscv._zz_35_[11]
.sym 106652 $abc$40840$n4982_1
.sym 106653 $abc$40840$n4938_1
.sym 106655 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 106656 VexRiscv._zz_162_[3]
.sym 106657 VexRiscv._zz_162_[1]
.sym 106658 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 106659 VexRiscv._zz_215_[8]
.sym 106660 VexRiscv._zz_163_[8]
.sym 106661 $abc$40840$n4365
.sym 106663 $abc$40840$n4967_1
.sym 106664 VexRiscv._zz_79_[7]
.sym 106665 $abc$40840$n6779
.sym 106667 $abc$40840$n4943
.sym 106668 VexRiscv._zz_79_[1]
.sym 106669 $abc$40840$n6779
.sym 106671 VexRiscv._zz_79_[11]
.sym 106672 $abc$40840$n4594_1
.sym 106673 $abc$40840$n4374
.sym 106675 VexRiscv._zz_214_[1]
.sym 106676 VexRiscv._zz_163_[1]
.sym 106677 $abc$40840$n6782_1
.sym 106679 VexRiscv._zz_215_[11]
.sym 106680 VexRiscv._zz_163_[11]
.sym 106681 $abc$40840$n4365
.sym 106683 VexRiscv._zz_35_[11]
.sym 106684 $abc$40840$n4593_1
.sym 106685 $abc$40840$n4378
.sym 106687 $abc$40840$n4366
.sym 106688 $abc$40840$n4368
.sym 106691 VexRiscv._zz_79_[1]
.sym 106695 VexRiscv._zz_129_[1]
.sym 106696 VexRiscv.decode_to_execute_RS2[9]
.sym 106697 VexRiscv._zz_170_[0]
.sym 106698 VexRiscv._zz_170_[1]
.sym 106699 VexRiscv._zz_253_[1]
.sym 106700 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 106703 $abc$40840$n4375
.sym 106704 $abc$40840$n4376_1
.sym 106705 $abc$40840$n4377
.sym 106707 VexRiscv._zz_35_[7]
.sym 106708 $abc$40840$n4506
.sym 106709 $abc$40840$n4378
.sym 106711 VexRiscv._zz_129_[6]
.sym 106712 VexRiscv.decode_to_execute_RS2[14]
.sym 106713 VexRiscv._zz_170_[0]
.sym 106714 VexRiscv._zz_170_[1]
.sym 106715 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 106716 VexRiscv._zz_50_[10]
.sym 106717 VexRiscv._zz_50_[8]
.sym 106718 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 106719 VexRiscv._zz_35_[13]
.sym 106720 $abc$40840$n4616_1
.sym 106721 $abc$40840$n4378
.sym 106723 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 106724 VexRiscv._zz_50_[9]
.sym 106725 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 106726 VexRiscv._zz_50_[11]
.sym 106727 VexRiscv._zz_35_[18]
.sym 106728 $abc$40840$n4700_1
.sym 106729 $abc$40840$n4378
.sym 106731 VexRiscv._zz_215_[24]
.sym 106732 VexRiscv._zz_163_[24]
.sym 106733 $abc$40840$n4365
.sym 106735 $abc$40840$n4896
.sym 106736 $abc$40840$n4667
.sym 106737 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]
.sym 106738 $abc$40840$n4373_1
.sym 106739 VexRiscv._zz_35_[7]
.sym 106740 $abc$40840$n4966_1
.sym 106741 $abc$40840$n4938_1
.sym 106743 VexRiscv._zz_35_[30]
.sym 106747 VexRiscv._zz_79_[30]
.sym 106748 $abc$40840$n4374
.sym 106751 $abc$40840$n4799_1
.sym 106752 VexRiscv._zz_79_[24]
.sym 106753 $abc$40840$n4378
.sym 106754 $abc$40840$n4374
.sym 106755 VexRiscv._zz_215_[28]
.sym 106756 VexRiscv._zz_163_[28]
.sym 106757 $abc$40840$n4374
.sym 106758 $abc$40840$n4365
.sym 106759 $abc$40840$n4716_1
.sym 106760 $abc$40840$n4719_1
.sym 106761 VexRiscv._zz_35_[19]
.sym 106762 $abc$40840$n4378
.sym 106763 $abc$40840$n4378
.sym 106764 VexRiscv._zz_35_[27]
.sym 106765 $abc$40840$n4845
.sym 106767 $abc$40840$n4862
.sym 106768 $abc$40840$n4865
.sym 106769 VexRiscv._zz_35_[28]
.sym 106770 $abc$40840$n4378
.sym 106771 $abc$40840$n5035
.sym 106772 VexRiscv._zz_79_[24]
.sym 106773 $abc$40840$n6779
.sym 106775 VexRiscv._zz_215_[19]
.sym 106776 VexRiscv._zz_163_[19]
.sym 106777 $abc$40840$n4374
.sym 106778 $abc$40840$n4365
.sym 106779 VexRiscv._zz_79_[24]
.sym 106783 VexRiscv._zz_215_[22]
.sym 106784 VexRiscv._zz_163_[22]
.sym 106785 $abc$40840$n4365
.sym 106787 VexRiscv._zz_214_[24]
.sym 106788 VexRiscv._zz_163_[24]
.sym 106789 $abc$40840$n6782_1
.sym 106791 VexRiscv._zz_79_[22]
.sym 106795 $abc$40840$n4830
.sym 106796 $abc$40840$n4667
.sym 106797 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]
.sym 106798 $abc$40840$n4373_1
.sym 106799 $abc$40840$n4767_1
.sym 106800 VexRiscv._zz_79_[22]
.sym 106801 $abc$40840$n4378
.sym 106802 $abc$40840$n4374
.sym 106803 $abc$40840$n4912
.sym 106804 $abc$40840$n4667
.sym 106805 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]
.sym 106806 $abc$40840$n4373_1
.sym 106807 $abc$40840$n5027
.sym 106808 VexRiscv._zz_79_[22]
.sym 106809 $abc$40840$n6779
.sym 106811 VexRiscv._zz_79_[31]
.sym 106815 $abc$40840$n4750_1
.sym 106816 $abc$40840$n4667
.sym 106817 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]
.sym 106818 $abc$40840$n4373_1
.sym 106819 VexRiscv._zz_214_[22]
.sym 106820 VexRiscv._zz_163_[22]
.sym 106821 $abc$40840$n6782_1
.sym 106823 VexRiscv._zz_79_[17]
.sym 106824 $abc$40840$n4374
.sym 106827 VexRiscv._zz_79_[17]
.sym 106831 VexRiscv._zz_79_[21]
.sym 106835 VexRiscv._zz_215_[26]
.sym 106836 VexRiscv._zz_163_[26]
.sym 106837 $abc$40840$n4365
.sym 106839 $abc$40840$n4831
.sym 106840 VexRiscv._zz_79_[26]
.sym 106841 $abc$40840$n4378
.sym 106842 $abc$40840$n4374
.sym 106843 VexRiscv._zz_79_[16]
.sym 106847 VexRiscv._zz_35_[18]
.sym 106848 $abc$40840$n5010
.sym 106849 $abc$40840$n4938_1
.sym 106851 VexRiscv._zz_79_[17]
.sym 106852 $abc$40840$n6779
.sym 106855 VexRiscv._zz_215_[17]
.sym 106856 VexRiscv._zz_163_[17]
.sym 106857 $abc$40840$n4374
.sym 106858 $abc$40840$n4365
.sym 106859 VexRiscv._zz_214_[17]
.sym 106860 VexRiscv._zz_163_[17]
.sym 106861 $abc$40840$n6779
.sym 106862 $abc$40840$n6782_1
.sym 106863 $abc$40840$n4378
.sym 106864 VexRiscv._zz_35_[26]
.sym 106865 $abc$40840$n4828
.sym 106867 VexRiscv._zz_35_[26]
.sym 106868 $abc$40840$n5042
.sym 106869 $abc$40840$n4938_1
.sym 106871 VexRiscv._zz_36_[19]
.sym 106872 $abc$40840$n4715_1
.sym 106873 $abc$40840$n4379_1
.sym 106875 $abc$40840$n5007
.sym 106876 $abc$40840$n5006
.sym 106877 VexRiscv._zz_35_[17]
.sym 106878 $abc$40840$n4938_1
.sym 106879 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 106880 basesoc_uart_eventmanager_pending_w[1]
.sym 106881 basesoc_adr[2]
.sym 106882 $abc$40840$n3710
.sym 106883 $abc$40840$n4683
.sym 106884 $abc$40840$n4686
.sym 106885 VexRiscv._zz_35_[17]
.sym 106886 $abc$40840$n4378
.sym 106887 basesoc_dat_w[1]
.sym 106891 VexRiscv._zz_35_[5]
.sym 106892 $abc$40840$n4469_1
.sym 106893 $abc$40840$n4378
.sym 106895 VexRiscv._zz_35_[5]
.sym 106896 $abc$40840$n4958
.sym 106897 $abc$40840$n4938_1
.sym 106899 VexRiscv._zz_215_[5]
.sym 106900 VexRiscv._zz_163_[5]
.sym 106901 $abc$40840$n4365
.sym 106903 $abc$40840$n4959_1
.sym 106904 VexRiscv._zz_79_[5]
.sym 106905 $abc$40840$n6779
.sym 106907 VexRiscv._zz_214_[5]
.sym 106908 VexRiscv._zz_163_[5]
.sym 106909 $abc$40840$n6782_1
.sym 106911 basesoc_dat_w[3]
.sym 106915 VexRiscv._zz_79_[5]
.sym 106916 $abc$40840$n4470
.sym 106917 $abc$40840$n4374
.sym 106919 VexRiscv._zz_197_
.sym 106920 VexRiscv.decode_to_execute_RS2[19]
.sym 106923 VexRiscv._zz_197_
.sym 106924 VexRiscv.decode_to_execute_RS2[14]
.sym 106927 basesoc_vexriscv_ibus_adr[16]
.sym 106928 basesoc_vexriscv_dbus_adr[16]
.sym 106929 grant
.sym 106931 $abc$40840$n3756
.sym 106932 $abc$40840$n4063
.sym 106933 $abc$40840$n4064
.sym 106934 $abc$40840$n4065
.sym 106935 VexRiscv._zz_197_
.sym 106936 VexRiscv.decode_to_execute_RS2[18]
.sym 106939 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 106943 VexRiscv._zz_335_
.sym 106947 VexRiscv._zz_197_
.sym 106948 VexRiscv.decode_to_execute_RS2[10]
.sym 106951 basesoc_vexriscv_ibus_adr[28]
.sym 106952 basesoc_vexriscv_dbus_adr[28]
.sym 106953 grant
.sym 106955 VexRiscv._zz_197_
.sym 106956 VexRiscv._zz_129_[7]
.sym 106959 $PACKER_GND_NET
.sym 106963 $abc$40840$n5478_1
.sym 106964 $abc$40840$n5479
.sym 106967 VexRiscv._zz_160_
.sym 106968 VexRiscv._zz_149_
.sym 106971 $abc$40840$n5457_1
.sym 106972 $abc$40840$n5458_1
.sym 106975 basesoc_vexriscv_ibus_adr[18]
.sym 106976 basesoc_vexriscv_dbus_adr[18]
.sym 106977 grant
.sym 106979 basesoc_vexriscv_ibus_adr[26]
.sym 106980 basesoc_vexriscv_dbus_adr[26]
.sym 106981 $abc$40840$n3752
.sym 106982 grant
.sym 106983 $abc$40840$n4721_1
.sym 106984 VexRiscv._zz_170_[0]
.sym 106985 VexRiscv._zz_170_[1]
.sym 106986 VexRiscv._zz_151_[19]
.sym 106987 basesoc_vexriscv_dbus_adr[1]
.sym 106988 basesoc_vexriscv_ibus_adr[1]
.sym 106989 grant
.sym 106991 $abc$40840$n4721_1
.sym 106992 $abc$40840$n6742_1
.sym 106993 $abc$40840$n3926
.sym 106995 basesoc_vexriscv_dbus_adr[8]
.sym 106996 basesoc_vexriscv_ibus_adr[8]
.sym 106997 grant
.sym 106999 VexRiscv._zz_36_[19]
.sym 107003 VexRiscv.CsrPlugin_mepc[19]
.sym 107004 $abc$40840$n4357
.sym 107005 $abc$40840$n4350
.sym 107006 VexRiscv._zz_200_[19]
.sym 107007 VexRiscv.CsrPlugin_mtval[19]
.sym 107008 $abc$40840$n4358_1
.sym 107009 $abc$40840$n4722_1
.sym 107011 VexRiscv._zz_36_[0]
.sym 107015 $abc$40840$n4070
.sym 107016 $abc$40840$n4072
.sym 107017 $abc$40840$n4075
.sym 107018 $abc$40840$n4076
.sym 107019 VexRiscv._zz_36_[18]
.sym 107020 $abc$40840$n4699_1
.sym 107021 $abc$40840$n4379_1
.sym 107023 $abc$40840$n4362
.sym 107024 VexRiscv._zz_36_[0]
.sym 107025 $abc$40840$n4379_1
.sym 107027 VexRiscv._zz_129_[6]
.sym 107028 VexRiscv._zz_129_[7]
.sym 107029 VexRiscv.decode_to_execute_RS2[8]
.sym 107030 VexRiscv.decode_to_execute_RS2[9]
.sym 107031 $abc$40840$n4925_1
.sym 107032 VexRiscv._zz_36_[0]
.sym 107033 $abc$40840$n4939
.sym 107035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 107039 $abc$40840$n5013
.sym 107040 VexRiscv._zz_36_[19]
.sym 107041 $abc$40840$n4939
.sym 107043 $abc$40840$n4348
.sym 107044 $abc$40840$n6685_1
.sym 107045 $abc$40840$n3926
.sym 107047 VexRiscv._zz_129_[0]
.sym 107048 VexRiscv._zz_129_[1]
.sym 107049 $abc$40840$n4071
.sym 107051 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 107055 VexRiscv._zz_129_[3]
.sym 107059 VexRiscv._zz_129_[2]
.sym 107060 VexRiscv._zz_129_[3]
.sym 107061 VexRiscv._zz_129_[4]
.sym 107062 VexRiscv._zz_129_[5]
.sym 107067 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 107071 VexRiscv._zz_129_[2]
.sym 107072 VexRiscv.decode_to_execute_RS2[10]
.sym 107073 VexRiscv._zz_170_[0]
.sym 107074 VexRiscv._zz_170_[1]
.sym 107075 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 107080 basesoc_uart_rx_fifo_level0[0]
.sym 107084 basesoc_uart_rx_fifo_level0[1]
.sym 107085 $PACKER_VCC_NET
.sym 107088 basesoc_uart_rx_fifo_level0[2]
.sym 107089 $PACKER_VCC_NET
.sym 107090 $auto$alumacc.cc:474:replace_alu$4027.C[2]
.sym 107092 basesoc_uart_rx_fifo_level0[3]
.sym 107093 $PACKER_VCC_NET
.sym 107094 $auto$alumacc.cc:474:replace_alu$4027.C[3]
.sym 107096 basesoc_uart_rx_fifo_level0[4]
.sym 107097 $PACKER_VCC_NET
.sym 107098 $auto$alumacc.cc:474:replace_alu$4027.C[4]
.sym 107103 basesoc_dat_w[7]
.sym 107119 basesoc_vexriscv_ibus_adr[1]
.sym 107123 basesoc_uart_rx_fifo_level0[0]
.sym 107124 basesoc_uart_rx_fifo_level0[1]
.sym 107125 basesoc_uart_rx_fifo_level0[2]
.sym 107126 basesoc_uart_rx_fifo_level0[3]
.sym 107131 sys_rst
.sym 107132 basesoc_uart_rx_fifo_do_read
.sym 107133 basesoc_uart_rx_fifo_wrport_we
.sym 107134 basesoc_uart_rx_fifo_level0[0]
.sym 107147 basesoc_uart_rx_fifo_do_read
.sym 107148 basesoc_uart_rx_fifo_consume[0]
.sym 107149 sys_rst
.sym 107163 basesoc_uart_rx_fifo_do_read
.sym 107164 sys_rst
.sym 107167 basesoc_uart_rx_fifo_level0[1]
.sym 107203 VexRiscv.reset
.sym 107263 basesoc_uart_tx_fifo_produce[1]
.sym 107272 basesoc_uart_tx_fifo_produce[0]
.sym 107277 basesoc_uart_tx_fifo_produce[1]
.sym 107281 basesoc_uart_tx_fifo_produce[2]
.sym 107282 $auto$alumacc.cc:474:replace_alu$4090.C[2]
.sym 107285 basesoc_uart_tx_fifo_produce[3]
.sym 107286 $auto$alumacc.cc:474:replace_alu$4090.C[3]
.sym 107287 basesoc_uart_tx_fifo_wrport_we
.sym 107288 basesoc_uart_tx_fifo_produce[0]
.sym 107289 sys_rst
.sym 107292 $PACKER_VCC_NET
.sym 107293 basesoc_uart_tx_fifo_produce[0]
.sym 107299 basesoc_uart_tx_fifo_wrport_we
.sym 107300 sys_rst
.sym 107303 basesoc_uart_phy_tx_reg[4]
.sym 107304 basesoc_uart_phy_sink_payload_data[3]
.sym 107305 $abc$40840$n2301
.sym 107307 basesoc_uart_phy_tx_reg[7]
.sym 107308 basesoc_uart_phy_sink_payload_data[6]
.sym 107309 $abc$40840$n2301
.sym 107311 basesoc_uart_phy_tx_reg[5]
.sym 107312 basesoc_uart_phy_sink_payload_data[4]
.sym 107313 $abc$40840$n2301
.sym 107315 basesoc_uart_phy_tx_reg[1]
.sym 107316 basesoc_uart_phy_sink_payload_data[0]
.sym 107317 $abc$40840$n2301
.sym 107319 basesoc_uart_phy_tx_reg[6]
.sym 107320 basesoc_uart_phy_sink_payload_data[5]
.sym 107321 $abc$40840$n2301
.sym 107323 basesoc_uart_phy_tx_reg[2]
.sym 107324 basesoc_uart_phy_sink_payload_data[1]
.sym 107325 $abc$40840$n2301
.sym 107327 basesoc_uart_phy_tx_reg[3]
.sym 107328 basesoc_uart_phy_sink_payload_data[2]
.sym 107329 $abc$40840$n2301
.sym 107331 $abc$40840$n2301
.sym 107332 basesoc_uart_phy_sink_payload_data[7]
.sym 107335 $abc$40840$n3828
.sym 107336 $abc$40840$n3812
.sym 107337 sys_rst
.sym 107339 $abc$40840$n3818
.sym 107340 basesoc_timer0_load_storage[16]
.sym 107341 $abc$40840$n3833
.sym 107342 basesoc_timer0_en_storage
.sym 107343 $abc$40840$n6832
.sym 107344 $abc$40840$n5932
.sym 107345 $abc$40840$n6829_1
.sym 107346 $abc$40840$n3813
.sym 107347 basesoc_timer0_reload_storage[16]
.sym 107348 $abc$40840$n3829
.sym 107349 $abc$40840$n6831_1
.sym 107350 basesoc_adr[4]
.sym 107351 basesoc_timer0_value_status[0]
.sym 107352 $abc$40840$n5949
.sym 107353 $abc$40840$n5945
.sym 107354 $abc$40840$n5946
.sym 107355 $abc$40840$n6828_1
.sym 107356 $abc$40840$n5938
.sym 107357 $abc$40840$n5944
.sym 107359 basesoc_adr[3]
.sym 107360 basesoc_adr[2]
.sym 107361 $abc$40840$n3731
.sym 107362 basesoc_timer0_eventmanager_status_w
.sym 107363 array_muxed1[4]
.sym 107367 basesoc_timer0_load_storage[15]
.sym 107368 $abc$40840$n6186_1
.sym 107369 basesoc_timer0_en_storage
.sym 107371 basesoc_timer0_reload_storage[15]
.sym 107372 $abc$40840$n6881
.sym 107373 basesoc_timer0_eventmanager_status_w
.sym 107383 $abc$40840$n3828
.sym 107384 basesoc_timer0_reload_storage[23]
.sym 107385 $abc$40840$n3825
.sym 107386 basesoc_timer0_reload_storage[15]
.sym 107387 basesoc_adr[4]
.sym 107388 basesoc_adr[2]
.sym 107389 basesoc_adr[3]
.sym 107390 $abc$40840$n3731
.sym 107395 basesoc_timer0_load_storage[11]
.sym 107396 $abc$40840$n6178_1
.sym 107397 basesoc_timer0_en_storage
.sym 107399 $abc$40840$n3814
.sym 107400 basesoc_timer0_load_storage[7]
.sym 107401 $abc$40840$n6016
.sym 107402 $abc$40840$n6013
.sym 107403 $abc$40840$n3818
.sym 107404 basesoc_timer0_load_storage[23]
.sym 107405 $abc$40840$n3816
.sym 107406 basesoc_timer0_load_storage[15]
.sym 107407 basesoc_timer0_reload_storage[10]
.sym 107408 $abc$40840$n6866
.sym 107409 basesoc_timer0_eventmanager_status_w
.sym 107411 $abc$40840$n6804_1
.sym 107412 $abc$40840$n6011
.sym 107413 $abc$40840$n6012
.sym 107414 $abc$40840$n6015
.sym 107415 basesoc_dat_w[7]
.sym 107419 $abc$40840$n5947
.sym 107420 basesoc_timer0_value_status[23]
.sym 107423 basesoc_dat_w[5]
.sym 107427 basesoc_timer0_value_status[7]
.sym 107428 $abc$40840$n5949
.sym 107429 $abc$40840$n5939
.sym 107430 basesoc_timer0_value_status[31]
.sym 107431 $abc$40840$n6787
.sym 107432 $abc$40840$n3787_1
.sym 107435 basesoc_adr[4]
.sym 107436 $abc$40840$n6803
.sym 107437 $abc$40840$n6805_1
.sym 107438 $abc$40840$n3813
.sym 107439 basesoc_timer0_load_storage[18]
.sym 107440 $abc$40840$n3818
.sym 107441 $abc$40840$n5969
.sym 107443 basesoc_timer0_load_storage[10]
.sym 107444 $abc$40840$n6176_1
.sym 107445 basesoc_timer0_en_storage
.sym 107447 basesoc_timer0_reload_storage[18]
.sym 107448 $abc$40840$n6890
.sym 107449 basesoc_timer0_eventmanager_status_w
.sym 107451 basesoc_timer0_reload_storage[10]
.sym 107452 $abc$40840$n3825
.sym 107453 $abc$40840$n3816
.sym 107454 basesoc_timer0_load_storage[10]
.sym 107455 basesoc_adr[4]
.sym 107456 $abc$40840$n3730_1
.sym 107459 basesoc_timer0_load_storage[18]
.sym 107460 $abc$40840$n6192_1
.sym 107461 basesoc_timer0_en_storage
.sym 107463 basesoc_timer0_load_storage[11]
.sym 107464 $abc$40840$n3816
.sym 107465 $abc$40840$n5976
.sym 107466 $abc$40840$n5977
.sym 107467 basesoc_timer0_value_status[18]
.sym 107468 $abc$40840$n5947
.sym 107469 $abc$40840$n5967
.sym 107471 $abc$40840$n3814
.sym 107472 basesoc_timer0_load_storage[3]
.sym 107475 $abc$40840$n3816
.sym 107476 $abc$40840$n3812
.sym 107477 sys_rst
.sym 107479 $abc$40840$n6801_1
.sym 107480 $abc$40840$n6800_1
.sym 107481 $abc$40840$n5966
.sym 107482 $abc$40840$n3813
.sym 107483 $abc$40840$n3828
.sym 107484 basesoc_timer0_reload_storage[18]
.sym 107485 $abc$40840$n3822
.sym 107486 basesoc_timer0_reload_storage[2]
.sym 107487 $abc$40840$n6799
.sym 107488 basesoc_adr[4]
.sym 107489 $abc$40840$n5965
.sym 107490 $abc$40840$n5968
.sym 107491 basesoc_adr[0]
.sym 107492 $abc$40840$n6789_1
.sym 107493 $abc$40840$n5922_1
.sym 107494 $abc$40840$n3787_1
.sym 107495 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 107499 basesoc_adr[4]
.sym 107500 $abc$40840$n3727_1
.sym 107503 basesoc_adr[4]
.sym 107504 $abc$40840$n3829
.sym 107507 basesoc_adr[4]
.sym 107508 $abc$40840$n3826
.sym 107511 VexRiscv._zz_129_[4]
.sym 107512 VexRiscv.decode_to_execute_RS2[12]
.sym 107513 VexRiscv._zz_170_[0]
.sym 107514 VexRiscv._zz_170_[1]
.sym 107515 basesoc_timer0_value_status[27]
.sym 107516 $abc$40840$n5939
.sym 107517 $abc$40840$n5975
.sym 107518 $abc$40840$n5978
.sym 107519 basesoc_adr[3]
.sym 107520 $abc$40840$n3734
.sym 107521 basesoc_adr[2]
.sym 107523 $abc$40840$n3814
.sym 107524 $abc$40840$n3812
.sym 107525 sys_rst
.sym 107527 $abc$40840$n4619_1
.sym 107528 $abc$40840$n4530_1
.sym 107529 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]
.sym 107530 $abc$40840$n4373_1
.sym 107539 VexRiscv._zz_35_[13]
.sym 107551 $abc$40840$n3730_1
.sym 107552 basesoc_ctrl_storage[17]
.sym 107553 $abc$40840$n102
.sym 107554 $abc$40840$n3727_1
.sym 107555 basesoc_timer0_eventmanager_status_w
.sym 107556 basesoc_timer0_zero_old_trigger
.sym 107559 $abc$40840$n4963_1
.sym 107560 VexRiscv._zz_79_[6]
.sym 107561 $abc$40840$n6779
.sym 107563 $abc$40840$n4991_1
.sym 107564 VexRiscv._zz_79_[13]
.sym 107565 $abc$40840$n6779
.sym 107567 $abc$40840$n4532
.sym 107568 $abc$40840$n4530_1
.sym 107569 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]
.sym 107570 $abc$40840$n4373_1
.sym 107571 VexRiscv._zz_214_[6]
.sym 107572 VexRiscv._zz_163_[6]
.sym 107573 $abc$40840$n6782_1
.sym 107575 VexRiscv._zz_214_[13]
.sym 107576 VexRiscv._zz_163_[13]
.sym 107577 $abc$40840$n6782_1
.sym 107579 $abc$40840$n7847
.sym 107583 VexRiscv._zz_35_[8]
.sym 107587 VexRiscv._zz_214_[9]
.sym 107588 VexRiscv._zz_163_[9]
.sym 107589 $abc$40840$n6782_1
.sym 107591 VexRiscv._zz_79_[6]
.sym 107595 VexRiscv._zz_215_[9]
.sym 107596 VexRiscv._zz_163_[9]
.sym 107597 $abc$40840$n4365
.sym 107599 $abc$40840$n4596_1
.sym 107600 $abc$40840$n4530_1
.sym 107601 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]
.sym 107602 $abc$40840$n4373_1
.sym 107603 VexRiscv._zz_79_[9]
.sym 107604 $abc$40840$n4547_1
.sym 107605 $abc$40840$n4374
.sym 107607 VexRiscv._zz_35_[8]
.sym 107608 $abc$40840$n4970
.sym 107609 $abc$40840$n4938_1
.sym 107611 VexRiscv._zz_79_[14]
.sym 107615 VexRiscv._zz_79_[9]
.sym 107619 VexRiscv._zz_35_[13]
.sym 107620 $abc$40840$n4990_1
.sym 107621 $abc$40840$n4938_1
.sym 107623 VexRiscv._zz_215_[4]
.sym 107624 VexRiscv._zz_163_[4]
.sym 107625 $abc$40840$n4365
.sym 107627 VexRiscv._zz_214_[4]
.sym 107628 VexRiscv._zz_163_[4]
.sym 107629 $abc$40840$n6782_1
.sym 107631 VexRiscv._zz_215_[1]
.sym 107632 VexRiscv._zz_163_[1]
.sym 107633 $abc$40840$n4365
.sym 107635 VexRiscv._zz_215_[6]
.sym 107636 VexRiscv._zz_163_[6]
.sym 107637 $abc$40840$n4365
.sym 107639 VexRiscv._zz_79_[4]
.sym 107643 VexRiscv._zz_79_[4]
.sym 107644 $abc$40840$n4447_1
.sym 107645 $abc$40840$n4374
.sym 107647 VexRiscv._zz_79_[10]
.sym 107651 VexRiscv._zz_35_[8]
.sym 107652 $abc$40840$n4527_1
.sym 107653 $abc$40840$n4378
.sym 107655 $abc$40840$n2477
.sym 107659 basesoc_dat_w[1]
.sym 107660 $abc$40840$n3864
.sym 107661 sys_rst
.sym 107662 $abc$40840$n2477
.sym 107663 VexRiscv._zz_79_[10]
.sym 107664 $abc$40840$n4564_1
.sym 107665 $abc$40840$n4374
.sym 107667 VexRiscv._zz_215_[10]
.sym 107668 VexRiscv._zz_163_[10]
.sym 107669 $abc$40840$n4365
.sym 107671 VexRiscv._zz_214_[10]
.sym 107672 VexRiscv._zz_163_[10]
.sym 107673 $abc$40840$n6782_1
.sym 107675 $abc$40840$n4566_1
.sym 107676 $abc$40840$n4530_1
.sym 107677 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]
.sym 107678 $abc$40840$n4373_1
.sym 107679 $abc$40840$n4979_1
.sym 107680 VexRiscv._zz_79_[10]
.sym 107681 $abc$40840$n6779
.sym 107683 VexRiscv.memory_MulDivIterativePlugin_div_result[13]
.sym 107684 $abc$40840$n4283
.sym 107685 VexRiscv.memory_arbitration_isValid
.sym 107686 VexRiscv.execute_to_memory_IS_DIV
.sym 107687 VexRiscv.memory_MulDivIterativePlugin_div_result[18]
.sym 107688 $abc$40840$n4298_1
.sym 107689 VexRiscv.memory_arbitration_isValid
.sym 107690 VexRiscv.execute_to_memory_IS_DIV
.sym 107691 VexRiscv._zz_35_[10]
.sym 107692 $abc$40840$n4978_1
.sym 107693 $abc$40840$n4938_1
.sym 107695 VexRiscv._zz_79_[30]
.sym 107699 basesoc_vexriscv_ibus_adr[14]
.sym 107700 basesoc_vexriscv_dbus_adr[14]
.sym 107701 grant
.sym 107703 VexRiscv.memory_MulDivIterativePlugin_div_result[24]
.sym 107704 $abc$40840$n4316_1
.sym 107705 VexRiscv.memory_arbitration_isValid
.sym 107706 VexRiscv.execute_to_memory_IS_DIV
.sym 107707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 107708 $abc$40840$n4299
.sym 107709 $abc$40840$n3647_1
.sym 107711 $abc$40840$n4894
.sym 107712 $abc$40840$n4897_1
.sym 107713 VexRiscv._zz_35_[30]
.sym 107714 $abc$40840$n4378
.sym 107715 VexRiscv._zz_215_[30]
.sym 107716 VexRiscv._zz_163_[30]
.sym 107717 $abc$40840$n4374
.sym 107718 $abc$40840$n4365
.sym 107719 VexRiscv._zz_79_[30]
.sym 107720 $abc$40840$n6779
.sym 107723 VexRiscv._zz_214_[30]
.sym 107724 VexRiscv._zz_163_[30]
.sym 107725 $abc$40840$n6779
.sym 107726 $abc$40840$n6782_1
.sym 107727 $abc$40840$n4378
.sym 107728 VexRiscv._zz_35_[24]
.sym 107729 $abc$40840$n4796
.sym 107731 VexRiscv.memory_MulDivIterativePlugin_div_result[19]
.sym 107732 $abc$40840$n4301_1
.sym 107733 VexRiscv.memory_arbitration_isValid
.sym 107734 VexRiscv.execute_to_memory_IS_DIV
.sym 107735 VexRiscv._zz_35_[24]
.sym 107736 $abc$40840$n5034_1
.sym 107737 $abc$40840$n4938_1
.sym 107739 $abc$40840$n5059
.sym 107740 $abc$40840$n5058_1
.sym 107741 VexRiscv._zz_35_[30]
.sym 107742 $abc$40840$n4938_1
.sym 107743 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 107744 $abc$40840$n4302
.sym 107745 $abc$40840$n3647_1
.sym 107747 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 107751 VexRiscv._zz_129_[5]
.sym 107752 VexRiscv.decode_to_execute_RS2[13]
.sym 107753 VexRiscv._zz_170_[0]
.sym 107754 VexRiscv._zz_170_[1]
.sym 107755 VexRiscv._zz_129_[0]
.sym 107759 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 107763 VexRiscv._zz_215_[31]
.sym 107764 VexRiscv._zz_163_[31]
.sym 107765 $abc$40840$n4365
.sym 107767 VexRiscv._zz_214_[31]
.sym 107768 VexRiscv._zz_163_[31]
.sym 107769 $abc$40840$n6782_1
.sym 107771 $abc$40840$n4378
.sym 107772 VexRiscv._zz_35_[22]
.sym 107773 $abc$40840$n4764_1
.sym 107775 VexRiscv._zz_35_[22]
.sym 107776 $abc$40840$n5026
.sym 107777 $abc$40840$n4938_1
.sym 107779 VexRiscv._zz_129_[0]
.sym 107780 VexRiscv.decode_to_execute_RS2[8]
.sym 107781 VexRiscv._zz_170_[0]
.sym 107782 VexRiscv._zz_170_[1]
.sym 107783 VexRiscv._zz_215_[21]
.sym 107784 VexRiscv._zz_163_[21]
.sym 107785 $abc$40840$n4374
.sym 107786 $abc$40840$n4365
.sym 107787 VexRiscv._zz_214_[21]
.sym 107788 VexRiscv._zz_163_[21]
.sym 107789 $abc$40840$n6779
.sym 107790 $abc$40840$n6782_1
.sym 107791 VexRiscv._zz_79_[21]
.sym 107792 $abc$40840$n4374
.sym 107795 VexRiscv._zz_79_[21]
.sym 107796 $abc$40840$n6779
.sym 107799 $abc$40840$n5063
.sym 107800 VexRiscv._zz_79_[31]
.sym 107801 $abc$40840$n6779
.sym 107803 VexRiscv._zz_321_[17]
.sym 107804 $abc$40840$n5335
.sym 107805 $abc$40840$n233
.sym 107807 $abc$40840$n4913_1
.sym 107808 VexRiscv._zz_79_[31]
.sym 107809 $abc$40840$n4374
.sym 107811 VexRiscv._zz_321_[16]
.sym 107812 $abc$40840$n5332
.sym 107813 $abc$40840$n233
.sym 107815 basesoc_uart_rx_fifo_wrport_we
.sym 107819 $abc$40840$n5023_1
.sym 107820 $abc$40840$n5022_1
.sym 107821 VexRiscv._zz_35_[21]
.sym 107822 $abc$40840$n4938_1
.sym 107823 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 107824 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 107825 VexRiscv.CsrPlugin_hadException
.sym 107827 VexRiscv._zz_35_[31]
.sym 107828 $abc$40840$n4910
.sym 107829 $abc$40840$n4378
.sym 107831 VexRiscv._zz_35_[31]
.sym 107832 $abc$40840$n5062
.sym 107833 $abc$40840$n4938_1
.sym 107836 VexRiscv._zz_197_
.sym 107837 $abc$40840$n5670
.sym 107839 VexRiscv._zz_321_[16]
.sym 107843 $abc$40840$n4748_1
.sym 107844 $abc$40840$n4751_1
.sym 107845 VexRiscv._zz_35_[21]
.sym 107846 $abc$40840$n4378
.sym 107847 VexRiscv._zz_197_
.sym 107848 VexRiscv.decode_to_execute_RS2[12]
.sym 107851 VexRiscv._zz_197_
.sym 107852 VexRiscv._zz_129_[0]
.sym 107855 VexRiscv._zz_197_
.sym 107856 VexRiscv.decode_to_execute_RS2[8]
.sym 107859 VexRiscv._zz_194_[19]
.sym 107860 VexRiscv._zz_194_[20]
.sym 107861 VexRiscv._zz_311_
.sym 107863 VexRiscv._zz_197_
.sym 107864 VexRiscv.decode_to_execute_RS2[13]
.sym 107867 VexRiscv._zz_197_
.sym 107868 VexRiscv.decode_to_execute_RS2[11]
.sym 107871 $abc$40840$n5636_1
.sym 107872 $abc$40840$n5635
.sym 107873 VexRiscv._zz_319_
.sym 107875 $abc$40840$n5615
.sym 107876 $abc$40840$n5614_1
.sym 107877 VexRiscv._zz_319_
.sym 107879 VexRiscv._zz_197_
.sym 107880 VexRiscv._zz_129_[2]
.sym 107883 VexRiscv._zz_197_
.sym 107884 VexRiscv._zz_129_[5]
.sym 107887 VexRiscv._zz_197_
.sym 107888 VexRiscv._zz_129_[1]
.sym 107891 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 107895 VexRiscv._zz_197_
.sym 107896 VexRiscv._zz_129_[6]
.sym 107899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 107903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 107907 VexRiscv._zz_197_
.sym 107908 VexRiscv.decode_to_execute_RS2[20]
.sym 107911 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 107912 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 107913 $abc$40840$n235
.sym 107914 VexRiscv._zz_192_
.sym 107915 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 107916 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 107917 $abc$40840$n235
.sym 107918 VexRiscv._zz_192_
.sym 107919 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 107923 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 107927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 107931 VexRiscv._zz_288_[19]
.sym 107932 VexRiscv._zz_151_[19]
.sym 107933 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 107935 VexRiscv._zz_197_
.sym 107936 VexRiscv.decode_to_execute_RS2[30]
.sym 107939 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 107944 basesoc_vexriscv_ibus_adr[0]
.sym 107949 basesoc_vexriscv_ibus_adr[1]
.sym 107953 basesoc_vexriscv_ibus_adr[2]
.sym 107954 $auto$alumacc.cc:474:replace_alu$4069.C[2]
.sym 107955 $abc$40840$n3283
.sym 107956 $abc$40840$n4980
.sym 107960 $PACKER_VCC_NET
.sym 107961 basesoc_vexriscv_ibus_adr[0]
.sym 107963 $abc$40840$n4726_1
.sym 107964 $abc$40840$n6741_1
.sym 107965 $abc$40840$n3932
.sym 107967 $abc$40840$n4725_1
.sym 107968 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 107969 VexRiscv._zz_47_[0]
.sym 107970 VexRiscv._zz_47_[1]
.sym 107971 $abc$40840$n4110
.sym 107972 VexRiscv._zz_49_[0]
.sym 107973 VexRiscv._zz_49_[1]
.sym 107974 VexRiscv._zz_151_[19]
.sym 107975 $abc$40840$n6683_1
.sym 107976 $abc$40840$n3932
.sym 107977 $abc$40840$n6684_1
.sym 107979 VexRiscv._zz_170_[1]
.sym 107980 $abc$40840$n4208
.sym 107981 VexRiscv._zz_170_[0]
.sym 107982 VexRiscv._zz_170_[2]
.sym 107983 $abc$40840$n4118
.sym 107984 VexRiscv._zz_151_[31]
.sym 107985 $abc$40840$n4209
.sym 107986 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 107987 VexRiscv.decode_to_execute_RS2[10]
.sym 107988 VexRiscv.decode_to_execute_RS2[11]
.sym 107989 VexRiscv.decode_to_execute_RS2[12]
.sym 107990 VexRiscv.decode_to_execute_RS2[13]
.sym 107991 $abc$40840$n4208
.sym 107992 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 107993 VexRiscv._zz_47_[1]
.sym 107994 VexRiscv._zz_47_[0]
.sym 107995 VexRiscv._zz_288_[31]
.sym 107996 VexRiscv._zz_151_[31]
.sym 107997 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 107999 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[10]
.sym 108003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[20]
.sym 108007 $abc$40840$n4207
.sym 108008 VexRiscv._zz_170_[0]
.sym 108009 VexRiscv._zz_170_[1]
.sym 108010 VexRiscv._zz_32_[0]
.sym 108011 $abc$40840$n4209
.sym 108012 $abc$40840$n4347
.sym 108015 $abc$40840$n4710_1
.sym 108016 $abc$40840$n6739_1
.sym 108017 $abc$40840$n4712_1
.sym 108018 $abc$40840$n3926
.sym 108019 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[19]
.sym 108020 VexRiscv._zz_151_[19]
.sym 108021 VexRiscv.execute_LightShifterPlugin_isActive
.sym 108023 VexRiscv._zz_36_[18]
.sym 108027 VexRiscv._zz_287_[1]
.sym 108028 VexRiscv._zz_32_[1]
.sym 108029 $abc$40840$n6672
.sym 108030 $abc$40840$n6668_1
.sym 108031 $abc$40840$n4207
.sym 108032 VexRiscv._zz_32_[0]
.sym 108033 $abc$40840$n6670_1
.sym 108034 $abc$40840$n6671_1
.sym 108035 VexRiscv._zz_288_[18]
.sym 108036 VexRiscv._zz_151_[18]
.sym 108037 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 108039 $abc$40840$n4168
.sym 108040 VexRiscv._zz_49_[0]
.sym 108041 VexRiscv._zz_49_[1]
.sym 108042 VexRiscv._zz_151_[18]
.sym 108043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 108044 $abc$40840$n4347
.sym 108051 $abc$40840$n4711_1
.sym 108052 $abc$40840$n4678
.sym 108053 $abc$40840$n4361_1
.sym 108054 $abc$40840$n3932
.sym 108055 sys_rst
.sym 108056 basesoc_dat_w[4]
.sym 108059 $abc$40840$n4345
.sym 108060 $abc$40840$n6738_1
.sym 108061 $abc$40840$n3932
.sym 108062 $abc$40840$n4708_1
.sym 108063 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 108068 $PACKER_VCC_NET
.sym 108069 basesoc_uart_rx_fifo_level0[0]
.sym 108072 basesoc_uart_rx_fifo_level0[0]
.sym 108077 basesoc_uart_rx_fifo_level0[1]
.sym 108081 basesoc_uart_rx_fifo_level0[2]
.sym 108082 $auto$alumacc.cc:474:replace_alu$4045.C[2]
.sym 108085 basesoc_uart_rx_fifo_level0[3]
.sym 108086 $auto$alumacc.cc:474:replace_alu$4045.C[3]
.sym 108089 basesoc_uart_rx_fifo_level0[4]
.sym 108090 $auto$alumacc.cc:474:replace_alu$4045.C[4]
.sym 108091 $PACKER_GND_NET
.sym 108095 $PACKER_VCC_NET
.sym 108099 $abc$40840$n3283
.sym 108100 basesoc_vexriscv_ibus_adr[0]
.sym 108101 $abc$40840$n4980
.sym 108104 basesoc_uart_rx_fifo_consume[0]
.sym 108109 basesoc_uart_rx_fifo_consume[1]
.sym 108113 basesoc_uart_rx_fifo_consume[2]
.sym 108114 $auto$alumacc.cc:474:replace_alu$4078.C[2]
.sym 108117 basesoc_uart_rx_fifo_consume[3]
.sym 108118 $auto$alumacc.cc:474:replace_alu$4078.C[3]
.sym 108120 $PACKER_VCC_NET
.sym 108121 basesoc_uart_rx_fifo_consume[0]
.sym 108123 VexRiscv._zz_47_[0]
.sym 108124 VexRiscv._zz_47_[1]
.sym 108127 user_led2
.sym 108128 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 108129 basesoc_adr[1]
.sym 108130 basesoc_adr[0]
.sym 108163 basesoc_dat_w[2]
.sym 108183 VexRiscv._zz_41_[9]
.sym 108219 $abc$40840$n6452_1
.sym 108220 $abc$40840$n6100_1
.sym 108223 basesoc_dat_w[2]
.sym 108251 $abc$40840$n2490
.sym 108263 $abc$40840$n3855
.sym 108264 $abc$40840$n3731
.sym 108265 basesoc_we
.sym 108267 eventmanager_status_w[2]
.sym 108268 eventsourceprocess2_old_trigger
.sym 108271 eventmanager_status_w[2]
.sym 108275 basesoc_dat_w[2]
.sym 108276 $abc$40840$n3864
.sym 108277 sys_rst
.sym 108278 $abc$40840$n2490
.sym 108279 array_muxed1[2]
.sym 108291 basesoc_uart_tx_fifo_wrport_we
.sym 108295 eventmanager_pending_w[2]
.sym 108296 $abc$40840$n3731
.sym 108297 $abc$40840$n6096_1
.sym 108299 $abc$40840$n6434
.sym 108300 $abc$40840$n6435
.sym 108301 $abc$40840$n6436
.sym 108303 eventmanager_status_w[2]
.sym 108304 $abc$40840$n3734
.sym 108305 $abc$40840$n6095
.sym 108306 $abc$40840$n3855
.sym 108307 $abc$40840$n6440
.sym 108308 $abc$40840$n6438
.sym 108311 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 108312 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 108313 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 108314 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 108315 array_muxed0[4]
.sym 108319 array_muxed0[1]
.sym 108323 array_muxed0[2]
.sym 108327 basesoc_adr[2]
.sym 108328 $abc$40840$n3710
.sym 108331 basesoc_uart_eventmanager_status_w[0]
.sym 108332 $abc$40840$n3709_1
.sym 108333 $abc$40840$n3786_1
.sym 108335 basesoc_adr[4]
.sym 108336 $abc$40840$n3734
.sym 108337 basesoc_adr[3]
.sym 108338 basesoc_adr[2]
.sym 108339 basesoc_dat_w[2]
.sym 108343 basesoc_dat_w[4]
.sym 108347 basesoc_adr[4]
.sym 108348 $abc$40840$n3710
.sym 108349 basesoc_adr[3]
.sym 108350 basesoc_adr[2]
.sym 108351 basesoc_adr[3]
.sym 108352 $abc$40840$n3710
.sym 108353 basesoc_adr[2]
.sym 108355 basesoc_adr[4]
.sym 108356 $abc$40840$n3834
.sym 108359 basesoc_adr[4]
.sym 108360 basesoc_adr[2]
.sym 108361 basesoc_adr[3]
.sym 108362 $abc$40840$n3734
.sym 108363 basesoc_dat_w[7]
.sym 108367 $abc$40840$n3787_1
.sym 108368 basesoc_we
.sym 108371 basesoc_dat_w[1]
.sym 108375 $abc$40840$n3812
.sym 108376 $abc$40840$n3836
.sym 108377 sys_rst
.sym 108379 basesoc_adr[3]
.sym 108380 $abc$40840$n3709_1
.sym 108383 $abc$40840$n3709_1
.sym 108384 basesoc_adr[3]
.sym 108387 $abc$40840$n3727_1
.sym 108388 basesoc_ctrl_storage[15]
.sym 108389 $abc$40840$n3725
.sym 108390 basesoc_ctrl_storage[7]
.sym 108391 $abc$40840$n3709_1
.sym 108392 $abc$40840$n3787_1
.sym 108393 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 108395 $abc$40840$n3909
.sym 108396 $abc$40840$n3710
.sym 108397 csrbankarray_csrbank2_dat0_w[7]
.sym 108399 $abc$40840$n3709_1
.sym 108400 $abc$40840$n3787_1
.sym 108401 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 108403 $abc$40840$n3709_1
.sym 108404 $abc$40840$n3787_1
.sym 108405 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 108407 basesoc_adr[4]
.sym 108408 $abc$40840$n3733_1
.sym 108411 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 108412 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 108413 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 108414 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 108415 $abc$40840$n3709_1
.sym 108416 $abc$40840$n3787_1
.sym 108417 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 108419 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 108420 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 108421 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 108423 $abc$40840$n5974
.sym 108424 $abc$40840$n5971
.sym 108425 $abc$40840$n3813
.sym 108427 $abc$40840$n154
.sym 108431 eventmanager_status_w[0]
.sym 108435 $abc$40840$n3709_1
.sym 108436 $abc$40840$n3787_1
.sym 108437 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 108439 eventmanager_status_w[0]
.sym 108440 eventsourceprocess0_old_trigger
.sym 108443 $abc$40840$n6440
.sym 108444 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 108445 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 108446 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 108447 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 108448 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 108449 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 108450 $abc$40840$n6439
.sym 108451 $abc$40840$n3709_1
.sym 108452 $abc$40840$n3787_1
.sym 108453 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 108455 VexRiscv._zz_193_[13]
.sym 108456 VexRiscv._zz_321_[0]
.sym 108459 $abc$40840$n6687_1
.sym 108460 $abc$40840$n4372
.sym 108461 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[0]
.sym 108462 $abc$40840$n4373_1
.sym 108463 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 108464 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 108465 $abc$40840$n4531_1
.sym 108466 $abc$40840$n4441_1
.sym 108467 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 108468 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 108469 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 108470 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 108471 basesoc_we
.sym 108472 $abc$40840$n3758
.sym 108473 $abc$40840$n3710
.sym 108474 sys_rst
.sym 108475 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 108476 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 108477 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 108478 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 108479 $abc$40840$n6700
.sym 108480 $abc$40840$n4419_1
.sym 108481 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]
.sym 108482 $abc$40840$n4373_1
.sym 108483 basesoc_ctrl_reset_reset_r
.sym 108487 $abc$40840$n4662
.sym 108488 $abc$40840$n4531_1
.sym 108491 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 108492 $abc$40840$n4251
.sym 108493 $abc$40840$n3647_1
.sym 108495 $abc$40840$n6718_1
.sym 108496 VexRiscv._zz_50_[14]
.sym 108497 $abc$40840$n4531_1
.sym 108499 $abc$40840$n4549_1
.sym 108500 $abc$40840$n4530_1
.sym 108501 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]
.sym 108502 $abc$40840$n4373_1
.sym 108503 VexRiscv._zz_35_[2]
.sym 108507 VexRiscv._zz_35_[9]
.sym 108511 VexRiscv._zz_35_[0]
.sym 108515 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]
.sym 108516 $abc$40840$n6718_1
.sym 108517 $abc$40840$n4373_1
.sym 108519 VexRiscv.memory_MulDivIterativePlugin_div_result[0]
.sym 108520 $abc$40840$n4243
.sym 108521 VexRiscv.memory_arbitration_isValid
.sym 108522 VexRiscv.execute_to_memory_IS_DIV
.sym 108523 $abc$40840$n4645
.sym 108524 $abc$40840$n4530_1
.sym 108525 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]
.sym 108526 $abc$40840$n4373_1
.sym 108527 VexRiscv.memory_MulDivIterativePlugin_div_result[2]
.sym 108528 $abc$40840$n4250_1
.sym 108529 VexRiscv.memory_arbitration_isValid
.sym 108530 VexRiscv.execute_to_memory_IS_DIV
.sym 108531 basesoc_timer0_eventmanager_storage
.sym 108532 basesoc_timer0_eventmanager_pending_w
.sym 108535 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 108536 $abc$40840$n4244_1
.sym 108537 $abc$40840$n3647_1
.sym 108539 VexRiscv._zz_214_[14]
.sym 108540 VexRiscv._zz_163_[14]
.sym 108541 $abc$40840$n6782_1
.sym 108543 $abc$40840$n4995_1
.sym 108544 VexRiscv._zz_79_[14]
.sym 108545 $abc$40840$n6779
.sym 108547 $abc$40840$n4975
.sym 108548 VexRiscv._zz_79_[9]
.sym 108549 $abc$40840$n6779
.sym 108551 VexRiscv._zz_35_[14]
.sym 108555 VexRiscv._zz_35_[12]
.sym 108559 VexRiscv._zz_215_[14]
.sym 108560 VexRiscv._zz_163_[14]
.sym 108561 $abc$40840$n4365
.sym 108563 VexRiscv._zz_35_[9]
.sym 108564 $abc$40840$n4546_1
.sym 108565 $abc$40840$n4378
.sym 108567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 108568 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 108569 $abc$40840$n3993
.sym 108571 VexRiscv._zz_79_[14]
.sym 108572 $abc$40840$n4643
.sym 108573 $abc$40840$n4374
.sym 108575 $abc$40840$n4613_1
.sym 108576 $abc$40840$n4530_1
.sym 108577 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]
.sym 108578 $abc$40840$n4373_1
.sym 108579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 108580 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 108581 $abc$40840$n3993
.sym 108583 VexRiscv._zz_214_[12]
.sym 108584 VexRiscv._zz_163_[12]
.sym 108585 $abc$40840$n6782_1
.sym 108587 VexRiscv._zz_79_[12]
.sym 108588 $abc$40840$n4611_1
.sym 108589 $abc$40840$n4374
.sym 108591 $abc$40840$n4987_1
.sym 108592 VexRiscv._zz_79_[12]
.sym 108593 $abc$40840$n6779
.sym 108595 VexRiscv._zz_215_[12]
.sym 108596 VexRiscv._zz_163_[12]
.sym 108597 $abc$40840$n4365
.sym 108599 $abc$40840$n4955_1
.sym 108600 VexRiscv._zz_79_[4]
.sym 108601 $abc$40840$n6779
.sym 108603 VexRiscv._zz_79_[1]
.sym 108604 $abc$40840$n4394_1
.sym 108605 $abc$40840$n4374
.sym 108607 VexRiscv._zz_79_[12]
.sym 108611 VexRiscv._zz_79_[6]
.sym 108612 $abc$40840$n4489_1
.sym 108613 $abc$40840$n4374
.sym 108615 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 108619 VexRiscv._zz_215_[3]
.sym 108620 VexRiscv._zz_163_[3]
.sym 108621 $abc$40840$n4365
.sym 108623 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 108624 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 108625 $abc$40840$n3993
.sym 108627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 108628 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 108629 $abc$40840$n3993
.sym 108631 VexRiscv._zz_79_[3]
.sym 108632 $abc$40840$n4438_1
.sym 108633 $abc$40840$n4374
.sym 108635 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 108636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 108637 $abc$40840$n3993
.sym 108639 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 108640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 108641 $abc$40840$n3993
.sym 108643 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 108644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 108645 $abc$40840$n3993
.sym 108647 VexRiscv.memory_MulDivIterativePlugin_div_result[28]
.sym 108648 $abc$40840$n4328_1
.sym 108649 VexRiscv.memory_arbitration_isValid
.sym 108650 VexRiscv.execute_to_memory_IS_DIV
.sym 108651 VexRiscv._zz_215_[15]
.sym 108652 VexRiscv._zz_163_[15]
.sym 108653 $abc$40840$n4365
.sym 108655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 108656 $abc$40840$n4329
.sym 108657 $abc$40840$n3647_1
.sym 108659 VexRiscv.execute_to_memory_INSTRUCTION[14]
.sym 108663 VexRiscv._zz_35_[10]
.sym 108664 $abc$40840$n4563_1
.sym 108665 $abc$40840$n4378
.sym 108667 $abc$40840$n4661
.sym 108668 $abc$40840$n4530_1
.sym 108669 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]
.sym 108670 $abc$40840$n4373_1
.sym 108671 VexRiscv._zz_35_[15]
.sym 108675 VexRiscv._zz_214_[15]
.sym 108676 VexRiscv._zz_163_[15]
.sym 108677 $abc$40840$n6782_1
.sym 108679 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 108680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 108681 $abc$40840$n3993
.sym 108683 VexRiscv._zz_35_[15]
.sym 108684 $abc$40840$n4658
.sym 108685 $abc$40840$n4378
.sym 108687 VexRiscv._zz_215_[25]
.sym 108688 VexRiscv._zz_163_[25]
.sym 108689 $abc$40840$n4365
.sym 108691 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 108692 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 108693 $abc$40840$n3993
.sym 108695 VexRiscv._zz_79_[15]
.sym 108696 $abc$40840$n4659
.sym 108697 $abc$40840$n4374
.sym 108699 $abc$40840$n4999
.sym 108700 VexRiscv._zz_79_[15]
.sym 108701 $abc$40840$n6779
.sym 108703 $abc$40840$n4782_1
.sym 108704 $abc$40840$n4667
.sym 108705 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]
.sym 108706 $abc$40840$n4373_1
.sym 108707 VexRiscv._zz_79_[15]
.sym 108711 VexRiscv._zz_79_[23]
.sym 108712 $abc$40840$n4374
.sym 108715 VexRiscv._zz_214_[23]
.sym 108716 VexRiscv._zz_163_[23]
.sym 108717 $abc$40840$n6779
.sym 108718 $abc$40840$n6782_1
.sym 108719 VexRiscv._zz_215_[23]
.sym 108720 VexRiscv._zz_163_[23]
.sym 108721 $abc$40840$n4374
.sym 108722 $abc$40840$n4365
.sym 108723 $abc$40840$n4780_1
.sym 108724 $abc$40840$n4783_1
.sym 108725 VexRiscv._zz_35_[23]
.sym 108726 $abc$40840$n4378
.sym 108727 VexRiscv._zz_79_[23]
.sym 108728 $abc$40840$n6779
.sym 108731 VexRiscv._zz_79_[25]
.sym 108735 VexRiscv._zz_214_[25]
.sym 108736 VexRiscv._zz_163_[25]
.sym 108737 $abc$40840$n6782_1
.sym 108739 VexRiscv._zz_79_[23]
.sym 108743 VexRiscv.memory_MulDivIterativePlugin_div_result[26]
.sym 108744 $abc$40840$n4322_1
.sym 108745 VexRiscv.memory_arbitration_isValid
.sym 108746 VexRiscv.execute_to_memory_IS_DIV
.sym 108747 VexRiscv._zz_197_
.sym 108748 VexRiscv.decode_to_execute_RS2[28]
.sym 108751 VexRiscv._zz_35_[23]
.sym 108755 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 108756 $abc$40840$n4323
.sym 108757 $abc$40840$n3647_1
.sym 108759 VexRiscv._zz_197_
.sym 108760 VexRiscv._zz_129_[4]
.sym 108763 VexRiscv._zz_35_[21]
.sym 108767 $abc$40840$n5031_1
.sym 108768 $abc$40840$n5030
.sym 108769 VexRiscv._zz_35_[23]
.sym 108770 $abc$40840$n4938_1
.sym 108771 VexRiscv._zz_35_[26]
.sym 108776 VexRiscv._zz_197_
.sym 108777 $abc$40840$n5670
.sym 108781 $abc$40840$n5672
.sym 108782 $auto$alumacc.cc:474:replace_alu$4075.C[1]
.sym 108785 $abc$40840$n5674
.sym 108786 $auto$alumacc.cc:474:replace_alu$4075.C[2]
.sym 108789 $abc$40840$n5676
.sym 108790 $auto$alumacc.cc:474:replace_alu$4075.C[3]
.sym 108793 $abc$40840$n5678
.sym 108794 $auto$alumacc.cc:474:replace_alu$4075.C[4]
.sym 108797 $abc$40840$n5680
.sym 108798 $auto$alumacc.cc:474:replace_alu$4075.C[5]
.sym 108801 $abc$40840$n5682
.sym 108802 $auto$alumacc.cc:474:replace_alu$4075.C[6]
.sym 108805 $abc$40840$n5684
.sym 108806 $auto$alumacc.cc:474:replace_alu$4075.C[7]
.sym 108809 $abc$40840$n5686
.sym 108810 $auto$alumacc.cc:474:replace_alu$4075.C[8]
.sym 108813 $abc$40840$n5688
.sym 108814 $auto$alumacc.cc:474:replace_alu$4075.C[9]
.sym 108817 $abc$40840$n5690
.sym 108818 $auto$alumacc.cc:474:replace_alu$4075.C[10]
.sym 108821 $abc$40840$n5692
.sym 108822 $auto$alumacc.cc:474:replace_alu$4075.C[11]
.sym 108825 $abc$40840$n5694
.sym 108826 $auto$alumacc.cc:474:replace_alu$4075.C[12]
.sym 108829 $abc$40840$n5696
.sym 108830 $auto$alumacc.cc:474:replace_alu$4075.C[13]
.sym 108833 $abc$40840$n5698
.sym 108834 $auto$alumacc.cc:474:replace_alu$4075.C[14]
.sym 108837 $abc$40840$n5700
.sym 108838 $auto$alumacc.cc:474:replace_alu$4075.C[15]
.sym 108841 $abc$40840$n5702
.sym 108842 $auto$alumacc.cc:474:replace_alu$4075.C[16]
.sym 108845 $abc$40840$n5704
.sym 108846 $auto$alumacc.cc:474:replace_alu$4075.C[17]
.sym 108849 $abc$40840$n5706
.sym 108850 $auto$alumacc.cc:474:replace_alu$4075.C[18]
.sym 108853 $abc$40840$n5708
.sym 108854 $auto$alumacc.cc:474:replace_alu$4075.C[19]
.sym 108857 $abc$40840$n5710
.sym 108858 $auto$alumacc.cc:474:replace_alu$4075.C[20]
.sym 108861 $abc$40840$n5712
.sym 108862 $auto$alumacc.cc:474:replace_alu$4075.C[21]
.sym 108865 $abc$40840$n5714
.sym 108866 $auto$alumacc.cc:474:replace_alu$4075.C[22]
.sym 108869 $abc$40840$n5716
.sym 108870 $auto$alumacc.cc:474:replace_alu$4075.C[23]
.sym 108873 $abc$40840$n5718
.sym 108874 $auto$alumacc.cc:474:replace_alu$4075.C[24]
.sym 108877 $abc$40840$n5720
.sym 108878 $auto$alumacc.cc:474:replace_alu$4075.C[25]
.sym 108881 $abc$40840$n5722
.sym 108882 $auto$alumacc.cc:474:replace_alu$4075.C[26]
.sym 108885 $abc$40840$n5724
.sym 108886 $auto$alumacc.cc:474:replace_alu$4075.C[27]
.sym 108889 $abc$40840$n5726
.sym 108890 $auto$alumacc.cc:474:replace_alu$4075.C[28]
.sym 108893 $abc$40840$n5728
.sym 108894 $auto$alumacc.cc:474:replace_alu$4075.C[29]
.sym 108897 $abc$40840$n5730
.sym 108898 $auto$alumacc.cc:474:replace_alu$4075.C[30]
.sym 108901 $abc$40840$n5732
.sym 108902 $auto$alumacc.cc:474:replace_alu$4075.C[31]
.sym 108903 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 108907 VexRiscv._zz_197_
.sym 108908 VexRiscv.decode_to_execute_RS2[27]
.sym 108911 VexRiscv._zz_197_
.sym 108912 VexRiscv.decode_to_execute_RS2[17]
.sym 108915 VexRiscv._zz_129_[2]
.sym 108919 VexRiscv._zz_197_
.sym 108920 VexRiscv.decode_to_execute_RS2[24]
.sym 108923 VexRiscv._zz_197_
.sym 108924 VexRiscv.decode_to_execute_RS2[29]
.sym 108927 VexRiscv._zz_197_
.sym 108928 VexRiscv.decode_to_execute_RS2[26]
.sym 108931 VexRiscv._zz_129_[7]
.sym 108935 VexRiscv.decode_to_execute_RS2[18]
.sym 108936 VexRiscv.decode_to_execute_RS2[19]
.sym 108937 VexRiscv.decode_to_execute_RS2[20]
.sym 108938 VexRiscv.decode_to_execute_RS2[21]
.sym 108939 VexRiscv.decode_to_execute_RS2[26]
.sym 108940 VexRiscv.decode_to_execute_RS2[27]
.sym 108941 VexRiscv.decode_to_execute_RS2[28]
.sym 108942 VexRiscv.decode_to_execute_RS2[29]
.sym 108943 $abc$40840$n4073
.sym 108944 $abc$40840$n4074
.sym 108947 VexRiscv.decode_to_execute_RS2[14]
.sym 108948 VexRiscv.decode_to_execute_RS2[15]
.sym 108949 VexRiscv.decode_to_execute_RS2[16]
.sym 108950 VexRiscv.decode_to_execute_RS2[17]
.sym 108951 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 108952 VexRiscv.decode_to_execute_RS2[31]
.sym 108955 $abc$40840$n4069
.sym 108956 $abc$40840$n4077
.sym 108957 $abc$40840$n4078
.sym 108958 $abc$40840$n4079
.sym 108959 VexRiscv.decode_to_execute_RS2[8]
.sym 108960 VexRiscv._zz_129_[0]
.sym 108961 VexRiscv._zz_170_[1]
.sym 108962 VexRiscv._zz_170_[0]
.sym 108963 VexRiscv.decode_to_execute_RS2[24]
.sym 108964 VexRiscv._zz_170_[1]
.sym 108965 $abc$40840$n5864_1
.sym 108967 $abc$40840$n5049_1
.sym 108968 VexRiscv._zz_36_[28]
.sym 108969 $abc$40840$n4939
.sym 108971 VexRiscv._zz_36_[26]
.sym 108972 $abc$40840$n4827_1
.sym 108973 $abc$40840$n4379_1
.sym 108975 VexRiscv._zz_36_[18]
.sym 108976 $abc$40840$n5009
.sym 108977 $abc$40840$n4939
.sym 108979 $abc$40840$n4347
.sym 108980 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 108981 $abc$40840$n6762
.sym 108982 $abc$40840$n4345
.sym 108983 VexRiscv._zz_36_[26]
.sym 108984 $abc$40840$n5041
.sym 108985 $abc$40840$n4939
.sym 108987 VexRiscv._zz_135_[24]
.sym 108991 VexRiscv.decode_to_execute_RS2[30]
.sym 108992 VexRiscv.decode_to_execute_RS2[31]
.sym 108993 VexRiscv._zz_170_[1]
.sym 108994 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 108995 VexRiscv._zz_36_[28]
.sym 108996 $abc$40840$n4861
.sym 108997 $abc$40840$n4379_1
.sym 108999 VexRiscv._zz_170_[2]
.sym 109003 $abc$40840$n4727_1
.sym 109004 $abc$40840$n4695_1
.sym 109005 $abc$40840$n4361_1
.sym 109007 VexRiscv._zz_36_[28]
.sym 109011 $abc$40840$n4095
.sym 109012 VexRiscv._zz_49_[0]
.sym 109013 VexRiscv._zz_49_[1]
.sym 109014 VexRiscv._zz_151_[28]
.sym 109015 $abc$40840$n4874
.sym 109016 $abc$40840$n6765_1
.sym 109017 $abc$40840$n3926
.sym 109019 VexRiscv._zz_36_[26]
.sym 109023 $abc$40840$n4841
.sym 109024 $abc$40840$n4833
.sym 109025 $abc$40840$n3926
.sym 109027 $abc$40840$n6764
.sym 109028 $abc$40840$n6763_1
.sym 109029 $abc$40840$n3932
.sym 109031 basesoc_timer0_value[30]
.sym 109035 basesoc_timer0_value[18]
.sym 109039 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 109040 VexRiscv._zz_151_[18]
.sym 109041 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109043 sys_rst
.sym 109044 basesoc_uart_rx_fifo_do_read
.sym 109045 basesoc_uart_rx_fifo_wrport_we
.sym 109048 basesoc_uart_rx_fifo_level0[0]
.sym 109050 $PACKER_VCC_NET
.sym 109051 VexRiscv._zz_151_[31]
.sym 109052 $abc$40840$n4118
.sym 109053 $abc$40840$n4917_1
.sym 109055 $abc$40840$n4873_1
.sym 109056 $abc$40840$n4840_1
.sym 109057 $abc$40840$n4361_1
.sym 109059 $abc$40840$n4919_1
.sym 109060 $abc$40840$n4916
.sym 109061 $abc$40840$n4920
.sym 109062 $abc$40840$n3932
.sym 109067 VexRiscv._zz_49_[0]
.sym 109068 $abc$40840$n4117
.sym 109069 VexRiscv._zz_49_[1]
.sym 109070 $abc$40840$n4345
.sym 109079 basesoc_dat_w[2]
.sym 109083 basesoc_ctrl_reset_reset_r
.sym 109087 basesoc_ctrl_reset_reset_r
.sym 109088 $abc$40840$n3864
.sym 109089 sys_rst
.sym 109090 $abc$40840$n2464
.sym 109091 VexRiscv._zz_47_[0]
.sym 109092 VexRiscv._zz_47_[1]
.sym 109103 $abc$40840$n4980
.sym 109111 user_led0
.sym 109112 eventmanager_pending_w[0]
.sym 109113 basesoc_adr[0]
.sym 109114 basesoc_adr[1]
.sym 109119 $abc$40840$n2464
.sym 109175 VexRiscv._zz_129_[4]
.sym 109203 $abc$40840$n2450
.sym 109223 basesoc_timer0_value[9]
.sym 109227 $abc$40840$n2450
.sym 109228 $abc$40840$n3850
.sym 109231 basesoc_timer0_value[2]
.sym 109235 basesoc_ctrl_reset_reset_r
.sym 109236 $abc$40840$n3812
.sym 109237 $abc$40840$n3851
.sym 109238 sys_rst
.sym 109239 basesoc_timer0_value[11]
.sym 109243 basesoc_timer0_value[16]
.sym 109247 basesoc_timer0_value[21]
.sym 109251 basesoc_timer0_value[28]
.sym 109255 basesoc_timer0_value_status[1]
.sym 109256 $abc$40840$n5949
.sym 109257 $abc$40840$n5939
.sym 109258 basesoc_timer0_value_status[25]
.sym 109259 basesoc_timer0_value_status[8]
.sym 109260 $abc$40840$n5948
.sym 109261 $abc$40840$n5947
.sym 109262 basesoc_timer0_value_status[16]
.sym 109263 $abc$40840$n3851
.sym 109264 basesoc_timer0_eventmanager_pending_w
.sym 109267 basesoc_bus_wishbone_dat_r[2]
.sym 109268 slave_sel_r[0]
.sym 109269 spiflash_bus_dat_r[2]
.sym 109270 slave_sel_r[1]
.sym 109271 basesoc_adr[4]
.sym 109272 $abc$40840$n3728
.sym 109273 basesoc_adr[3]
.sym 109274 basesoc_adr[2]
.sym 109275 $abc$40840$n204
.sym 109276 por_rst
.sym 109279 basesoc_bus_wishbone_dat_r[3]
.sym 109280 slave_sel_r[0]
.sym 109281 spiflash_bus_dat_r[3]
.sym 109282 slave_sel_r[1]
.sym 109287 basesoc_adr[1]
.sym 109288 basesoc_adr[0]
.sym 109291 $abc$40840$n11
.sym 109295 basesoc_adr[3]
.sym 109296 basesoc_adr[2]
.sym 109297 $abc$40840$n3731
.sym 109299 basesoc_adr[1]
.sym 109300 basesoc_adr[0]
.sym 109303 basesoc_adr[4]
.sym 109304 basesoc_adr[2]
.sym 109305 basesoc_adr[3]
.sym 109306 $abc$40840$n3728
.sym 109307 basesoc_we
.sym 109308 $abc$40840$n3711
.sym 109309 $abc$40840$n3725
.sym 109310 sys_rst
.sym 109311 basesoc_adr[1]
.sym 109312 basesoc_adr[0]
.sym 109315 basesoc_adr[0]
.sym 109316 basesoc_adr[1]
.sym 109319 $abc$40840$n5949
.sym 109320 basesoc_timer0_value_status[2]
.sym 109321 $abc$40840$n5948
.sym 109322 basesoc_timer0_value_status[10]
.sym 109323 basesoc_dat_w[7]
.sym 109327 basesoc_adr[3]
.sym 109328 basesoc_adr[2]
.sym 109329 $abc$40840$n3728
.sym 109331 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 109332 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 109333 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 109335 basesoc_ctrl_reset_reset_r
.sym 109339 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 109340 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 109341 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 109343 basesoc_timer0_value_status[13]
.sym 109344 $abc$40840$n5948
.sym 109345 $abc$40840$n5947
.sym 109346 basesoc_timer0_value_status[21]
.sym 109347 $abc$40840$n5939
.sym 109348 basesoc_timer0_value_status[28]
.sym 109351 basesoc_adr[3]
.sym 109352 $abc$40840$n3728
.sym 109353 basesoc_adr[2]
.sym 109355 basesoc_vexriscv_ibus_adr[13]
.sym 109356 basesoc_vexriscv_dbus_adr[13]
.sym 109357 grant
.sym 109359 basesoc_we
.sym 109360 $abc$40840$n3708
.sym 109361 $abc$40840$n3711
.sym 109362 sys_rst
.sym 109363 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 109364 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 109365 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 109366 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 109367 $abc$40840$n11
.sym 109371 $abc$40840$n9
.sym 109375 basesoc_we
.sym 109376 $abc$40840$n3711
.sym 109377 $abc$40840$n3727_1
.sym 109378 sys_rst
.sym 109379 basesoc_ctrl_storage[1]
.sym 109380 $abc$40840$n3725
.sym 109381 $abc$40840$n6045_1
.sym 109382 $abc$40840$n6046_1
.sym 109384 VexRiscv._zz_316_[0]
.sym 109385 VexRiscv._zz_314_[0]
.sym 109388 VexRiscv._zz_316_[1]
.sym 109389 VexRiscv._zz_314_[1]
.sym 109390 $auto$alumacc.cc:474:replace_alu$4048.C[1]
.sym 109392 VexRiscv._zz_316_[2]
.sym 109393 VexRiscv._zz_314_[2]
.sym 109394 $auto$alumacc.cc:474:replace_alu$4048.C[2]
.sym 109396 VexRiscv._zz_316_[3]
.sym 109397 VexRiscv._zz_314_[3]
.sym 109398 $auto$alumacc.cc:474:replace_alu$4048.C[3]
.sym 109400 VexRiscv._zz_316_[4]
.sym 109401 VexRiscv._zz_314_[4]
.sym 109402 $auto$alumacc.cc:474:replace_alu$4048.C[4]
.sym 109404 VexRiscv._zz_316_[5]
.sym 109405 VexRiscv._zz_314_[5]
.sym 109406 $auto$alumacc.cc:474:replace_alu$4048.C[5]
.sym 109408 VexRiscv._zz_316_[6]
.sym 109409 VexRiscv._zz_314_[6]
.sym 109410 $auto$alumacc.cc:474:replace_alu$4048.C[6]
.sym 109412 VexRiscv._zz_316_[7]
.sym 109413 VexRiscv._zz_314_[7]
.sym 109414 $auto$alumacc.cc:474:replace_alu$4048.C[7]
.sym 109416 VexRiscv._zz_316_[8]
.sym 109417 VexRiscv._zz_314_[8]
.sym 109418 $auto$alumacc.cc:474:replace_alu$4048.C[8]
.sym 109420 VexRiscv._zz_316_[9]
.sym 109421 VexRiscv._zz_314_[9]
.sym 109422 $auto$alumacc.cc:474:replace_alu$4048.C[9]
.sym 109424 VexRiscv._zz_316_[10]
.sym 109425 VexRiscv._zz_314_[10]
.sym 109426 $auto$alumacc.cc:474:replace_alu$4048.C[10]
.sym 109428 VexRiscv._zz_316_[11]
.sym 109429 VexRiscv._zz_314_[11]
.sym 109430 $auto$alumacc.cc:474:replace_alu$4048.C[11]
.sym 109432 VexRiscv._zz_316_[12]
.sym 109433 VexRiscv._zz_314_[12]
.sym 109434 $auto$alumacc.cc:474:replace_alu$4048.C[12]
.sym 109436 VexRiscv._zz_316_[13]
.sym 109437 VexRiscv._zz_314_[13]
.sym 109438 $auto$alumacc.cc:474:replace_alu$4048.C[13]
.sym 109440 VexRiscv._zz_316_[14]
.sym 109441 VexRiscv._zz_314_[14]
.sym 109442 $auto$alumacc.cc:474:replace_alu$4048.C[14]
.sym 109444 VexRiscv._zz_316_[15]
.sym 109445 VexRiscv._zz_314_[15]
.sym 109446 $auto$alumacc.cc:474:replace_alu$4048.C[15]
.sym 109448 VexRiscv._zz_316_[16]
.sym 109449 VexRiscv._zz_314_[16]
.sym 109450 $auto$alumacc.cc:474:replace_alu$4048.C[16]
.sym 109452 VexRiscv._zz_316_[17]
.sym 109453 VexRiscv._zz_314_[17]
.sym 109454 $auto$alumacc.cc:474:replace_alu$4048.C[17]
.sym 109456 VexRiscv._zz_316_[18]
.sym 109457 VexRiscv._zz_314_[18]
.sym 109458 $auto$alumacc.cc:474:replace_alu$4048.C[18]
.sym 109460 VexRiscv._zz_316_[19]
.sym 109461 VexRiscv._zz_314_[19]
.sym 109462 $auto$alumacc.cc:474:replace_alu$4048.C[19]
.sym 109464 VexRiscv._zz_316_[20]
.sym 109465 VexRiscv._zz_314_[20]
.sym 109466 $auto$alumacc.cc:474:replace_alu$4048.C[20]
.sym 109468 VexRiscv._zz_316_[21]
.sym 109469 VexRiscv._zz_314_[21]
.sym 109470 $auto$alumacc.cc:474:replace_alu$4048.C[21]
.sym 109472 VexRiscv._zz_316_[22]
.sym 109473 VexRiscv._zz_314_[22]
.sym 109474 $auto$alumacc.cc:474:replace_alu$4048.C[22]
.sym 109476 VexRiscv._zz_316_[23]
.sym 109477 VexRiscv._zz_314_[23]
.sym 109478 $auto$alumacc.cc:474:replace_alu$4048.C[23]
.sym 109480 VexRiscv._zz_316_[24]
.sym 109481 VexRiscv._zz_314_[24]
.sym 109482 $auto$alumacc.cc:474:replace_alu$4048.C[24]
.sym 109484 VexRiscv._zz_316_[25]
.sym 109485 VexRiscv._zz_314_[25]
.sym 109486 $auto$alumacc.cc:474:replace_alu$4048.C[25]
.sym 109488 VexRiscv._zz_316_[26]
.sym 109489 VexRiscv._zz_314_[26]
.sym 109490 $auto$alumacc.cc:474:replace_alu$4048.C[26]
.sym 109492 VexRiscv._zz_316_[27]
.sym 109493 VexRiscv._zz_314_[27]
.sym 109494 $auto$alumacc.cc:474:replace_alu$4048.C[27]
.sym 109496 VexRiscv._zz_316_[28]
.sym 109497 VexRiscv._zz_314_[28]
.sym 109498 $auto$alumacc.cc:474:replace_alu$4048.C[28]
.sym 109500 VexRiscv._zz_316_[29]
.sym 109501 VexRiscv._zz_314_[29]
.sym 109502 $auto$alumacc.cc:474:replace_alu$4048.C[29]
.sym 109504 VexRiscv._zz_316_[30]
.sym 109505 VexRiscv._zz_314_[30]
.sym 109506 $auto$alumacc.cc:474:replace_alu$4048.C[30]
.sym 109508 VexRiscv._zz_316_[31]
.sym 109509 VexRiscv._zz_314_[31]
.sym 109510 $auto$alumacc.cc:474:replace_alu$4048.C[31]
.sym 109512 VexRiscv._zz_316_[32]
.sym 109513 VexRiscv._zz_314_[32]
.sym 109514 $auto$alumacc.cc:474:replace_alu$4048.C[32]
.sym 109516 VexRiscv._zz_316_[32]
.sym 109517 VexRiscv._zz_314_[32]
.sym 109518 $auto$alumacc.cc:474:replace_alu$4048.C[33]
.sym 109519 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 109520 $abc$40840$n4272_1
.sym 109521 $abc$40840$n3647_1
.sym 109523 VexRiscv.memory_MulDivIterativePlugin_div_result[9]
.sym 109524 $abc$40840$n4271
.sym 109525 VexRiscv.memory_arbitration_isValid
.sym 109526 VexRiscv.execute_to_memory_IS_DIV
.sym 109527 VexRiscv._zz_35_[14]
.sym 109528 $abc$40840$n4994
.sym 109529 $abc$40840$n4938_1
.sym 109531 VexRiscv._zz_35_[9]
.sym 109532 $abc$40840$n4974
.sym 109533 $abc$40840$n4938_1
.sym 109535 VexRiscv._zz_316_[9]
.sym 109536 VexRiscv._zz_194_[10]
.sym 109537 $abc$40840$n4245
.sym 109539 VexRiscv._zz_35_[14]
.sym 109540 $abc$40840$n4642
.sym 109541 $abc$40840$n4378
.sym 109543 VexRiscv._zz_193_[26]
.sym 109544 VexRiscv._zz_321_[0]
.sym 109547 VexRiscv.memory_MulDivIterativePlugin_div_result[12]
.sym 109548 $abc$40840$n4280_1
.sym 109549 VexRiscv.memory_arbitration_isValid
.sym 109550 VexRiscv.execute_to_memory_IS_DIV
.sym 109551 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 109555 VexRiscv._zz_193_[31]
.sym 109556 VexRiscv._zz_321_[0]
.sym 109559 VexRiscv._zz_316_[12]
.sym 109560 VexRiscv._zz_194_[13]
.sym 109561 $abc$40840$n4245
.sym 109563 VexRiscv._zz_35_[4]
.sym 109564 $abc$40840$n4954
.sym 109565 $abc$40840$n4938_1
.sym 109567 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 109568 $abc$40840$n4281
.sym 109569 $abc$40840$n3647_1
.sym 109571 $abc$40840$n5308_1
.sym 109572 $abc$40840$n5310_1
.sym 109573 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 109574 $abc$40840$n5311_1
.sym 109575 VexRiscv._zz_316_[17]
.sym 109576 VexRiscv._zz_194_[18]
.sym 109577 $abc$40840$n4245
.sym 109579 VexRiscv._zz_35_[12]
.sym 109580 $abc$40840$n4610_1
.sym 109581 $abc$40840$n4378
.sym 109583 $abc$40840$n4991
.sym 109584 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 109587 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 109588 $abc$40840$n4991
.sym 109589 $abc$40840$n4980
.sym 109591 VexRiscv._zz_35_[12]
.sym 109592 $abc$40840$n4986_1
.sym 109593 $abc$40840$n4938_1
.sym 109595 VexRiscv._zz_316_[15]
.sym 109596 VexRiscv._zz_194_[16]
.sym 109597 $abc$40840$n4245
.sym 109599 VexRiscv.memory_MulDivIterativePlugin_div_result[10]
.sym 109600 $abc$40840$n4274_1
.sym 109601 VexRiscv.memory_arbitration_isValid
.sym 109602 VexRiscv.execute_to_memory_IS_DIV
.sym 109603 $abc$40840$n4991
.sym 109604 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 109607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 109608 $abc$40840$n4317
.sym 109609 $abc$40840$n3647_1
.sym 109611 VexRiscv._zz_316_[24]
.sym 109612 VexRiscv._zz_194_[25]
.sym 109613 $abc$40840$n4245
.sym 109615 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 109616 $abc$40840$n4296
.sym 109617 $abc$40840$n3647_1
.sym 109619 VexRiscv.memory_MulDivIterativePlugin_div_result[15]
.sym 109620 $abc$40840$n4289
.sym 109621 VexRiscv.memory_arbitration_isValid
.sym 109622 VexRiscv.execute_to_memory_IS_DIV
.sym 109623 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 109624 $abc$40840$n4290
.sym 109625 $abc$40840$n3647_1
.sym 109627 VexRiscv._zz_316_[28]
.sym 109628 VexRiscv._zz_194_[29]
.sym 109629 $abc$40840$n4245
.sym 109631 VexRiscv.memory_MulDivIterativePlugin_div_result[17]
.sym 109632 $abc$40840$n4295
.sym 109633 VexRiscv.memory_arbitration_isValid
.sym 109634 VexRiscv.execute_to_memory_IS_DIV
.sym 109635 VexRiscv._zz_316_[18]
.sym 109636 VexRiscv._zz_194_[19]
.sym 109637 $abc$40840$n4245
.sym 109639 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 109640 $abc$40840$n4326
.sym 109641 $abc$40840$n3647_1
.sym 109643 VexRiscv._zz_316_[19]
.sym 109644 VexRiscv._zz_194_[20]
.sym 109645 $abc$40840$n4245
.sym 109647 basesoc_counter[0]
.sym 109648 basesoc_counter[1]
.sym 109651 VexRiscv._zz_316_[27]
.sym 109652 VexRiscv._zz_194_[28]
.sym 109653 $abc$40840$n4245
.sym 109655 VexRiscv._zz_316_[16]
.sym 109656 VexRiscv._zz_194_[17]
.sym 109657 $abc$40840$n4245
.sym 109659 VexRiscv._zz_193_[18]
.sym 109660 VexRiscv._zz_321_[0]
.sym 109663 VexRiscv.memory_MulDivIterativePlugin_div_result[27]
.sym 109664 $abc$40840$n4325_1
.sym 109665 VexRiscv.memory_arbitration_isValid
.sym 109666 VexRiscv.execute_to_memory_IS_DIV
.sym 109667 VexRiscv._zz_35_[15]
.sym 109668 $abc$40840$n4998_1
.sym 109669 $abc$40840$n4938_1
.sym 109671 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 109672 $abc$40840$n4293
.sym 109673 $abc$40840$n3647_1
.sym 109675 VexRiscv._zz_316_[23]
.sym 109676 VexRiscv._zz_194_[24]
.sym 109677 $abc$40840$n4245
.sym 109679 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 109680 $abc$40840$n4314
.sym 109681 $abc$40840$n3647_1
.sym 109683 $abc$40840$n235
.sym 109687 VexRiscv.memory_MulDivIterativePlugin_div_result[23]
.sym 109688 $abc$40840$n4313_1
.sym 109689 VexRiscv.memory_arbitration_isValid
.sym 109690 VexRiscv.execute_to_memory_IS_DIV
.sym 109691 VexRiscv._zz_316_[26]
.sym 109692 VexRiscv._zz_194_[27]
.sym 109693 $abc$40840$n4245
.sym 109695 VexRiscv._zz_190_
.sym 109699 VexRiscv.memory_MulDivIterativePlugin_div_result[16]
.sym 109700 $abc$40840$n4292
.sym 109701 VexRiscv.memory_arbitration_isValid
.sym 109702 VexRiscv.execute_to_memory_IS_DIV
.sym 109703 VexRiscv._zz_321_[1]
.sym 109704 $abc$40840$n5287
.sym 109705 $abc$40840$n233
.sym 109707 VexRiscv._zz_321_[10]
.sym 109708 $abc$40840$n5314
.sym 109709 $abc$40840$n233
.sym 109711 $abc$40840$n233
.sym 109712 VexRiscv._zz_311_
.sym 109715 VexRiscv._zz_321_[10]
.sym 109719 VexRiscv._zz_321_[2]
.sym 109720 $abc$40840$n5290
.sym 109721 $abc$40840$n233
.sym 109723 VexRiscv._zz_321_[12]
.sym 109727 VexRiscv._zz_321_[4]
.sym 109728 $abc$40840$n5296
.sym 109729 $abc$40840$n233
.sym 109731 VexRiscv._zz_321_[3]
.sym 109732 $abc$40840$n5293
.sym 109733 $abc$40840$n233
.sym 109735 VexRiscv._zz_321_[15]
.sym 109736 $abc$40840$n5329
.sym 109737 $abc$40840$n233
.sym 109739 VexRiscv._zz_321_[11]
.sym 109740 $abc$40840$n5317
.sym 109741 $abc$40840$n233
.sym 109743 VexRiscv._zz_321_[18]
.sym 109744 $abc$40840$n5338
.sym 109745 $abc$40840$n233
.sym 109747 VexRiscv._zz_321_[19]
.sym 109748 $abc$40840$n5341
.sym 109749 $abc$40840$n233
.sym 109751 VexRiscv._zz_321_[12]
.sym 109752 $abc$40840$n5320
.sym 109753 $abc$40840$n233
.sym 109755 VexRiscv._zz_321_[13]
.sym 109756 $abc$40840$n5323
.sym 109757 $abc$40840$n233
.sym 109759 VexRiscv._zz_321_[18]
.sym 109763 VexRiscv._zz_321_[14]
.sym 109764 $abc$40840$n5326
.sym 109765 $abc$40840$n233
.sym 109767 VexRiscv._zz_197_
.sym 109768 VexRiscv._zz_129_[3]
.sym 109771 $abc$40840$n3895_1
.sym 109772 spiflash_bus_dat_r[1]
.sym 109773 $abc$40840$n4065
.sym 109774 $abc$40840$n3904
.sym 109775 VexRiscv._zz_197_
.sym 109776 VexRiscv.decode_to_execute_RS2[15]
.sym 109779 VexRiscv._zz_195_[25]
.sym 109780 VexRiscv._zz_194_[25]
.sym 109781 VexRiscv._zz_195_[32]
.sym 109783 VexRiscv._zz_321_[29]
.sym 109787 VexRiscv._zz_321_[31]
.sym 109791 VexRiscv._zz_197_
.sym 109792 VexRiscv.decode_to_execute_RS2[9]
.sym 109795 $abc$40840$n3895_1
.sym 109796 spiflash_bus_dat_r[0]
.sym 109797 $abc$40840$n4058_1
.sym 109798 $abc$40840$n3904
.sym 109799 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 109803 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 109807 VexRiscv._zz_197_
.sym 109808 VexRiscv.decode_to_execute_RS2[23]
.sym 109811 $abc$40840$n4058_1
.sym 109812 $abc$40840$n4059
.sym 109813 $abc$40840$n4060_1
.sym 109814 $abc$40840$n4061
.sym 109815 basesoc_vexriscv_ibus_adr[17]
.sym 109816 basesoc_vexriscv_dbus_adr[17]
.sym 109817 grant
.sym 109819 VexRiscv._zz_197_
.sym 109820 VexRiscv.decode_to_execute_RS2[21]
.sym 109823 VexRiscv._zz_197_
.sym 109824 VexRiscv.decode_to_execute_RS2[16]
.sym 109827 VexRiscv._zz_197_
.sym 109828 VexRiscv.decode_to_execute_RS2[22]
.sym 109831 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 109835 VexRiscv._zz_197_
.sym 109836 VexRiscv.decode_to_execute_RS2[25]
.sym 109839 basesoc_we
.sym 109840 $abc$40840$n3855
.sym 109841 $abc$40840$n3728
.sym 109842 sys_rst
.sym 109843 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 109847 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 109851 VexRiscv._zz_288_[15]
.sym 109852 VexRiscv._zz_151_[15]
.sym 109853 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109855 VexRiscv.CsrPlugin_interrupt_targetPrivilege[1]
.sym 109856 $abc$40840$n3660_1
.sym 109857 VexRiscv.CsrPlugin_interrupt_targetPrivilege[0]
.sym 109858 VexRiscv.CsrPlugin_hadException
.sym 109859 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 109860 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 109861 $abc$40840$n235
.sym 109862 VexRiscv._zz_192_
.sym 109863 $abc$40840$n4201
.sym 109864 VexRiscv._zz_49_[0]
.sym 109865 VexRiscv._zz_49_[1]
.sym 109866 VexRiscv._zz_151_[22]
.sym 109867 $PACKER_VCC_NET
.sym 109871 $abc$40840$n4652
.sym 109872 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 109873 VexRiscv._zz_47_[0]
.sym 109874 VexRiscv._zz_47_[1]
.sym 109875 $abc$40840$n4345
.sym 109876 $abc$40840$n6750_1
.sym 109877 $abc$40840$n3932
.sym 109878 $abc$40840$n4772_1
.sym 109879 $PACKER_VCC_NET
.sym 109883 VexRiscv._zz_188_
.sym 109887 $abc$40840$n4198
.sym 109888 VexRiscv._zz_49_[0]
.sym 109889 VexRiscv._zz_49_[1]
.sym 109890 VexRiscv._zz_151_[15]
.sym 109891 VexRiscv.decode_to_execute_RS2[22]
.sym 109892 VexRiscv.decode_to_execute_RS2[23]
.sym 109893 VexRiscv.decode_to_execute_RS2[24]
.sym 109894 VexRiscv.decode_to_execute_RS2[25]
.sym 109895 $abc$40840$n4657
.sym 109896 VexRiscv._zz_36_[15]
.sym 109897 $abc$40840$n4379_1
.sym 109899 $abc$40840$n4653
.sym 109900 $abc$40840$n6732_1
.sym 109901 $abc$40840$n3932
.sym 109903 $abc$40840$n4774_1
.sym 109904 $abc$40840$n6751_1
.sym 109905 $abc$40840$n4776_1
.sym 109906 $abc$40840$n3926
.sym 109907 VexRiscv._zz_36_[22]
.sym 109908 $abc$40840$n4763_1
.sym 109909 $abc$40840$n4379_1
.sym 109911 VexRiscv._zz_288_[28]
.sym 109912 VexRiscv._zz_151_[28]
.sym 109913 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 109915 VexRiscv._zz_36_[16]
.sym 109916 $abc$40840$n4664
.sym 109917 $abc$40840$n4379_1
.sym 109919 VexRiscv._zz_36_[22]
.sym 109920 $abc$40840$n5025_1
.sym 109921 $abc$40840$n4939
.sym 109923 $abc$40840$n4672
.sym 109924 $abc$40840$n6736_1
.sym 109925 $abc$40840$n3926
.sym 109927 $abc$40840$n4775_1
.sym 109928 $abc$40840$n4743_1
.sym 109929 $abc$40840$n4361_1
.sym 109930 $abc$40840$n3932
.sym 109931 $abc$40840$n4648
.sym 109932 $abc$40840$n6733
.sym 109933 $abc$40840$n3926
.sym 109935 VexRiscv._zz_36_[15]
.sym 109939 VexRiscv._zz_36_[16]
.sym 109943 VexRiscv.decode_to_execute_RS2[31]
.sym 109944 VexRiscv.decode_to_execute_IS_RS2_SIGNED
.sym 109947 $abc$40840$n4677
.sym 109948 $abc$40840$n6735_1
.sym 109949 $abc$40840$n3932
.sym 109951 VexRiscv._zz_36_[22]
.sym 109955 $abc$40840$n4743_1
.sym 109956 $abc$40840$n4711_1
.sym 109957 $abc$40840$n4361_1
.sym 109958 $abc$40840$n3932
.sym 109959 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 109960 VexRiscv._zz_151_[15]
.sym 109961 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109963 $abc$40840$n4678
.sym 109964 $abc$40840$n4638
.sym 109965 $abc$40840$n4361_1
.sym 109967 $abc$40840$n6997
.sym 109968 $abc$40840$n6998
.sym 109969 basesoc_uart_rx_fifo_wrport_we
.sym 109971 $abc$40840$n7006
.sym 109972 $abc$40840$n7007
.sym 109973 basesoc_uart_rx_fifo_wrport_we
.sym 109975 $abc$40840$n4834
.sym 109976 $abc$40840$n4837
.sym 109977 $abc$40840$n4839
.sym 109978 $abc$40840$n3932
.sym 109979 $abc$40840$n7000
.sym 109980 $abc$40840$n7001
.sym 109981 basesoc_uart_rx_fifo_wrport_we
.sym 109983 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 109984 VexRiscv._zz_151_[23]
.sym 109985 VexRiscv.execute_LightShifterPlugin_isActive
.sym 109987 $abc$40840$n7003
.sym 109988 $abc$40840$n7004
.sym 109989 basesoc_uart_rx_fifo_wrport_we
.sym 109991 $abc$40840$n4840_1
.sym 109992 $abc$40840$n4807_1
.sym 109993 $abc$40840$n4361_1
.sym 109995 VexRiscv._zz_36_[17]
.sym 109999 $abc$40840$n4807_1
.sym 110000 $abc$40840$n4775_1
.sym 110001 $abc$40840$n4361_1
.sym 110002 $abc$40840$n3932
.sym 110003 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 110004 VexRiscv._zz_151_[17]
.sym 110005 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110007 $abc$40840$n4921_1
.sym 110008 $abc$40840$n4915_1
.sym 110009 $abc$40840$n3926
.sym 110011 VexRiscv._zz_36_[27]
.sym 110015 $abc$40840$n4690_1
.sym 110016 $abc$40840$n4688_1
.sym 110017 $abc$40840$n3926
.sym 110019 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[27]
.sym 110020 VexRiscv._zz_151_[27]
.sym 110021 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[26]
.sym 110024 VexRiscv._zz_151_[26]
.sym 110025 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110027 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 110028 VexRiscv._zz_151_[16]
.sym 110029 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110031 $abc$40840$n4691_1
.sym 110032 $abc$40840$n4696_1
.sym 110033 $abc$40840$n4694_1
.sym 110034 $abc$40840$n3932
.sym 110035 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 110036 $abc$40840$n4347
.sym 110039 basesoc_vexriscv_ibus_adr[22]
.sym 110040 basesoc_vexriscv_dbus_adr[22]
.sym 110041 grant
.sym 110043 $abc$40840$n4695_1
.sym 110044 $abc$40840$n4654
.sym 110045 $abc$40840$n4361_1
.sym 110047 VexRiscv._zz_36_[31]
.sym 110051 $abc$40840$n4654
.sym 110052 $abc$40840$n4627_1
.sym 110053 $abc$40840$n4361_1
.sym 110055 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 110056 $abc$40840$n3728
.sym 110057 $abc$40840$n6090_1
.sym 110059 VexRiscv.CsrPlugin_mepc[19]
.sym 110060 VexRiscv.lastStagePc[19]
.sym 110061 $abc$40840$n2653
.sym 110063 $abc$40840$n5355_1
.sym 110064 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 110065 $abc$40840$n5337_1
.sym 110067 serial_rx
.sym 110071 $abc$40840$n5357_1
.sym 110072 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 110073 $abc$40840$n5337_1
.sym 110075 regs0
.sym 110079 VexRiscv.CsrPlugin_mepc[9]
.sym 110080 VexRiscv.lastStagePc[9]
.sym 110081 $abc$40840$n2653
.sym 110083 $abc$40840$n5375_1
.sym 110084 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 110085 $abc$40840$n5337_1
.sym 110087 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 110095 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 110103 VexRiscv.CsrPlugin_mepc[10]
.sym 110104 VexRiscv.lastStagePc[10]
.sym 110105 $abc$40840$n2653
.sym 110115 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 110139 basesoc_uart_tx_fifo_do_read
.sym 110143 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 110144 $abc$40840$n6345_1
.sym 110145 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 110146 $abc$40840$n6100_1
.sym 110155 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 110156 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 110157 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 110159 spiflash_bus_dat_r[24]
.sym 110163 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 110164 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 110165 VexRiscv.dBus_cmd_halfPipe_payload_address[0]
.sym 110167 VexRiscv.dBus_cmd_halfPipe_payload_size[1]
.sym 110168 VexRiscv.dBus_cmd_halfPipe_payload_address[1]
.sym 110169 $abc$40840$n6348_1
.sym 110170 $abc$40840$n6100_1
.sym 110175 spiflash_bus_dat_r[25]
.sym 110183 spiflash_bus_dat_r[14]
.sym 110184 slave_sel_r[1]
.sym 110185 $abc$40840$n6490_1
.sym 110187 spiflash_bus_dat_r[10]
.sym 110188 slave_sel_r[1]
.sym 110189 $abc$40840$n6482_1
.sym 110195 basesoc_adr[13]
.sym 110196 basesoc_adr[10]
.sym 110197 basesoc_adr[9]
.sym 110198 $abc$40840$n3759
.sym 110199 $abc$40840$n6454_1
.sym 110200 $abc$40840$n6455_1
.sym 110207 $abc$40840$n6460_1
.sym 110208 $abc$40840$n6461_1
.sym 110211 basesoc_adr[13]
.sym 110212 $abc$40840$n3759
.sym 110213 basesoc_adr[9]
.sym 110214 basesoc_adr[10]
.sym 110215 spiflash_bus_dat_r[13]
.sym 110216 array_muxed0[12]
.sym 110217 $abc$40840$n3904
.sym 110219 $abc$40840$n4419
.sym 110220 $abc$40840$n4860
.sym 110221 $abc$40840$n4287
.sym 110222 csrbankarray_sel_r
.sym 110223 $abc$40840$n4419
.sym 110224 $abc$40840$n4287
.sym 110225 $abc$40840$n4860
.sym 110226 csrbankarray_sel_r
.sym 110227 spiflash_bus_dat_r[10]
.sym 110228 array_muxed0[9]
.sym 110229 $abc$40840$n3904
.sym 110231 spiflash_bus_dat_r[14]
.sym 110232 array_muxed0[13]
.sym 110233 $abc$40840$n3904
.sym 110235 basesoc_bus_wishbone_dat_r[0]
.sym 110236 slave_sel_r[0]
.sym 110237 spiflash_bus_dat_r[0]
.sym 110238 slave_sel_r[1]
.sym 110239 spiflash_bus_dat_r[18]
.sym 110240 array_muxed0[1]
.sym 110241 $abc$40840$n3904
.sym 110243 $abc$40840$n208
.sym 110244 sys_rst
.sym 110245 por_rst
.sym 110247 $abc$40840$n126
.sym 110251 basesoc_we
.sym 110252 $abc$40840$n3758
.sym 110253 $abc$40840$n3728
.sym 110254 sys_rst
.sym 110259 $abc$40840$n4419
.sym 110260 $abc$40840$n4287
.sym 110261 $abc$40840$n4860
.sym 110262 csrbankarray_sel_r
.sym 110263 $abc$40840$n4287
.sym 110264 $abc$40840$n4419
.sym 110265 $abc$40840$n4860
.sym 110266 csrbankarray_sel_r
.sym 110271 waittimer0_count[1]
.sym 110272 user_btn0
.sym 110275 waittimer0_count[0]
.sym 110276 eventmanager_status_w[0]
.sym 110277 sys_rst
.sym 110278 user_btn0
.sym 110279 $abc$40840$n6426
.sym 110280 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 110281 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 110282 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 110283 array_muxed0[3]
.sym 110287 $abc$40840$n140
.sym 110291 $abc$40840$n6447_1
.sym 110292 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 110293 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 110294 $abc$40840$n6448_1
.sym 110295 $abc$40840$n5908_1
.sym 110296 $abc$40840$n5907_1
.sym 110297 $abc$40840$n3758
.sym 110299 array_muxed0[0]
.sym 110303 $abc$40840$n140
.sym 110304 $abc$40840$n126
.sym 110305 basesoc_adr[1]
.sym 110306 basesoc_adr[0]
.sym 110307 $abc$40840$n3909
.sym 110308 $abc$40840$n3710
.sym 110309 csrbankarray_csrbank2_dat0_w[6]
.sym 110311 $abc$40840$n146
.sym 110315 waittimer0_count[0]
.sym 110316 waittimer0_count[1]
.sym 110317 waittimer0_count[2]
.sym 110318 $abc$40840$n158
.sym 110319 user_btn0
.sym 110320 $abc$40840$n6807
.sym 110323 $abc$40840$n3859
.sym 110324 $abc$40840$n3860
.sym 110325 $abc$40840$n3861
.sym 110327 user_btn0
.sym 110328 $abc$40840$n6805
.sym 110331 user_btn0
.sym 110332 $abc$40840$n6809
.sym 110335 waittimer0_count[3]
.sym 110336 waittimer0_count[4]
.sym 110337 waittimer0_count[5]
.sym 110338 waittimer0_count[8]
.sym 110339 $abc$40840$n3858
.sym 110340 $abc$40840$n3862
.sym 110341 $abc$40840$n146
.sym 110342 $abc$40840$n148
.sym 110343 sys_rst
.sym 110344 $abc$40840$n6825
.sym 110345 user_btn0
.sym 110347 sys_rst
.sym 110348 $abc$40840$n6829
.sym 110349 user_btn0
.sym 110351 $abc$40840$n150
.sym 110355 $abc$40840$n152
.sym 110359 sys_rst
.sym 110360 $abc$40840$n6815
.sym 110361 user_btn0
.sym 110363 sys_rst
.sym 110364 $abc$40840$n6821
.sym 110365 user_btn0
.sym 110367 sys_rst
.sym 110368 $abc$40840$n6813
.sym 110369 user_btn0
.sym 110371 $abc$40840$n150
.sym 110372 $abc$40840$n152
.sym 110373 $abc$40840$n154
.sym 110374 $abc$40840$n156
.sym 110375 VexRiscv._zz_193_[1]
.sym 110376 VexRiscv._zz_321_[0]
.sym 110379 basesoc_ctrl_storage[29]
.sym 110380 $abc$40840$n3734
.sym 110381 basesoc_ctrl_storage[13]
.sym 110382 $abc$40840$n3728
.sym 110383 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 110384 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 110385 $abc$40840$n4531_1
.sym 110386 $abc$40840$n4441_1
.sym 110387 VexRiscv._zz_193_[12]
.sym 110388 VexRiscv._zz_321_[0]
.sym 110391 VexRiscv._zz_193_[10]
.sym 110392 VexRiscv._zz_321_[0]
.sym 110395 VexRiscv._zz_193_[5]
.sym 110396 VexRiscv._zz_321_[0]
.sym 110399 basesoc_dat_w[5]
.sym 110403 VexRiscv._zz_193_[4]
.sym 110404 VexRiscv._zz_321_[0]
.sym 110407 VexRiscv._zz_193_[14]
.sym 110408 VexRiscv._zz_321_[0]
.sym 110411 VexRiscv._zz_193_[8]
.sym 110412 VexRiscv._zz_321_[0]
.sym 110415 $abc$40840$n3895_1
.sym 110416 spiflash_bus_dat_r[15]
.sym 110417 $abc$40840$n5880_1
.sym 110418 $abc$40840$n3904
.sym 110419 $abc$40840$n4662
.sym 110420 VexRiscv._zz_253_[1]
.sym 110421 VexRiscv._zz_50_[14]
.sym 110422 VexRiscv._zz_253_[0]
.sym 110423 VexRiscv._zz_193_[9]
.sym 110424 VexRiscv._zz_321_[0]
.sym 110427 VexRiscv._zz_193_[19]
.sym 110428 VexRiscv._zz_321_[0]
.sym 110431 VexRiscv._zz_193_[11]
.sym 110432 VexRiscv._zz_321_[0]
.sym 110435 VexRiscv._zz_316_[2]
.sym 110436 VexRiscv._zz_194_[3]
.sym 110437 $abc$40840$n4245
.sym 110439 VexRiscv.memory_MulDivIterativePlugin_div_result[14]
.sym 110440 $abc$40840$n4286
.sym 110441 VexRiscv.memory_arbitration_isValid
.sym 110442 VexRiscv.execute_to_memory_IS_DIV
.sym 110443 VexRiscv._zz_316_[14]
.sym 110444 VexRiscv._zz_194_[15]
.sym 110445 $abc$40840$n4245
.sym 110447 VexRiscv._zz_316_[21]
.sym 110448 VexRiscv._zz_194_[22]
.sym 110449 $abc$40840$n4245
.sym 110452 VexRiscv._zz_316_[0]
.sym 110453 VexRiscv._zz_314_[0]
.sym 110455 VexRiscv._zz_316_[0]
.sym 110456 VexRiscv._zz_194_[1]
.sym 110457 $abc$40840$n4245
.sym 110460 VexRiscv._zz_328_
.sym 110461 $abc$40840$n6144
.sym 110463 VexRiscv._zz_194_[1]
.sym 110464 VexRiscv._zz_193_[0]
.sym 110465 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110466 VexRiscv._zz_328_
.sym 110467 VexRiscv._zz_193_[0]
.sym 110468 VexRiscv._zz_321_[0]
.sym 110472 VexRiscv._zz_328_
.sym 110473 $abc$40840$n6144
.sym 110477 $abc$40840$n6146
.sym 110478 $auto$alumacc.cc:474:replace_alu$4051.C[1]
.sym 110481 $abc$40840$n6148
.sym 110482 $auto$alumacc.cc:474:replace_alu$4051.C[2]
.sym 110485 $abc$40840$n6150
.sym 110486 $auto$alumacc.cc:474:replace_alu$4051.C[3]
.sym 110489 $abc$40840$n6152
.sym 110490 $auto$alumacc.cc:474:replace_alu$4051.C[4]
.sym 110493 $abc$40840$n6154
.sym 110494 $auto$alumacc.cc:474:replace_alu$4051.C[5]
.sym 110497 $abc$40840$n6156
.sym 110498 $auto$alumacc.cc:474:replace_alu$4051.C[6]
.sym 110501 $abc$40840$n6158
.sym 110502 $auto$alumacc.cc:474:replace_alu$4051.C[7]
.sym 110505 $abc$40840$n6160
.sym 110506 $auto$alumacc.cc:474:replace_alu$4051.C[8]
.sym 110509 $abc$40840$n6162
.sym 110510 $auto$alumacc.cc:474:replace_alu$4051.C[9]
.sym 110513 $abc$40840$n6164
.sym 110514 $auto$alumacc.cc:474:replace_alu$4051.C[10]
.sym 110517 $abc$40840$n6166
.sym 110518 $auto$alumacc.cc:474:replace_alu$4051.C[11]
.sym 110521 $abc$40840$n6168
.sym 110522 $auto$alumacc.cc:474:replace_alu$4051.C[12]
.sym 110525 $abc$40840$n6170
.sym 110526 $auto$alumacc.cc:474:replace_alu$4051.C[13]
.sym 110529 $abc$40840$n6172
.sym 110530 $auto$alumacc.cc:474:replace_alu$4051.C[14]
.sym 110533 $abc$40840$n6174
.sym 110534 $auto$alumacc.cc:474:replace_alu$4051.C[15]
.sym 110537 $abc$40840$n6176
.sym 110538 $auto$alumacc.cc:474:replace_alu$4051.C[16]
.sym 110541 $abc$40840$n6178
.sym 110542 $auto$alumacc.cc:474:replace_alu$4051.C[17]
.sym 110545 $abc$40840$n6180
.sym 110546 $auto$alumacc.cc:474:replace_alu$4051.C[18]
.sym 110549 $abc$40840$n6182
.sym 110550 $auto$alumacc.cc:474:replace_alu$4051.C[19]
.sym 110553 $abc$40840$n6184
.sym 110554 $auto$alumacc.cc:474:replace_alu$4051.C[20]
.sym 110557 $abc$40840$n6186
.sym 110558 $auto$alumacc.cc:474:replace_alu$4051.C[21]
.sym 110561 $abc$40840$n6188
.sym 110562 $auto$alumacc.cc:474:replace_alu$4051.C[22]
.sym 110565 $abc$40840$n6190
.sym 110566 $auto$alumacc.cc:474:replace_alu$4051.C[23]
.sym 110569 $abc$40840$n6192
.sym 110570 $auto$alumacc.cc:474:replace_alu$4051.C[24]
.sym 110573 $abc$40840$n6194
.sym 110574 $auto$alumacc.cc:474:replace_alu$4051.C[25]
.sym 110577 $abc$40840$n6196
.sym 110578 $auto$alumacc.cc:474:replace_alu$4051.C[26]
.sym 110581 $abc$40840$n6198
.sym 110582 $auto$alumacc.cc:474:replace_alu$4051.C[27]
.sym 110585 $abc$40840$n6200
.sym 110586 $auto$alumacc.cc:474:replace_alu$4051.C[28]
.sym 110589 $abc$40840$n6202
.sym 110590 $auto$alumacc.cc:474:replace_alu$4051.C[29]
.sym 110593 $abc$40840$n6204
.sym 110594 $auto$alumacc.cc:474:replace_alu$4051.C[30]
.sym 110597 $abc$40840$n6206
.sym 110598 $auto$alumacc.cc:474:replace_alu$4051.C[31]
.sym 110599 VexRiscv._zz_194_[14]
.sym 110600 VexRiscv._zz_193_[13]
.sym 110601 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110602 VexRiscv._zz_328_
.sym 110603 VexRiscv._zz_194_[13]
.sym 110604 VexRiscv._zz_193_[12]
.sym 110605 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110606 VexRiscv._zz_328_
.sym 110607 VexRiscv._zz_194_[32]
.sym 110608 VexRiscv._zz_193_[31]
.sym 110609 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110610 VexRiscv._zz_328_
.sym 110611 VexRiscv._zz_194_[19]
.sym 110612 VexRiscv._zz_193_[18]
.sym 110613 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110614 VexRiscv._zz_328_
.sym 110615 spram_bus_ack
.sym 110616 basesoc_bus_wishbone_ack
.sym 110617 spiflash_bus_ack
.sym 110619 VexRiscv._zz_194_[20]
.sym 110620 VexRiscv._zz_193_[19]
.sym 110621 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110622 VexRiscv._zz_328_
.sym 110623 spram_bus_ack
.sym 110624 $abc$40840$n6452_1
.sym 110627 VexRiscv.memory_MulDivIterativePlugin_div_result[30]
.sym 110628 $abc$40840$n4334_1
.sym 110629 VexRiscv.memory_arbitration_isValid
.sym 110630 VexRiscv.execute_to_memory_IS_DIV
.sym 110631 VexRiscv._zz_193_[23]
.sym 110632 VexRiscv._zz_321_[0]
.sym 110635 VexRiscv._zz_194_[24]
.sym 110636 VexRiscv._zz_193_[23]
.sym 110637 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110638 VexRiscv._zz_328_
.sym 110639 VexRiscv.memory_MulDivIterativePlugin_div_result[20]
.sym 110640 $abc$40840$n4304_1
.sym 110641 VexRiscv.memory_arbitration_isValid
.sym 110642 VexRiscv.execute_to_memory_IS_DIV
.sym 110643 VexRiscv._zz_194_[27]
.sym 110644 VexRiscv._zz_193_[26]
.sym 110645 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 110646 VexRiscv._zz_328_
.sym 110647 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 110648 $abc$40840$n4338
.sym 110649 $abc$40840$n3647_1
.sym 110651 VexRiscv._zz_316_[31]
.sym 110652 VexRiscv._zz_194_[32]
.sym 110653 $abc$40840$n4245
.sym 110655 $abc$40840$n3895_1
.sym 110656 spiflash_bus_dat_r[4]
.sym 110657 $abc$40840$n4060_1
.sym 110658 $abc$40840$n3904
.sym 110659 VexRiscv.memory_MulDivIterativePlugin_div_result[31]
.sym 110660 $abc$40840$n4337_1
.sym 110661 VexRiscv.memory_arbitration_isValid
.sym 110662 VexRiscv.execute_to_memory_IS_DIV
.sym 110663 VexRiscv._zz_321_[8]
.sym 110664 $abc$40840$n5308
.sym 110665 $abc$40840$n233
.sym 110667 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 110668 $abc$40840$n4308
.sym 110669 $abc$40840$n3647_1
.sym 110671 VexRiscv._zz_321_[9]
.sym 110672 $abc$40840$n5311
.sym 110673 $abc$40840$n233
.sym 110675 VexRiscv._zz_321_[7]
.sym 110676 $abc$40840$n5305
.sym 110677 $abc$40840$n233
.sym 110679 VexRiscv._zz_321_[6]
.sym 110680 $abc$40840$n5302
.sym 110681 $abc$40840$n233
.sym 110683 VexRiscv.memory_MulDivIterativePlugin_div_result[21]
.sym 110684 $abc$40840$n4307_1
.sym 110685 VexRiscv.memory_arbitration_isValid
.sym 110686 VexRiscv.execute_to_memory_IS_DIV
.sym 110687 VexRiscv._zz_321_[3]
.sym 110691 VexRiscv._zz_321_[5]
.sym 110692 $abc$40840$n5299
.sym 110693 $abc$40840$n233
.sym 110695 VexRiscv._zz_321_[23]
.sym 110696 $abc$40840$n5353
.sym 110697 $abc$40840$n233
.sym 110699 VexRiscv._zz_321_[13]
.sym 110703 VexRiscv._zz_321_[20]
.sym 110704 $abc$40840$n5344
.sym 110705 $abc$40840$n233
.sym 110707 VexRiscv._zz_321_[14]
.sym 110711 VexRiscv._zz_321_[22]
.sym 110712 $abc$40840$n5350
.sym 110713 $abc$40840$n233
.sym 110715 VexRiscv._zz_321_[17]
.sym 110719 VexRiscv._zz_321_[11]
.sym 110723 basesoc_vexriscv_ibus_adr[9]
.sym 110724 basesoc_vexriscv_dbus_adr[9]
.sym 110725 grant
.sym 110727 VexRiscv._zz_321_[24]
.sym 110728 $abc$40840$n5356
.sym 110729 $abc$40840$n233
.sym 110731 VexRiscv._zz_321_[30]
.sym 110732 $abc$40840$n5374
.sym 110733 $abc$40840$n233
.sym 110735 VexRiscv._zz_321_[28]
.sym 110739 VexRiscv._zz_321_[31]
.sym 110740 $abc$40840$n5377
.sym 110741 $abc$40840$n233
.sym 110743 VexRiscv._zz_321_[25]
.sym 110744 $abc$40840$n5359
.sym 110745 $abc$40840$n233
.sym 110747 VexRiscv._zz_321_[30]
.sym 110751 VexRiscv._zz_321_[28]
.sym 110752 $abc$40840$n5368
.sym 110753 $abc$40840$n233
.sym 110755 VexRiscv._zz_321_[29]
.sym 110756 $abc$40840$n5371
.sym 110757 $abc$40840$n233
.sym 110759 VexRiscv.decode_to_execute_RS2[18]
.sym 110760 VexRiscv._zz_129_[2]
.sym 110761 VexRiscv._zz_170_[1]
.sym 110763 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 110767 VexRiscv._zz_170_[1]
.sym 110771 basesoc_vexriscv_ibus_adr[15]
.sym 110772 basesoc_vexriscv_dbus_adr[15]
.sym 110773 grant
.sym 110775 basesoc_vexriscv_ibus_adr[19]
.sym 110776 basesoc_vexriscv_dbus_adr[19]
.sym 110777 grant
.sym 110779 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 110783 VexRiscv.decode_to_execute_RS2[16]
.sym 110784 VexRiscv._zz_129_[0]
.sym 110785 VexRiscv._zz_170_[1]
.sym 110787 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 110791 VexRiscv._zz_193_[4]
.sym 110792 $abc$40840$n5394
.sym 110793 $abc$40840$n233
.sym 110795 $abc$40840$n4790
.sym 110796 $abc$40840$n6753_1
.sym 110797 $abc$40840$n3932
.sym 110799 VexRiscv._zz_193_[0]
.sym 110800 $abc$40840$n5382
.sym 110801 $abc$40840$n233
.sym 110803 $abc$40840$n4159
.sym 110804 VexRiscv._zz_49_[0]
.sym 110805 VexRiscv._zz_49_[1]
.sym 110806 VexRiscv._zz_151_[23]
.sym 110808 VexRiscv._zz_198_
.sym 110809 $abc$40840$n5734
.sym 110811 $abc$40840$n4789_1
.sym 110812 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 110813 VexRiscv._zz_47_[0]
.sym 110814 VexRiscv._zz_47_[1]
.sym 110815 VexRiscv._zz_195_[32]
.sym 110816 $abc$40840$n5380
.sym 110817 $abc$40840$n233
.sym 110819 VexRiscv._zz_193_[8]
.sym 110820 $abc$40840$n5406
.sym 110821 $abc$40840$n233
.sym 110823 VexRiscv._zz_193_[12]
.sym 110824 $abc$40840$n5418
.sym 110825 $abc$40840$n233
.sym 110827 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 110828 $abc$40840$n4347
.sym 110831 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 110832 $abc$40840$n4347
.sym 110835 VexRiscv._zz_198_
.sym 110836 VexRiscv._zz_199_[0]
.sym 110839 VexRiscv._zz_193_[9]
.sym 110840 $abc$40840$n5409
.sym 110841 $abc$40840$n233
.sym 110843 VexRiscv._zz_193_[10]
.sym 110844 $abc$40840$n5412
.sym 110845 $abc$40840$n233
.sym 110847 VexRiscv._zz_193_[13]
.sym 110848 $abc$40840$n5421
.sym 110849 $abc$40840$n233
.sym 110851 VexRiscv._zz_193_[11]
.sym 110852 $abc$40840$n5415
.sym 110853 $abc$40840$n233
.sym 110855 $abc$40840$n5001
.sym 110856 VexRiscv._zz_36_[16]
.sym 110857 $abc$40840$n4939
.sym 110859 $abc$40840$n4676
.sym 110860 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 110861 VexRiscv._zz_47_[0]
.sym 110862 VexRiscv._zz_47_[1]
.sym 110863 VexRiscv._zz_36_[21]
.sym 110864 $abc$40840$n5021_1
.sym 110865 $abc$40840$n4939
.sym 110867 VexRiscv._zz_36_[21]
.sym 110868 $abc$40840$n4747_1
.sym 110869 $abc$40840$n4379_1
.sym 110871 $abc$40840$n4193
.sym 110872 VexRiscv._zz_49_[0]
.sym 110873 VexRiscv._zz_49_[1]
.sym 110874 VexRiscv._zz_151_[21]
.sym 110875 VexRiscv._zz_36_[10]
.sym 110876 $abc$40840$n4562_1
.sym 110877 $abc$40840$n4379_1
.sym 110879 $abc$40840$n4997
.sym 110880 VexRiscv._zz_36_[15]
.sym 110881 $abc$40840$n4939
.sym 110883 $abc$40840$n4345
.sym 110884 $abc$40840$n6747_1
.sym 110885 $abc$40840$n3932
.sym 110886 $abc$40840$n4756_1
.sym 110887 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 110888 VexRiscv._zz_151_[21]
.sym 110889 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110891 VexRiscv._zz_32_[0]
.sym 110892 VexRiscv._zz_199_[1]
.sym 110893 VexRiscv._zz_286_[1]
.sym 110895 $abc$40840$n4153
.sym 110896 VexRiscv._zz_49_[0]
.sym 110897 VexRiscv._zz_49_[1]
.sym 110898 VexRiscv._zz_151_[16]
.sym 110899 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 110900 VexRiscv._zz_151_[22]
.sym 110901 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110903 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 110904 $abc$40840$n4347
.sym 110907 $abc$40840$n6667_1
.sym 110908 VexRiscv._zz_32_[1]
.sym 110909 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 110911 VexRiscv._zz_36_[21]
.sym 110915 $abc$40840$n4758_1
.sym 110916 $abc$40840$n6748_1
.sym 110917 $abc$40840$n4760_1
.sym 110918 $abc$40840$n3926
.sym 110919 $abc$40840$n5061_1
.sym 110920 VexRiscv._zz_36_[31]
.sym 110921 $abc$40840$n4939
.sym 110923 $abc$40840$n4791_1
.sym 110924 $abc$40840$n4759_1
.sym 110925 $abc$40840$n4361_1
.sym 110927 $abc$40840$n4981_1
.sym 110928 VexRiscv._zz_36_[11]
.sym 110929 $abc$40840$n4939
.sym 110931 VexRiscv._zz_36_[17]
.sym 110932 $abc$40840$n4682
.sym 110933 $abc$40840$n4379_1
.sym 110935 $abc$40840$n4759_1
.sym 110936 $abc$40840$n4727_1
.sym 110937 $abc$40840$n4361_1
.sym 110938 $abc$40840$n3932
.sym 110939 VexRiscv._zz_36_[17]
.sym 110940 $abc$40840$n5005
.sym 110941 $abc$40840$n4939
.sym 110943 $abc$40840$n4638
.sym 110944 $abc$40840$n4608_1
.sym 110945 $abc$40840$n4361_1
.sym 110947 VexRiscv._zz_36_[31]
.sym 110948 $abc$40840$n4909_1
.sym 110949 $abc$40840$n4379_1
.sym 110951 VexRiscv._zz_288_[17]
.sym 110952 VexRiscv._zz_151_[17]
.sym 110953 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 110955 VexRiscv._zz_135_[9]
.sym 110956 VexRiscv._zz_135_[24]
.sym 110959 $abc$40840$n4977_1
.sym 110960 VexRiscv._zz_36_[10]
.sym 110961 $abc$40840$n4939
.sym 110963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 110965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 110967 VexRiscv._zz_36_[27]
.sym 110968 $abc$40840$n4844_1
.sym 110969 $abc$40840$n4379_1
.sym 110971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 110972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 110975 VexRiscv._zz_36_[27]
.sym 110976 $abc$40840$n5045
.sym 110977 $abc$40840$n4939
.sym 110979 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 110980 VexRiscv._zz_151_[25]
.sym 110981 VexRiscv.execute_LightShifterPlugin_isActive
.sym 110983 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 110987 $abc$40840$n4858_1
.sym 110988 $abc$40840$n4850_1
.sym 110989 $abc$40840$n3926
.sym 110991 $abc$40840$n4191
.sym 110992 $abc$40840$n4836
.sym 110993 $abc$40840$n4408_1
.sym 110994 $abc$40840$n4345
.sym 110995 $abc$40840$n4576_1
.sym 110996 $abc$40840$n4568_1
.sym 110997 $abc$40840$n3926
.sym 110999 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 111003 $abc$40840$n4821_1
.sym 111004 $abc$40840$n4791_1
.sym 111005 $abc$40840$n4361_1
.sym 111007 $abc$40840$n4459_1
.sym 111008 $abc$40840$n4191
.sym 111009 VexRiscv._zz_151_[26]
.sym 111011 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 111012 VexRiscv._zz_151_[24]
.sym 111013 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111015 $abc$40840$n4851_1
.sym 111016 $abc$40840$n4854_1
.sym 111017 $abc$40840$n4856_1
.sym 111018 $abc$40840$n3932
.sym 111019 VexRiscv._zz_36_[10]
.sym 111023 $abc$40840$n4459_1
.sym 111024 $abc$40840$n4146
.sym 111025 VexRiscv._zz_151_[17]
.sym 111027 $abc$40840$n4459_1
.sym 111028 $abc$40840$n4161
.sym 111029 VexRiscv._zz_151_[27]
.sym 111031 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 111032 VexRiscv._zz_151_[28]
.sym 111033 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111035 $abc$40840$n4146
.sym 111036 $abc$40840$n4693_1
.sym 111037 $abc$40840$n4408_1
.sym 111038 $abc$40840$n4345
.sym 111039 $abc$40840$n4857_1
.sym 111040 $abc$40840$n4821_1
.sym 111041 $abc$40840$n4361_1
.sym 111043 $abc$40840$n4161
.sym 111044 $abc$40840$n4853_1
.sym 111045 $abc$40840$n4408_1
.sym 111046 $abc$40840$n4345
.sym 111059 VexRiscv._zz_41_[19]
.sym 111071 VexRiscv._zz_41_[10]
.sym 111083 user_btn0
.sym 111084 $abc$40840$n6823
.sym 111087 user_btn0
.sym 111088 $abc$40840$n6801
.sym 111104 waittimer0_count[0]
.sym 111106 $PACKER_VCC_NET
.sym 111111 array_muxed0[11]
.sym 111115 array_muxed0[12]
.sym 111119 basesoc_adr[11]
.sym 111120 $abc$40840$n3760_1
.sym 111121 basesoc_adr[12]
.sym 111123 $abc$40840$n3712_1
.sym 111124 $abc$40840$n3760_1
.sym 111127 $abc$40840$n2372
.sym 111128 basesoc_uart_phy_sink_ready
.sym 111131 basesoc_adr[12]
.sym 111132 basesoc_adr[11]
.sym 111139 basesoc_adr[11]
.sym 111140 basesoc_adr[12]
.sym 111143 array_muxed0[10]
.sym 111147 $abc$40840$n3759
.sym 111148 $abc$40840$n3760_1
.sym 111151 array_muxed0[9]
.sym 111155 basesoc_adr[13]
.sym 111156 basesoc_adr[10]
.sym 111157 basesoc_adr[9]
.sym 111158 $abc$40840$n3712_1
.sym 111159 basesoc_adr[13]
.sym 111160 basesoc_adr[9]
.sym 111161 $abc$40840$n3759
.sym 111162 basesoc_adr[10]
.sym 111163 basesoc_adr[13]
.sym 111164 basesoc_adr[9]
.sym 111165 $abc$40840$n3712_1
.sym 111166 basesoc_adr[10]
.sym 111167 array_muxed0[13]
.sym 111171 basesoc_adr[13]
.sym 111172 basesoc_adr[9]
.sym 111173 basesoc_adr[10]
.sym 111175 $abc$40840$n4419
.sym 111176 $abc$40840$n4860
.sym 111177 $abc$40840$n4287
.sym 111178 csrbankarray_sel_r
.sym 111179 $abc$40840$n4419
.sym 111180 $abc$40840$n4287
.sym 111181 $abc$40840$n4860
.sym 111182 csrbankarray_sel_r
.sym 111183 $abc$40840$n6432
.sym 111184 $abc$40840$n6430
.sym 111191 $abc$40840$n6427
.sym 111192 $abc$40840$n6425
.sym 111193 $abc$40840$n6428
.sym 111195 $abc$40840$n3855
.sym 111196 $abc$40840$n3710
.sym 111197 user_led4
.sym 111199 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 111200 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 111201 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 111202 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 111203 basesoc_bus_wishbone_dat_r[1]
.sym 111204 slave_sel_r[0]
.sym 111205 spiflash_bus_dat_r[1]
.sym 111206 slave_sel_r[1]
.sym 111207 $abc$40840$n98
.sym 111208 $abc$40840$n3725
.sym 111209 $abc$40840$n6062_1
.sym 111210 $abc$40840$n3711
.sym 111211 $abc$40840$n6442
.sym 111212 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 111213 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 111214 $abc$40840$n6443
.sym 111215 $abc$40840$n5893_1
.sym 111216 $abc$40840$n5892_1
.sym 111217 $abc$40840$n3758
.sym 111219 basesoc_bus_wishbone_dat_r[4]
.sym 111220 slave_sel_r[0]
.sym 111221 spiflash_bus_dat_r[4]
.sym 111222 slave_sel_r[1]
.sym 111223 eventmanager_status_w[0]
.sym 111224 $abc$40840$n3734
.sym 111225 $abc$40840$n6089
.sym 111226 $abc$40840$n3855
.sym 111227 eventmanager_status_w[1]
.sym 111228 $abc$40840$n3734
.sym 111229 $abc$40840$n6092_1
.sym 111230 $abc$40840$n3855
.sym 111231 $abc$40840$n4287
.sym 111232 $abc$40840$n4419
.sym 111233 $abc$40840$n4860
.sym 111234 csrbankarray_sel_r
.sym 111235 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 111236 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 111237 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 111238 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 111239 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 111240 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 111241 $abc$40840$n6526
.sym 111243 eventmanager_status_w[0]
.sym 111244 sys_rst
.sym 111245 user_btn0
.sym 111247 basesoc_ctrl_bus_errors[31]
.sym 111248 $abc$40840$n3829
.sym 111249 $abc$40840$n3730_1
.sym 111250 basesoc_ctrl_storage[23]
.sym 111251 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 111252 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 111253 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 111254 $abc$40840$n6431
.sym 111255 $abc$40840$n6087
.sym 111256 $abc$40840$n6082_1
.sym 111257 $abc$40840$n3711
.sym 111259 $abc$40840$n6043
.sym 111260 $abc$40840$n3711
.sym 111263 $abc$40840$n6427
.sym 111264 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 111265 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 111266 $abc$40840$n6445
.sym 111267 basesoc_bus_wishbone_dat_r[5]
.sym 111268 slave_sel_r[0]
.sym 111269 spiflash_bus_dat_r[5]
.sym 111270 slave_sel_r[1]
.sym 111272 waittimer0_count[0]
.sym 111276 waittimer0_count[1]
.sym 111277 $PACKER_VCC_NET
.sym 111280 waittimer0_count[2]
.sym 111281 $PACKER_VCC_NET
.sym 111282 $auto$alumacc.cc:474:replace_alu$4033.C[2]
.sym 111284 waittimer0_count[3]
.sym 111285 $PACKER_VCC_NET
.sym 111286 $auto$alumacc.cc:474:replace_alu$4033.C[3]
.sym 111288 waittimer0_count[4]
.sym 111289 $PACKER_VCC_NET
.sym 111290 $auto$alumacc.cc:474:replace_alu$4033.C[4]
.sym 111292 waittimer0_count[5]
.sym 111293 $PACKER_VCC_NET
.sym 111294 $auto$alumacc.cc:474:replace_alu$4033.C[5]
.sym 111296 waittimer0_count[6]
.sym 111297 $PACKER_VCC_NET
.sym 111298 $auto$alumacc.cc:474:replace_alu$4033.C[6]
.sym 111300 waittimer0_count[7]
.sym 111301 $PACKER_VCC_NET
.sym 111302 $auto$alumacc.cc:474:replace_alu$4033.C[7]
.sym 111304 waittimer0_count[8]
.sym 111305 $PACKER_VCC_NET
.sym 111306 $auto$alumacc.cc:474:replace_alu$4033.C[8]
.sym 111308 waittimer0_count[9]
.sym 111309 $PACKER_VCC_NET
.sym 111310 $auto$alumacc.cc:474:replace_alu$4033.C[9]
.sym 111312 waittimer0_count[10]
.sym 111313 $PACKER_VCC_NET
.sym 111314 $auto$alumacc.cc:474:replace_alu$4033.C[10]
.sym 111316 waittimer0_count[11]
.sym 111317 $PACKER_VCC_NET
.sym 111318 $auto$alumacc.cc:474:replace_alu$4033.C[11]
.sym 111320 waittimer0_count[12]
.sym 111321 $PACKER_VCC_NET
.sym 111322 $auto$alumacc.cc:474:replace_alu$4033.C[12]
.sym 111324 waittimer0_count[13]
.sym 111325 $PACKER_VCC_NET
.sym 111326 $auto$alumacc.cc:474:replace_alu$4033.C[13]
.sym 111328 waittimer0_count[14]
.sym 111329 $PACKER_VCC_NET
.sym 111330 $auto$alumacc.cc:474:replace_alu$4033.C[14]
.sym 111332 waittimer0_count[15]
.sym 111333 $PACKER_VCC_NET
.sym 111334 $auto$alumacc.cc:474:replace_alu$4033.C[15]
.sym 111336 waittimer0_count[16]
.sym 111337 $PACKER_VCC_NET
.sym 111338 $auto$alumacc.cc:474:replace_alu$4033.C[16]
.sym 111339 VexRiscv._zz_193_[2]
.sym 111340 VexRiscv._zz_321_[0]
.sym 111343 VexRiscv._zz_193_[15]
.sym 111344 VexRiscv._zz_321_[0]
.sym 111347 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 111348 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 111349 $abc$40840$n4441_1
.sym 111351 $abc$40840$n158
.sym 111355 sys_rst
.sym 111356 $abc$40840$n6831
.sym 111357 user_btn0
.sym 111359 $abc$40840$n156
.sym 111363 sys_rst
.sym 111364 $abc$40840$n6833
.sym 111365 user_btn0
.sym 111367 VexRiscv._zz_35_[4]
.sym 111371 VexRiscv._zz_193_[16]
.sym 111372 VexRiscv._zz_321_[0]
.sym 111375 VexRiscv._zz_193_[3]
.sym 111376 VexRiscv._zz_321_[0]
.sym 111379 VexRiscv._zz_193_[20]
.sym 111380 VexRiscv._zz_321_[0]
.sym 111383 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 111387 VexRiscv._zz_193_[22]
.sym 111388 VexRiscv._zz_321_[0]
.sym 111391 VexRiscv._zz_253_[0]
.sym 111392 VexRiscv._zz_253_[1]
.sym 111395 VexRiscv._zz_193_[7]
.sym 111396 VexRiscv._zz_321_[0]
.sym 111399 VexRiscv._zz_316_[22]
.sym 111400 VexRiscv._zz_194_[23]
.sym 111401 $abc$40840$n4245
.sym 111403 VexRiscv._zz_193_[21]
.sym 111404 VexRiscv._zz_321_[0]
.sym 111407 VexRiscv._zz_194_[3]
.sym 111408 VexRiscv._zz_193_[2]
.sym 111409 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111410 VexRiscv._zz_328_
.sym 111411 VexRiscv._zz_193_[24]
.sym 111412 VexRiscv._zz_321_[0]
.sym 111415 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 111416 $abc$40840$n4287_1
.sym 111417 $abc$40840$n3647_1
.sym 111419 VexRiscv._zz_193_[17]
.sym 111420 VexRiscv._zz_321_[0]
.sym 111423 VexRiscv._zz_35_[6]
.sym 111427 VexRiscv.execute_to_memory_INSTRUCTION[12]
.sym 111428 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111431 VexRiscv._zz_35_[6]
.sym 111432 $abc$40840$n4962
.sym 111433 $abc$40840$n4938_1
.sym 111435 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 111436 $abc$40840$n4260_1
.sym 111437 $abc$40840$n3647_1
.sym 111439 VexRiscv._zz_194_[5]
.sym 111440 VexRiscv._zz_193_[4]
.sym 111441 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111442 VexRiscv._zz_328_
.sym 111443 VexRiscv._zz_194_[6]
.sym 111444 VexRiscv._zz_193_[5]
.sym 111445 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111446 VexRiscv._zz_328_
.sym 111447 VexRiscv._zz_316_[5]
.sym 111448 VexRiscv._zz_194_[6]
.sym 111449 $abc$40840$n4245
.sym 111451 VexRiscv._zz_194_[8]
.sym 111452 VexRiscv._zz_193_[7]
.sym 111453 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111454 VexRiscv._zz_328_
.sym 111455 VexRiscv.memory_MulDivIterativePlugin_div_result[7]
.sym 111456 $abc$40840$n4265
.sym 111457 VexRiscv.memory_arbitration_isValid
.sym 111458 VexRiscv.execute_to_memory_IS_DIV
.sym 111459 VexRiscv.memory_MulDivIterativePlugin_div_result[5]
.sym 111460 $abc$40840$n4259
.sym 111461 VexRiscv.memory_arbitration_isValid
.sym 111462 VexRiscv.execute_to_memory_IS_DIV
.sym 111463 VexRiscv._zz_194_[10]
.sym 111464 VexRiscv._zz_193_[9]
.sym 111465 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111466 VexRiscv._zz_328_
.sym 111467 VexRiscv._zz_194_[9]
.sym 111468 VexRiscv._zz_193_[8]
.sym 111469 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111470 VexRiscv._zz_328_
.sym 111471 VexRiscv._zz_316_[8]
.sym 111472 VexRiscv._zz_194_[9]
.sym 111473 $abc$40840$n4245
.sym 111475 VexRiscv._zz_194_[12]
.sym 111476 VexRiscv._zz_193_[11]
.sym 111477 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111478 VexRiscv._zz_328_
.sym 111479 VexRiscv._zz_194_[15]
.sym 111480 VexRiscv._zz_193_[14]
.sym 111481 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111482 VexRiscv._zz_328_
.sym 111483 VexRiscv._zz_194_[11]
.sym 111484 VexRiscv._zz_193_[10]
.sym 111485 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111486 VexRiscv._zz_328_
.sym 111487 VexRiscv.memory_MulDivIterativePlugin_div_result[8]
.sym 111488 $abc$40840$n4268_1
.sym 111489 VexRiscv.memory_arbitration_isValid
.sym 111490 VexRiscv.execute_to_memory_IS_DIV
.sym 111491 VexRiscv.memory_MulDivIterativePlugin_div_result[11]
.sym 111492 $abc$40840$n4277
.sym 111493 VexRiscv.memory_arbitration_isValid
.sym 111494 VexRiscv.execute_to_memory_IS_DIV
.sym 111495 VexRiscv._zz_194_[16]
.sym 111496 VexRiscv._zz_193_[15]
.sym 111497 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111498 VexRiscv._zz_328_
.sym 111499 VexRiscv._zz_316_[10]
.sym 111500 VexRiscv._zz_194_[11]
.sym 111501 $abc$40840$n4245
.sym 111503 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 111504 $abc$40840$n4275
.sym 111505 $abc$40840$n3647_1
.sym 111507 VexRiscv._zz_194_[22]
.sym 111508 VexRiscv._zz_193_[21]
.sym 111509 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111510 VexRiscv._zz_328_
.sym 111511 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[21]
.sym 111515 VexRiscv._zz_194_[23]
.sym 111516 VexRiscv._zz_193_[22]
.sym 111517 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111518 VexRiscv._zz_328_
.sym 111519 eventmanager_pending_w[1]
.sym 111520 $abc$40840$n3731
.sym 111521 $abc$40840$n6093
.sym 111523 VexRiscv._zz_194_[18]
.sym 111524 VexRiscv._zz_193_[17]
.sym 111525 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111526 VexRiscv._zz_328_
.sym 111527 VexRiscv.memory_MulDivIterativePlugin_div_result[29]
.sym 111528 $abc$40840$n4331_1
.sym 111529 VexRiscv.memory_arbitration_isValid
.sym 111530 VexRiscv.execute_to_memory_IS_DIV
.sym 111531 VexRiscv._zz_316_[30]
.sym 111532 VexRiscv._zz_194_[31]
.sym 111533 $abc$40840$n4245
.sym 111535 VexRiscv._zz_193_[28]
.sym 111536 VexRiscv._zz_321_[0]
.sym 111539 VexRiscv._zz_194_[25]
.sym 111540 VexRiscv._zz_193_[24]
.sym 111541 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111542 VexRiscv._zz_328_
.sym 111543 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 111547 VexRiscv._zz_194_[29]
.sym 111548 VexRiscv._zz_193_[28]
.sym 111549 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111550 VexRiscv._zz_328_
.sym 111551 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 111552 $abc$40840$n4311
.sym 111553 $abc$40840$n3647_1
.sym 111555 VexRiscv.memory_MulDivIterativePlugin_div_result[22]
.sym 111556 $abc$40840$n4310_1
.sym 111557 VexRiscv.memory_arbitration_isValid
.sym 111558 VexRiscv.execute_to_memory_IS_DIV
.sym 111559 VexRiscv._zz_194_[28]
.sym 111560 VexRiscv._zz_193_[27]
.sym 111561 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111562 VexRiscv._zz_328_
.sym 111563 VexRiscv._zz_194_[17]
.sym 111564 VexRiscv._zz_193_[16]
.sym 111565 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111566 VexRiscv._zz_328_
.sym 111567 VexRiscv._zz_316_[13]
.sym 111568 VexRiscv._zz_194_[14]
.sym 111569 $abc$40840$n4245
.sym 111571 $abc$40840$n2871
.sym 111575 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 111576 $abc$40840$n4335
.sym 111577 $abc$40840$n3647_1
.sym 111579 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 111580 $abc$40840$n4284_1
.sym 111581 $abc$40840$n3647_1
.sym 111583 VexRiscv._zz_194_[32]
.sym 111584 VexRiscv._zz_313_[0]
.sym 111585 VexRiscv._zz_311_
.sym 111587 VexRiscv._zz_193_[27]
.sym 111588 VexRiscv._zz_321_[0]
.sym 111591 VexRiscv._zz_194_[16]
.sym 111592 VexRiscv._zz_194_[17]
.sym 111593 VexRiscv._zz_311_
.sym 111595 $abc$40840$n5654_1
.sym 111596 $abc$40840$n5653
.sym 111597 VexRiscv._zz_319_
.sym 111599 VexRiscv._zz_321_[5]
.sym 111603 $abc$40840$n5606_1
.sym 111604 $abc$40840$n5605
.sym 111605 VexRiscv._zz_319_
.sym 111607 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 111608 $abc$40840$n4305
.sym 111609 $abc$40840$n3647_1
.sym 111611 VexRiscv._zz_194_[21]
.sym 111612 VexRiscv._zz_193_[20]
.sym 111613 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 111614 VexRiscv._zz_328_
.sym 111615 VexRiscv._zz_321_[7]
.sym 111619 VexRiscv._zz_316_[20]
.sym 111620 VexRiscv._zz_194_[21]
.sym 111621 $abc$40840$n4245
.sym 111623 $abc$40840$n5618_1
.sym 111624 $abc$40840$n5617
.sym 111625 VexRiscv._zz_319_
.sym 111627 VexRiscv._zz_194_[31]
.sym 111628 VexRiscv._zz_194_[32]
.sym 111629 VexRiscv._zz_311_
.sym 111631 VexRiscv._zz_194_[25]
.sym 111632 VexRiscv._zz_194_[26]
.sym 111633 VexRiscv._zz_311_
.sym 111635 $abc$40840$n5651
.sym 111636 $abc$40840$n5650_1
.sym 111637 VexRiscv._zz_319_
.sym 111639 $abc$40840$n5633
.sym 111640 $abc$40840$n5632_1
.sym 111641 VexRiscv._zz_319_
.sym 111643 VexRiscv._zz_194_[20]
.sym 111644 VexRiscv._zz_194_[21]
.sym 111645 VexRiscv._zz_311_
.sym 111647 $abc$40840$n5630_1
.sym 111648 $abc$40840$n5629
.sym 111649 VexRiscv._zz_319_
.sym 111651 VexRiscv._zz_194_[24]
.sym 111652 VexRiscv._zz_194_[25]
.sym 111653 VexRiscv._zz_311_
.sym 111655 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 111659 VexRiscv._zz_195_[23]
.sym 111660 VexRiscv._zz_194_[23]
.sym 111661 VexRiscv._zz_195_[32]
.sym 111663 VexRiscv._zz_195_[18]
.sym 111664 VexRiscv._zz_194_[18]
.sym 111665 VexRiscv._zz_195_[32]
.sym 111667 VexRiscv._zz_321_[22]
.sym 111671 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 111675 VexRiscv._zz_321_[23]
.sym 111679 VexRiscv._zz_321_[19]
.sym 111683 VexRiscv._zz_195_[19]
.sym 111684 VexRiscv._zz_194_[19]
.sym 111685 VexRiscv._zz_195_[32]
.sym 111687 VexRiscv._zz_321_[24]
.sym 111691 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 111695 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 111699 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 111703 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 111707 VexRiscv._zz_288_[3]
.sym 111708 VexRiscv._zz_151_[3]
.sym 111709 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111711 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 111715 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 111719 VexRiscv._zz_288_[8]
.sym 111720 VexRiscv._zz_151_[8]
.sym 111721 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111723 VexRiscv._zz_41_[19]
.sym 111724 VexRiscv._zz_199_[19]
.sym 111725 $abc$40840$n4212
.sym 111727 VexRiscv._zz_288_[13]
.sym 111728 VexRiscv._zz_151_[13]
.sym 111729 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111731 VexRiscv._zz_288_[7]
.sym 111732 VexRiscv._zz_151_[7]
.sym 111733 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111735 VexRiscv._zz_192_
.sym 111739 VexRiscv._zz_288_[11]
.sym 111740 VexRiscv._zz_151_[11]
.sym 111741 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111743 VexRiscv._zz_288_[9]
.sym 111744 VexRiscv._zz_151_[9]
.sym 111745 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111747 VexRiscv.decode_to_execute_RS2[10]
.sym 111748 VexRiscv._zz_129_[2]
.sym 111749 VexRiscv._zz_170_[1]
.sym 111750 VexRiscv._zz_170_[0]
.sym 111751 VexRiscv._zz_193_[3]
.sym 111752 $abc$40840$n5391
.sym 111753 $abc$40840$n233
.sym 111755 VexRiscv._zz_288_[21]
.sym 111756 VexRiscv._zz_151_[21]
.sym 111757 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111759 VexRiscv._zz_32_[0]
.sym 111760 VexRiscv._zz_32_[1]
.sym 111763 VexRiscv._zz_288_[22]
.sym 111764 VexRiscv._zz_151_[22]
.sym 111765 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111767 VexRiscv._zz_288_[23]
.sym 111768 VexRiscv._zz_151_[23]
.sym 111769 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111771 VexRiscv._zz_193_[14]
.sym 111772 $abc$40840$n5424
.sym 111773 $abc$40840$n233
.sym 111775 VexRiscv._zz_193_[7]
.sym 111776 $abc$40840$n5403
.sym 111777 $abc$40840$n233
.sym 111779 VexRiscv._zz_288_[25]
.sym 111780 VexRiscv._zz_151_[25]
.sym 111781 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111783 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 111787 $abc$40840$n4945_1
.sym 111788 VexRiscv._zz_36_[2]
.sym 111789 $abc$40840$n4939
.sym 111791 VexRiscv._zz_288_[16]
.sym 111792 VexRiscv._zz_151_[16]
.sym 111793 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111795 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 111799 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 111803 $abc$40840$n4961_1
.sym 111804 VexRiscv._zz_36_[6]
.sym 111805 $abc$40840$n4939
.sym 111807 $abc$40840$n4198
.sym 111808 VexRiscv._zz_151_[15]
.sym 111811 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 111815 VexRiscv._zz_199_[15]
.sym 111816 VexRiscv._zz_285_[0]
.sym 111817 VexRiscv._zz_44_[1]
.sym 111818 VexRiscv._zz_44_[0]
.sym 111819 VexRiscv._zz_288_[26]
.sym 111820 VexRiscv._zz_151_[26]
.sym 111821 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111823 VexRiscv._zz_199_[17]
.sym 111824 VexRiscv._zz_285_[2]
.sym 111825 VexRiscv._zz_44_[1]
.sym 111826 VexRiscv._zz_44_[0]
.sym 111827 $abc$40840$n4191
.sym 111828 $abc$40840$n4193
.sym 111829 VexRiscv._zz_151_[21]
.sym 111830 VexRiscv._zz_151_[26]
.sym 111831 VexRiscv.execute_CsrPlugin_writeData[19]
.sym 111835 VexRiscv._zz_199_[18]
.sym 111836 VexRiscv._zz_285_[3]
.sym 111837 VexRiscv._zz_44_[1]
.sym 111838 VexRiscv._zz_44_[0]
.sym 111839 $abc$40840$n4197
.sym 111840 $abc$40840$n4201
.sym 111841 VexRiscv._zz_151_[22]
.sym 111842 $abc$40840$n4190
.sym 111843 VexRiscv._zz_199_[16]
.sym 111844 VexRiscv._zz_285_[1]
.sym 111845 VexRiscv._zz_44_[1]
.sym 111846 VexRiscv._zz_44_[0]
.sym 111847 VexRiscv._zz_193_[17]
.sym 111848 $abc$40840$n5433
.sym 111849 $abc$40840$n233
.sym 111851 VexRiscv._zz_44_[0]
.sym 111852 VexRiscv._zz_44_[1]
.sym 111855 VexRiscv._zz_193_[22]
.sym 111856 $abc$40840$n5448
.sym 111857 $abc$40840$n233
.sym 111859 VexRiscv._zz_198_
.sym 111860 VexRiscv._zz_199_[19]
.sym 111863 VexRiscv._zz_199_[21]
.sym 111864 VexRiscv._zz_286_[1]
.sym 111865 VexRiscv._zz_44_[1]
.sym 111866 VexRiscv._zz_44_[0]
.sym 111867 VexRiscv._zz_193_[18]
.sym 111868 $abc$40840$n5436
.sym 111869 $abc$40840$n233
.sym 111871 VexRiscv._zz_193_[19]
.sym 111872 $abc$40840$n5439
.sym 111873 $abc$40840$n233
.sym 111875 VexRiscv._zz_199_[19]
.sym 111876 VexRiscv._zz_285_[4]
.sym 111877 VexRiscv._zz_44_[1]
.sym 111878 VexRiscv._zz_44_[0]
.sym 111879 $abc$40840$n4092
.sym 111880 VexRiscv._zz_199_[8]
.sym 111883 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 111884 VexRiscv._zz_151_[20]
.sym 111885 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111887 $abc$40840$n4092
.sym 111888 VexRiscv._zz_199_[10]
.sym 111891 VexRiscv._zz_41_[9]
.sym 111892 VexRiscv._zz_199_[9]
.sym 111893 $abc$40840$n4212
.sym 111895 VexRiscv.CsrPlugin_interrupt_code[2]
.sym 111896 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 111897 VexRiscv.CsrPlugin_hadException
.sym 111899 $abc$40840$n4092
.sym 111900 VexRiscv._zz_199_[9]
.sym 111903 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 111904 VexRiscv._zz_151_[13]
.sym 111905 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111907 $abc$40840$n4092
.sym 111908 VexRiscv._zz_199_[11]
.sym 111911 $abc$40840$n4360
.sym 111912 $abc$40840$n4361_1
.sym 111913 $abc$40840$n4343_1
.sym 111914 $abc$40840$n3932
.sym 111915 $abc$40840$n4965_1
.sym 111916 VexRiscv._zz_36_[7]
.sym 111917 $abc$40840$n4939
.sym 111919 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 111920 VexRiscv._zz_151_[11]
.sym 111921 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111923 VexRiscv._zz_288_[10]
.sym 111924 VexRiscv._zz_151_[10]
.sym 111925 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 111927 $abc$40840$n4608_1
.sym 111928 $abc$40840$n4570_1
.sym 111929 $abc$40840$n4361_1
.sym 111930 $abc$40840$n3932
.sym 111931 $abc$40840$n4584_1
.sym 111932 $abc$40840$n4580_1
.sym 111933 $abc$40840$n3926
.sym 111935 $abc$40840$n4973
.sym 111936 VexRiscv._zz_36_[9]
.sym 111937 $abc$40840$n4939
.sym 111939 $abc$40840$n4969
.sym 111940 VexRiscv._zz_36_[8]
.sym 111941 $abc$40840$n4939
.sym 111943 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[10]
.sym 111944 $abc$40840$n4347
.sym 111947 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[11]
.sym 111948 $abc$40840$n4347
.sym 111951 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 111952 $abc$40840$n4347
.sym 111955 VexRiscv._zz_170_[1]
.sym 111959 $abc$40840$n4344
.sym 111960 $abc$40840$n4345
.sym 111963 $abc$40840$n4118
.sym 111964 VexRiscv._zz_151_[31]
.sym 111967 $abc$40840$n4553_1
.sym 111968 $abc$40840$n4551_1
.sym 111969 $abc$40840$n3926
.sym 111971 $abc$40840$n4587_1
.sym 111972 $abc$40840$n4590_1
.sym 111973 $abc$40840$n4585_1
.sym 111974 $abc$40840$n3932
.sym 111975 $abc$40840$n4571_1
.sym 111976 $abc$40840$n4574_1
.sym 111977 $abc$40840$n4569_1
.sym 111978 $abc$40840$n3932
.sym 111979 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[9]
.sym 111980 $abc$40840$n4347
.sym 111983 $abc$40840$n4556_1
.sym 111984 $abc$40840$n4559_1
.sym 111985 $abc$40840$n4554_1
.sym 111986 $abc$40840$n3932
.sym 111987 $abc$40840$n4570_1
.sym 111988 $abc$40840$n4538
.sym 111989 $abc$40840$n4361_1
.sym 111991 VexRiscv._zz_36_[9]
.sym 111995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[8]
.sym 111996 $abc$40840$n4347
.sym 111999 $abc$40840$n4576_1
.sym 112000 VexRiscv._zz_170_[0]
.sym 112001 VexRiscv._zz_170_[1]
.sym 112002 VexRiscv._zz_151_[10]
.sym 112003 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 112004 VexRiscv._zz_151_[9]
.sym 112005 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112007 $abc$40840$n4555_1
.sym 112008 $abc$40840$n4520
.sym 112009 $abc$40840$n4361_1
.sym 112011 $abc$40840$n4586_1
.sym 112012 $abc$40840$n4555_1
.sym 112013 $abc$40840$n4361_1
.sym 112015 $abc$40840$n4459_1
.sym 112016 $abc$40840$n4103
.sym 112017 VexRiscv._zz_151_[11]
.sym 112019 VexRiscv._zz_135_[9]
.sym 112023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 112024 VexRiscv._zz_151_[10]
.sym 112025 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112027 VexRiscv._zz_49_[0]
.sym 112028 VexRiscv._zz_49_[1]
.sym 112031 VexRiscv._zz_49_[1]
.sym 112032 VexRiscv._zz_49_[0]
.sym 112035 $abc$40840$n4103
.sym 112036 $abc$40840$n4589_1
.sym 112037 $abc$40840$n4408_1
.sym 112038 $abc$40840$n4345
.sym 112071 basesoc_dat_w[2]
.sym 112075 basesoc_dat_w[1]
.sym 112079 basesoc_uart_phy_sink_ready
.sym 112080 basesoc_uart_phy_tx_busy
.sym 112081 basesoc_uart_phy_sink_valid
.sym 112083 basesoc_we
.sym 112084 $abc$40840$n3892_1
.sym 112085 $abc$40840$n3710
.sym 112086 sys_rst
.sym 112091 basesoc_dat_w[3]
.sym 112095 basesoc_ctrl_reset_reset_r
.sym 112103 sys_rst
.sym 112104 basesoc_uart_tx_fifo_do_read
.sym 112111 basesoc_timer0_value[14]
.sym 112119 basesoc_timer0_value[1]
.sym 112135 spiflash_bus_dat_r[15]
.sym 112136 slave_sel_r[1]
.sym 112137 $abc$40840$n6492
.sym 112143 spiflash_bus_dat_r[9]
.sym 112144 slave_sel_r[1]
.sym 112145 $abc$40840$n6480_1
.sym 112147 $abc$40840$n208
.sym 112152 reset_delay[0]
.sym 112154 $PACKER_VCC_NET
.sym 112155 $abc$40840$n204
.sym 112159 $abc$40840$n6466_1
.sym 112160 $abc$40840$n6467_1
.sym 112163 basesoc_we
.sym 112164 $abc$40840$n3711
.sym 112165 $abc$40840$n3733_1
.sym 112166 sys_rst
.sym 112167 $abc$40840$n212
.sym 112171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 112175 $abc$40840$n216
.sym 112179 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 112183 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 112187 $abc$40840$n206
.sym 112191 $abc$40840$n214
.sym 112195 $abc$40840$n204
.sym 112196 $abc$40840$n206
.sym 112197 $abc$40840$n208
.sym 112198 $abc$40840$n210
.sym 112199 por_rst
.sym 112200 $abc$40840$n7251
.sym 112203 $abc$40840$n212
.sym 112204 $abc$40840$n214
.sym 112205 $abc$40840$n216
.sym 112206 $abc$40840$n218
.sym 112207 por_rst
.sym 112208 $abc$40840$n7252
.sym 112211 basesoc_uart_phy_storage[30]
.sym 112212 basesoc_uart_phy_storage[14]
.sym 112213 basesoc_adr[0]
.sym 112214 basesoc_adr[1]
.sym 112215 por_rst
.sym 112216 $abc$40840$n7254
.sym 112219 por_rst
.sym 112220 $abc$40840$n7257
.sym 112223 $abc$40840$n3575
.sym 112224 $abc$40840$n3576_1
.sym 112225 $abc$40840$n3577
.sym 112227 por_rst
.sym 112228 $abc$40840$n7253
.sym 112231 basesoc_uart_phy_storage[9]
.sym 112232 $abc$40840$n144
.sym 112233 basesoc_adr[0]
.sym 112234 basesoc_adr[1]
.sym 112235 basesoc_dat_w[3]
.sym 112239 basesoc_vexriscv_dbus_we
.sym 112240 grant
.sym 112243 $abc$40840$n3823
.sym 112244 basesoc_ctrl_bus_errors[9]
.sym 112245 $abc$40840$n118
.sym 112246 $abc$40840$n3733_1
.sym 112247 basesoc_we
.sym 112248 $abc$40840$n3711
.sym 112249 $abc$40840$n3730_1
.sym 112250 sys_rst
.sym 112251 $abc$40840$n148
.sym 112255 basesoc_vexriscv_dbus_adr[3]
.sym 112256 basesoc_vexriscv_ibus_adr[3]
.sym 112257 grant
.sym 112259 basesoc_ctrl_bus_errors[1]
.sym 112260 $abc$40840$n3834
.sym 112261 $abc$40840$n6047_1
.sym 112262 $abc$40840$n6044
.sym 112263 user_btn0
.sym 112264 $abc$40840$n6817
.sym 112267 user_btn0
.sym 112268 $abc$40840$n6811
.sym 112271 waittimer0_count[9]
.sym 112272 waittimer0_count[11]
.sym 112273 waittimer0_count[13]
.sym 112275 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 112276 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 112277 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 112278 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 112279 user_btn0
.sym 112280 $abc$40840$n6827
.sym 112283 user_btn0
.sym 112284 $abc$40840$n6819
.sym 112287 basesoc_vexriscv_dbus_adr[6]
.sym 112288 basesoc_vexriscv_ibus_adr[6]
.sym 112289 grant
.sym 112291 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 112292 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 112293 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 112294 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 112295 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 112296 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 112297 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 112298 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 112299 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 112300 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 112301 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 112302 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 112303 $abc$40840$n9
.sym 112307 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 112308 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 112309 $abc$40840$n4531_1
.sym 112310 $abc$40840$n4441_1
.sym 112311 $abc$40840$n3733_1
.sym 112312 basesoc_ctrl_storage[31]
.sym 112315 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 112316 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 112317 $abc$40840$n4531_1
.sym 112318 $abc$40840$n4441_1
.sym 112319 $abc$40840$n5
.sym 112323 $abc$40840$n6708_1
.sym 112324 $abc$40840$n4451_1
.sym 112325 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]
.sym 112326 $abc$40840$n4373_1
.sym 112327 $abc$40840$n5
.sym 112331 VexRiscv._zz_193_[6]
.sym 112332 VexRiscv._zz_321_[0]
.sym 112335 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 112336 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 112337 $abc$40840$n4531_1
.sym 112338 $abc$40840$n4441_1
.sym 112339 VexRiscv._zz_316_[3]
.sym 112340 VexRiscv._zz_194_[4]
.sym 112341 $abc$40840$n4245
.sym 112343 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 112344 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 112345 $abc$40840$n4531_1
.sym 112346 $abc$40840$n4441_1
.sym 112347 basesoc_we
.sym 112348 $abc$40840$n3758
.sym 112349 $abc$40840$n3734
.sym 112350 sys_rst
.sym 112351 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 112352 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 112353 $abc$40840$n4531_1
.sym 112354 $abc$40840$n4441_1
.sym 112355 $abc$40840$n6712_1
.sym 112356 $abc$40840$n4493_1
.sym 112357 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]
.sym 112358 $abc$40840$n4373_1
.sym 112359 $abc$40840$n5899_1
.sym 112360 $abc$40840$n5898_1
.sym 112361 $abc$40840$n3758
.sym 112363 VexRiscv._zz_316_[1]
.sym 112364 VexRiscv._zz_194_[2]
.sym 112365 $abc$40840$n4245
.sym 112367 basesoc_uart_phy_tx_busy
.sym 112368 $abc$40840$n7190
.sym 112371 slave_sel[1]
.sym 112375 VexRiscv._zz_193_[30]
.sym 112376 VexRiscv._zz_321_[0]
.sym 112379 VexRiscv._zz_316_[4]
.sym 112380 VexRiscv._zz_194_[5]
.sym 112381 $abc$40840$n4245
.sym 112383 VexRiscv._zz_316_[11]
.sym 112384 VexRiscv._zz_194_[12]
.sym 112385 $abc$40840$n4245
.sym 112387 VexRiscv._zz_193_[29]
.sym 112388 VexRiscv._zz_321_[0]
.sym 112391 VexRiscv._zz_316_[7]
.sym 112392 VexRiscv._zz_194_[8]
.sym 112393 $abc$40840$n4245
.sym 112395 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[8]
.sym 112399 VexRiscv._zz_316_[6]
.sym 112400 VexRiscv._zz_194_[7]
.sym 112401 $abc$40840$n4245
.sym 112403 VexRiscv._zz_194_[7]
.sym 112404 VexRiscv._zz_193_[6]
.sym 112405 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112406 VexRiscv._zz_328_
.sym 112407 VexRiscv._zz_194_[2]
.sym 112408 VexRiscv._zz_193_[1]
.sym 112409 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112410 VexRiscv._zz_328_
.sym 112411 VexRiscv._zz_194_[4]
.sym 112412 VexRiscv._zz_193_[3]
.sym 112413 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112414 VexRiscv._zz_328_
.sym 112415 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 112416 $abc$40840$n4278_1
.sym 112417 $abc$40840$n3647_1
.sym 112419 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 112420 $abc$40840$n4266_1
.sym 112421 $abc$40840$n3647_1
.sym 112423 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 112424 $abc$40840$n4269
.sym 112425 $abc$40840$n3647_1
.sym 112427 VexRiscv._zz_194_[10]
.sym 112428 VexRiscv._zz_194_[11]
.sym 112429 VexRiscv._zz_311_
.sym 112431 $abc$40840$n5588
.sym 112432 $abc$40840$n5587
.sym 112433 VexRiscv._zz_319_
.sym 112435 $abc$40840$n5570
.sym 112436 $abc$40840$n5569
.sym 112437 VexRiscv._zz_319_
.sym 112439 VexRiscv._zz_35_[1]
.sym 112440 $abc$40840$n4942_1
.sym 112441 $abc$40840$n4938_1
.sym 112443 $abc$40840$n5576
.sym 112444 $abc$40840$n5575
.sym 112445 VexRiscv._zz_319_
.sym 112447 VexRiscv._zz_194_[6]
.sym 112448 VexRiscv._zz_194_[7]
.sym 112449 VexRiscv._zz_311_
.sym 112451 VexRiscv._zz_194_[4]
.sym 112452 VexRiscv._zz_194_[5]
.sym 112453 VexRiscv._zz_311_
.sym 112455 VexRiscv._zz_193_[25]
.sym 112456 VexRiscv._zz_321_[0]
.sym 112459 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 112460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 112461 $abc$40840$n3993
.sym 112463 VexRiscv._zz_195_[3]
.sym 112464 VexRiscv._zz_194_[3]
.sym 112465 VexRiscv._zz_195_[32]
.sym 112467 VexRiscv.decode_to_execute_RS2[22]
.sym 112468 VexRiscv._zz_129_[6]
.sym 112469 VexRiscv._zz_170_[1]
.sym 112471 VexRiscv._zz_253_[1]
.sym 112472 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 112475 VexRiscv._zz_195_[9]
.sym 112476 VexRiscv._zz_194_[9]
.sym 112477 VexRiscv._zz_195_[32]
.sym 112479 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 112483 VexRiscv._zz_253_[1]
.sym 112484 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 112487 VexRiscv._zz_194_[26]
.sym 112488 VexRiscv._zz_193_[25]
.sym 112489 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112490 VexRiscv._zz_328_
.sym 112491 VexRiscv._zz_316_[29]
.sym 112492 VexRiscv._zz_194_[30]
.sym 112493 $abc$40840$n4245
.sym 112495 VexRiscv._zz_194_[30]
.sym 112496 VexRiscv._zz_193_[29]
.sym 112497 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112498 VexRiscv._zz_328_
.sym 112499 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 112500 $abc$40840$n4332
.sym 112501 $abc$40840$n3647_1
.sym 112503 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112507 VexRiscv._zz_316_[25]
.sym 112508 VexRiscv._zz_194_[26]
.sym 112509 $abc$40840$n4245
.sym 112511 basesoc_vexriscv_ibus_adr[20]
.sym 112512 basesoc_vexriscv_dbus_adr[20]
.sym 112513 grant
.sym 112515 VexRiscv._zz_194_[31]
.sym 112516 VexRiscv._zz_193_[30]
.sym 112517 VexRiscv.execute_to_memory_INSTRUCTION[13]
.sym 112518 VexRiscv._zz_328_
.sym 112519 $abc$40840$n5609
.sym 112520 $abc$40840$n5608_1
.sym 112521 VexRiscv._zz_319_
.sym 112523 $abc$40840$n5627
.sym 112524 $abc$40840$n5626_1
.sym 112525 VexRiscv._zz_319_
.sym 112527 VexRiscv._zz_194_[29]
.sym 112528 VexRiscv._zz_194_[30]
.sym 112529 VexRiscv._zz_311_
.sym 112531 VexRiscv._zz_194_[17]
.sym 112532 VexRiscv._zz_194_[18]
.sym 112533 VexRiscv._zz_311_
.sym 112535 VexRiscv._zz_194_[23]
.sym 112536 VexRiscv._zz_194_[24]
.sym 112537 VexRiscv._zz_311_
.sym 112539 $abc$40840$n5591
.sym 112540 $abc$40840$n5590
.sym 112541 VexRiscv._zz_319_
.sym 112543 VexRiscv._zz_194_[11]
.sym 112544 VexRiscv._zz_194_[12]
.sym 112545 VexRiscv._zz_311_
.sym 112547 $abc$40840$n5645
.sym 112548 $abc$40840$n5644_1
.sym 112549 VexRiscv._zz_319_
.sym 112551 VexRiscv._zz_195_[17]
.sym 112552 VexRiscv._zz_194_[17]
.sym 112553 VexRiscv._zz_195_[32]
.sym 112555 VexRiscv._zz_195_[12]
.sym 112556 VexRiscv._zz_194_[12]
.sym 112557 VexRiscv._zz_195_[32]
.sym 112560 VexRiscv._zz_193_[31]
.sym 112561 $abc$40840$n7850
.sym 112562 $PACKER_VCC_NET
.sym 112563 basesoc_dat_w[1]
.sym 112567 VexRiscv._zz_195_[10]
.sym 112568 VexRiscv._zz_194_[10]
.sym 112569 VexRiscv._zz_195_[32]
.sym 112571 VexRiscv._zz_195_[22]
.sym 112572 VexRiscv._zz_194_[22]
.sym 112573 VexRiscv._zz_195_[32]
.sym 112575 VexRiscv._zz_195_[16]
.sym 112576 VexRiscv._zz_194_[16]
.sym 112577 VexRiscv._zz_195_[32]
.sym 112579 VexRiscv._zz_195_[0]
.sym 112580 VexRiscv._zz_193_[31]
.sym 112581 VexRiscv._zz_195_[32]
.sym 112583 VexRiscv._zz_193_[2]
.sym 112584 $abc$40840$n5388
.sym 112585 $abc$40840$n233
.sym 112587 VexRiscv._zz_195_[31]
.sym 112588 VexRiscv._zz_194_[31]
.sym 112589 VexRiscv._zz_195_[32]
.sym 112591 VexRiscv._zz_193_[1]
.sym 112592 $abc$40840$n5385
.sym 112593 $abc$40840$n233
.sym 112595 VexRiscv._zz_195_[15]
.sym 112596 VexRiscv._zz_194_[15]
.sym 112597 VexRiscv._zz_195_[32]
.sym 112599 VexRiscv._zz_321_[9]
.sym 112603 VexRiscv._zz_321_[8]
.sym 112607 VexRiscv._zz_288_[0]
.sym 112608 VexRiscv._zz_151_[0]
.sym 112609 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112611 VexRiscv._zz_321_[15]
.sym 112615 VexRiscv._zz_195_[30]
.sym 112616 VexRiscv._zz_194_[30]
.sym 112617 VexRiscv._zz_195_[32]
.sym 112619 VexRiscv._zz_193_[6]
.sym 112620 $abc$40840$n5400
.sym 112621 $abc$40840$n233
.sym 112623 VexRiscv._zz_193_[21]
.sym 112624 $abc$40840$n5445
.sym 112625 $abc$40840$n233
.sym 112627 VexRiscv._zz_195_[24]
.sym 112628 VexRiscv._zz_194_[24]
.sym 112629 VexRiscv._zz_195_[32]
.sym 112631 VexRiscv._zz_193_[20]
.sym 112632 $abc$40840$n5442
.sym 112633 $abc$40840$n233
.sym 112635 VexRiscv._zz_193_[5]
.sym 112636 $abc$40840$n5397
.sym 112637 $abc$40840$n233
.sym 112639 VexRiscv._zz_193_[15]
.sym 112640 $abc$40840$n5427
.sym 112641 $abc$40840$n233
.sym 112644 VexRiscv._zz_292_
.sym 112645 VexRiscv._zz_291_[0]
.sym 112646 VexRiscv._zz_151_[0]
.sym 112648 VexRiscv._zz_151_[0]
.sym 112652 VexRiscv._zz_292_
.sym 112653 VexRiscv._zz_291_[0]
.sym 112656 VexRiscv._zz_291_[1]
.sym 112657 VexRiscv._zz_151_[1]
.sym 112658 $auto$maccmap.cc:240:synth$8626.C[1]
.sym 112660 VexRiscv._zz_291_[2]
.sym 112661 VexRiscv._zz_151_[2]
.sym 112662 $auto$maccmap.cc:240:synth$8626.C[2]
.sym 112664 VexRiscv._zz_291_[3]
.sym 112665 VexRiscv._zz_151_[3]
.sym 112666 $auto$maccmap.cc:240:synth$8626.C[3]
.sym 112668 VexRiscv._zz_291_[4]
.sym 112669 VexRiscv._zz_151_[4]
.sym 112670 $auto$maccmap.cc:240:synth$8626.C[4]
.sym 112672 VexRiscv._zz_291_[5]
.sym 112673 VexRiscv._zz_151_[5]
.sym 112674 $auto$maccmap.cc:240:synth$8626.C[5]
.sym 112676 VexRiscv._zz_291_[6]
.sym 112677 VexRiscv._zz_151_[6]
.sym 112678 $auto$maccmap.cc:240:synth$8626.C[6]
.sym 112680 VexRiscv._zz_291_[7]
.sym 112681 VexRiscv._zz_151_[7]
.sym 112682 $auto$maccmap.cc:240:synth$8626.C[7]
.sym 112684 VexRiscv._zz_291_[8]
.sym 112685 VexRiscv._zz_151_[8]
.sym 112686 $auto$maccmap.cc:240:synth$8626.C[8]
.sym 112688 VexRiscv._zz_291_[9]
.sym 112689 VexRiscv._zz_151_[9]
.sym 112690 $auto$maccmap.cc:240:synth$8626.C[9]
.sym 112692 VexRiscv._zz_291_[10]
.sym 112693 VexRiscv._zz_151_[10]
.sym 112694 $auto$maccmap.cc:240:synth$8626.C[10]
.sym 112696 VexRiscv._zz_291_[11]
.sym 112697 VexRiscv._zz_151_[11]
.sym 112698 $auto$maccmap.cc:240:synth$8626.C[11]
.sym 112700 VexRiscv._zz_291_[12]
.sym 112701 VexRiscv._zz_151_[12]
.sym 112702 $auto$maccmap.cc:240:synth$8626.C[12]
.sym 112704 VexRiscv._zz_291_[13]
.sym 112705 VexRiscv._zz_151_[13]
.sym 112706 $auto$maccmap.cc:240:synth$8626.C[13]
.sym 112708 VexRiscv._zz_291_[14]
.sym 112709 VexRiscv._zz_151_[14]
.sym 112710 $auto$maccmap.cc:240:synth$8626.C[14]
.sym 112712 VexRiscv._zz_291_[15]
.sym 112713 VexRiscv._zz_151_[15]
.sym 112714 $auto$maccmap.cc:240:synth$8626.C[15]
.sym 112716 VexRiscv._zz_291_[16]
.sym 112717 VexRiscv._zz_151_[16]
.sym 112718 $auto$maccmap.cc:240:synth$8626.C[16]
.sym 112720 VexRiscv._zz_291_[17]
.sym 112721 VexRiscv._zz_151_[17]
.sym 112722 $auto$maccmap.cc:240:synth$8626.C[17]
.sym 112724 VexRiscv._zz_291_[18]
.sym 112725 VexRiscv._zz_151_[18]
.sym 112726 $auto$maccmap.cc:240:synth$8626.C[18]
.sym 112728 VexRiscv._zz_291_[19]
.sym 112729 VexRiscv._zz_151_[19]
.sym 112730 $auto$maccmap.cc:240:synth$8626.C[19]
.sym 112732 VexRiscv._zz_291_[20]
.sym 112733 VexRiscv._zz_151_[20]
.sym 112734 $auto$maccmap.cc:240:synth$8626.C[20]
.sym 112736 VexRiscv._zz_291_[21]
.sym 112737 VexRiscv._zz_151_[21]
.sym 112738 $auto$maccmap.cc:240:synth$8626.C[21]
.sym 112740 VexRiscv._zz_291_[22]
.sym 112741 VexRiscv._zz_151_[22]
.sym 112742 $auto$maccmap.cc:240:synth$8626.C[22]
.sym 112744 VexRiscv._zz_291_[23]
.sym 112745 VexRiscv._zz_151_[23]
.sym 112746 $auto$maccmap.cc:240:synth$8626.C[23]
.sym 112748 VexRiscv._zz_291_[24]
.sym 112749 VexRiscv._zz_151_[24]
.sym 112750 $auto$maccmap.cc:240:synth$8626.C[24]
.sym 112752 VexRiscv._zz_291_[25]
.sym 112753 VexRiscv._zz_151_[25]
.sym 112754 $auto$maccmap.cc:240:synth$8626.C[25]
.sym 112756 VexRiscv._zz_291_[26]
.sym 112757 VexRiscv._zz_151_[26]
.sym 112758 $auto$maccmap.cc:240:synth$8626.C[26]
.sym 112760 VexRiscv._zz_291_[27]
.sym 112761 VexRiscv._zz_151_[27]
.sym 112762 $auto$maccmap.cc:240:synth$8626.C[27]
.sym 112764 VexRiscv._zz_291_[28]
.sym 112765 VexRiscv._zz_151_[28]
.sym 112766 $auto$maccmap.cc:240:synth$8626.C[28]
.sym 112768 VexRiscv._zz_291_[29]
.sym 112769 VexRiscv._zz_151_[29]
.sym 112770 $auto$maccmap.cc:240:synth$8626.C[29]
.sym 112772 VexRiscv._zz_291_[30]
.sym 112773 VexRiscv._zz_151_[30]
.sym 112774 $auto$maccmap.cc:240:synth$8626.C[30]
.sym 112776 VexRiscv._zz_291_[31]
.sym 112777 VexRiscv._zz_151_[31]
.sym 112778 $auto$maccmap.cc:240:synth$8626.C[31]
.sym 112779 VexRiscv._zz_41_[29]
.sym 112783 VexRiscv._zz_285_[2]
.sym 112784 VexRiscv._zz_199_[2]
.sym 112785 VexRiscv._zz_44_[0]
.sym 112786 VexRiscv._zz_44_[1]
.sym 112787 VexRiscv._zz_199_[0]
.sym 112788 VexRiscv._zz_285_[0]
.sym 112789 VexRiscv._zz_44_[1]
.sym 112790 VexRiscv._zz_44_[0]
.sym 112791 $abc$40840$n4092
.sym 112792 VexRiscv._zz_199_[6]
.sym 112795 VexRiscv._zz_199_[3]
.sym 112796 VexRiscv._zz_285_[3]
.sym 112797 VexRiscv._zz_44_[1]
.sym 112798 VexRiscv._zz_44_[0]
.sym 112799 $abc$40840$n4118
.sym 112800 VexRiscv._zz_292_
.sym 112803 VexRiscv._zz_199_[1]
.sym 112804 VexRiscv._zz_285_[1]
.sym 112805 VexRiscv._zz_44_[1]
.sym 112806 VexRiscv._zz_44_[0]
.sym 112807 VexRiscv._zz_199_[31]
.sym 112808 VexRiscv._zz_152_
.sym 112809 VexRiscv._zz_44_[1]
.sym 112810 VexRiscv._zz_44_[0]
.sym 112811 VexRiscv._zz_199_[26]
.sym 112812 VexRiscv._zz_286_[6]
.sym 112813 VexRiscv._zz_44_[1]
.sym 112814 VexRiscv._zz_44_[0]
.sym 112815 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 112816 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 112817 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 112818 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112819 $abc$40840$n4941
.sym 112820 VexRiscv._zz_36_[1]
.sym 112821 $abc$40840$n4939
.sym 112823 VexRiscv._zz_199_[13]
.sym 112824 VexRiscv._zz_170_[1]
.sym 112825 VexRiscv._zz_44_[1]
.sym 112826 VexRiscv._zz_44_[0]
.sym 112827 $abc$40840$n4092
.sym 112828 VexRiscv._zz_199_[5]
.sym 112831 VexRiscv._zz_199_[22]
.sym 112832 VexRiscv._zz_286_[2]
.sym 112833 VexRiscv._zz_44_[1]
.sym 112834 VexRiscv._zz_44_[0]
.sym 112835 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 112836 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 112837 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 112838 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 112839 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 112843 $abc$40840$n4985_1
.sym 112844 VexRiscv._zz_36_[12]
.sym 112845 $abc$40840$n4939
.sym 112847 $abc$40840$n4092
.sym 112848 VexRiscv._zz_199_[7]
.sym 112851 $abc$40840$n4957_1
.sym 112852 VexRiscv._zz_36_[5]
.sym 112853 $abc$40840$n4939
.sym 112855 $abc$40840$n4953_1
.sym 112856 VexRiscv._zz_36_[4]
.sym 112857 $abc$40840$n4939
.sym 112859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 112863 VexRiscv._zz_199_[12]
.sym 112864 VexRiscv._zz_170_[0]
.sym 112865 VexRiscv._zz_44_[1]
.sym 112866 VexRiscv._zz_44_[0]
.sym 112867 VexRiscv._zz_199_[4]
.sym 112868 VexRiscv._zz_285_[4]
.sym 112869 VexRiscv._zz_44_[1]
.sym 112870 VexRiscv._zz_44_[0]
.sym 112871 VexRiscv._zz_288_[27]
.sym 112872 VexRiscv._zz_151_[27]
.sym 112873 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112875 VexRiscv._zz_151_[10]
.sym 112876 $abc$40840$n4140
.sym 112877 VexRiscv._zz_151_[25]
.sym 112878 $abc$40840$n4138
.sym 112879 VexRiscv._zz_36_[12]
.sym 112883 $abc$40840$n6649
.sym 112884 VexRiscv._zz_151_[2]
.sym 112887 VexRiscv._zz_198_
.sym 112888 VexRiscv._zz_199_[8]
.sym 112891 VexRiscv._zz_198_
.sym 112892 VexRiscv._zz_199_[9]
.sym 112895 VexRiscv._zz_36_[11]
.sym 112899 VexRiscv._zz_288_[24]
.sym 112900 VexRiscv._zz_151_[24]
.sym 112901 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 112903 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 112904 $abc$40840$n4347
.sym 112907 $abc$40840$n6653
.sym 112908 VexRiscv._zz_49_[0]
.sym 112909 VexRiscv._zz_49_[1]
.sym 112910 VexRiscv._zz_151_[0]
.sym 112911 $abc$40840$n4534_1
.sym 112912 VexRiscv._zz_170_[0]
.sym 112913 VexRiscv._zz_170_[1]
.sym 112914 VexRiscv._zz_151_[8]
.sym 112915 $abc$40840$n4114
.sym 112916 $abc$40840$n4129
.sym 112917 $abc$40840$n4136
.sym 112919 $abc$40840$n5481_1
.sym 112920 $abc$40840$n5482
.sym 112923 $abc$40840$n4536_1
.sym 112924 $abc$40840$n4534_1
.sym 112925 $abc$40840$n3926
.sym 112927 $abc$40840$n4087
.sym 112928 $abc$40840$n4113
.sym 112929 $abc$40840$n4143
.sym 112930 VexRiscv._zz_170_[2]
.sym 112931 $abc$40840$n4115
.sym 112932 $abc$40840$n4117
.sym 112933 $abc$40840$n4121
.sym 112934 $abc$40840$n4125
.sym 112935 VexRiscv._zz_36_[8]
.sym 112939 $abc$40840$n4627_1
.sym 112940 $abc$40840$n4586_1
.sym 112941 $abc$40840$n4361_1
.sym 112942 $abc$40840$n3932
.sym 112943 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 112944 VexRiscv._zz_151_[12]
.sym 112945 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112947 $abc$40840$n4539_1
.sym 112948 $abc$40840$n4542_1
.sym 112949 $abc$40840$n4537_1
.sym 112950 $abc$40840$n3932
.sym 112951 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 112952 VexRiscv._zz_151_[14]
.sym 112953 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112955 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 112956 VexRiscv._zz_151_[7]
.sym 112957 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112959 VexRiscv._zz_151_[8]
.sym 112960 $abc$40840$n4123
.sym 112963 $abc$40840$n4538
.sym 112964 $abc$40840$n4501_1
.sym 112965 $abc$40840$n4361_1
.sym 112967 $abc$40840$n4138
.sym 112968 $abc$40840$n4573_1
.sym 112969 $abc$40840$n4408_1
.sym 112970 $abc$40840$n4345
.sym 112971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[24]
.sym 112975 $abc$40840$n4123
.sym 112976 $abc$40840$n4541_1
.sym 112977 $abc$40840$n4408_1
.sym 112978 $abc$40840$n4345
.sym 112979 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 112980 VexRiscv._zz_151_[8]
.sym 112981 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112983 $abc$40840$n4459_1
.sym 112984 $abc$40840$n4138
.sym 112985 VexRiscv._zz_151_[10]
.sym 112987 $abc$40840$n4093
.sym 112988 $abc$40840$n4558_1
.sym 112989 $abc$40840$n4408_1
.sym 112990 $abc$40840$n4345
.sym 112991 $abc$40840$n4459_1
.sym 112992 $abc$40840$n4123
.sym 112993 VexRiscv._zz_151_[8]
.sym 112995 $abc$40840$n4459_1
.sym 112996 $abc$40840$n4093
.sym 112997 VexRiscv._zz_151_[9]
.sym 113031 $abc$40840$n3892_1
.sym 113032 $abc$40840$n3710
.sym 113033 csrbankarray_csrbank3_bitbang0_w[3]
.sym 113035 $abc$40840$n3892_1
.sym 113036 $abc$40840$n3710
.sym 113037 csrbankarray_csrbank3_bitbang0_w[1]
.sym 113039 $abc$40840$n3710
.sym 113040 csrbankarray_csrbank3_bitbang0_w[0]
.sym 113041 $abc$40840$n6018
.sym 113042 $abc$40840$n3892_1
.sym 113043 basesoc_uart_phy_sink_ready
.sym 113044 basesoc_uart_phy_sink_valid
.sym 113045 basesoc_uart_tx_fifo_level0[4]
.sym 113046 $abc$40840$n3783_1
.sym 113047 $abc$40840$n3892_1
.sym 113048 $abc$40840$n3710
.sym 113049 csrbankarray_csrbank3_bitbang0_w[2]
.sym 113055 $abc$40840$n6654
.sym 113059 basesoc_we
.sym 113060 $abc$40840$n3892_1
.sym 113061 $abc$40840$n3731
.sym 113062 sys_rst
.sym 113067 sys_rst
.sym 113068 basesoc_uart_tx_fifo_wrport_we
.sym 113069 basesoc_uart_tx_fifo_do_read
.sym 113071 basesoc_uart_tx_fifo_level0[1]
.sym 113079 basesoc_uart_tx_fifo_level0[0]
.sym 113080 basesoc_uart_tx_fifo_level0[1]
.sym 113081 basesoc_uart_tx_fifo_level0[2]
.sym 113082 basesoc_uart_tx_fifo_level0[3]
.sym 113083 sys_rst
.sym 113084 basesoc_uart_tx_fifo_wrport_we
.sym 113085 basesoc_uart_tx_fifo_level0[0]
.sym 113086 basesoc_uart_tx_fifo_do_read
.sym 113095 $abc$40840$n3783_1
.sym 113096 basesoc_uart_tx_fifo_level0[4]
.sym 113099 $abc$40840$n7012
.sym 113100 $abc$40840$n7013
.sym 113101 basesoc_uart_tx_fifo_wrport_we
.sym 113103 $abc$40840$n7009
.sym 113104 $abc$40840$n7010
.sym 113105 basesoc_uart_tx_fifo_wrport_we
.sym 113107 $abc$40840$n7018
.sym 113108 $abc$40840$n7019
.sym 113109 basesoc_uart_tx_fifo_wrport_we
.sym 113112 basesoc_uart_tx_fifo_level0[0]
.sym 113114 $PACKER_VCC_NET
.sym 113115 $abc$40840$n210
.sym 113119 $abc$40840$n7015
.sym 113120 $abc$40840$n7016
.sym 113121 basesoc_uart_tx_fifo_wrport_we
.sym 113124 $PACKER_VCC_NET
.sym 113125 basesoc_uart_tx_fifo_level0[0]
.sym 113128 reset_delay[0]
.sym 113132 reset_delay[1]
.sym 113133 $PACKER_VCC_NET
.sym 113136 reset_delay[2]
.sym 113137 $PACKER_VCC_NET
.sym 113138 $auto$alumacc.cc:474:replace_alu$4021.C[2]
.sym 113140 reset_delay[3]
.sym 113141 $PACKER_VCC_NET
.sym 113142 $auto$alumacc.cc:474:replace_alu$4021.C[3]
.sym 113144 reset_delay[4]
.sym 113145 $PACKER_VCC_NET
.sym 113146 $auto$alumacc.cc:474:replace_alu$4021.C[4]
.sym 113148 reset_delay[5]
.sym 113149 $PACKER_VCC_NET
.sym 113150 $auto$alumacc.cc:474:replace_alu$4021.C[5]
.sym 113152 reset_delay[6]
.sym 113153 $PACKER_VCC_NET
.sym 113154 $auto$alumacc.cc:474:replace_alu$4021.C[6]
.sym 113156 reset_delay[7]
.sym 113157 $PACKER_VCC_NET
.sym 113158 $auto$alumacc.cc:474:replace_alu$4021.C[7]
.sym 113160 reset_delay[8]
.sym 113161 $PACKER_VCC_NET
.sym 113162 $auto$alumacc.cc:474:replace_alu$4021.C[8]
.sym 113164 reset_delay[9]
.sym 113165 $PACKER_VCC_NET
.sym 113166 $auto$alumacc.cc:474:replace_alu$4021.C[9]
.sym 113168 reset_delay[10]
.sym 113169 $PACKER_VCC_NET
.sym 113170 $auto$alumacc.cc:474:replace_alu$4021.C[10]
.sym 113172 reset_delay[11]
.sym 113173 $PACKER_VCC_NET
.sym 113174 $auto$alumacc.cc:474:replace_alu$4021.C[11]
.sym 113175 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 113179 VexRiscv._zz_170_[0]
.sym 113183 $abc$40840$n218
.sym 113187 $abc$40840$n224
.sym 113191 $abc$40840$n220
.sym 113192 $abc$40840$n222
.sym 113193 $abc$40840$n224
.sym 113194 $abc$40840$n226
.sym 113195 $abc$40840$n226
.sym 113199 $abc$40840$n222
.sym 113203 $abc$40840$n220
.sym 113207 por_rst
.sym 113208 $abc$40840$n7261
.sym 113211 por_rst
.sym 113212 $abc$40840$n7259
.sym 113215 por_rst
.sym 113216 $abc$40840$n7256
.sym 113219 por_rst
.sym 113220 $abc$40840$n7260
.sym 113223 basesoc_ctrl_storage[19]
.sym 113224 $abc$40840$n3730_1
.sym 113225 $abc$40840$n6057_1
.sym 113226 $abc$40840$n6059_1
.sym 113227 $abc$40840$n6060_1
.sym 113228 $abc$40840$n6056_1
.sym 113229 $abc$40840$n3711
.sym 113231 $abc$40840$n6811_1
.sym 113232 $abc$40840$n6072_1
.sym 113233 $abc$40840$n6073_1
.sym 113234 $abc$40840$n3711
.sym 113235 $abc$40840$n5896_1
.sym 113236 $abc$40840$n5895_1
.sym 113237 $abc$40840$n3758
.sym 113239 basesoc_ctrl_bus_errors[7]
.sym 113240 $abc$40840$n3834
.sym 113241 $abc$40840$n6086_1
.sym 113243 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 113244 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 113245 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 113246 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 113247 basesoc_uart_phy_rx_busy
.sym 113248 $abc$40840$n7053
.sym 113251 basesoc_ctrl_bus_errors[23]
.sym 113252 $abc$40840$n3826
.sym 113253 $abc$40840$n6083
.sym 113254 $abc$40840$n6085
.sym 113255 basesoc_uart_phy_storage[26]
.sym 113256 $abc$40840$n130
.sym 113257 basesoc_adr[0]
.sym 113258 basesoc_adr[1]
.sym 113259 basesoc_ctrl_bus_errors[21]
.sym 113260 $abc$40840$n3731
.sym 113261 $abc$40840$n6809_1
.sym 113262 basesoc_adr[2]
.sym 113263 $abc$40840$n3829
.sym 113264 basesoc_ctrl_bus_errors[29]
.sym 113265 $abc$40840$n112
.sym 113266 $abc$40840$n3730_1
.sym 113267 basesoc_ctrl_bus_errors[15]
.sym 113268 $abc$40840$n3823
.sym 113269 $abc$40840$n6084_1
.sym 113271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[5]
.sym 113275 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[13]
.sym 113279 basesoc_ctrl_bus_errors[13]
.sym 113280 $abc$40840$n3823
.sym 113281 basesoc_adr[3]
.sym 113282 $abc$40840$n6810_1
.sym 113283 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 113284 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 113285 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 113286 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 113287 user_btn2
.sym 113288 $abc$40840$n6731
.sym 113291 eventmanager_status_w[2]
.sym 113292 sys_rst
.sym 113293 user_btn2
.sym 113295 $abc$40840$n3730_1
.sym 113296 basesoc_ctrl_storage[22]
.sym 113297 $abc$40840$n110
.sym 113298 $abc$40840$n3727_1
.sym 113299 $abc$40840$n6694
.sym 113300 $abc$40840$n4398_1
.sym 113301 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[1]
.sym 113302 $abc$40840$n4373_1
.sym 113304 waittimer2_count[0]
.sym 113306 $PACKER_VCC_NET
.sym 113307 user_btn2
.sym 113308 $abc$40840$n6739
.sym 113311 user_btn2
.sym 113312 $abc$40840$n6735
.sym 113319 user_btn2
.sym 113320 $abc$40840$n6749
.sym 113323 user_btn2
.sym 113324 $abc$40840$n6757
.sym 113327 waittimer2_count[9]
.sym 113328 waittimer2_count[11]
.sym 113329 waittimer2_count[13]
.sym 113331 basesoc_uart_phy_storage[27]
.sym 113332 basesoc_uart_phy_storage[11]
.sym 113333 basesoc_adr[0]
.sym 113334 basesoc_adr[1]
.sym 113335 basesoc_we
.sym 113336 $abc$40840$n3758
.sym 113337 $abc$40840$n3731
.sym 113338 sys_rst
.sym 113339 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 113340 $abc$40840$n4248_1
.sym 113341 $abc$40840$n3647_1
.sym 113343 user_btn2
.sym 113344 $abc$40840$n6753
.sym 113347 basesoc_uart_phy_storage[19]
.sym 113348 basesoc_uart_phy_storage[3]
.sym 113349 basesoc_adr[1]
.sym 113350 basesoc_adr[0]
.sym 113351 VexRiscv.memory_MulDivIterativePlugin_div_result[1]
.sym 113352 $abc$40840$n4247
.sym 113353 VexRiscv.memory_arbitration_isValid
.sym 113354 VexRiscv.execute_to_memory_IS_DIV
.sym 113355 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 113356 $abc$40840$n4257
.sym 113357 $abc$40840$n3647_1
.sym 113359 VexRiscv.memory_MulDivIterativePlugin_div_result[4]
.sym 113360 $abc$40840$n4256_1
.sym 113361 VexRiscv.memory_arbitration_isValid
.sym 113362 VexRiscv.execute_to_memory_IS_DIV
.sym 113363 $abc$40840$n3993
.sym 113364 $abc$40840$n5308_1
.sym 113367 VexRiscv.memory_MulDivIterativePlugin_div_result[6]
.sym 113368 $abc$40840$n4262_1
.sym 113369 VexRiscv.memory_arbitration_isValid
.sym 113370 VexRiscv.execute_to_memory_IS_DIV
.sym 113371 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 113372 $abc$40840$n4263
.sym 113373 $abc$40840$n3647_1
.sym 113375 $abc$40840$n4991
.sym 113376 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_3
.sym 113379 VexRiscv._zz_35_[1]
.sym 113383 basesoc_dat_w[2]
.sym 113387 VexRiscv.memory_MulDivIterativePlugin_div_result[3]
.sym 113388 $abc$40840$n4253
.sym 113389 VexRiscv.memory_arbitration_isValid
.sym 113390 VexRiscv.execute_to_memory_IS_DIV
.sym 113391 basesoc_dat_w[4]
.sym 113395 VexRiscv._zz_35_[4]
.sym 113396 $abc$40840$n4446
.sym 113397 $abc$40840$n4378
.sym 113399 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 113400 $abc$40840$n4254_1
.sym 113401 $abc$40840$n3647_1
.sym 113403 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 113404 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 113405 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 113406 $abc$40840$n3993
.sym 113407 basesoc_dat_w[6]
.sym 113411 VexRiscv._zz_35_[1]
.sym 113412 $abc$40840$n4393_1
.sym 113413 $abc$40840$n4378
.sym 113415 VexRiscv._zz_195_[5]
.sym 113416 VexRiscv._zz_194_[5]
.sym 113417 VexRiscv._zz_195_[32]
.sym 113419 VexRiscv._zz_35_[3]
.sym 113420 $abc$40840$n4950
.sym 113421 $abc$40840$n4938_1
.sym 113423 $abc$40840$n3997
.sym 113424 $abc$40840$n3994
.sym 113425 $abc$40840$n233
.sym 113426 $abc$40840$n4003
.sym 113427 VexRiscv._zz_35_[3]
.sym 113428 $abc$40840$n4437
.sym 113429 $abc$40840$n4378
.sym 113431 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 113432 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 113433 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 113434 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 113435 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 113436 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 113437 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 113439 $abc$40840$n4991
.sym 113443 $abc$40840$n4991
.sym 113444 $abc$40840$n4980
.sym 113447 $abc$40840$n233
.sym 113448 $abc$40840$n4991
.sym 113449 $abc$40840$n4980
.sym 113451 VexRiscv._zz_194_[5]
.sym 113452 VexRiscv._zz_194_[6]
.sym 113453 VexRiscv._zz_311_
.sym 113455 VexRiscv._zz_321_[0]
.sym 113456 VexRiscv.memory_MulDivIterativePlugin_rs1[32]
.sym 113459 VexRiscv.memory_MulDivIterativePlugin_div_result[25]
.sym 113460 $abc$40840$n4319_1
.sym 113461 VexRiscv.memory_arbitration_isValid
.sym 113462 VexRiscv.execute_to_memory_IS_DIV
.sym 113463 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 113464 $abc$40840$n4320
.sym 113465 $abc$40840$n3647_1
.sym 113467 $abc$40840$n4991
.sym 113468 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 113471 VexRiscv._zz_194_[1]
.sym 113472 VexRiscv._zz_194_[2]
.sym 113473 VexRiscv._zz_311_
.sym 113475 VexRiscv._zz_194_[9]
.sym 113476 VexRiscv._zz_194_[10]
.sym 113477 VexRiscv._zz_311_
.sym 113479 VexRiscv._zz_194_[30]
.sym 113480 VexRiscv._zz_194_[31]
.sym 113481 VexRiscv._zz_311_
.sym 113483 $abc$40840$n5564
.sym 113484 $abc$40840$n5563
.sym 113485 VexRiscv._zz_319_
.sym 113487 VexRiscv._zz_194_[2]
.sym 113488 VexRiscv._zz_194_[3]
.sym 113489 VexRiscv._zz_311_
.sym 113491 $abc$40840$n5585
.sym 113492 $abc$40840$n5584
.sym 113493 VexRiscv._zz_319_
.sym 113495 VexRiscv._zz_195_[4]
.sym 113496 VexRiscv._zz_194_[4]
.sym 113497 VexRiscv._zz_195_[32]
.sym 113499 $abc$40840$n5561
.sym 113500 $abc$40840$n5560
.sym 113501 VexRiscv._zz_319_
.sym 113503 $abc$40840$n5648_1
.sym 113504 $abc$40840$n5647
.sym 113505 VexRiscv._zz_319_
.sym 113507 $abc$40840$n5573
.sym 113508 $abc$40840$n5572
.sym 113509 VexRiscv._zz_319_
.sym 113511 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 113512 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[0]
.sym 113513 VexRiscv._zz_170_[0]
.sym 113514 VexRiscv._zz_170_[1]
.sym 113515 VexRiscv._zz_195_[28]
.sym 113516 VexRiscv._zz_194_[28]
.sym 113517 VexRiscv._zz_195_[32]
.sym 113519 VexRiscv._zz_321_[0]
.sym 113523 VexRiscv._zz_321_[2]
.sym 113527 VexRiscv._zz_321_[1]
.sym 113531 VexRiscv._zz_321_[4]
.sym 113535 VexRiscv._zz_321_[6]
.sym 113539 $abc$40840$n3855
.sym 113540 $abc$40840$n3710
.sym 113541 user_led3
.sym 113543 basesoc_uart_phy_rx_busy
.sym 113544 $abc$40840$n7057
.sym 113547 basesoc_uart_phy_rx_busy
.sym 113548 $abc$40840$n7083
.sym 113551 basesoc_we
.sym 113552 $abc$40840$n3855
.sym 113553 $abc$40840$n3710
.sym 113554 sys_rst
.sym 113555 basesoc_uart_phy_rx_busy
.sym 113556 $abc$40840$n7067
.sym 113559 basesoc_uart_phy_rx_busy
.sym 113560 $abc$40840$n7071
.sym 113563 basesoc_uart_phy_rx_busy
.sym 113564 $abc$40840$n7055
.sym 113567 basesoc_uart_phy_rx_busy
.sym 113568 $abc$40840$n7063
.sym 113571 basesoc_uart_phy_rx_busy
.sym 113572 $abc$40840$n7095
.sym 113575 VexRiscv._zz_321_[21]
.sym 113579 VexRiscv._zz_321_[20]
.sym 113583 VexRiscv._zz_288_[1]
.sym 113584 VexRiscv._zz_151_[1]
.sym 113585 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113587 VexRiscv._zz_41_[30]
.sym 113591 VexRiscv._zz_321_[27]
.sym 113595 VexRiscv._zz_170_[1]
.sym 113596 VexRiscv._zz_197_
.sym 113597 $abc$40840$n4068
.sym 113598 VexRiscv._zz_198_
.sym 113599 VexRiscv._zz_41_[6]
.sym 113603 VexRiscv._zz_41_[13]
.sym 113607 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 113611 $abc$40840$n6653
.sym 113612 VexRiscv._zz_292_
.sym 113615 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 113619 VexRiscv._zz_288_[5]
.sym 113620 VexRiscv._zz_151_[5]
.sym 113621 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113623 VexRiscv._zz_288_[4]
.sym 113624 VexRiscv._zz_151_[4]
.sym 113625 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113627 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 113631 VexRiscv._zz_288_[12]
.sym 113632 VexRiscv._zz_151_[12]
.sym 113633 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113635 VexRiscv._zz_288_[6]
.sym 113636 VexRiscv._zz_151_[6]
.sym 113637 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113639 $abc$40840$n4183
.sym 113640 VexRiscv._zz_292_
.sym 113643 $abc$40840$n6651_1
.sym 113644 VexRiscv._zz_292_
.sym 113647 $abc$40840$n4175
.sym 113648 VexRiscv._zz_292_
.sym 113651 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 113655 $abc$40840$n4110
.sym 113656 VexRiscv._zz_292_
.sym 113659 $abc$40840$n6649
.sym 113660 VexRiscv._zz_292_
.sym 113663 $abc$40840$n6655
.sym 113664 VexRiscv._zz_292_
.sym 113667 $abc$40840$n6657_1
.sym 113668 VexRiscv._zz_292_
.sym 113671 $abc$40840$n4148
.sym 113672 VexRiscv._zz_292_
.sym 113675 $abc$40840$n4103
.sym 113676 VexRiscv._zz_292_
.sym 113679 $abc$40840$n4187
.sym 113680 VexRiscv._zz_292_
.sym 113683 $abc$40840$n4138
.sym 113684 VexRiscv._zz_292_
.sym 113687 $abc$40840$n4093
.sym 113688 VexRiscv._zz_292_
.sym 113691 basesoc_dat_w[6]
.sym 113695 $abc$40840$n4126
.sym 113696 VexRiscv._zz_292_
.sym 113699 $abc$40840$n4123
.sym 113700 VexRiscv._zz_292_
.sym 113703 $abc$40840$n4949_1
.sym 113704 VexRiscv._zz_36_[3]
.sym 113705 $abc$40840$n4939
.sym 113707 $abc$40840$n4201
.sym 113708 VexRiscv._zz_292_
.sym 113711 VexRiscv._zz_198_
.sym 113712 VexRiscv._zz_199_[2]
.sym 113715 $abc$40840$n4130
.sym 113716 VexRiscv._zz_292_
.sym 113719 $abc$40840$n4095
.sym 113720 VexRiscv._zz_292_
.sym 113723 VexRiscv._zz_198_
.sym 113724 VexRiscv._zz_199_[5]
.sym 113727 $abc$40840$n4166
.sym 113728 VexRiscv._zz_292_
.sym 113731 $abc$40840$n4140
.sym 113732 VexRiscv._zz_292_
.sym 113735 $abc$40840$n5336_1
.sym 113736 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 113737 $abc$40840$n5337_1
.sym 113739 VexRiscv.CsrPlugin_mepc[0]
.sym 113740 VexRiscv.lastStagePc[0]
.sym 113741 $abc$40840$n2653
.sym 113743 $abc$40840$n4161
.sym 113744 VexRiscv._zz_292_
.sym 113747 $abc$40840$n5345_1
.sym 113748 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 113749 $abc$40840$n5337_1
.sym 113751 VexRiscv._zz_198_
.sym 113752 VexRiscv._zz_199_[15]
.sym 113755 $abc$40840$n4191
.sym 113756 VexRiscv._zz_292_
.sym 113759 VexRiscv._zz_199_[14]
.sym 113760 VexRiscv._zz_170_[2]
.sym 113761 VexRiscv._zz_44_[1]
.sym 113762 VexRiscv._zz_44_[0]
.sym 113763 $abc$40840$n4132
.sym 113764 VexRiscv._zz_292_
.sym 113767 VexRiscv.decode_to_execute_RS2[31]
.sym 113768 VexRiscv._zz_152_
.sym 113769 VexRiscv._zz_42_[0]
.sym 113770 VexRiscv._zz_42_[1]
.sym 113771 VexRiscv._zz_198_
.sym 113772 VexRiscv._zz_199_[16]
.sym 113775 VexRiscv._zz_198_
.sym 113776 VexRiscv._zz_199_[18]
.sym 113779 VexRiscv._zz_198_
.sym 113780 VexRiscv._zz_199_[22]
.sym 113783 VexRiscv._zz_198_
.sym 113784 VexRiscv._zz_199_[17]
.sym 113787 VexRiscv._zz_41_[31]
.sym 113788 $abc$40840$n3935
.sym 113789 $abc$40840$n4119
.sym 113791 VexRiscv._zz_193_[30]
.sym 113792 $abc$40840$n5472
.sym 113793 $abc$40840$n233
.sym 113795 VexRiscv._zz_193_[16]
.sym 113796 $abc$40840$n5430
.sym 113797 $abc$40840$n233
.sym 113799 VexRiscv._zz_193_[24]
.sym 113800 $abc$40840$n5454
.sym 113801 $abc$40840$n233
.sym 113803 VexRiscv._zz_193_[23]
.sym 113804 $abc$40840$n5451
.sym 113805 $abc$40840$n233
.sym 113807 VexRiscv._zz_193_[25]
.sym 113808 $abc$40840$n5457
.sym 113809 $abc$40840$n233
.sym 113811 VexRiscv._zz_197_
.sym 113812 VexRiscv.decode_to_execute_IS_MUL
.sym 113815 VexRiscv._zz_193_[28]
.sym 113816 $abc$40840$n5466
.sym 113817 $abc$40840$n233
.sym 113819 VexRiscv._zz_193_[27]
.sym 113820 $abc$40840$n5463
.sym 113821 $abc$40840$n233
.sym 113823 VexRiscv._zz_193_[29]
.sym 113824 $abc$40840$n5469
.sym 113825 $abc$40840$n233
.sym 113827 VexRiscv._zz_193_[26]
.sym 113828 $abc$40840$n5460
.sym 113829 $abc$40840$n233
.sym 113831 VexRiscv._zz_288_[29]
.sym 113832 VexRiscv._zz_151_[29]
.sym 113833 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 113835 $abc$40840$n4166
.sym 113836 $abc$40840$n4168
.sym 113837 VexRiscv._zz_151_[18]
.sym 113838 VexRiscv._zz_151_[29]
.sym 113839 $abc$40840$n4159
.sym 113840 $abc$40840$n4161
.sym 113841 VexRiscv._zz_151_[27]
.sym 113842 VexRiscv._zz_151_[23]
.sym 113843 basesoc_dat_w[7]
.sym 113847 VexRiscv.decode_to_execute_IS_DIV
.sym 113848 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 113849 VexRiscv._zz_199_[31]
.sym 113850 $abc$40840$n4081
.sym 113851 $abc$40840$n4607_1
.sym 113852 $abc$40840$n6724_1
.sym 113853 $abc$40840$n4599_1
.sym 113854 $abc$40840$n3926
.sym 113855 basesoc_dat_w[3]
.sym 113859 VexRiscv.decode_to_execute_IS_DIV
.sym 113860 VexRiscv.decode_to_execute_IS_RS1_SIGNED
.sym 113861 VexRiscv._zz_199_[31]
.sym 113862 $abc$40840$n4081
.sym 113863 $abc$40840$n4158
.sym 113864 $abc$40840$n4165
.sym 113867 $abc$40840$n4345
.sym 113868 $abc$40840$n6723_1
.sym 113869 $abc$40840$n3932
.sym 113870 $abc$40840$n4605_1
.sym 113871 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 113872 $abc$40840$n4347
.sym 113875 $abc$40840$n4110
.sym 113876 VexRiscv._zz_151_[19]
.sym 113879 $abc$40840$n4126
.sym 113880 VexRiscv._zz_151_[13]
.sym 113883 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 113887 $abc$40840$n4345
.sym 113888 $abc$40840$n6756
.sym 113889 $abc$40840$n3932
.sym 113890 $abc$40840$n4804
.sym 113891 $abc$40840$n4132
.sym 113892 VexRiscv._zz_49_[0]
.sym 113893 VexRiscv._zz_49_[1]
.sym 113894 VexRiscv._zz_151_[24]
.sym 113895 $abc$40840$n4144
.sym 113896 $abc$40840$n4157
.sym 113897 $abc$40840$n4172
.sym 113898 $abc$40840$n4189
.sym 113899 $abc$40840$n6657_1
.sym 113900 VexRiscv._zz_151_[3]
.sym 113903 VexRiscv._zz_151_[11]
.sym 113904 $abc$40840$n4103
.sym 113907 $abc$40840$n4088
.sym 113908 $abc$40840$n4098
.sym 113911 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 113915 $abc$40840$n4099
.sym 113916 $abc$40840$n4101
.sym 113917 $abc$40840$n4105
.sym 113918 $abc$40840$n4109
.sym 113919 $abc$40840$n4106
.sym 113920 VexRiscv._zz_151_[14]
.sym 113923 $abc$40840$n4148
.sym 113924 VexRiscv._zz_49_[0]
.sym 113925 VexRiscv._zz_49_[1]
.sym 113926 VexRiscv._zz_151_[12]
.sym 113927 VexRiscv._zz_151_[6]
.sym 113928 $abc$40840$n4183
.sym 113931 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 113935 VexRiscv._zz_151_[5]
.sym 113936 $abc$40840$n4175
.sym 113939 VexRiscv._zz_151_[7]
.sym 113940 $abc$40840$n4187
.sym 113943 $abc$40840$n4173
.sym 113944 $abc$40840$n4177
.sym 113945 $abc$40840$n4181
.sym 113946 $abc$40840$n4185
.sym 113947 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 113951 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 113955 VexRiscv.CsrPlugin_mepc[4]
.sym 113956 VexRiscv.lastStagePc[4]
.sym 113957 $abc$40840$n2653
.sym 113995 basesoc_uart_phy_tx_busy
.sym 113996 $abc$40840$n7132
.sym 114004 basesoc_uart_phy_storage[0]
.sym 114005 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 114007 basesoc_uart_phy_tx_busy
.sym 114008 $abc$40840$n7138
.sym 114019 $abc$40840$n6019
.sym 114020 csrbankarray_csrbank3_bitbang0_w[1]
.sym 114021 $abc$40840$n3731
.sym 114022 csrbankarray_csrbank3_bitbang_en0_w
.sym 114023 basesoc_dat_w[2]
.sym 114027 basesoc_ctrl_reset_reset_r
.sym 114031 basesoc_dat_w[3]
.sym 114047 $abc$40840$n3734
.sym 114048 spiflash_miso
.sym 114056 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 114061 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 114065 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 114066 $auto$alumacc.cc:474:replace_alu$4111.C[2]
.sym 114068 $PACKER_VCC_NET
.sym 114069 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 114071 sys_rst
.sym 114072 basesoc_dat_w[1]
.sym 114079 basesoc_adr[3]
.sym 114080 basesoc_adr[2]
.sym 114081 $abc$40840$n3734
.sym 114083 $abc$40840$n3733_1
.sym 114084 basesoc_ctrl_storage[24]
.sym 114085 $abc$40840$n3730_1
.sym 114086 basesoc_ctrl_storage[16]
.sym 114087 $abc$40840$n5902_1
.sym 114088 $abc$40840$n5901_1
.sym 114089 $abc$40840$n3758
.sym 114091 $abc$40840$n5911_1
.sym 114092 $abc$40840$n5910_1
.sym 114093 $abc$40840$n3758
.sym 114095 basesoc_uart_phy_storage[28]
.sym 114096 basesoc_uart_phy_storage[12]
.sym 114097 basesoc_adr[0]
.sym 114098 basesoc_adr[1]
.sym 114099 basesoc_uart_phy_tx_busy
.sym 114100 $abc$40840$n7166
.sym 114103 basesoc_uart_phy_storage[17]
.sym 114104 $abc$40840$n124
.sym 114105 basesoc_adr[1]
.sym 114106 basesoc_adr[0]
.sym 114107 basesoc_uart_phy_tx_busy
.sym 114108 $abc$40840$n7174
.sym 114111 basesoc_uart_phy_storage[31]
.sym 114112 basesoc_uart_phy_storage[15]
.sym 114113 basesoc_adr[0]
.sym 114114 basesoc_adr[1]
.sym 114115 basesoc_uart_phy_storage[23]
.sym 114116 basesoc_uart_phy_storage[7]
.sym 114117 basesoc_adr[1]
.sym 114118 basesoc_adr[0]
.sym 114119 basesoc_uart_phy_tx_busy
.sym 114120 $abc$40840$n7188
.sym 114123 basesoc_uart_phy_tx_busy
.sym 114124 $abc$40840$n7186
.sym 114127 basesoc_uart_phy_tx_busy
.sym 114128 $abc$40840$n7182
.sym 114131 basesoc_uart_phy_tx_busy
.sym 114132 $abc$40840$n7184
.sym 114135 $abc$40840$n6036_1
.sym 114136 $abc$40840$n6038_1
.sym 114137 $abc$40840$n6041_1
.sym 114138 $abc$40840$n3711
.sym 114139 $abc$40840$n3710
.sym 114140 $abc$40840$n6813_1
.sym 114141 $abc$40840$n6076_1
.sym 114142 $abc$40840$n3711
.sym 114143 basesoc_uart_phy_tx_busy
.sym 114144 $abc$40840$n7192
.sym 114147 $abc$40840$n3710
.sym 114148 $abc$40840$n6807_1
.sym 114149 $abc$40840$n6050_1
.sym 114150 $abc$40840$n3711
.sym 114151 basesoc_ctrl_bus_errors[0]
.sym 114152 $abc$40840$n3834
.sym 114153 $abc$40840$n6037_1
.sym 114155 $abc$40840$n3823
.sym 114156 basesoc_ctrl_bus_errors[8]
.sym 114159 basesoc_dat_w[7]
.sym 114163 $abc$40840$n3733_1
.sym 114164 basesoc_ctrl_storage[26]
.sym 114165 $abc$40840$n106
.sym 114166 $abc$40840$n3727_1
.sym 114167 basesoc_ctrl_reset_reset_r
.sym 114171 basesoc_ctrl_bus_errors[10]
.sym 114172 $abc$40840$n3823
.sym 114173 $abc$40840$n6051_1
.sym 114174 $abc$40840$n6053_1
.sym 114175 basesoc_uart_phy_storage[4]
.sym 114176 $abc$40840$n138
.sym 114177 basesoc_adr[1]
.sym 114178 basesoc_adr[0]
.sym 114179 basesoc_ctrl_storage[8]
.sym 114180 $abc$40840$n3727_1
.sym 114181 $abc$40840$n6039_1
.sym 114182 $abc$40840$n6040_1
.sym 114183 basesoc_adr[3]
.sym 114184 $abc$40840$n3731
.sym 114185 basesoc_adr[2]
.sym 114187 basesoc_ctrl_reset_reset_r
.sym 114191 $abc$40840$n6063_1
.sym 114192 $abc$40840$n6065_1
.sym 114193 $abc$40840$n6066_1
.sym 114195 basesoc_ctrl_bus_errors[19]
.sym 114196 $abc$40840$n3826
.sym 114197 $abc$40840$n3733_1
.sym 114198 basesoc_ctrl_storage[27]
.sym 114199 basesoc_ctrl_bus_errors[11]
.sym 114200 $abc$40840$n3823
.sym 114201 $abc$40840$n6058_1
.sym 114203 $abc$40840$n136
.sym 114204 $abc$40840$n122
.sym 114205 basesoc_adr[1]
.sym 114206 basesoc_adr[0]
.sym 114207 basesoc_ctrl_bus_errors[27]
.sym 114208 $abc$40840$n3829
.sym 114209 $abc$40840$n3727_1
.sym 114210 basesoc_ctrl_storage[11]
.sym 114211 basesoc_ctrl_bus_errors[24]
.sym 114212 $abc$40840$n3829
.sym 114213 $abc$40840$n3725
.sym 114214 basesoc_ctrl_storage[0]
.sym 114215 $abc$40840$n7
.sym 114219 $abc$40840$n5
.sym 114223 $abc$40840$n3823
.sym 114224 basesoc_ctrl_bus_errors[12]
.sym 114225 $abc$40840$n116
.sym 114226 $abc$40840$n3730_1
.sym 114227 basesoc_ctrl_bus_errors[30]
.sym 114228 $abc$40840$n3829
.sym 114229 $abc$40840$n6078_1
.sym 114231 basesoc_ctrl_bus_errors[22]
.sym 114232 $abc$40840$n3826
.sym 114233 $abc$40840$n6077_1
.sym 114234 $abc$40840$n6079
.sym 114235 basesoc_ctrl_bus_errors[14]
.sym 114236 $abc$40840$n3823
.sym 114237 $abc$40840$n3733_1
.sym 114238 basesoc_ctrl_storage[30]
.sym 114239 $abc$40840$n120
.sym 114240 $abc$40840$n3733_1
.sym 114241 $abc$40840$n6064_1
.sym 114243 $abc$40840$n3826
.sym 114244 basesoc_ctrl_bus_errors[20]
.sym 114245 $abc$40840$n108
.sym 114246 $abc$40840$n3727_1
.sym 114248 waittimer2_count[0]
.sym 114252 waittimer2_count[1]
.sym 114253 $PACKER_VCC_NET
.sym 114256 waittimer2_count[2]
.sym 114257 $PACKER_VCC_NET
.sym 114258 $auto$alumacc.cc:474:replace_alu$4039.C[2]
.sym 114260 waittimer2_count[3]
.sym 114261 $PACKER_VCC_NET
.sym 114262 $auto$alumacc.cc:474:replace_alu$4039.C[3]
.sym 114264 waittimer2_count[4]
.sym 114265 $PACKER_VCC_NET
.sym 114266 $auto$alumacc.cc:474:replace_alu$4039.C[4]
.sym 114268 waittimer2_count[5]
.sym 114269 $PACKER_VCC_NET
.sym 114270 $auto$alumacc.cc:474:replace_alu$4039.C[5]
.sym 114272 waittimer2_count[6]
.sym 114273 $PACKER_VCC_NET
.sym 114274 $auto$alumacc.cc:474:replace_alu$4039.C[6]
.sym 114276 waittimer2_count[7]
.sym 114277 $PACKER_VCC_NET
.sym 114278 $auto$alumacc.cc:474:replace_alu$4039.C[7]
.sym 114280 waittimer2_count[8]
.sym 114281 $PACKER_VCC_NET
.sym 114282 $auto$alumacc.cc:474:replace_alu$4039.C[8]
.sym 114284 waittimer2_count[9]
.sym 114285 $PACKER_VCC_NET
.sym 114286 $auto$alumacc.cc:474:replace_alu$4039.C[9]
.sym 114288 waittimer2_count[10]
.sym 114289 $PACKER_VCC_NET
.sym 114290 $auto$alumacc.cc:474:replace_alu$4039.C[10]
.sym 114292 waittimer2_count[11]
.sym 114293 $PACKER_VCC_NET
.sym 114294 $auto$alumacc.cc:474:replace_alu$4039.C[11]
.sym 114296 waittimer2_count[12]
.sym 114297 $PACKER_VCC_NET
.sym 114298 $auto$alumacc.cc:474:replace_alu$4039.C[12]
.sym 114300 waittimer2_count[13]
.sym 114301 $PACKER_VCC_NET
.sym 114302 $auto$alumacc.cc:474:replace_alu$4039.C[13]
.sym 114304 waittimer2_count[14]
.sym 114305 $PACKER_VCC_NET
.sym 114306 $auto$alumacc.cc:474:replace_alu$4039.C[14]
.sym 114308 waittimer2_count[15]
.sym 114309 $PACKER_VCC_NET
.sym 114310 $auto$alumacc.cc:474:replace_alu$4039.C[15]
.sym 114312 waittimer2_count[16]
.sym 114313 $PACKER_VCC_NET
.sym 114314 $auto$alumacc.cc:474:replace_alu$4039.C[16]
.sym 114315 $abc$40840$n180
.sym 114319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 114323 $abc$40840$n186
.sym 114327 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 114331 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 114335 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 114339 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 114343 VexRiscv._zz_253_[1]
.sym 114344 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 114347 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 114348 $abc$40840$n4034_1
.sym 114349 $abc$40840$n4980
.sym 114351 $abc$40840$n3952
.sym 114352 $abc$40840$n235
.sym 114363 $abc$40840$n130
.sym 114367 $abc$40840$n5308_1
.sym 114368 $abc$40840$n5310_1
.sym 114369 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 114370 $abc$40840$n5311_1
.sym 114371 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 114372 $abc$40840$n2642
.sym 114373 $abc$40840$n3951
.sym 114375 $abc$40840$n3951
.sym 114376 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 114379 $abc$40840$n2592
.sym 114380 $abc$40840$n3951
.sym 114381 $abc$40840$n4980
.sym 114383 $abc$40840$n2642
.sym 114384 $abc$40840$n3993
.sym 114385 $abc$40840$n3952
.sym 114386 $abc$40840$n3681
.sym 114387 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 114388 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_error
.sym 114389 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_valid
.sym 114390 VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid
.sym 114391 VexRiscv._zz_195_[2]
.sym 114392 VexRiscv._zz_194_[2]
.sym 114393 VexRiscv._zz_195_[32]
.sym 114395 VexRiscv._zz_195_[11]
.sym 114396 VexRiscv._zz_194_[11]
.sym 114397 VexRiscv._zz_195_[32]
.sym 114399 $abc$40840$n2642
.sym 114400 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 114401 $abc$40840$n3952
.sym 114403 $abc$40840$n3993
.sym 114404 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 114405 $abc$40840$n3955
.sym 114407 $abc$40840$n2592
.sym 114408 $abc$40840$n4991
.sym 114409 $abc$40840$n4980
.sym 114411 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 114412 $abc$40840$n235
.sym 114413 $abc$40840$n233
.sym 114414 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 114415 $abc$40840$n3662_1
.sym 114416 $abc$40840$n3926
.sym 114417 VexRiscv.dBus_cmd_halfPipe_regs_ready
.sym 114418 $abc$40840$n3995
.sym 114419 $abc$40840$n5308_1
.sym 114420 $abc$40840$n3993
.sym 114421 $abc$40840$n2592
.sym 114422 $abc$40840$n5310_1
.sym 114423 $abc$40840$n5310_1
.sym 114424 $abc$40840$n2592
.sym 114425 $abc$40840$n5332_1
.sym 114427 $abc$40840$n3997
.sym 114428 $abc$40840$n3994
.sym 114429 $abc$40840$n233
.sym 114431 $abc$40840$n3998
.sym 114432 $abc$40840$n3932
.sym 114435 VexRiscv.CsrPlugin_exception
.sym 114436 VexRiscv.execute_arbitration_isValid
.sym 114437 VexRiscv.CsrPlugin_interrupt_valid
.sym 114438 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_4
.sym 114439 basesoc_uart_phy_rx_busy
.sym 114440 $abc$40840$n7051
.sym 114443 basesoc_uart_phy_rx_busy
.sym 114444 $abc$40840$n7039
.sym 114447 VexRiscv._zz_195_[1]
.sym 114448 VexRiscv._zz_194_[1]
.sym 114449 VexRiscv._zz_195_[32]
.sym 114451 VexRiscv._zz_195_[29]
.sym 114452 VexRiscv._zz_194_[29]
.sym 114453 VexRiscv._zz_195_[32]
.sym 114455 basesoc_uart_phy_rx_busy
.sym 114456 $abc$40840$n7041
.sym 114459 VexRiscv._zz_90_
.sym 114460 VexRiscv.execute_arbitration_isValid
.sym 114461 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 114463 basesoc_uart_phy_rx_busy
.sym 114464 $abc$40840$n7045
.sym 114467 VexRiscv._zz_195_[8]
.sym 114468 VexRiscv._zz_194_[8]
.sym 114469 VexRiscv._zz_195_[32]
.sym 114472 VexRiscv._zz_193_[31]
.sym 114473 $abc$40840$n7850
.sym 114476 VexRiscv._zz_194_[1]
.sym 114477 $abc$40840$n7851
.sym 114478 $auto$alumacc.cc:474:replace_alu$4105.C[1]
.sym 114480 VexRiscv._zz_194_[2]
.sym 114481 $abc$40840$n7852
.sym 114482 $auto$alumacc.cc:474:replace_alu$4105.C[2]
.sym 114484 VexRiscv._zz_194_[3]
.sym 114485 $abc$40840$n7853
.sym 114486 $auto$alumacc.cc:474:replace_alu$4105.C[3]
.sym 114488 VexRiscv._zz_194_[4]
.sym 114489 $abc$40840$n7854
.sym 114490 $auto$alumacc.cc:474:replace_alu$4105.C[4]
.sym 114492 VexRiscv._zz_194_[5]
.sym 114493 $abc$40840$n7855
.sym 114494 $auto$alumacc.cc:474:replace_alu$4105.C[5]
.sym 114496 VexRiscv._zz_194_[6]
.sym 114497 $abc$40840$n7856
.sym 114498 $auto$alumacc.cc:474:replace_alu$4105.C[6]
.sym 114500 VexRiscv._zz_194_[7]
.sym 114501 $abc$40840$n7857
.sym 114502 $auto$alumacc.cc:474:replace_alu$4105.C[7]
.sym 114504 VexRiscv._zz_194_[8]
.sym 114505 $abc$40840$n7858
.sym 114506 $auto$alumacc.cc:474:replace_alu$4105.C[8]
.sym 114508 VexRiscv._zz_194_[9]
.sym 114509 $abc$40840$n7859
.sym 114510 $auto$alumacc.cc:474:replace_alu$4105.C[9]
.sym 114512 VexRiscv._zz_194_[10]
.sym 114513 $abc$40840$n7860
.sym 114514 $auto$alumacc.cc:474:replace_alu$4105.C[10]
.sym 114516 VexRiscv._zz_194_[11]
.sym 114517 $abc$40840$n7861
.sym 114518 $auto$alumacc.cc:474:replace_alu$4105.C[11]
.sym 114520 VexRiscv._zz_194_[12]
.sym 114521 $abc$40840$n7862
.sym 114522 $auto$alumacc.cc:474:replace_alu$4105.C[12]
.sym 114524 VexRiscv._zz_194_[13]
.sym 114525 $abc$40840$n7863
.sym 114526 $auto$alumacc.cc:474:replace_alu$4105.C[13]
.sym 114528 VexRiscv._zz_194_[14]
.sym 114529 $abc$40840$n7864
.sym 114530 $auto$alumacc.cc:474:replace_alu$4105.C[14]
.sym 114532 VexRiscv._zz_194_[15]
.sym 114533 $abc$40840$n7865
.sym 114534 $auto$alumacc.cc:474:replace_alu$4105.C[15]
.sym 114536 VexRiscv._zz_194_[16]
.sym 114537 $abc$40840$n7866
.sym 114538 $auto$alumacc.cc:474:replace_alu$4105.C[16]
.sym 114540 VexRiscv._zz_194_[17]
.sym 114541 $abc$40840$n7867
.sym 114542 $auto$alumacc.cc:474:replace_alu$4105.C[17]
.sym 114544 VexRiscv._zz_194_[18]
.sym 114545 $abc$40840$n7868
.sym 114546 $auto$alumacc.cc:474:replace_alu$4105.C[18]
.sym 114548 VexRiscv._zz_194_[19]
.sym 114549 $abc$40840$n7869
.sym 114550 $auto$alumacc.cc:474:replace_alu$4105.C[19]
.sym 114552 VexRiscv._zz_194_[20]
.sym 114553 $abc$40840$n7870
.sym 114554 $auto$alumacc.cc:474:replace_alu$4105.C[20]
.sym 114556 VexRiscv._zz_194_[21]
.sym 114557 $abc$40840$n7871
.sym 114558 $auto$alumacc.cc:474:replace_alu$4105.C[21]
.sym 114560 VexRiscv._zz_194_[22]
.sym 114561 $abc$40840$n7872
.sym 114562 $auto$alumacc.cc:474:replace_alu$4105.C[22]
.sym 114564 VexRiscv._zz_194_[23]
.sym 114565 $abc$40840$n7873
.sym 114566 $auto$alumacc.cc:474:replace_alu$4105.C[23]
.sym 114568 VexRiscv._zz_194_[24]
.sym 114569 $abc$40840$n7874
.sym 114570 $auto$alumacc.cc:474:replace_alu$4105.C[24]
.sym 114572 VexRiscv._zz_194_[25]
.sym 114573 $abc$40840$n7875
.sym 114574 $auto$alumacc.cc:474:replace_alu$4105.C[25]
.sym 114576 VexRiscv._zz_194_[26]
.sym 114577 $abc$40840$n7876
.sym 114578 $auto$alumacc.cc:474:replace_alu$4105.C[26]
.sym 114580 VexRiscv._zz_194_[27]
.sym 114581 $abc$40840$n7877
.sym 114582 $auto$alumacc.cc:474:replace_alu$4105.C[27]
.sym 114584 VexRiscv._zz_194_[28]
.sym 114585 $abc$40840$n7878
.sym 114586 $auto$alumacc.cc:474:replace_alu$4105.C[28]
.sym 114588 VexRiscv._zz_194_[29]
.sym 114589 $abc$40840$n7879
.sym 114590 $auto$alumacc.cc:474:replace_alu$4105.C[29]
.sym 114592 VexRiscv._zz_194_[30]
.sym 114593 $abc$40840$n7880
.sym 114594 $auto$alumacc.cc:474:replace_alu$4105.C[30]
.sym 114596 VexRiscv._zz_194_[31]
.sym 114597 $abc$40840$n7881
.sym 114598 $auto$alumacc.cc:474:replace_alu$4105.C[31]
.sym 114600 VexRiscv._zz_194_[32]
.sym 114601 $PACKER_VCC_NET
.sym 114602 $auto$alumacc.cc:474:replace_alu$4105.C[32]
.sym 114603 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 114607 VexRiscv._zz_135_[21]
.sym 114611 VexRiscv._zz_198_
.sym 114612 VexRiscv._zz_199_[14]
.sym 114615 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[6]
.sym 114616 $abc$40840$n4347
.sym 114619 VexRiscv._zz_198_
.sym 114620 VexRiscv._zz_199_[6]
.sym 114623 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 114627 VexRiscv._zz_198_
.sym 114628 VexRiscv._zz_199_[13]
.sym 114631 $abc$40840$n4193
.sym 114632 VexRiscv._zz_292_
.sym 114635 $abc$40840$n4168
.sym 114636 VexRiscv._zz_292_
.sym 114639 $abc$40840$n7
.sym 114643 VexRiscv._zz_41_[19]
.sym 114644 $abc$40840$n3935
.sym 114645 $abc$40840$n4111
.sym 114647 $abc$40840$n4146
.sym 114648 VexRiscv._zz_292_
.sym 114651 VexRiscv._zz_41_[28]
.sym 114652 $abc$40840$n3935
.sym 114653 $abc$40840$n4096
.sym 114655 $abc$40840$n4153
.sym 114656 VexRiscv._zz_292_
.sym 114659 $abc$40840$n4198
.sym 114660 VexRiscv._zz_292_
.sym 114664 VexRiscv._zz_198_
.sym 114665 $abc$40840$n5734
.sym 114669 $abc$40840$n5736
.sym 114670 $auto$alumacc.cc:474:replace_alu$4072.C[1]
.sym 114673 $abc$40840$n5738
.sym 114674 $auto$alumacc.cc:474:replace_alu$4072.C[2]
.sym 114677 $abc$40840$n5740
.sym 114678 $auto$alumacc.cc:474:replace_alu$4072.C[3]
.sym 114681 $abc$40840$n5742
.sym 114682 $auto$alumacc.cc:474:replace_alu$4072.C[4]
.sym 114685 $abc$40840$n5744
.sym 114686 $auto$alumacc.cc:474:replace_alu$4072.C[5]
.sym 114689 $abc$40840$n5746
.sym 114690 $auto$alumacc.cc:474:replace_alu$4072.C[6]
.sym 114693 $abc$40840$n5748
.sym 114694 $auto$alumacc.cc:474:replace_alu$4072.C[7]
.sym 114697 $abc$40840$n5750
.sym 114698 $auto$alumacc.cc:474:replace_alu$4072.C[8]
.sym 114701 $abc$40840$n5752
.sym 114702 $auto$alumacc.cc:474:replace_alu$4072.C[9]
.sym 114705 $abc$40840$n5754
.sym 114706 $auto$alumacc.cc:474:replace_alu$4072.C[10]
.sym 114709 $abc$40840$n5756
.sym 114710 $auto$alumacc.cc:474:replace_alu$4072.C[11]
.sym 114713 $abc$40840$n5758
.sym 114714 $auto$alumacc.cc:474:replace_alu$4072.C[12]
.sym 114717 $abc$40840$n5760
.sym 114718 $auto$alumacc.cc:474:replace_alu$4072.C[13]
.sym 114721 $abc$40840$n5762
.sym 114722 $auto$alumacc.cc:474:replace_alu$4072.C[14]
.sym 114725 $abc$40840$n5764
.sym 114726 $auto$alumacc.cc:474:replace_alu$4072.C[15]
.sym 114729 $abc$40840$n5766
.sym 114730 $auto$alumacc.cc:474:replace_alu$4072.C[16]
.sym 114733 $abc$40840$n5768
.sym 114734 $auto$alumacc.cc:474:replace_alu$4072.C[17]
.sym 114737 $abc$40840$n5770
.sym 114738 $auto$alumacc.cc:474:replace_alu$4072.C[18]
.sym 114741 $abc$40840$n5772
.sym 114742 $auto$alumacc.cc:474:replace_alu$4072.C[19]
.sym 114745 $abc$40840$n5774
.sym 114746 $auto$alumacc.cc:474:replace_alu$4072.C[20]
.sym 114749 $abc$40840$n5776
.sym 114750 $auto$alumacc.cc:474:replace_alu$4072.C[21]
.sym 114753 $abc$40840$n5778
.sym 114754 $auto$alumacc.cc:474:replace_alu$4072.C[22]
.sym 114757 $abc$40840$n5780
.sym 114758 $auto$alumacc.cc:474:replace_alu$4072.C[23]
.sym 114761 $abc$40840$n5782
.sym 114762 $auto$alumacc.cc:474:replace_alu$4072.C[24]
.sym 114765 $abc$40840$n5784
.sym 114766 $auto$alumacc.cc:474:replace_alu$4072.C[25]
.sym 114769 $abc$40840$n5786
.sym 114770 $auto$alumacc.cc:474:replace_alu$4072.C[26]
.sym 114773 $abc$40840$n5788
.sym 114774 $auto$alumacc.cc:474:replace_alu$4072.C[27]
.sym 114777 $abc$40840$n5790
.sym 114778 $auto$alumacc.cc:474:replace_alu$4072.C[28]
.sym 114781 $abc$40840$n5792
.sym 114782 $auto$alumacc.cc:474:replace_alu$4072.C[29]
.sym 114785 $abc$40840$n5794
.sym 114786 $auto$alumacc.cc:474:replace_alu$4072.C[30]
.sym 114789 $abc$40840$n5796
.sym 114790 $auto$alumacc.cc:474:replace_alu$4072.C[31]
.sym 114793 $abc$40840$n5798
.sym 114794 $auto$alumacc.cc:474:replace_alu$4072.C[32]
.sym 114795 VexRiscv._zz_198_
.sym 114796 VexRiscv._zz_199_[10]
.sym 114799 VexRiscv._zz_198_
.sym 114800 VexRiscv._zz_199_[7]
.sym 114803 VexRiscv._zz_288_[30]
.sym 114804 VexRiscv._zz_151_[30]
.sym 114805 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 114807 VexRiscv._zz_198_
.sym 114808 VexRiscv._zz_199_[4]
.sym 114811 VexRiscv._zz_198_
.sym 114812 VexRiscv._zz_199_[11]
.sym 114815 VexRiscv._zz_198_
.sym 114816 VexRiscv._zz_199_[1]
.sym 114819 VexRiscv._zz_198_
.sym 114820 VexRiscv._zz_199_[27]
.sym 114823 $abc$40840$n6719_1
.sym 114824 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[7]
.sym 114825 VexRiscv._zz_47_[0]
.sym 114826 VexRiscv._zz_47_[1]
.sym 114827 basesoc_dat_w[4]
.sym 114831 $abc$40840$n6651_1
.sym 114832 $abc$40840$n6653
.sym 114833 VexRiscv._zz_151_[0]
.sym 114834 VexRiscv._zz_151_[1]
.sym 114835 $abc$40840$n4166
.sym 114836 VexRiscv._zz_49_[0]
.sym 114837 VexRiscv._zz_49_[1]
.sym 114838 VexRiscv._zz_151_[29]
.sym 114839 VexRiscv._zz_198_
.sym 114840 VexRiscv._zz_199_[31]
.sym 114843 $abc$40840$n4347
.sym 114844 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 114845 $abc$40840$n6767_1
.sym 114846 $abc$40840$n4345
.sym 114847 $abc$40840$n4806
.sym 114848 $abc$40840$n6757_1
.sym 114849 $abc$40840$n4808
.sym 114850 $abc$40840$n3926
.sym 114851 VexRiscv._zz_198_
.sym 114852 VexRiscv._zz_199_[28]
.sym 114855 $abc$40840$n4152
.sym 114856 $abc$40840$n6655
.sym 114857 VexRiscv._zz_151_[4]
.sym 114858 $abc$40840$n4145
.sym 114859 $abc$40840$n4090
.sym 114860 $abc$40840$n4095
.sym 114861 VexRiscv._zz_151_[28]
.sym 114862 $abc$40840$n4089
.sym 114863 VexRiscv._zz_36_[24]
.sym 114867 $abc$40840$n4688_1
.sym 114868 VexRiscv._zz_170_[0]
.sym 114869 VexRiscv._zz_170_[1]
.sym 114870 VexRiscv._zz_151_[17]
.sym 114871 VexRiscv._zz_41_[4]
.sym 114875 $abc$40840$n4146
.sym 114876 $abc$40840$n4148
.sym 114877 VexRiscv._zz_151_[12]
.sym 114878 VexRiscv._zz_151_[17]
.sym 114879 VexRiscv._zz_36_[7]
.sym 114883 VexRiscv._zz_41_[5]
.sym 114887 $abc$40840$n5395_1
.sym 114888 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 114889 $abc$40840$n5337_1
.sym 114891 $abc$40840$n4178
.sym 114892 VexRiscv._zz_151_[20]
.sym 114895 $abc$40840$n5371_1
.sym 114896 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 114897 $abc$40840$n5337_1
.sym 114899 VexRiscv.CsrPlugin_mepc[29]
.sym 114900 VexRiscv.lastStagePc[29]
.sym 114901 $abc$40840$n2653
.sym 114903 VexRiscv.CsrPlugin_mepc[17]
.sym 114904 VexRiscv.lastStagePc[17]
.sym 114905 $abc$40840$n2653
.sym 114907 $abc$40840$n4187
.sym 114908 VexRiscv._zz_49_[0]
.sym 114909 VexRiscv._zz_49_[1]
.sym 114910 VexRiscv._zz_151_[7]
.sym 114911 VexRiscv._zz_151_[9]
.sym 114912 $abc$40840$n4093
.sym 114951 basesoc_uart_phy_tx_busy
.sym 114952 $abc$40840$n7035
.sym 114955 basesoc_uart_phy_tx_busy
.sym 114956 $abc$40840$n7140
.sym 114959 basesoc_uart_phy_tx_busy
.sym 114960 $abc$40840$n7180
.sym 114963 basesoc_uart_phy_tx_busy
.sym 114964 $abc$40840$n7146
.sym 114967 basesoc_uart_phy_tx_busy
.sym 114968 $abc$40840$n7142
.sym 114971 basesoc_uart_phy_tx_busy
.sym 114972 $abc$40840$n7136
.sym 114975 basesoc_uart_phy_tx_busy
.sym 114976 $abc$40840$n7178
.sym 114979 basesoc_uart_phy_tx_busy
.sym 114980 $abc$40840$n7134
.sym 114984 basesoc_uart_phy_storage[0]
.sym 114985 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 114988 basesoc_uart_phy_storage[1]
.sym 114989 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 114990 $auto$alumacc.cc:474:replace_alu$4015.C[1]
.sym 114992 basesoc_uart_phy_storage[2]
.sym 114993 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 114994 $auto$alumacc.cc:474:replace_alu$4015.C[2]
.sym 114996 basesoc_uart_phy_storage[3]
.sym 114997 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 114998 $auto$alumacc.cc:474:replace_alu$4015.C[3]
.sym 115000 basesoc_uart_phy_storage[4]
.sym 115001 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 115002 $auto$alumacc.cc:474:replace_alu$4015.C[4]
.sym 115004 basesoc_uart_phy_storage[5]
.sym 115005 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 115006 $auto$alumacc.cc:474:replace_alu$4015.C[5]
.sym 115008 basesoc_uart_phy_storage[6]
.sym 115009 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 115010 $auto$alumacc.cc:474:replace_alu$4015.C[6]
.sym 115012 basesoc_uart_phy_storage[7]
.sym 115013 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 115014 $auto$alumacc.cc:474:replace_alu$4015.C[7]
.sym 115016 basesoc_uart_phy_storage[8]
.sym 115017 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 115018 $auto$alumacc.cc:474:replace_alu$4015.C[8]
.sym 115020 basesoc_uart_phy_storage[9]
.sym 115021 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 115022 $auto$alumacc.cc:474:replace_alu$4015.C[9]
.sym 115024 basesoc_uart_phy_storage[10]
.sym 115025 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 115026 $auto$alumacc.cc:474:replace_alu$4015.C[10]
.sym 115028 basesoc_uart_phy_storage[11]
.sym 115029 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 115030 $auto$alumacc.cc:474:replace_alu$4015.C[11]
.sym 115032 basesoc_uart_phy_storage[12]
.sym 115033 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 115034 $auto$alumacc.cc:474:replace_alu$4015.C[12]
.sym 115036 basesoc_uart_phy_storage[13]
.sym 115037 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 115038 $auto$alumacc.cc:474:replace_alu$4015.C[13]
.sym 115040 basesoc_uart_phy_storage[14]
.sym 115041 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 115042 $auto$alumacc.cc:474:replace_alu$4015.C[14]
.sym 115044 basesoc_uart_phy_storage[15]
.sym 115045 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 115046 $auto$alumacc.cc:474:replace_alu$4015.C[15]
.sym 115048 basesoc_uart_phy_storage[16]
.sym 115049 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 115050 $auto$alumacc.cc:474:replace_alu$4015.C[16]
.sym 115052 basesoc_uart_phy_storage[17]
.sym 115053 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 115054 $auto$alumacc.cc:474:replace_alu$4015.C[17]
.sym 115056 basesoc_uart_phy_storage[18]
.sym 115057 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 115058 $auto$alumacc.cc:474:replace_alu$4015.C[18]
.sym 115060 basesoc_uart_phy_storage[19]
.sym 115061 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 115062 $auto$alumacc.cc:474:replace_alu$4015.C[19]
.sym 115064 basesoc_uart_phy_storage[20]
.sym 115065 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 115066 $auto$alumacc.cc:474:replace_alu$4015.C[20]
.sym 115068 basesoc_uart_phy_storage[21]
.sym 115069 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 115070 $auto$alumacc.cc:474:replace_alu$4015.C[21]
.sym 115072 basesoc_uart_phy_storage[22]
.sym 115073 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 115074 $auto$alumacc.cc:474:replace_alu$4015.C[22]
.sym 115076 basesoc_uart_phy_storage[23]
.sym 115077 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 115078 $auto$alumacc.cc:474:replace_alu$4015.C[23]
.sym 115080 basesoc_uart_phy_storage[24]
.sym 115081 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 115082 $auto$alumacc.cc:474:replace_alu$4015.C[24]
.sym 115084 basesoc_uart_phy_storage[25]
.sym 115085 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 115086 $auto$alumacc.cc:474:replace_alu$4015.C[25]
.sym 115088 basesoc_uart_phy_storage[26]
.sym 115089 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 115090 $auto$alumacc.cc:474:replace_alu$4015.C[26]
.sym 115092 basesoc_uart_phy_storage[27]
.sym 115093 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 115094 $auto$alumacc.cc:474:replace_alu$4015.C[27]
.sym 115096 basesoc_uart_phy_storage[28]
.sym 115097 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 115098 $auto$alumacc.cc:474:replace_alu$4015.C[28]
.sym 115100 basesoc_uart_phy_storage[29]
.sym 115101 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 115102 $auto$alumacc.cc:474:replace_alu$4015.C[29]
.sym 115104 basesoc_uart_phy_storage[30]
.sym 115105 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 115106 $auto$alumacc.cc:474:replace_alu$4015.C[30]
.sym 115108 basesoc_uart_phy_storage[31]
.sym 115109 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 115110 $auto$alumacc.cc:474:replace_alu$4015.C[31]
.sym 115114 $auto$alumacc.cc:474:replace_alu$4015.C[32]
.sym 115115 $abc$40840$n3826
.sym 115116 basesoc_ctrl_bus_errors[16]
.sym 115119 $PACKER_GND_NET
.sym 115123 $abc$40840$n138
.sym 115127 $abc$40840$n124
.sym 115131 $PACKER_GND_NET
.sym 115135 $abc$40840$n3829
.sym 115136 basesoc_ctrl_bus_errors[25]
.sym 115137 $abc$40840$n3826
.sym 115138 basesoc_ctrl_bus_errors[17]
.sym 115139 $abc$40840$n144
.sym 115143 basesoc_ctrl_bus_errors[26]
.sym 115144 $abc$40840$n3829
.sym 115145 $abc$40840$n6052_1
.sym 115147 waittimer2_count[0]
.sym 115148 eventmanager_status_w[2]
.sym 115149 sys_rst
.sym 115150 user_btn2
.sym 115151 $abc$40840$n3826
.sym 115152 basesoc_ctrl_bus_errors[18]
.sym 115153 $abc$40840$n114
.sym 115154 $abc$40840$n3730_1
.sym 115155 $abc$40840$n3829
.sym 115156 basesoc_ctrl_bus_errors[28]
.sym 115157 $abc$40840$n3834
.sym 115158 basesoc_ctrl_bus_errors[4]
.sym 115159 basesoc_ctrl_bus_errors[24]
.sym 115160 basesoc_ctrl_bus_errors[25]
.sym 115161 basesoc_ctrl_bus_errors[26]
.sym 115162 basesoc_ctrl_bus_errors[27]
.sym 115163 $abc$40840$n136
.sym 115167 $abc$40840$n122
.sym 115171 waittimer2_count[1]
.sym 115172 user_btn2
.sym 115175 basesoc_ctrl_bus_errors[20]
.sym 115176 basesoc_ctrl_bus_errors[21]
.sym 115177 basesoc_ctrl_bus_errors[22]
.sym 115178 basesoc_ctrl_bus_errors[23]
.sym 115179 $abc$40840$n7
.sym 115183 $abc$40840$n9
.sym 115187 $abc$40840$n3
.sym 115191 basesoc_ctrl_bus_errors[12]
.sym 115192 basesoc_ctrl_bus_errors[13]
.sym 115193 basesoc_ctrl_bus_errors[14]
.sym 115194 basesoc_ctrl_bus_errors[15]
.sym 115195 basesoc_ctrl_bus_errors[16]
.sym 115196 basesoc_ctrl_bus_errors[17]
.sym 115197 basesoc_ctrl_bus_errors[18]
.sym 115198 basesoc_ctrl_bus_errors[19]
.sym 115199 basesoc_ctrl_bus_errors[28]
.sym 115200 basesoc_ctrl_bus_errors[29]
.sym 115201 basesoc_ctrl_bus_errors[30]
.sym 115202 basesoc_ctrl_bus_errors[31]
.sym 115203 $abc$40840$n3738
.sym 115204 $abc$40840$n3739_1
.sym 115205 $abc$40840$n3740
.sym 115206 $abc$40840$n3741
.sym 115207 $abc$40840$n3879_1
.sym 115208 $abc$40840$n3883_1
.sym 115209 $abc$40840$n174
.sym 115210 $abc$40840$n176
.sym 115211 waittimer2_count[3]
.sym 115212 waittimer2_count[4]
.sym 115213 waittimer2_count[5]
.sym 115214 waittimer2_count[8]
.sym 115215 $abc$40840$n174
.sym 115219 waittimer2_count[0]
.sym 115220 waittimer2_count[1]
.sym 115221 waittimer2_count[2]
.sym 115222 $abc$40840$n186
.sym 115223 sys_rst
.sym 115224 $abc$40840$n6743
.sym 115225 user_btn2
.sym 115227 $abc$40840$n3880_1
.sym 115228 $abc$40840$n3881_1
.sym 115229 $abc$40840$n3882_1
.sym 115235 $abc$40840$n176
.sym 115239 sys_rst
.sym 115240 $abc$40840$n6755
.sym 115241 user_btn2
.sym 115243 $abc$40840$n184
.sym 115247 $abc$40840$n182
.sym 115251 $abc$40840$n178
.sym 115252 $abc$40840$n180
.sym 115253 $abc$40840$n182
.sym 115254 $abc$40840$n184
.sym 115255 $abc$40840$n178
.sym 115259 sys_rst
.sym 115260 $abc$40840$n6761
.sym 115261 user_btn2
.sym 115263 sys_rst
.sym 115264 $abc$40840$n6759
.sym 115265 user_btn2
.sym 115267 sys_rst
.sym 115268 $abc$40840$n6751
.sym 115269 user_btn2
.sym 115272 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 115273 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 115277 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 115278 $auto$alumacc.cc:474:replace_alu$4054.C[3]
.sym 115281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 115282 $auto$alumacc.cc:474:replace_alu$4054.C[4]
.sym 115285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 115286 $auto$alumacc.cc:474:replace_alu$4054.C[5]
.sym 115289 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 115290 $auto$alumacc.cc:474:replace_alu$4054.C[6]
.sym 115293 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 115294 $auto$alumacc.cc:474:replace_alu$4054.C[7]
.sym 115297 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 115298 $auto$alumacc.cc:474:replace_alu$4054.C[8]
.sym 115301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 115302 $auto$alumacc.cc:474:replace_alu$4054.C[9]
.sym 115305 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 115306 $auto$alumacc.cc:474:replace_alu$4054.C[10]
.sym 115309 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 115310 $auto$alumacc.cc:474:replace_alu$4054.C[11]
.sym 115313 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 115314 $auto$alumacc.cc:474:replace_alu$4054.C[12]
.sym 115317 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 115318 $auto$alumacc.cc:474:replace_alu$4054.C[13]
.sym 115321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 115322 $auto$alumacc.cc:474:replace_alu$4054.C[14]
.sym 115325 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 115326 $auto$alumacc.cc:474:replace_alu$4054.C[15]
.sym 115329 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 115330 $auto$alumacc.cc:474:replace_alu$4054.C[16]
.sym 115333 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 115334 $auto$alumacc.cc:474:replace_alu$4054.C[17]
.sym 115337 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 115338 $auto$alumacc.cc:474:replace_alu$4054.C[18]
.sym 115341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 115342 $auto$alumacc.cc:474:replace_alu$4054.C[19]
.sym 115345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 115346 $auto$alumacc.cc:474:replace_alu$4054.C[20]
.sym 115349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 115350 $auto$alumacc.cc:474:replace_alu$4054.C[21]
.sym 115353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 115354 $auto$alumacc.cc:474:replace_alu$4054.C[22]
.sym 115357 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 115358 $auto$alumacc.cc:474:replace_alu$4054.C[23]
.sym 115361 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 115362 $auto$alumacc.cc:474:replace_alu$4054.C[24]
.sym 115365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 115366 $auto$alumacc.cc:474:replace_alu$4054.C[25]
.sym 115369 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 115370 $auto$alumacc.cc:474:replace_alu$4054.C[26]
.sym 115373 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 115374 $auto$alumacc.cc:474:replace_alu$4054.C[27]
.sym 115377 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 115378 $auto$alumacc.cc:474:replace_alu$4054.C[28]
.sym 115381 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 115382 $auto$alumacc.cc:474:replace_alu$4054.C[29]
.sym 115385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 115386 $auto$alumacc.cc:474:replace_alu$4054.C[30]
.sym 115389 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 115390 $auto$alumacc.cc:474:replace_alu$4054.C[31]
.sym 115391 $abc$40840$n4991
.sym 115392 VexRiscv.IBusCachedPlugin_iBusRsp_readyForError
.sym 115395 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 115396 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 115397 $abc$40840$n3661_1
.sym 115398 $abc$40840$n3662_1
.sym 115399 $abc$40840$n4815_1
.sym 115400 VexRiscv._zz_79_[25]
.sym 115401 $abc$40840$n4374
.sym 115403 $abc$40840$n2641
.sym 115407 $abc$40840$n233
.sym 115408 $abc$40840$n3951
.sym 115409 $abc$40840$n3995
.sym 115411 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 115415 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 115416 $abc$40840$n235
.sym 115417 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 115418 $abc$40840$n233
.sym 115419 VexRiscv.CsrPlugin_exception
.sym 115423 VexRiscv.CsrPlugin_exception
.sym 115427 $abc$40840$n5070_1
.sym 115428 $abc$40840$n5324_1
.sym 115429 VexRiscv._zz_334_
.sym 115430 $abc$40840$n5322_1
.sym 115432 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 115433 basesoc_uart_phy_storage[0]
.sym 115436 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 115437 basesoc_uart_phy_storage[1]
.sym 115438 $auto$alumacc.cc:474:replace_alu$4093.C[1]
.sym 115440 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 115441 basesoc_uart_phy_storage[2]
.sym 115442 $auto$alumacc.cc:474:replace_alu$4093.C[2]
.sym 115444 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 115445 basesoc_uart_phy_storage[3]
.sym 115446 $auto$alumacc.cc:474:replace_alu$4093.C[3]
.sym 115448 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 115449 basesoc_uart_phy_storage[4]
.sym 115450 $auto$alumacc.cc:474:replace_alu$4093.C[4]
.sym 115452 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 115453 basesoc_uart_phy_storage[5]
.sym 115454 $auto$alumacc.cc:474:replace_alu$4093.C[5]
.sym 115456 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 115457 basesoc_uart_phy_storage[6]
.sym 115458 $auto$alumacc.cc:474:replace_alu$4093.C[6]
.sym 115460 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 115461 basesoc_uart_phy_storage[7]
.sym 115462 $auto$alumacc.cc:474:replace_alu$4093.C[7]
.sym 115464 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 115465 basesoc_uart_phy_storage[8]
.sym 115466 $auto$alumacc.cc:474:replace_alu$4093.C[8]
.sym 115468 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 115469 basesoc_uart_phy_storage[9]
.sym 115470 $auto$alumacc.cc:474:replace_alu$4093.C[9]
.sym 115472 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 115473 basesoc_uart_phy_storage[10]
.sym 115474 $auto$alumacc.cc:474:replace_alu$4093.C[10]
.sym 115476 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 115477 basesoc_uart_phy_storage[11]
.sym 115478 $auto$alumacc.cc:474:replace_alu$4093.C[11]
.sym 115480 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 115481 basesoc_uart_phy_storage[12]
.sym 115482 $auto$alumacc.cc:474:replace_alu$4093.C[12]
.sym 115484 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 115485 basesoc_uart_phy_storage[13]
.sym 115486 $auto$alumacc.cc:474:replace_alu$4093.C[13]
.sym 115488 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 115489 basesoc_uart_phy_storage[14]
.sym 115490 $auto$alumacc.cc:474:replace_alu$4093.C[14]
.sym 115492 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 115493 basesoc_uart_phy_storage[15]
.sym 115494 $auto$alumacc.cc:474:replace_alu$4093.C[15]
.sym 115496 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 115497 basesoc_uart_phy_storage[16]
.sym 115498 $auto$alumacc.cc:474:replace_alu$4093.C[16]
.sym 115500 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 115501 basesoc_uart_phy_storage[17]
.sym 115502 $auto$alumacc.cc:474:replace_alu$4093.C[17]
.sym 115504 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 115505 basesoc_uart_phy_storage[18]
.sym 115506 $auto$alumacc.cc:474:replace_alu$4093.C[18]
.sym 115508 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 115509 basesoc_uart_phy_storage[19]
.sym 115510 $auto$alumacc.cc:474:replace_alu$4093.C[19]
.sym 115512 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 115513 basesoc_uart_phy_storage[20]
.sym 115514 $auto$alumacc.cc:474:replace_alu$4093.C[20]
.sym 115516 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 115517 basesoc_uart_phy_storage[21]
.sym 115518 $auto$alumacc.cc:474:replace_alu$4093.C[21]
.sym 115520 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 115521 basesoc_uart_phy_storage[22]
.sym 115522 $auto$alumacc.cc:474:replace_alu$4093.C[22]
.sym 115524 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 115525 basesoc_uart_phy_storage[23]
.sym 115526 $auto$alumacc.cc:474:replace_alu$4093.C[23]
.sym 115528 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 115529 basesoc_uart_phy_storage[24]
.sym 115530 $auto$alumacc.cc:474:replace_alu$4093.C[24]
.sym 115532 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 115533 basesoc_uart_phy_storage[25]
.sym 115534 $auto$alumacc.cc:474:replace_alu$4093.C[25]
.sym 115536 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 115537 basesoc_uart_phy_storage[26]
.sym 115538 $auto$alumacc.cc:474:replace_alu$4093.C[26]
.sym 115540 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 115541 basesoc_uart_phy_storage[27]
.sym 115542 $auto$alumacc.cc:474:replace_alu$4093.C[27]
.sym 115544 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 115545 basesoc_uart_phy_storage[28]
.sym 115546 $auto$alumacc.cc:474:replace_alu$4093.C[28]
.sym 115548 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 115549 basesoc_uart_phy_storage[29]
.sym 115550 $auto$alumacc.cc:474:replace_alu$4093.C[29]
.sym 115552 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 115553 basesoc_uart_phy_storage[30]
.sym 115554 $auto$alumacc.cc:474:replace_alu$4093.C[30]
.sym 115556 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 115557 basesoc_uart_phy_storage[31]
.sym 115558 $auto$alumacc.cc:474:replace_alu$4093.C[31]
.sym 115562 $auto$alumacc.cc:474:replace_alu$4093.C[32]
.sym 115563 basesoc_uart_phy_rx_busy
.sym 115564 $abc$40840$n7093
.sym 115567 basesoc_uart_phy_rx_busy
.sym 115568 $abc$40840$n7077
.sym 115571 basesoc_uart_phy_rx_busy
.sym 115572 $abc$40840$n7091
.sym 115575 basesoc_uart_phy_rx_busy
.sym 115576 $abc$40840$n7085
.sym 115579 basesoc_uart_phy_rx_busy
.sym 115580 $abc$40840$n7089
.sym 115583 basesoc_uart_phy_rx_busy
.sym 115584 $abc$40840$n7079
.sym 115587 $abc$40840$n7099
.sym 115588 basesoc_uart_phy_rx_busy
.sym 115591 $abc$40840$n4345
.sym 115592 $abc$40840$n6714_1
.sym 115593 $abc$40840$n3932
.sym 115594 $abc$40840$n4496_1
.sym 115595 VexRiscv._zz_36_[6]
.sym 115599 $abc$40840$n4159
.sym 115600 VexRiscv._zz_292_
.sym 115603 VexRiscv._zz_41_[14]
.sym 115607 VexRiscv.decode_to_execute_RS2[19]
.sym 115608 VexRiscv._zz_152_
.sym 115609 VexRiscv._zz_42_[0]
.sym 115610 VexRiscv._zz_42_[1]
.sym 115611 $abc$40840$n4178
.sym 115612 VexRiscv._zz_292_
.sym 115615 VexRiscv.decode_to_execute_RS2[28]
.sym 115616 VexRiscv._zz_152_
.sym 115617 VexRiscv._zz_42_[0]
.sym 115618 VexRiscv._zz_42_[1]
.sym 115619 $abc$40840$n4106
.sym 115620 VexRiscv._zz_292_
.sym 115623 VexRiscv._zz_41_[25]
.sym 115624 $abc$40840$n3935
.sym 115625 $abc$40840$n4141
.sym 115627 VexRiscv._zz_41_[16]
.sym 115628 $abc$40840$n3935
.sym 115629 $abc$40840$n4154
.sym 115631 VexRiscv._zz_198_
.sym 115632 VexRiscv._zz_199_[3]
.sym 115635 VexRiscv._zz_41_[21]
.sym 115636 $abc$40840$n3935
.sym 115637 $abc$40840$n4194
.sym 115639 VexRiscv._zz_41_[17]
.sym 115640 $abc$40840$n3935
.sym 115641 $abc$40840$n4147
.sym 115643 VexRiscv._zz_41_[18]
.sym 115644 $abc$40840$n3935
.sym 115645 $abc$40840$n4169
.sym 115647 VexRiscv._zz_41_[15]
.sym 115648 $abc$40840$n3935
.sym 115649 $abc$40840$n4199
.sym 115651 VexRiscv._zz_41_[12]
.sym 115652 $abc$40840$n3935
.sym 115653 $abc$40840$n4149
.sym 115655 VexRiscv._zz_42_[0]
.sym 115656 VexRiscv._zz_42_[1]
.sym 115659 VexRiscv.decode_to_execute_RS2[17]
.sym 115660 VexRiscv._zz_152_
.sym 115661 VexRiscv._zz_42_[0]
.sym 115662 VexRiscv._zz_42_[1]
.sym 115663 VexRiscv.decode_to_execute_RS2[16]
.sym 115664 VexRiscv._zz_152_
.sym 115665 VexRiscv._zz_42_[0]
.sym 115666 VexRiscv._zz_42_[1]
.sym 115667 VexRiscv.decode_to_execute_RS2[21]
.sym 115668 VexRiscv._zz_152_
.sym 115669 VexRiscv._zz_42_[0]
.sym 115670 VexRiscv._zz_42_[1]
.sym 115671 VexRiscv.decode_to_execute_RS2[18]
.sym 115672 VexRiscv._zz_152_
.sym 115673 VexRiscv._zz_42_[0]
.sym 115674 VexRiscv._zz_42_[1]
.sym 115675 VexRiscv.decode_to_execute_RS2[22]
.sym 115676 VexRiscv._zz_152_
.sym 115677 VexRiscv._zz_42_[0]
.sym 115678 VexRiscv._zz_42_[1]
.sym 115679 VexRiscv._zz_41_[11]
.sym 115680 $abc$40840$n3935
.sym 115681 $abc$40840$n4104
.sym 115683 VexRiscv.decode_to_execute_RS2[15]
.sym 115684 VexRiscv._zz_152_
.sym 115685 VexRiscv._zz_42_[0]
.sym 115686 VexRiscv._zz_42_[1]
.sym 115687 VexRiscv._zz_41_[8]
.sym 115688 $abc$40840$n3935
.sym 115689 $abc$40840$n4124
.sym 115691 VexRiscv.decode_to_execute_RS2[26]
.sym 115692 VexRiscv._zz_152_
.sym 115693 VexRiscv._zz_42_[0]
.sym 115694 VexRiscv._zz_42_[1]
.sym 115695 VexRiscv._zz_41_[29]
.sym 115696 $abc$40840$n3935
.sym 115697 $abc$40840$n4167
.sym 115699 VexRiscv._zz_41_[24]
.sym 115700 $abc$40840$n3935
.sym 115701 $abc$40840$n4133
.sym 115703 VexRiscv._zz_36_[9]
.sym 115704 $abc$40840$n4545_1
.sym 115705 $abc$40840$n4379_1
.sym 115707 VexRiscv._zz_41_[26]
.sym 115708 $abc$40840$n3935
.sym 115709 $abc$40840$n4192
.sym 115711 $abc$40840$n4609_1
.sym 115712 VexRiscv._zz_36_[12]
.sym 115713 $abc$40840$n4379_1
.sym 115715 VexRiscv._zz_41_[30]
.sym 115716 $abc$40840$n3935
.sym 115717 $abc$40840$n4131
.sym 115719 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 115723 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 115727 VexRiscv._zz_198_
.sym 115728 VexRiscv._zz_199_[12]
.sym 115731 VexRiscv.decode_to_execute_RS2[8]
.sym 115732 VexRiscv._zz_286_[8]
.sym 115733 VexRiscv._zz_42_[0]
.sym 115734 VexRiscv._zz_42_[1]
.sym 115735 $abc$40840$n4592_1
.sym 115736 VexRiscv._zz_36_[11]
.sym 115737 $abc$40840$n4379_1
.sym 115739 VexRiscv._zz_198_
.sym 115740 VexRiscv._zz_199_[21]
.sym 115743 VexRiscv._zz_198_
.sym 115744 VexRiscv._zz_199_[26]
.sym 115747 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 115751 VexRiscv._zz_198_
.sym 115752 VexRiscv._zz_199_[24]
.sym 115755 VexRiscv._zz_36_[8]
.sym 115756 $abc$40840$n4526
.sym 115757 $abc$40840$n4379_1
.sym 115759 $abc$40840$n5053
.sym 115760 VexRiscv._zz_36_[29]
.sym 115761 $abc$40840$n4939
.sym 115763 VexRiscv._zz_36_[24]
.sym 115764 $abc$40840$n5033
.sym 115765 $abc$40840$n4939
.sym 115767 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 115771 VexRiscv._zz_36_[29]
.sym 115772 $abc$40840$n4877_1
.sym 115773 $abc$40840$n4379_1
.sym 115775 VexRiscv._zz_36_[24]
.sym 115776 $abc$40840$n4795_1
.sym 115777 $abc$40840$n4379_1
.sym 115779 VexRiscv._zz_199_[28]
.sym 115780 VexRiscv._zz_286_[8]
.sym 115781 VexRiscv._zz_44_[1]
.sym 115782 VexRiscv._zz_44_[0]
.sym 115783 $abc$40840$n4130
.sym 115784 $abc$40840$n4132
.sym 115785 VexRiscv._zz_151_[24]
.sym 115786 VexRiscv._zz_151_[30]
.sym 115787 $abc$40840$n4130
.sym 115788 VexRiscv._zz_49_[0]
.sym 115789 VexRiscv._zz_49_[1]
.sym 115790 VexRiscv._zz_151_[30]
.sym 115791 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 115792 VexRiscv._zz_151_[29]
.sym 115793 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115795 $abc$40840$n4521_1
.sym 115796 $abc$40840$n6721_1
.sym 115797 $abc$40840$n3926
.sym 115799 $abc$40840$n4153
.sym 115800 VexRiscv._zz_151_[16]
.sym 115803 VexRiscv._zz_198_
.sym 115804 VexRiscv._zz_199_[29]
.sym 115807 $abc$40840$n4347
.sym 115808 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 115809 $abc$40840$n6772_1
.sym 115810 $abc$40840$n4345
.sym 115811 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 115815 $abc$40840$n4889_1
.sym 115816 $abc$40840$n4857_1
.sym 115817 $abc$40840$n4361_1
.sym 115819 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 115823 VexRiscv.CsrPlugin_mtval[17]
.sym 115824 $abc$40840$n4466_1
.sym 115825 $abc$40840$n4689_1
.sym 115827 $abc$40840$n4519_1
.sym 115828 $abc$40840$n6825_1
.sym 115829 $abc$40840$n3932
.sym 115831 $abc$40840$n4760_1
.sym 115832 VexRiscv._zz_170_[0]
.sym 115833 VexRiscv._zz_170_[1]
.sym 115834 VexRiscv._zz_151_[21]
.sym 115835 $abc$40840$n4551_1
.sym 115836 VexRiscv._zz_170_[0]
.sym 115837 VexRiscv._zz_170_[1]
.sym 115838 VexRiscv._zz_151_[9]
.sym 115839 VexRiscv.CsrPlugin_mtval[21]
.sym 115840 $abc$40840$n4466_1
.sym 115841 $abc$40840$n4761_1
.sym 115843 $abc$40840$n6769_1
.sym 115844 $abc$40840$n6768
.sym 115845 $abc$40840$n3932
.sym 115847 basesoc_uart_phy_rx_busy
.sym 115848 $abc$40840$n7049
.sym 115855 basesoc_uart_phy_rx_busy
.sym 115856 $abc$40840$n7081
.sym 115863 $abc$40840$n4520
.sym 115864 $abc$40840$n4480_1
.sym 115865 $abc$40840$n4361_1
.sym 115867 basesoc_uart_phy_rx_busy
.sym 115868 $abc$40840$n7097
.sym 115875 basesoc_uart_phy_rx_busy
.sym 115876 $abc$40840$n7069
.sym 115879 basesoc_uart_phy_tx_reg[0]
.sym 115880 $abc$40840$n3768
.sym 115881 $abc$40840$n2301
.sym 115911 basesoc_uart_phy_uart_clk_txen
.sym 115912 basesoc_uart_phy_tx_bitcount[0]
.sym 115913 basesoc_uart_phy_tx_busy
.sym 115914 $abc$40840$n3765
.sym 115915 $abc$40840$n3768
.sym 115916 basesoc_uart_phy_tx_busy
.sym 115917 basesoc_uart_phy_uart_clk_txen
.sym 115918 $abc$40840$n3765
.sym 115919 $abc$40840$n2301
.sym 115923 basesoc_uart_phy_tx_busy
.sym 115924 basesoc_uart_phy_uart_clk_txen
.sym 115925 $abc$40840$n3765
.sym 115927 $abc$40840$n6654
.sym 115928 $abc$40840$n3765
.sym 115935 sys_rst
.sym 115936 $abc$40840$n2301
.sym 115939 $abc$40840$n3768
.sym 115940 basesoc_uart_phy_tx_bitcount[0]
.sym 115941 basesoc_uart_phy_tx_busy
.sym 115942 basesoc_uart_phy_uart_clk_txen
.sym 115943 basesoc_uart_phy_tx_busy
.sym 115944 $abc$40840$n7150
.sym 115947 basesoc_uart_phy_tx_busy
.sym 115948 $abc$40840$n7152
.sym 115951 basesoc_uart_phy_tx_busy
.sym 115952 $abc$40840$n7148
.sym 115955 basesoc_uart_phy_tx_busy
.sym 115956 $abc$40840$n7160
.sym 115959 basesoc_uart_phy_tx_busy
.sym 115960 $abc$40840$n7162
.sym 115963 basesoc_uart_phy_tx_busy
.sym 115964 $abc$40840$n7144
.sym 115967 basesoc_uart_phy_tx_busy
.sym 115968 $abc$40840$n7154
.sym 115971 basesoc_uart_phy_tx_busy
.sym 115972 $abc$40840$n7158
.sym 115976 basesoc_uart_tx_fifo_level0[0]
.sym 115981 basesoc_uart_tx_fifo_level0[1]
.sym 115985 basesoc_uart_tx_fifo_level0[2]
.sym 115986 $auto$alumacc.cc:474:replace_alu$4084.C[2]
.sym 115989 basesoc_uart_tx_fifo_level0[3]
.sym 115990 $auto$alumacc.cc:474:replace_alu$4084.C[3]
.sym 115993 basesoc_uart_tx_fifo_level0[4]
.sym 115994 $auto$alumacc.cc:474:replace_alu$4084.C[4]
.sym 115999 basesoc_dat_w[2]
.sym 116007 basesoc_uart_phy_tx_busy
.sym 116008 $abc$40840$n7194
.sym 116011 basesoc_uart_phy_tx_busy
.sym 116012 $abc$40840$n7168
.sym 116015 $abc$40840$n5890_1
.sym 116016 $abc$40840$n5889_1
.sym 116017 $abc$40840$n3758
.sym 116019 basesoc_uart_phy_tx_busy
.sym 116020 $abc$40840$n7172
.sym 116023 basesoc_uart_phy_tx_busy
.sym 116024 $abc$40840$n7176
.sym 116027 basesoc_uart_phy_tx_busy
.sym 116028 $abc$40840$n7156
.sym 116031 basesoc_uart_phy_tx_busy
.sym 116032 $abc$40840$n7170
.sym 116035 $abc$40840$n5905_1
.sym 116036 $abc$40840$n5904_1
.sym 116037 $abc$40840$n3758
.sym 116039 basesoc_uart_phy_storage[29]
.sym 116040 $abc$40840$n132
.sym 116041 basesoc_adr[0]
.sym 116042 basesoc_adr[1]
.sym 116043 basesoc_uart_phy_storage[24]
.sym 116044 $abc$40840$n128
.sym 116045 basesoc_adr[0]
.sym 116046 basesoc_adr[1]
.sym 116047 $abc$40840$n3
.sym 116051 basesoc_uart_phy_storage[5]
.sym 116052 $abc$40840$n142
.sym 116053 basesoc_adr[1]
.sym 116054 basesoc_adr[0]
.sym 116055 basesoc_ctrl_bus_errors[6]
.sym 116056 $abc$40840$n104
.sym 116057 basesoc_adr[2]
.sym 116058 basesoc_adr[3]
.sym 116059 $abc$40840$n142
.sym 116063 basesoc_uart_phy_storage[0]
.sym 116064 $abc$40840$n134
.sym 116065 basesoc_adr[1]
.sym 116066 basesoc_adr[0]
.sym 116067 basesoc_ctrl_storage[2]
.sym 116068 basesoc_ctrl_bus_errors[2]
.sym 116069 basesoc_adr[3]
.sym 116070 basesoc_adr[2]
.sym 116071 basesoc_adr[2]
.sym 116075 basesoc_adr[0]
.sym 116079 $abc$40840$n100
.sym 116080 $abc$40840$n3725
.sym 116081 $abc$40840$n3834
.sym 116082 basesoc_ctrl_bus_errors[5]
.sym 116083 $abc$40840$n3743
.sym 116084 $abc$40840$n3744
.sym 116085 $abc$40840$n3745_1
.sym 116086 $abc$40840$n3746
.sym 116087 basesoc_ctrl_bus_errors[4]
.sym 116088 basesoc_ctrl_bus_errors[5]
.sym 116089 basesoc_ctrl_bus_errors[6]
.sym 116090 basesoc_ctrl_bus_errors[7]
.sym 116091 basesoc_ctrl_bus_errors[0]
.sym 116092 basesoc_ctrl_bus_errors[1]
.sym 116093 basesoc_ctrl_bus_errors[2]
.sym 116094 basesoc_ctrl_bus_errors[3]
.sym 116095 basesoc_ctrl_bus_errors[8]
.sym 116096 basesoc_ctrl_bus_errors[9]
.sym 116097 basesoc_ctrl_bus_errors[10]
.sym 116098 basesoc_ctrl_bus_errors[11]
.sym 116099 $abc$40840$n96
.sym 116100 $abc$40840$n3725
.sym 116101 $abc$40840$n3834
.sym 116102 basesoc_ctrl_bus_errors[3]
.sym 116104 basesoc_ctrl_bus_errors[0]
.sym 116109 basesoc_ctrl_bus_errors[1]
.sym 116113 basesoc_ctrl_bus_errors[2]
.sym 116114 $auto$alumacc.cc:474:replace_alu$4006.C[2]
.sym 116117 basesoc_ctrl_bus_errors[3]
.sym 116118 $auto$alumacc.cc:474:replace_alu$4006.C[3]
.sym 116121 basesoc_ctrl_bus_errors[4]
.sym 116122 $auto$alumacc.cc:474:replace_alu$4006.C[4]
.sym 116125 basesoc_ctrl_bus_errors[5]
.sym 116126 $auto$alumacc.cc:474:replace_alu$4006.C[5]
.sym 116129 basesoc_ctrl_bus_errors[6]
.sym 116130 $auto$alumacc.cc:474:replace_alu$4006.C[6]
.sym 116133 basesoc_ctrl_bus_errors[7]
.sym 116134 $auto$alumacc.cc:474:replace_alu$4006.C[7]
.sym 116137 basesoc_ctrl_bus_errors[8]
.sym 116138 $auto$alumacc.cc:474:replace_alu$4006.C[8]
.sym 116141 basesoc_ctrl_bus_errors[9]
.sym 116142 $auto$alumacc.cc:474:replace_alu$4006.C[9]
.sym 116145 basesoc_ctrl_bus_errors[10]
.sym 116146 $auto$alumacc.cc:474:replace_alu$4006.C[10]
.sym 116149 basesoc_ctrl_bus_errors[11]
.sym 116150 $auto$alumacc.cc:474:replace_alu$4006.C[11]
.sym 116153 basesoc_ctrl_bus_errors[12]
.sym 116154 $auto$alumacc.cc:474:replace_alu$4006.C[12]
.sym 116157 basesoc_ctrl_bus_errors[13]
.sym 116158 $auto$alumacc.cc:474:replace_alu$4006.C[13]
.sym 116161 basesoc_ctrl_bus_errors[14]
.sym 116162 $auto$alumacc.cc:474:replace_alu$4006.C[14]
.sym 116165 basesoc_ctrl_bus_errors[15]
.sym 116166 $auto$alumacc.cc:474:replace_alu$4006.C[15]
.sym 116169 basesoc_ctrl_bus_errors[16]
.sym 116170 $auto$alumacc.cc:474:replace_alu$4006.C[16]
.sym 116173 basesoc_ctrl_bus_errors[17]
.sym 116174 $auto$alumacc.cc:474:replace_alu$4006.C[17]
.sym 116177 basesoc_ctrl_bus_errors[18]
.sym 116178 $auto$alumacc.cc:474:replace_alu$4006.C[18]
.sym 116181 basesoc_ctrl_bus_errors[19]
.sym 116182 $auto$alumacc.cc:474:replace_alu$4006.C[19]
.sym 116185 basesoc_ctrl_bus_errors[20]
.sym 116186 $auto$alumacc.cc:474:replace_alu$4006.C[20]
.sym 116189 basesoc_ctrl_bus_errors[21]
.sym 116190 $auto$alumacc.cc:474:replace_alu$4006.C[21]
.sym 116193 basesoc_ctrl_bus_errors[22]
.sym 116194 $auto$alumacc.cc:474:replace_alu$4006.C[22]
.sym 116197 basesoc_ctrl_bus_errors[23]
.sym 116198 $auto$alumacc.cc:474:replace_alu$4006.C[23]
.sym 116201 basesoc_ctrl_bus_errors[24]
.sym 116202 $auto$alumacc.cc:474:replace_alu$4006.C[24]
.sym 116205 basesoc_ctrl_bus_errors[25]
.sym 116206 $auto$alumacc.cc:474:replace_alu$4006.C[25]
.sym 116209 basesoc_ctrl_bus_errors[26]
.sym 116210 $auto$alumacc.cc:474:replace_alu$4006.C[26]
.sym 116213 basesoc_ctrl_bus_errors[27]
.sym 116214 $auto$alumacc.cc:474:replace_alu$4006.C[27]
.sym 116217 basesoc_ctrl_bus_errors[28]
.sym 116218 $auto$alumacc.cc:474:replace_alu$4006.C[28]
.sym 116221 basesoc_ctrl_bus_errors[29]
.sym 116222 $auto$alumacc.cc:474:replace_alu$4006.C[29]
.sym 116225 basesoc_ctrl_bus_errors[30]
.sym 116226 $auto$alumacc.cc:474:replace_alu$4006.C[30]
.sym 116229 basesoc_ctrl_bus_errors[31]
.sym 116230 $auto$alumacc.cc:474:replace_alu$4006.C[31]
.sym 116231 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 116232 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[11]
.sym 116233 $abc$40840$n235
.sym 116234 VexRiscv._zz_192_
.sym 116235 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 116236 VexRiscv.CsrPlugin_exception
.sym 116237 $abc$40840$n5313_1
.sym 116238 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 116239 $abc$40840$n3720
.sym 116240 VexRiscv.CsrPlugin_exceptionPendings_2
.sym 116241 $abc$40840$n5312_1
.sym 116242 $abc$40840$n235
.sym 116243 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 116244 $abc$40840$n5069
.sym 116245 $abc$40840$n5068
.sym 116246 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[16]
.sym 116247 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 116248 $abc$40840$n5069
.sym 116249 $abc$40840$n5068
.sym 116250 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[17]
.sym 116251 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 116255 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 116256 $abc$40840$n5069
.sym 116257 $abc$40840$n5068
.sym 116258 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[11]
.sym 116259 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 116263 $abc$40840$n5106_1
.sym 116264 $abc$40840$n5107
.sym 116265 $abc$40840$n4451
.sym 116266 $abc$40840$n4034_1
.sym 116267 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 116268 $abc$40840$n5071
.sym 116269 $abc$40840$n5132
.sym 116271 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 116272 $abc$40840$n5071
.sym 116273 $abc$40840$n5108
.sym 116275 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 116276 $abc$40840$n4991
.sym 116277 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 116278 $abc$40840$n4980
.sym 116279 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 116280 $abc$40840$n5071
.sym 116281 $abc$40840$n5128
.sym 116283 VexRiscv._zz_35_[6]
.sym 116284 $abc$40840$n4488
.sym 116285 $abc$40840$n4378
.sym 116287 $abc$40840$n5130
.sym 116288 $abc$40840$n5131
.sym 116289 $abc$40840$n4469
.sym 116290 $abc$40840$n4034_1
.sym 116291 $abc$40840$n5126
.sym 116292 $abc$40840$n5127
.sym 116293 $abc$40840$n4466
.sym 116294 $abc$40840$n4034_1
.sym 116295 $abc$40840$n5166_1
.sym 116296 $abc$40840$n5167_1
.sym 116297 $abc$40840$n4496
.sym 116298 $abc$40840$n4034_1
.sym 116299 $abc$40840$n5146
.sym 116300 $abc$40840$n5147
.sym 116301 $abc$40840$n4481
.sym 116302 $abc$40840$n4034_1
.sym 116303 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 116304 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 116307 $abc$40840$n5170_1
.sym 116308 $abc$40840$n5171_1
.sym 116309 $abc$40840$n4499
.sym 116310 $abc$40840$n4034_1
.sym 116311 $abc$40840$n4475
.sym 116312 $abc$40840$n5138
.sym 116313 $abc$40840$n4034_1
.sym 116315 $abc$40840$n5186_1
.sym 116316 $abc$40840$n5187_1
.sym 116317 $abc$40840$n4511
.sym 116318 $abc$40840$n4034_1
.sym 116319 $abc$40840$n4490
.sym 116320 $abc$40840$n5158_1
.sym 116321 $abc$40840$n4034_1
.sym 116323 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 116324 $abc$40840$n5069
.sym 116325 $abc$40840$n5068
.sym 116326 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[26]
.sym 116327 VexRiscv._zz_29_
.sym 116328 VexRiscv.lastStageIsFiring
.sym 116329 VexRiscv.CsrPlugin_hadException
.sym 116330 $abc$40840$n3660_1
.sym 116331 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 116332 $abc$40840$n233
.sym 116333 $abc$40840$n235
.sym 116334 VexRiscv.memory_arbitration_isValid
.sym 116335 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 116336 $abc$40840$n5071
.sym 116337 $abc$40840$n5168_1
.sym 116339 $abc$40840$n5024
.sym 116343 $abc$40840$n5024
.sym 116347 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 116348 $abc$40840$n5069
.sym 116349 $abc$40840$n5068
.sym 116350 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[19]
.sym 116351 VexRiscv.memory_arbitration_isValid
.sym 116352 VexRiscv.lastStageIsFiring
.sym 116355 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 116356 $abc$40840$n5071
.sym 116357 $abc$40840$n5139
.sym 116358 $abc$40840$n5140
.sym 116359 sys_rst
.sym 116360 basesoc_dat_w[5]
.sym 116363 basesoc_uart_phy_rx_busy
.sym 116364 $abc$40840$n7061
.sym 116367 $abc$40840$n3615
.sym 116368 grant
.sym 116369 $abc$40840$n5334_1
.sym 116370 basesoc_vexriscv_dbus_cyc
.sym 116371 array_muxed1[5]
.sym 116375 $abc$40840$n4814
.sym 116376 $abc$40840$n4667
.sym 116377 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]
.sym 116378 $abc$40840$n4373_1
.sym 116379 basesoc_uart_phy_rx_busy
.sym 116380 $abc$40840$n7043
.sym 116383 basesoc_uart_phy_rx_busy
.sym 116384 $abc$40840$n7073
.sym 116387 basesoc_uart_phy_rx_busy
.sym 116388 $abc$40840$n7047
.sym 116391 VexRiscv._zz_35_[25]
.sym 116392 $abc$40840$n4812
.sym 116393 $abc$40840$n4378
.sym 116395 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 116396 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[16]
.sym 116397 $abc$40840$n235
.sym 116398 VexRiscv._zz_192_
.sym 116399 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 116403 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 116404 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[17]
.sym 116405 $abc$40840$n235
.sym 116406 VexRiscv._zz_192_
.sym 116407 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 116411 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 116412 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 116413 VexRiscv._zz_190_
.sym 116414 $abc$40840$n235
.sym 116415 VexRiscv._zz_195_[6]
.sym 116416 VexRiscv._zz_194_[6]
.sym 116417 VexRiscv._zz_195_[32]
.sym 116419 $abc$40840$n132
.sym 116423 $abc$40840$n134
.sym 116427 $abc$40840$n128
.sym 116431 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[27]
.sym 116435 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 116436 VexRiscv.CsrPlugin_mepc[17]
.sym 116437 $abc$40840$n5070_1
.sym 116438 $abc$40840$n5067_1
.sym 116439 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[25]
.sym 116443 VexRiscv._zz_195_[21]
.sym 116444 VexRiscv._zz_194_[21]
.sym 116445 VexRiscv._zz_195_[32]
.sym 116447 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[17]
.sym 116451 VexRiscv._zz_195_[13]
.sym 116452 VexRiscv._zz_194_[13]
.sym 116453 VexRiscv._zz_195_[32]
.sym 116455 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 116459 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 116463 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 116467 VexRiscv._zz_41_[13]
.sym 116468 VexRiscv._zz_199_[13]
.sym 116469 $abc$40840$n4212
.sym 116471 VexRiscv._zz_285_[0]
.sym 116472 VexRiscv._zz_152_
.sym 116473 VexRiscv._zz_32_[1]
.sym 116475 $abc$40840$n5245
.sym 116476 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 116477 VexRiscv._zz_152_
.sym 116478 $abc$40840$n4212
.sym 116479 VexRiscv._zz_41_[6]
.sym 116480 VexRiscv._zz_199_[6]
.sym 116481 $abc$40840$n4212
.sym 116483 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 116487 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 116491 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 116495 VexRiscv._zz_195_[20]
.sym 116496 VexRiscv._zz_194_[20]
.sym 116497 VexRiscv._zz_195_[32]
.sym 116499 $abc$40840$n4989_1
.sym 116500 VexRiscv._zz_36_[13]
.sym 116501 $abc$40840$n4939
.sym 116503 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 116507 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 116511 VexRiscv._zz_321_[25]
.sym 116515 VexRiscv._zz_36_[13]
.sym 116516 $abc$40840$n4615_1
.sym 116517 $abc$40840$n4379_1
.sym 116519 $abc$40840$n4183
.sym 116520 VexRiscv._zz_49_[0]
.sym 116521 VexRiscv._zz_49_[1]
.sym 116522 VexRiscv._zz_151_[6]
.sym 116523 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 116524 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 116525 VexRiscv._zz_190_
.sym 116526 $abc$40840$n235
.sym 116527 $abc$40840$n4126
.sym 116528 VexRiscv._zz_49_[0]
.sym 116529 VexRiscv._zz_49_[1]
.sym 116530 VexRiscv._zz_151_[13]
.sym 116531 $abc$40840$n3613
.sym 116532 basesoc_vexriscv_dbus_cyc
.sym 116533 grant
.sym 116535 VexRiscv._zz_41_[15]
.sym 116536 VexRiscv._zz_199_[15]
.sym 116537 $abc$40840$n4212
.sym 116539 VexRiscv._zz_41_[30]
.sym 116540 VexRiscv._zz_199_[30]
.sym 116541 $abc$40840$n4212
.sym 116543 VexRiscv._zz_41_[17]
.sym 116544 VexRiscv._zz_199_[17]
.sym 116545 $abc$40840$n4212
.sym 116547 basesoc_uart_phy_rx_busy
.sym 116548 $abc$40840$n7087
.sym 116551 VexRiscv.decode_to_execute_RS2[23]
.sym 116552 VexRiscv._zz_152_
.sym 116553 VexRiscv._zz_42_[0]
.sym 116554 VexRiscv._zz_42_[1]
.sym 116555 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 116559 VexRiscv._zz_41_[23]
.sym 116560 $abc$40840$n3935
.sym 116561 $abc$40840$n4160
.sym 116563 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 116567 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 116571 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 116575 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 116579 $abc$40840$n4500
.sym 116580 $abc$40840$n6715
.sym 116581 $abc$40840$n4502_1
.sym 116582 $abc$40840$n3926
.sym 116583 VexRiscv._zz_129_[2]
.sym 116584 VexRiscv._zz_287_[2]
.sym 116585 VexRiscv._zz_42_[0]
.sym 116586 $abc$40840$n6648
.sym 116587 VexRiscv._zz_41_[13]
.sym 116588 $abc$40840$n3935
.sym 116589 $abc$40840$n4127
.sym 116591 VexRiscv._zz_41_[9]
.sym 116592 $abc$40840$n3935
.sym 116593 $abc$40840$n4094
.sym 116595 VexRiscv._zz_41_[10]
.sym 116596 $abc$40840$n3935
.sym 116597 $abc$40840$n4139
.sym 116599 VexRiscv._zz_41_[14]
.sym 116600 $abc$40840$n3935
.sym 116601 $abc$40840$n4107
.sym 116603 VexRiscv._zz_41_[6]
.sym 116604 $abc$40840$n3935
.sym 116605 $abc$40840$n4184
.sym 116607 VexRiscv._zz_36_[6]
.sym 116608 $abc$40840$n4487_1
.sym 116609 $abc$40840$n4379_1
.sym 116611 VexRiscv._zz_41_[20]
.sym 116612 $abc$40840$n3935
.sym 116613 $abc$40840$n4179
.sym 116615 VexRiscv.decode_to_execute_RS2[25]
.sym 116616 VexRiscv._zz_152_
.sym 116617 VexRiscv._zz_42_[0]
.sym 116618 VexRiscv._zz_42_[1]
.sym 116619 VexRiscv.decode_to_execute_RS2[9]
.sym 116620 VexRiscv._zz_286_[9]
.sym 116621 VexRiscv._zz_42_[0]
.sym 116622 VexRiscv._zz_42_[1]
.sym 116623 VexRiscv.decode_to_execute_RS2[12]
.sym 116624 VexRiscv._zz_152_
.sym 116625 VexRiscv._zz_42_[0]
.sym 116626 VexRiscv._zz_42_[1]
.sym 116627 VexRiscv._zz_129_[0]
.sym 116628 VexRiscv._zz_287_[0]
.sym 116629 VexRiscv._zz_42_[0]
.sym 116630 $abc$40840$n6652
.sym 116631 VexRiscv._zz_129_[6]
.sym 116632 VexRiscv._zz_286_[6]
.sym 116633 VexRiscv._zz_42_[0]
.sym 116634 VexRiscv._zz_42_[1]
.sym 116635 $abc$40840$n5347_1
.sym 116636 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 116637 $abc$40840$n5337_1
.sym 116639 VexRiscv.decode_to_execute_RS2[13]
.sym 116640 VexRiscv._zz_152_
.sym 116641 VexRiscv._zz_42_[0]
.sym 116642 VexRiscv._zz_42_[1]
.sym 116643 VexRiscv.decode_to_execute_RS2[10]
.sym 116644 VexRiscv._zz_286_[10]
.sym 116645 VexRiscv._zz_42_[0]
.sym 116646 VexRiscv._zz_42_[1]
.sym 116647 VexRiscv._zz_41_[5]
.sym 116648 $abc$40840$n3935
.sym 116649 $abc$40840$n4176
.sym 116651 VexRiscv._zz_41_[27]
.sym 116652 $abc$40840$n3935
.sym 116653 $abc$40840$n4162
.sym 116655 VexRiscv._zz_41_[7]
.sym 116656 $abc$40840$n3935
.sym 116657 $abc$40840$n4188
.sym 116659 VexRiscv._zz_41_[22]
.sym 116660 $abc$40840$n3935
.sym 116661 $abc$40840$n4202
.sym 116663 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 116664 $abc$40840$n3686
.sym 116665 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 116667 VexRiscv._zz_135_[22]
.sym 116671 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 116675 VexRiscv.decode_to_execute_RS2[11]
.sym 116676 VexRiscv._zz_152_
.sym 116677 VexRiscv._zz_42_[0]
.sym 116678 VexRiscv._zz_42_[1]
.sym 116679 VexRiscv._zz_41_[5]
.sym 116680 VexRiscv._zz_199_[5]
.sym 116681 $abc$40840$n4212
.sym 116683 VexRiscv.decode_to_execute_RS2[30]
.sym 116684 VexRiscv._zz_152_
.sym 116685 VexRiscv._zz_42_[0]
.sym 116686 VexRiscv._zz_42_[1]
.sym 116687 VexRiscv.decode_to_execute_RS2[27]
.sym 116688 VexRiscv._zz_152_
.sym 116689 VexRiscv._zz_42_[0]
.sym 116690 VexRiscv._zz_42_[1]
.sym 116691 $abc$40840$n13
.sym 116695 VexRiscv._zz_199_[29]
.sym 116696 VexRiscv._zz_286_[9]
.sym 116697 VexRiscv._zz_44_[1]
.sym 116698 VexRiscv._zz_44_[0]
.sym 116699 VexRiscv.decode_to_execute_RS2[24]
.sym 116700 VexRiscv._zz_152_
.sym 116701 VexRiscv._zz_42_[0]
.sym 116702 VexRiscv._zz_42_[1]
.sym 116703 VexRiscv._zz_41_[29]
.sym 116704 VexRiscv._zz_199_[29]
.sym 116705 $abc$40840$n4212
.sym 116707 VexRiscv.decode_to_execute_RS2[29]
.sym 116708 VexRiscv._zz_152_
.sym 116709 VexRiscv._zz_42_[0]
.sym 116710 VexRiscv._zz_42_[1]
.sym 116711 VexRiscv._zz_199_[30]
.sym 116712 VexRiscv._zz_286_[10]
.sym 116713 VexRiscv._zz_44_[1]
.sym 116714 VexRiscv._zz_44_[0]
.sym 116715 VexRiscv._zz_36_[7]
.sym 116716 $abc$40840$n4505_1
.sym 116717 $abc$40840$n4379_1
.sym 116719 VexRiscv._zz_36_[5]
.sym 116720 $abc$40840$n4468_1
.sym 116721 $abc$40840$n4379_1
.sym 116723 $abc$40840$n5057
.sym 116724 VexRiscv._zz_36_[30]
.sym 116725 $abc$40840$n4939
.sym 116727 VexRiscv._zz_199_[24]
.sym 116728 VexRiscv._zz_286_[4]
.sym 116729 VexRiscv._zz_44_[1]
.sym 116730 VexRiscv._zz_44_[0]
.sym 116731 VexRiscv._zz_198_
.sym 116732 VexRiscv._zz_199_[30]
.sym 116735 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 116739 VexRiscv._zz_36_[30]
.sym 116740 $abc$40840$n4893_1
.sym 116741 $abc$40840$n4379_1
.sym 116743 VexRiscv.CsrPlugin_mepc[5]
.sym 116744 VexRiscv.lastStagePc[5]
.sym 116745 $abc$40840$n2653
.sym 116747 $abc$40840$n4890
.sym 116748 $abc$40840$n6770_1
.sym 116749 $abc$40840$n3926
.sym 116751 $abc$40840$n4890
.sym 116752 VexRiscv._zz_170_[0]
.sym 116753 VexRiscv._zz_170_[1]
.sym 116754 VexRiscv._zz_151_[29]
.sym 116755 $abc$40840$n6774_1
.sym 116756 $abc$40840$n6773_1
.sym 116757 $abc$40840$n3932
.sym 116759 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 116763 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 116764 VexRiscv._zz_151_[31]
.sym 116765 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116767 $abc$40840$n4905_1
.sym 116768 $abc$40840$n4873_1
.sym 116769 $abc$40840$n4361_1
.sym 116771 $abc$40840$n4521_1
.sym 116772 VexRiscv._zz_170_[0]
.sym 116773 VexRiscv._zz_170_[1]
.sym 116774 VexRiscv._zz_151_[7]
.sym 116775 VexRiscv.CsrPlugin_mepc[17]
.sym 116776 $abc$40840$n4464
.sym 116777 $abc$40840$n3920
.sym 116778 VexRiscv._zz_200_[17]
.sym 116779 VexRiscv.execute_CsrPlugin_writeData[17]
.sym 116783 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 116787 VexRiscv.execute_CsrPlugin_writeData[10]
.sym 116791 $abc$40840$n4501_1
.sym 116792 $abc$40840$n4455
.sym 116793 $abc$40840$n4361_1
.sym 116794 $abc$40840$n3932
.sym 116795 user_led1
.sym 116796 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 116797 basesoc_adr[1]
.sym 116798 basesoc_adr[0]
.sym 116799 VexRiscv.CsrPlugin_mepc[21]
.sym 116800 $abc$40840$n4464
.sym 116801 $abc$40840$n3920
.sym 116802 VexRiscv._zz_200_[21]
.sym 116803 VexRiscv.execute_CsrPlugin_writeData[9]
.sym 116811 $abc$40840$n4459_1
.sym 116812 $abc$40840$n6655
.sym 116813 VexRiscv._zz_151_[4]
.sym 116815 VexRiscv._zz_41_[15]
.sym 116819 $abc$40840$n4175
.sym 116820 $abc$40840$n4483_1
.sym 116821 $abc$40840$n4408_1
.sym 116822 $abc$40840$n4345
.sym 116823 VexRiscv._zz_41_[24]
.sym 116827 $abc$40840$n6655
.sym 116828 $abc$40840$n4458
.sym 116829 $abc$40840$n4408_1
.sym 116830 $abc$40840$n4345
.sym 116835 $abc$40840$n4459_1
.sym 116836 $abc$40840$n4175
.sym 116837 VexRiscv._zz_151_[5]
.sym 116839 $abc$40840$n6344_1
.sym 116840 $abc$40840$n5880_1
.sym 116847 sys_rst
.sym 116848 $abc$40840$n6786
.sym 116849 user_btn1
.sym 116855 user_btn_n
.sym 116863 sys_rst
.sym 116864 $abc$40840$n6796
.sym 116865 user_btn1
.sym 116875 basesoc_dat_w[6]
.sym 116887 spiflash_bus_dat_r[7]
.sym 116888 csrbankarray_csrbank3_bitbang0_w[0]
.sym 116889 csrbankarray_csrbank3_bitbang_en0_w
.sym 116895 basesoc_dat_w[7]
.sym 116907 slave_sel_r[1]
.sym 116908 spiflash_bus_dat_r[25]
.sym 116909 $abc$40840$n6512
.sym 116927 $abc$40840$n6457_1
.sym 116928 $abc$40840$n6458_1
.sym 116931 basesoc_uart_tx_fifo_do_read
.sym 116932 basesoc_uart_tx_fifo_consume[0]
.sym 116933 sys_rst
.sym 116939 rst1
.sym 116943 $PACKER_GND_NET
.sym 116967 basesoc_uart_phy_rx
.sym 116968 basesoc_uart_phy_rx_r
.sym 116969 basesoc_uart_phy_uart_clk_rxen
.sym 116970 basesoc_uart_phy_rx_busy
.sym 116971 basesoc_uart_phy_tx_busy
.sym 116972 $abc$40840$n7164
.sym 116975 $abc$40840$n2514
.sym 116976 $abc$40840$n3904
.sym 116980 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 116981 basesoc_uart_phy_storage[0]
.sym 116983 basesoc_uart_phy_rx_busy
.sym 116984 $abc$40840$n7037
.sym 116987 basesoc_uart_phy_rx
.sym 116988 basesoc_uart_phy_rx_r
.sym 116989 $abc$40840$n6228_1
.sym 116990 basesoc_uart_phy_rx_busy
.sym 116991 basesoc_uart_phy_rx_busy
.sym 116992 $abc$40840$n6727
.sym 116995 basesoc_uart_phy_rx
.sym 116999 basesoc_uart_phy_rx_busy
.sym 117000 $abc$40840$n3776_1
.sym 117001 basesoc_uart_phy_uart_clk_rxen
.sym 117002 sys_rst
.sym 117003 sys_rst
.sym 117004 por_rst
.sym 117007 por_rst
.sym 117008 $abc$40840$n7258
.sym 117011 por_rst
.sym 117012 $abc$40840$n7255
.sym 117015 $abc$40840$n3774
.sym 117016 $abc$40840$n3777_1
.sym 117019 VexRiscv._zz_203_
.sym 117020 $abc$40840$n4980
.sym 117023 $abc$40840$n3774
.sym 117024 basesoc_uart_phy_rx
.sym 117025 basesoc_uart_phy_uart_clk_rxen
.sym 117026 basesoc_uart_phy_rx_busy
.sym 117027 basesoc_uart_phy_rx
.sym 117028 $abc$40840$n3774
.sym 117029 $abc$40840$n3777_1
.sym 117030 basesoc_uart_phy_uart_clk_rxen
.sym 117031 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 117032 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 117033 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 117034 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 117035 basesoc_vexriscv_dbus_adr[7]
.sym 117036 basesoc_vexriscv_ibus_adr[7]
.sym 117037 grant
.sym 117039 sys_rst
.sym 117040 basesoc_dat_w[2]
.sym 117043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 117047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 117051 VexRiscv._zz_194_[12]
.sym 117052 VexRiscv._zz_194_[13]
.sym 117053 VexRiscv._zz_311_
.sym 117059 $abc$40840$n3737
.sym 117060 $abc$40840$n3742_1
.sym 117061 $abc$40840$n231
.sym 117062 sys_rst
.sym 117064 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 117065 VexRiscv._zz_122_
.sym 117068 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 117069 $abc$40840$n6066
.sym 117070 $auto$alumacc.cc:474:replace_alu$4057.C[2]
.sym 117072 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 117073 $abc$40840$n6067
.sym 117074 $auto$alumacc.cc:474:replace_alu$4057.C[3]
.sym 117076 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 117077 $abc$40840$n6068
.sym 117078 $auto$alumacc.cc:474:replace_alu$4057.C[4]
.sym 117080 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 117081 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 117082 $auto$alumacc.cc:474:replace_alu$4057.C[5]
.sym 117084 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 117085 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 117086 $auto$alumacc.cc:474:replace_alu$4057.C[6]
.sym 117088 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 117089 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 117090 $auto$alumacc.cc:474:replace_alu$4057.C[7]
.sym 117092 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 117093 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 117094 $auto$alumacc.cc:474:replace_alu$4057.C[8]
.sym 117096 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 117097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 117098 $auto$alumacc.cc:474:replace_alu$4057.C[9]
.sym 117100 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 117101 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 117102 $auto$alumacc.cc:474:replace_alu$4057.C[10]
.sym 117104 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 117105 $abc$40840$n6069
.sym 117106 $auto$alumacc.cc:474:replace_alu$4057.C[11]
.sym 117108 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 117109 $abc$40840$n6070
.sym 117110 $auto$alumacc.cc:474:replace_alu$4057.C[12]
.sym 117112 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 117113 $abc$40840$n6071
.sym 117114 $auto$alumacc.cc:474:replace_alu$4057.C[13]
.sym 117116 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 117117 $abc$40840$n6072
.sym 117118 $auto$alumacc.cc:474:replace_alu$4057.C[14]
.sym 117120 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 117121 $abc$40840$n6073
.sym 117122 $auto$alumacc.cc:474:replace_alu$4057.C[15]
.sym 117124 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 117125 $abc$40840$n6074
.sym 117126 $auto$alumacc.cc:474:replace_alu$4057.C[16]
.sym 117128 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 117129 $abc$40840$n6075
.sym 117130 $auto$alumacc.cc:474:replace_alu$4057.C[17]
.sym 117132 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 117133 $abc$40840$n6076
.sym 117134 $auto$alumacc.cc:474:replace_alu$4057.C[18]
.sym 117136 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[19]
.sym 117137 $abc$40840$n6077
.sym 117138 $auto$alumacc.cc:474:replace_alu$4057.C[19]
.sym 117140 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 117141 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117142 $auto$alumacc.cc:474:replace_alu$4057.C[20]
.sym 117144 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 117145 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117146 $auto$alumacc.cc:474:replace_alu$4057.C[21]
.sym 117148 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 117149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117150 $auto$alumacc.cc:474:replace_alu$4057.C[22]
.sym 117152 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 117153 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117154 $auto$alumacc.cc:474:replace_alu$4057.C[23]
.sym 117156 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 117157 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117158 $auto$alumacc.cc:474:replace_alu$4057.C[24]
.sym 117160 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 117161 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117162 $auto$alumacc.cc:474:replace_alu$4057.C[25]
.sym 117164 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 117165 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117166 $auto$alumacc.cc:474:replace_alu$4057.C[26]
.sym 117168 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 117169 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117170 $auto$alumacc.cc:474:replace_alu$4057.C[27]
.sym 117172 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 117173 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117174 $auto$alumacc.cc:474:replace_alu$4057.C[28]
.sym 117176 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 117177 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117178 $auto$alumacc.cc:474:replace_alu$4057.C[29]
.sym 117180 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 117181 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117182 $auto$alumacc.cc:474:replace_alu$4057.C[30]
.sym 117184 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 117185 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 117186 $auto$alumacc.cc:474:replace_alu$4057.C[31]
.sym 117187 user_btn2
.sym 117188 $abc$40840$n6747
.sym 117191 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 117195 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 117196 $abc$40840$n5069
.sym 117197 $abc$40840$n5068
.sym 117198 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[31]
.sym 117199 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 117203 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 117207 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 117208 $abc$40840$n5069
.sym 117209 $abc$40840$n5068
.sym 117210 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[27]
.sym 117211 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 117215 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 117219 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 117223 $abc$40840$n5162_1
.sym 117224 $abc$40840$n5163_1
.sym 117225 $abc$40840$n4493
.sym 117226 $abc$40840$n4034_1
.sym 117227 $abc$40840$n5110
.sym 117228 $abc$40840$n5111
.sym 117229 $abc$40840$n4454
.sym 117230 $abc$40840$n4034_1
.sym 117231 $abc$40840$n5122_1
.sym 117232 $abc$40840$n5123
.sym 117233 $abc$40840$n4463
.sym 117234 $abc$40840$n4034_1
.sym 117235 $abc$40840$n5134
.sym 117236 $abc$40840$n5135
.sym 117237 $abc$40840$n4472
.sym 117238 $abc$40840$n4034_1
.sym 117239 $abc$40840$n4460
.sym 117240 $abc$40840$n5118_1
.sym 117241 $abc$40840$n4034_1
.sym 117243 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 117244 $abc$40840$n5071
.sym 117245 $abc$40840$n5188
.sym 117247 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 117248 $abc$40840$n5071
.sym 117249 $abc$40840$n5172_1
.sym 117251 $abc$40840$n4457
.sym 117252 $abc$40840$n5114
.sym 117253 $abc$40840$n4034_1
.sym 117255 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 117259 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 117260 $abc$40840$n5071
.sym 117261 $abc$40840$n5148
.sym 117263 $abc$40840$n4508
.sym 117264 $abc$40840$n5182_1
.sym 117265 $abc$40840$n4034_1
.sym 117267 $abc$40840$n5142
.sym 117268 $abc$40840$n5143
.sym 117269 $abc$40840$n4478
.sym 117270 $abc$40840$n4034_1
.sym 117271 $abc$40840$n5174_1
.sym 117272 $abc$40840$n5175_1
.sym 117273 $abc$40840$n4502
.sym 117274 $abc$40840$n4034_1
.sym 117275 $abc$40840$n5150
.sym 117276 $abc$40840$n5151
.sym 117277 $abc$40840$n4484
.sym 117278 $abc$40840$n4034_1
.sym 117279 $abc$40840$n5178_1
.sym 117280 $abc$40840$n5179_1
.sym 117281 $abc$40840$n4505
.sym 117282 $abc$40840$n4034_1
.sym 117283 $abc$40840$n5154
.sym 117284 $abc$40840$n5155
.sym 117285 $abc$40840$n4487
.sym 117286 $abc$40840$n4034_1
.sym 117287 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 117288 $abc$40840$n5071
.sym 117289 $abc$40840$n5159_1
.sym 117290 $abc$40840$n5160_1
.sym 117291 VexRiscv._zz_17_
.sym 117295 VexRiscv.lastStageIsFiring
.sym 117296 VexRiscv._zz_29_
.sym 117297 VexRiscv.memory_arbitration_isValid
.sym 117298 VexRiscv._zz_15_
.sym 117299 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 117300 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[24]
.sym 117301 $abc$40840$n235
.sym 117302 VexRiscv._zz_192_
.sym 117303 VexRiscv.memory_arbitration_isValid
.sym 117304 VexRiscv.execute_to_memory_IS_MUL
.sym 117307 VexRiscv.decode_to_execute_IS_MUL
.sym 117311 VexRiscv._zz_17_
.sym 117312 VexRiscv.execute_arbitration_isValid
.sym 117313 $abc$40840$n4026_1
.sym 117315 VexRiscv.memory_arbitration_isValid
.sym 117316 VexRiscv.execute_to_memory_BRANCH_DO
.sym 117319 VexRiscv._zz_334_
.sym 117323 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 117324 VexRiscv.CsrPlugin_mepc[9]
.sym 117325 $abc$40840$n5070_1
.sym 117326 $abc$40840$n5067_1
.sym 117327 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 117328 VexRiscv.CsrPlugin_mepc[4]
.sym 117329 $abc$40840$n5070_1
.sym 117330 $abc$40840$n5067_1
.sym 117331 $abc$40840$n57
.sym 117332 $abc$40840$n2871
.sym 117335 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 117336 VexRiscv.CsrPlugin_mepc[15]
.sym 117337 $abc$40840$n5070_1
.sym 117338 $abc$40840$n5067_1
.sym 117339 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 117340 VexRiscv.CsrPlugin_mepc[21]
.sym 117341 $abc$40840$n5070_1
.sym 117342 $abc$40840$n5067_1
.sym 117343 VexRiscv._zz_337_
.sym 117347 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 117348 VexRiscv.CsrPlugin_mepc[19]
.sym 117349 $abc$40840$n5070_1
.sym 117350 $abc$40840$n5067_1
.sym 117351 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 117352 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 117353 VexRiscv._zz_190_
.sym 117354 $abc$40840$n235
.sym 117355 $abc$40840$n5463_1
.sym 117356 $abc$40840$n5464_1
.sym 117359 $abc$40840$n5039
.sym 117360 VexRiscv._zz_79_[25]
.sym 117361 $abc$40840$n4938_1
.sym 117362 $abc$40840$n6779
.sym 117363 $abc$40840$n5451_1
.sym 117364 $abc$40840$n5452_1
.sym 117367 $abc$40840$n5448_1
.sym 117368 $abc$40840$n5449_1
.sym 117371 $abc$40840$n5439_1
.sym 117372 $abc$40840$n5440_1
.sym 117375 $abc$40840$n5421_1
.sym 117376 $abc$40840$n5422_1
.sym 117379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 117380 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 117381 VexRiscv._zz_190_
.sym 117382 $abc$40840$n235
.sym 117383 $abc$40840$n3649_1
.sym 117384 $abc$40840$n3645
.sym 117385 VexRiscv._zz_311_
.sym 117386 VexRiscv._zz_319_
.sym 117387 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 117388 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[21]
.sym 117389 $abc$40840$n235
.sym 117390 VexRiscv._zz_192_
.sym 117391 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 117392 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[17]
.sym 117393 VexRiscv._zz_190_
.sym 117394 $abc$40840$n235
.sym 117395 $abc$40840$n5226_1
.sym 117396 VexRiscv._zz_286_[6]
.sym 117399 $abc$40840$n3645
.sym 117400 $abc$40840$n3649_1
.sym 117401 VexRiscv._zz_311_
.sym 117402 VexRiscv._zz_319_
.sym 117403 basesoc_vexriscv_dbus_cyc
.sym 117404 $abc$40840$n3613
.sym 117405 grant
.sym 117407 VexRiscv._zz_194_[14]
.sym 117408 VexRiscv._zz_194_[15]
.sym 117409 VexRiscv._zz_311_
.sym 117411 basesoc_dat_w[2]
.sym 117415 VexRiscv._zz_41_[21]
.sym 117419 VexRiscv._zz_170_[1]
.sym 117420 VexRiscv._zz_152_
.sym 117421 VexRiscv._zz_32_[1]
.sym 117423 VexRiscv._zz_41_[16]
.sym 117427 $abc$40840$n5226_1
.sym 117428 VexRiscv._zz_286_[8]
.sym 117431 $abc$40840$n5226_1
.sym 117432 VexRiscv._zz_286_[9]
.sym 117435 VexRiscv._zz_41_[18]
.sym 117439 $abc$40840$n5241_1
.sym 117440 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 117441 VexRiscv._zz_152_
.sym 117442 $abc$40840$n4212
.sym 117443 VexRiscv._zz_36_[13]
.sym 117447 $abc$40840$n4626_1
.sym 117448 $abc$40840$n6727_1
.sym 117449 $abc$40840$n4628_1
.sym 117450 $abc$40840$n3926
.sym 117451 VexRiscv._zz_41_[16]
.sym 117452 VexRiscv._zz_199_[16]
.sym 117453 $abc$40840$n4212
.sym 117455 VexRiscv._zz_41_[21]
.sym 117456 VexRiscv._zz_199_[21]
.sym 117457 $abc$40840$n4212
.sym 117459 basesoc_uart_phy_rx_busy
.sym 117460 $abc$40840$n7065
.sym 117463 basesoc_uart_phy_rx_busy
.sym 117464 $abc$40840$n7059
.sym 117467 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 117468 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[26]
.sym 117469 VexRiscv._zz_190_
.sym 117470 $abc$40840$n235
.sym 117471 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 117472 VexRiscv.CsrPlugin_mepc[29]
.sym 117473 $abc$40840$n5070_1
.sym 117474 $abc$40840$n5067_1
.sym 117475 VexRiscv._zz_41_[18]
.sym 117476 VexRiscv._zz_199_[18]
.sym 117477 $abc$40840$n4212
.sym 117479 VexRiscv._zz_36_[23]
.sym 117480 $abc$40840$n4779_1
.sym 117481 $abc$40840$n4379_1
.sym 117483 $abc$40840$n5029
.sym 117484 VexRiscv._zz_36_[23]
.sym 117485 $abc$40840$n4939
.sym 117487 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 117491 VexRiscv._zz_41_[28]
.sym 117492 VexRiscv._zz_199_[28]
.sym 117493 $abc$40840$n4212
.sym 117495 $abc$40840$n4345
.sym 117496 $abc$40840$n6726_1
.sym 117497 $abc$40840$n3932
.sym 117498 $abc$40840$n4624_1
.sym 117499 VexRiscv._zz_41_[14]
.sym 117500 VexRiscv._zz_199_[14]
.sym 117501 $abc$40840$n4212
.sym 117503 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 117504 $abc$40840$n4347
.sym 117507 VexRiscv._zz_41_[23]
.sym 117508 VexRiscv._zz_199_[23]
.sym 117509 $abc$40840$n4212
.sym 117511 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 117515 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 117519 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 117523 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 117527 $abc$40840$n4993
.sym 117528 VexRiscv._zz_36_[14]
.sym 117529 $abc$40840$n4939
.sym 117531 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 117535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 117539 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 117543 $abc$40840$n4641
.sym 117544 VexRiscv._zz_36_[14]
.sym 117545 $abc$40840$n4379_1
.sym 117547 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 117551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 117555 $abc$40840$n4413_1
.sym 117556 VexRiscv._zz_36_[2]
.sym 117557 $abc$40840$n4379_1
.sym 117559 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 117563 VexRiscv._zz_36_[20]
.sym 117564 $abc$40840$n4731_1
.sym 117565 $abc$40840$n4379_1
.sym 117567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 117571 VexRiscv._zz_36_[20]
.sym 117572 $abc$40840$n5017
.sym 117573 $abc$40840$n4939
.sym 117575 VexRiscv.decode_to_execute_RS2[14]
.sym 117576 VexRiscv._zz_152_
.sym 117577 VexRiscv._zz_42_[0]
.sym 117578 VexRiscv._zz_42_[1]
.sym 117579 VexRiscv._zz_286_[2]
.sym 117580 VexRiscv._zz_41_[2]
.sym 117581 VexRiscv._zz_42_[0]
.sym 117582 VexRiscv._zz_42_[1]
.sym 117583 VexRiscv.decode_to_execute_RS2[20]
.sym 117584 VexRiscv._zz_152_
.sym 117585 VexRiscv._zz_42_[0]
.sym 117586 VexRiscv._zz_42_[1]
.sym 117587 VexRiscv._zz_286_[3]
.sym 117588 VexRiscv._zz_41_[3]
.sym 117589 VexRiscv._zz_42_[0]
.sym 117590 VexRiscv._zz_42_[1]
.sym 117591 VexRiscv._zz_129_[3]
.sym 117592 VexRiscv._zz_287_[3]
.sym 117593 VexRiscv._zz_42_[0]
.sym 117594 $abc$40840$n6656
.sym 117595 $abc$40840$n6649
.sym 117596 $abc$40840$n6651_1
.sym 117597 $abc$40840$n6653
.sym 117598 $abc$40840$n6655
.sym 117599 VexRiscv._zz_286_[0]
.sym 117600 VexRiscv._zz_41_[0]
.sym 117601 VexRiscv._zz_42_[0]
.sym 117602 VexRiscv._zz_42_[1]
.sym 117603 $abc$40840$n233
.sym 117604 $abc$40840$n5298_1
.sym 117605 $abc$40840$n4961
.sym 117607 VexRiscv._zz_129_[1]
.sym 117608 VexRiscv._zz_287_[1]
.sym 117609 VexRiscv._zz_42_[0]
.sym 117610 $abc$40840$n6650
.sym 117611 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 117615 VexRiscv._zz_199_[23]
.sym 117616 VexRiscv._zz_286_[3]
.sym 117617 VexRiscv._zz_44_[1]
.sym 117618 VexRiscv._zz_44_[0]
.sym 117619 VexRiscv._zz_198_
.sym 117620 VexRiscv._zz_199_[23]
.sym 117623 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 117627 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 117631 VexRiscv._zz_198_
.sym 117632 VexRiscv._zz_199_[20]
.sym 117635 VexRiscv._zz_129_[4]
.sym 117636 VexRiscv._zz_287_[4]
.sym 117637 VexRiscv._zz_42_[0]
.sym 117638 $abc$40840$n6654_1
.sym 117639 VexRiscv._zz_129_[7]
.sym 117640 VexRiscv._zz_286_[7]
.sym 117641 VexRiscv._zz_42_[0]
.sym 117642 VexRiscv._zz_42_[1]
.sym 117643 VexRiscv._zz_286_[4]
.sym 117644 VexRiscv._zz_41_[4]
.sym 117645 VexRiscv._zz_42_[0]
.sym 117646 VexRiscv._zz_42_[1]
.sym 117647 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 117651 VexRiscv._zz_36_[4]
.sym 117652 $abc$40840$n4445_1
.sym 117653 $abc$40840$n4379_1
.sym 117655 VexRiscv._zz_129_[5]
.sym 117656 VexRiscv._zz_286_[5]
.sym 117657 VexRiscv._zz_42_[0]
.sym 117658 VexRiscv._zz_42_[1]
.sym 117659 VexRiscv._zz_199_[27]
.sym 117660 VexRiscv._zz_286_[7]
.sym 117661 VexRiscv._zz_44_[1]
.sym 117662 VexRiscv._zz_44_[0]
.sym 117663 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 117667 VexRiscv._zz_286_[1]
.sym 117668 VexRiscv._zz_41_[1]
.sym 117669 VexRiscv._zz_42_[0]
.sym 117670 VexRiscv._zz_42_[1]
.sym 117671 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 117675 VexRiscv._zz_198_
.sym 117676 VexRiscv._zz_199_[25]
.sym 117679 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 117683 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 117687 $abc$40840$n3615
.sym 117688 $abc$40840$n3613
.sym 117689 grant
.sym 117691 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 117695 $abc$40840$n3614_1
.sym 117696 basesoc_vexriscv_ibus_adr[0]
.sym 117697 basesoc_vexriscv_ibus_adr[1]
.sym 117698 basesoc_vexriscv_ibus_adr[2]
.sym 117699 VexRiscv._zz_41_[10]
.sym 117700 VexRiscv._zz_199_[10]
.sym 117701 $abc$40840$n4212
.sym 117703 VexRiscv._zz_41_[0]
.sym 117707 $abc$40840$n4478_1
.sym 117708 $abc$40840$n4476
.sym 117709 $abc$40840$n3926
.sym 117711 VexRiscv._zz_41_[22]
.sym 117715 $abc$40840$n4906
.sym 117716 $abc$40840$n6775_1
.sym 117717 $abc$40840$n3926
.sym 117719 VexRiscv._zz_36_[30]
.sym 117723 $abc$40840$n4905_1
.sym 117724 $abc$40840$n4889_1
.sym 117725 VexRiscv._zz_37_[1]
.sym 117726 VexRiscv._zz_37_[0]
.sym 117727 VexRiscv._zz_36_[29]
.sym 117731 VexRiscv._zz_36_[5]
.sym 117735 VexRiscv.CsrPlugin_mepc[29]
.sym 117736 $abc$40840$n4464
.sym 117737 $abc$40840$n3920
.sym 117738 VexRiscv._zz_200_[29]
.sym 117739 VexRiscv.CsrPlugin_mtval[9]
.sym 117740 $abc$40840$n4466_1
.sym 117741 $abc$40840$n4552_1
.sym 117743 VexRiscv.CsrPlugin_mepc[9]
.sym 117744 $abc$40840$n4464
.sym 117745 $abc$40840$n3920
.sym 117746 VexRiscv._zz_200_[9]
.sym 117747 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[5]
.sym 117748 $abc$40840$n4347
.sym 117751 basesoc_dat_w[1]
.sym 117755 VexRiscv.CsrPlugin_mtval[29]
.sym 117756 $abc$40840$n4466_1
.sym 117757 $abc$40840$n4891_1
.sym 117759 basesoc_ctrl_reset_reset_r
.sym 117763 $abc$40840$n4481_1
.sym 117764 $abc$40840$n4484_1
.sym 117765 $abc$40840$n4479
.sym 117766 $abc$40840$n3932
.sym 117767 basesoc_dat_w[4]
.sym 117771 VexRiscv.CsrPlugin_mepc[15]
.sym 117772 VexRiscv.lastStagePc[15]
.sym 117773 $abc$40840$n2653
.sym 117775 basesoc_dat_w[1]
.sym 117779 basesoc_dat_w[3]
.sym 117787 basesoc_ctrl_reset_reset_r
.sym 117799 waittimer1_count[3]
.sym 117800 waittimer1_count[4]
.sym 117801 waittimer1_count[5]
.sym 117802 waittimer1_count[8]
.sym 117803 user_btn1
.sym 117804 $abc$40840$n6772
.sym 117807 user_btn1
.sym 117808 $abc$40840$n6776
.sym 117811 user_btn1
.sym 117812 $abc$40840$n6770
.sym 117815 waittimer1_count[0]
.sym 117816 waittimer1_count[1]
.sym 117817 waittimer1_count[2]
.sym 117818 $abc$40840$n172
.sym 117819 $abc$40840$n3870
.sym 117820 $abc$40840$n3871_1
.sym 117821 $abc$40840$n3872_1
.sym 117823 $abc$40840$n164
.sym 117824 $abc$40840$n166
.sym 117825 $abc$40840$n168
.sym 117826 $abc$40840$n170
.sym 117827 user_btn1
.sym 117828 $abc$40840$n6774
.sym 117831 csrbankarray_csrbank3_bitbang0_w[1]
.sym 117832 spiflash_clk1
.sym 117833 csrbankarray_csrbank3_bitbang_en0_w
.sym 117835 $abc$40840$n166
.sym 117839 user_btn1
.sym 117840 $abc$40840$n6792
.sym 117843 $abc$40840$n170
.sym 117847 user_btn1
.sym 117848 $abc$40840$n6788
.sym 117851 $abc$40840$n164
.sym 117855 waittimer1_count[9]
.sym 117856 waittimer1_count[11]
.sym 117857 waittimer1_count[13]
.sym 117859 user_btn1
.sym 117860 $abc$40840$n6784
.sym 117875 spiflash_i
.sym 117883 spiflash_i
.sym 117895 spiflash_bus_dat_r[13]
.sym 117896 slave_sel_r[1]
.sym 117897 $abc$40840$n6488_1
.sym 117903 spiflash_bus_dat_r[12]
.sym 117904 slave_sel_r[1]
.sym 117905 $abc$40840$n6486_1
.sym 117907 spiflash_bus_dat_r[11]
.sym 117908 slave_sel_r[1]
.sym 117909 $abc$40840$n6484_1
.sym 117911 $abc$40840$n6463_1
.sym 117912 $abc$40840$n6464_1
.sym 117923 spiflash_bus_dat_r[8]
.sym 117924 slave_sel_r[1]
.sym 117925 $abc$40840$n6478_1
.sym 117927 $abc$40840$n9
.sym 117935 $abc$40840$n11
.sym 117947 sys_rst
.sym 117948 spiflash_i
.sym 117951 sys_rst
.sym 117952 basesoc_dat_w[3]
.sym 117955 $abc$40840$n3
.sym 117959 basesoc_bus_wishbone_dat_r[7]
.sym 117960 slave_sel_r[0]
.sym 117961 spiflash_bus_dat_r[7]
.sym 117962 slave_sel_r[1]
.sym 117971 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 117972 VexRiscv._zz_203_
.sym 117973 $abc$40840$n4980
.sym 117975 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 117983 sys_rst
.sym 117984 basesoc_dat_w[6]
.sym 117991 basesoc_vexriscv_ibus_adr[11]
.sym 117992 basesoc_vexriscv_dbus_adr[11]
.sym 117993 grant
.sym 117995 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 117996 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 117997 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 117998 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 117999 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 118000 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 118001 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 118002 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 118003 VexRiscv.decode_to_execute_RS2[11]
.sym 118004 VexRiscv._zz_129_[3]
.sym 118005 VexRiscv._zz_170_[1]
.sym 118006 VexRiscv._zz_170_[0]
.sym 118007 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 118011 VexRiscv._zz_129_[3]
.sym 118012 VexRiscv.decode_to_execute_RS2[11]
.sym 118013 VexRiscv._zz_170_[0]
.sym 118014 VexRiscv._zz_170_[1]
.sym 118015 VexRiscv.decode_to_execute_RS2[27]
.sym 118016 VexRiscv._zz_170_[1]
.sym 118017 $abc$40840$n5870_1
.sym 118019 VexRiscv.dBus_cmd_payload_wr
.sym 118023 $abc$40840$n3283
.sym 118027 $abc$40840$n6706_1
.sym 118028 $abc$40840$n4442_1
.sym 118029 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]
.sym 118030 $abc$40840$n4373_1
.sym 118031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 118032 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 118033 $abc$40840$n3677_1
.sym 118035 VexRiscv._zz_35_[3]
.sym 118039 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 118040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 118041 $abc$40840$n3677_1
.sym 118043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 118044 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 118045 $abc$40840$n3677_1
.sym 118047 VexRiscv._zz_35_[25]
.sym 118051 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 118052 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118053 $abc$40840$n3677_1
.sym 118055 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 118056 $abc$40840$n5069
.sym 118057 $abc$40840$n5068
.sym 118058 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[15]
.sym 118059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 118063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 118064 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 118065 $abc$40840$n3677_1
.sym 118067 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 118068 $abc$40840$n5069
.sym 118069 $abc$40840$n5068
.sym 118070 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[4]
.sym 118071 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[13]
.sym 118072 $abc$40840$n5069
.sym 118073 $abc$40840$n5068
.sym 118074 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[13]
.sym 118075 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 118076 $abc$40840$n5069
.sym 118077 $abc$40840$n5068
.sym 118078 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[14]
.sym 118079 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 118080 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118081 $abc$40840$n3677_1
.sym 118083 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 118084 $abc$40840$n5069
.sym 118085 $abc$40840$n5068
.sym 118086 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[12]
.sym 118087 VexRiscv._zz_255_[3]
.sym 118088 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 118091 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 118092 $abc$40840$n5069
.sym 118093 $abc$40840$n5068
.sym 118094 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[23]
.sym 118095 user_btn2
.sym 118096 $abc$40840$n6737
.sym 118099 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[21]
.sym 118100 $abc$40840$n5069
.sym 118101 $abc$40840$n5068
.sym 118102 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[21]
.sym 118103 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 118104 $abc$40840$n5069
.sym 118105 $abc$40840$n5068
.sym 118106 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[20]
.sym 118107 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 118108 $abc$40840$n5069
.sym 118109 $abc$40840$n5068
.sym 118110 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[24]
.sym 118111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 118112 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 118113 $abc$40840$n3677_1
.sym 118115 user_btn2
.sym 118116 $abc$40840$n6741
.sym 118119 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 118120 $abc$40840$n5069
.sym 118121 $abc$40840$n5068
.sym 118122 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[25]
.sym 118123 $abc$40840$n4980
.sym 118127 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 118128 $abc$40840$n5069
.sym 118129 $abc$40840$n5068
.sym 118130 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[30]
.sym 118131 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 118132 $abc$40840$n5069
.sym 118133 $abc$40840$n5068
.sym 118134 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[28]
.sym 118135 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 118139 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[7]
.sym 118140 $abc$40840$n5069
.sym 118141 $abc$40840$n5068
.sym 118142 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[7]
.sym 118143 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 118144 $abc$40840$n5069
.sym 118145 $abc$40840$n5068
.sym 118146 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[22]
.sym 118147 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 118148 $abc$40840$n5069
.sym 118149 $abc$40840$n5068
.sym 118150 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[29]
.sym 118151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 118155 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 118156 $abc$40840$n5071
.sym 118157 $abc$40840$n5136
.sym 118159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 118163 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 118164 $abc$40840$n5071
.sym 118165 $abc$40840$n5164_1
.sym 118167 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 118168 $abc$40840$n5071
.sym 118169 $abc$40840$n5092
.sym 118171 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 118175 $abc$40840$n5078
.sym 118176 $abc$40840$n5079_1
.sym 118177 $abc$40840$n4430
.sym 118178 $abc$40840$n4034_1
.sym 118179 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 118180 $abc$40840$n5071
.sym 118181 $abc$40840$n5080
.sym 118183 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 118184 VexRiscv.CsrPlugin_mepc[25]
.sym 118185 $abc$40840$n5070_1
.sym 118186 $abc$40840$n5067_1
.sym 118187 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 118188 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[15]
.sym 118189 VexRiscv._zz_190_
.sym 118190 $abc$40840$n235
.sym 118191 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 118192 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[15]
.sym 118193 $abc$40840$n235
.sym 118194 VexRiscv._zz_192_
.sym 118195 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 118196 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 118197 $abc$40840$n3952
.sym 118199 $abc$40840$n5445_1
.sym 118200 $abc$40840$n5446_1
.sym 118203 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 118204 $abc$40840$n5071
.sym 118205 $abc$40840$n5124_1
.sym 118207 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 118208 $abc$40840$n5071
.sym 118209 $abc$40840$n5112_1
.sym 118211 $abc$40840$n5068
.sym 118212 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 118213 $abc$40840$n5069
.sym 118214 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 118215 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 118216 $abc$40840$n5071
.sym 118217 $abc$40840$n5115_1
.sym 118218 $abc$40840$n5116
.sym 118219 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 118220 $abc$40840$n5071
.sym 118221 $abc$40840$n5152
.sym 118223 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 118224 $abc$40840$n5071
.sym 118225 $abc$40840$n5176_1
.sym 118227 VexRiscv._zz_15_
.sym 118231 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 118232 $abc$40840$n5071
.sym 118233 $abc$40840$n5180_1
.sym 118235 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 118236 $abc$40840$n5071
.sym 118237 $abc$40840$n5144
.sym 118239 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 118240 $abc$40840$n5071
.sym 118241 $abc$40840$n5119
.sym 118242 $abc$40840$n5120
.sym 118243 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 118244 $abc$40840$n5071
.sym 118245 $abc$40840$n5156_1
.sym 118247 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 118248 $abc$40840$n5071
.sym 118249 $abc$40840$n5183_1
.sym 118250 $abc$40840$n5184_1
.sym 118251 $abc$40840$n233
.sym 118252 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 118253 $abc$40840$n4980
.sym 118254 $abc$40840$n235
.sym 118255 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 118256 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[18]
.sym 118257 $abc$40840$n235
.sym 118258 VexRiscv._zz_192_
.sym 118259 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 118260 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[9]
.sym 118261 $abc$40840$n235
.sym 118262 VexRiscv._zz_192_
.sym 118263 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 118264 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 118265 $abc$40840$n235
.sym 118266 VexRiscv._zz_192_
.sym 118267 $abc$40840$n2592
.sym 118268 $abc$40840$n3951
.sym 118269 VexRiscv.execute_arbitration_isValid
.sym 118271 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 118272 VexRiscv.CsrPlugin_mepc[10]
.sym 118273 $abc$40840$n5070_1
.sym 118274 $abc$40840$n5067_1
.sym 118275 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 118276 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 118277 $abc$40840$n5069
.sym 118278 $abc$40840$n5068
.sym 118279 $abc$40840$n3684
.sym 118280 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 118281 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 118283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 118287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 118288 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 118289 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 118290 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 118291 $abc$40840$n3686
.sym 118292 $abc$40840$n4053
.sym 118295 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 118296 VexRiscv.CsrPlugin_mepc[24]
.sym 118297 $abc$40840$n5070_1
.sym 118298 $abc$40840$n5067_1
.sym 118299 $abc$40840$n3662_1
.sym 118300 $abc$40840$n3926
.sym 118301 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 118303 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 118304 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 118305 $abc$40840$n3972
.sym 118307 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 118311 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 118312 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[16]
.sym 118313 VexRiscv._zz_190_
.sym 118314 $abc$40840$n235
.sym 118315 $abc$40840$n4938_1
.sym 118316 VexRiscv._zz_35_[25]
.sym 118317 $abc$40840$n5038
.sym 118319 $abc$40840$n3
.sym 118323 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 118324 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[7]
.sym 118325 $abc$40840$n235
.sym 118326 VexRiscv._zz_192_
.sym 118327 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 118328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[13]
.sym 118329 $abc$40840$n235
.sym 118330 VexRiscv._zz_192_
.sym 118331 $abc$40840$n3612_1
.sym 118332 $abc$40840$n3615
.sym 118335 $abc$40840$n3612_1
.sym 118336 slave_sel[1]
.sym 118337 spiflash_i
.sym 118339 $abc$40840$n3615
.sym 118340 basesoc_vexriscv_dbus_we
.sym 118341 basesoc_vexriscv_dbus_cyc
.sym 118342 grant
.sym 118344 VexRiscv.execute_BranchPlugin_branch_src2[0]
.sym 118345 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 118348 VexRiscv.execute_BranchPlugin_branch_src2[1]
.sym 118349 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 118350 $auto$alumacc.cc:474:replace_alu$4060.C[1]
.sym 118352 VexRiscv.execute_BranchPlugin_branch_src2[2]
.sym 118353 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 118354 $auto$alumacc.cc:474:replace_alu$4060.C[2]
.sym 118356 VexRiscv.execute_BranchPlugin_branch_src2[3]
.sym 118357 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 118358 $auto$alumacc.cc:474:replace_alu$4060.C[3]
.sym 118360 VexRiscv.execute_BranchPlugin_branch_src2[4]
.sym 118361 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 118362 $auto$alumacc.cc:474:replace_alu$4060.C[4]
.sym 118364 VexRiscv.execute_BranchPlugin_branch_src2[5]
.sym 118365 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 118366 $auto$alumacc.cc:474:replace_alu$4060.C[5]
.sym 118368 VexRiscv.execute_BranchPlugin_branch_src2[6]
.sym 118369 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 118370 $auto$alumacc.cc:474:replace_alu$4060.C[6]
.sym 118372 VexRiscv.execute_BranchPlugin_branch_src2[7]
.sym 118373 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 118374 $auto$alumacc.cc:474:replace_alu$4060.C[7]
.sym 118376 VexRiscv.execute_BranchPlugin_branch_src2[8]
.sym 118377 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 118378 $auto$alumacc.cc:474:replace_alu$4060.C[8]
.sym 118380 VexRiscv.execute_BranchPlugin_branch_src2[9]
.sym 118381 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 118382 $auto$alumacc.cc:474:replace_alu$4060.C[9]
.sym 118384 VexRiscv.execute_BranchPlugin_branch_src2[10]
.sym 118385 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 118386 $auto$alumacc.cc:474:replace_alu$4060.C[10]
.sym 118388 VexRiscv.execute_BranchPlugin_branch_src2[11]
.sym 118389 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 118390 $auto$alumacc.cc:474:replace_alu$4060.C[11]
.sym 118392 VexRiscv.execute_BranchPlugin_branch_src2[12]
.sym 118393 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 118394 $auto$alumacc.cc:474:replace_alu$4060.C[12]
.sym 118396 VexRiscv.execute_BranchPlugin_branch_src2[13]
.sym 118397 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 118398 $auto$alumacc.cc:474:replace_alu$4060.C[13]
.sym 118400 VexRiscv.execute_BranchPlugin_branch_src2[14]
.sym 118401 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 118402 $auto$alumacc.cc:474:replace_alu$4060.C[14]
.sym 118404 VexRiscv.execute_BranchPlugin_branch_src2[15]
.sym 118405 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 118406 $auto$alumacc.cc:474:replace_alu$4060.C[15]
.sym 118408 VexRiscv.execute_BranchPlugin_branch_src2[16]
.sym 118409 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 118410 $auto$alumacc.cc:474:replace_alu$4060.C[16]
.sym 118412 VexRiscv.execute_BranchPlugin_branch_src2[17]
.sym 118413 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 118414 $auto$alumacc.cc:474:replace_alu$4060.C[17]
.sym 118416 VexRiscv.execute_BranchPlugin_branch_src2[18]
.sym 118417 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 118418 $auto$alumacc.cc:474:replace_alu$4060.C[18]
.sym 118420 VexRiscv.execute_BranchPlugin_branch_src2[19]
.sym 118421 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 118422 $auto$alumacc.cc:474:replace_alu$4060.C[19]
.sym 118424 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118425 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 118426 $auto$alumacc.cc:474:replace_alu$4060.C[20]
.sym 118428 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118429 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 118430 $auto$alumacc.cc:474:replace_alu$4060.C[21]
.sym 118432 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118433 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 118434 $auto$alumacc.cc:474:replace_alu$4060.C[22]
.sym 118436 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118437 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 118438 $auto$alumacc.cc:474:replace_alu$4060.C[23]
.sym 118440 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118441 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 118442 $auto$alumacc.cc:474:replace_alu$4060.C[24]
.sym 118444 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118445 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 118446 $auto$alumacc.cc:474:replace_alu$4060.C[25]
.sym 118448 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118449 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 118450 $auto$alumacc.cc:474:replace_alu$4060.C[26]
.sym 118452 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118453 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 118454 $auto$alumacc.cc:474:replace_alu$4060.C[27]
.sym 118456 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118457 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 118458 $auto$alumacc.cc:474:replace_alu$4060.C[28]
.sym 118460 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118461 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 118462 $auto$alumacc.cc:474:replace_alu$4060.C[29]
.sym 118464 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118465 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 118466 $auto$alumacc.cc:474:replace_alu$4060.C[30]
.sym 118468 VexRiscv.execute_BranchPlugin_branch_src2[20]
.sym 118469 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 118470 $auto$alumacc.cc:474:replace_alu$4060.C[31]
.sym 118471 VexRiscv._zz_321_[21]
.sym 118472 $abc$40840$n5347
.sym 118473 $abc$40840$n233
.sym 118475 VexRiscv._zz_41_[25]
.sym 118476 VexRiscv._zz_199_[25]
.sym 118477 $abc$40840$n4212
.sym 118479 VexRiscv._zz_41_[31]
.sym 118480 VexRiscv._zz_199_[31]
.sym 118481 $abc$40840$n4212
.sym 118483 $abc$40840$n4785_1
.sym 118484 $abc$40840$n6754_1
.sym 118485 $abc$40840$n3926
.sym 118487 VexRiscv._zz_41_[12]
.sym 118488 VexRiscv._zz_199_[12]
.sym 118489 $abc$40840$n4212
.sym 118491 VexRiscv._zz_41_[3]
.sym 118492 VexRiscv._zz_199_[3]
.sym 118493 $abc$40840$n4212
.sym 118495 VexRiscv._zz_321_[26]
.sym 118496 $abc$40840$n5362
.sym 118497 $abc$40840$n233
.sym 118499 VexRiscv._zz_321_[27]
.sym 118500 $abc$40840$n5365
.sym 118501 $abc$40840$n233
.sym 118503 VexRiscv._zz_41_[0]
.sym 118504 VexRiscv._zz_199_[0]
.sym 118505 $abc$40840$n4212
.sym 118507 $abc$40840$n4742_1
.sym 118508 $abc$40840$n6745_1
.sym 118509 $abc$40840$n4744_1
.sym 118510 $abc$40840$n3926
.sym 118511 VexRiscv._zz_41_[20]
.sym 118512 VexRiscv._zz_199_[20]
.sym 118513 $abc$40840$n4212
.sym 118515 $abc$40840$n4632_1
.sym 118516 $abc$40840$n6730_1
.sym 118517 $abc$40840$n3926
.sym 118519 $abc$40840$n5
.sym 118523 $abc$40840$n11
.sym 118527 $abc$40840$n6657_1
.sym 118528 $abc$40840$n3933
.sym 118529 $abc$40840$n3950
.sym 118531 VexRiscv._zz_41_[2]
.sym 118532 VexRiscv._zz_199_[2]
.sym 118533 $abc$40840$n4212
.sym 118535 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 118539 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 118543 VexRiscv._zz_199_[20]
.sym 118544 VexRiscv._zz_286_[0]
.sym 118545 VexRiscv._zz_44_[1]
.sym 118546 VexRiscv._zz_44_[0]
.sym 118547 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 118551 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 118555 $abc$40840$n4436_1
.sym 118556 VexRiscv._zz_36_[3]
.sym 118557 $abc$40840$n4379_1
.sym 118559 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 118563 $abc$40840$n4392_1
.sym 118564 VexRiscv._zz_36_[1]
.sym 118565 $abc$40840$n4379_1
.sym 118567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 118571 VexRiscv._zz_199_[25]
.sym 118572 VexRiscv._zz_286_[5]
.sym 118573 VexRiscv._zz_44_[1]
.sym 118574 VexRiscv._zz_44_[0]
.sym 118575 VexRiscv._zz_41_[22]
.sym 118576 VexRiscv._zz_199_[22]
.sym 118577 $abc$40840$n4212
.sym 118579 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 118583 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 118587 VexRiscv._zz_41_[11]
.sym 118588 VexRiscv._zz_199_[11]
.sym 118589 $abc$40840$n4212
.sym 118591 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 118595 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 118599 VexRiscv._zz_286_[7]
.sym 118600 VexRiscv._zz_286_[4]
.sym 118601 VexRiscv._zz_286_[5]
.sym 118602 VexRiscv._zz_286_[6]
.sym 118603 VexRiscv._zz_36_[1]
.sym 118607 VexRiscv._zz_41_[1]
.sym 118611 VexRiscv._zz_41_[8]
.sym 118612 VexRiscv._zz_199_[8]
.sym 118613 $abc$40840$n4212
.sym 118615 VexRiscv._zz_41_[20]
.sym 118619 VexRiscv._zz_286_[6]
.sym 118620 VexRiscv._zz_286_[7]
.sym 118621 VexRiscv._zz_286_[4]
.sym 118622 VexRiscv._zz_286_[5]
.sym 118623 VexRiscv._zz_41_[25]
.sym 118627 VexRiscv._zz_286_[4]
.sym 118628 VexRiscv._zz_286_[5]
.sym 118629 VexRiscv._zz_286_[6]
.sym 118631 $abc$40840$n4648
.sym 118632 VexRiscv._zz_170_[0]
.sym 118633 VexRiscv._zz_170_[1]
.sym 118634 VexRiscv._zz_151_[15]
.sym 118635 $abc$40840$n7
.sym 118639 $abc$40840$n9
.sym 118643 VexRiscv._zz_41_[1]
.sym 118644 VexRiscv._zz_199_[1]
.sym 118645 $abc$40840$n4212
.sym 118647 $abc$40840$n4462_1
.sym 118648 $abc$40840$n4453_1
.sym 118649 $abc$40840$n3926
.sym 118651 VexRiscv.CsrPlugin_mepc[15]
.sym 118652 $abc$40840$n4357
.sym 118653 $abc$40840$n4649
.sym 118655 VexRiscv._zz_41_[4]
.sym 118656 VexRiscv._zz_199_[4]
.sym 118657 $abc$40840$n4212
.sym 118659 VexRiscv._zz_41_[24]
.sym 118660 VexRiscv._zz_199_[24]
.sym 118661 $abc$40840$n4212
.sym 118663 $abc$40840$n4456_1
.sym 118664 $abc$40840$n4460_1
.sym 118665 $abc$40840$n4454_1
.sym 118666 $abc$40840$n3932
.sym 118667 $abc$40840$n5381_1
.sym 118668 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 118669 $abc$40840$n5337_1
.sym 118671 VexRiscv.CsrPlugin_mepc[30]
.sym 118672 VexRiscv.lastStagePc[30]
.sym 118673 $abc$40840$n2653
.sym 118675 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 118676 $abc$40840$n4347
.sym 118679 $abc$40840$n4906
.sym 118680 VexRiscv._zz_170_[0]
.sym 118681 VexRiscv._zz_170_[1]
.sym 118682 VexRiscv._zz_151_[30]
.sym 118683 VexRiscv.CsrPlugin_mepc[22]
.sym 118684 VexRiscv.lastStagePc[22]
.sym 118685 $abc$40840$n2653
.sym 118687 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[30]
.sym 118688 VexRiscv._zz_151_[30]
.sym 118689 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118691 $abc$40840$n5397_1
.sym 118692 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 118693 $abc$40840$n5337_1
.sym 118695 $abc$40840$n4435_1
.sym 118696 $abc$40840$n4480_1
.sym 118697 $abc$40840$n4361_1
.sym 118699 $abc$40840$n5379_1
.sym 118700 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 118701 $abc$40840$n5337_1
.sym 118703 VexRiscv.CsrPlugin_mtval[10]
.sym 118704 $abc$40840$n4466_1
.sym 118705 $abc$40840$n4577_1
.sym 118707 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 118708 VexRiscv._zz_151_[6]
.sym 118709 VexRiscv.execute_LightShifterPlugin_isActive
.sym 118711 $abc$40840$n5363_1
.sym 118712 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 118713 $abc$40840$n5337_1
.sym 118715 $abc$40840$n4808
.sym 118716 VexRiscv._zz_170_[0]
.sym 118717 VexRiscv._zz_170_[1]
.sym 118718 VexRiscv._zz_151_[24]
.sym 118719 VexRiscv.CsrPlugin_mepc[10]
.sym 118720 $abc$40840$n4464
.sym 118721 $abc$40840$n3920
.sym 118722 VexRiscv._zz_200_[10]
.sym 118723 VexRiscv.CsrPlugin_mepc[21]
.sym 118724 VexRiscv.lastStagePc[21]
.sym 118725 $abc$40840$n2653
.sym 118727 $abc$40840$n5385_1
.sym 118728 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 118729 $abc$40840$n5337_1
.sym 118743 $abc$40840$n5367_1
.sym 118744 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 118745 $abc$40840$n5337_1
.sym 118747 VexRiscv.CsrPlugin_mepc[24]
.sym 118748 VexRiscv.lastStagePc[24]
.sym 118749 $abc$40840$n2653
.sym 118760 waittimer1_count[0]
.sym 118764 waittimer1_count[1]
.sym 118765 $PACKER_VCC_NET
.sym 118768 waittimer1_count[2]
.sym 118769 $PACKER_VCC_NET
.sym 118770 $auto$alumacc.cc:474:replace_alu$4036.C[2]
.sym 118772 waittimer1_count[3]
.sym 118773 $PACKER_VCC_NET
.sym 118774 $auto$alumacc.cc:474:replace_alu$4036.C[3]
.sym 118776 waittimer1_count[4]
.sym 118777 $PACKER_VCC_NET
.sym 118778 $auto$alumacc.cc:474:replace_alu$4036.C[4]
.sym 118780 waittimer1_count[5]
.sym 118781 $PACKER_VCC_NET
.sym 118782 $auto$alumacc.cc:474:replace_alu$4036.C[5]
.sym 118784 waittimer1_count[6]
.sym 118785 $PACKER_VCC_NET
.sym 118786 $auto$alumacc.cc:474:replace_alu$4036.C[6]
.sym 118788 waittimer1_count[7]
.sym 118789 $PACKER_VCC_NET
.sym 118790 $auto$alumacc.cc:474:replace_alu$4036.C[7]
.sym 118792 waittimer1_count[8]
.sym 118793 $PACKER_VCC_NET
.sym 118794 $auto$alumacc.cc:474:replace_alu$4036.C[8]
.sym 118796 waittimer1_count[9]
.sym 118797 $PACKER_VCC_NET
.sym 118798 $auto$alumacc.cc:474:replace_alu$4036.C[9]
.sym 118800 waittimer1_count[10]
.sym 118801 $PACKER_VCC_NET
.sym 118802 $auto$alumacc.cc:474:replace_alu$4036.C[10]
.sym 118804 waittimer1_count[11]
.sym 118805 $PACKER_VCC_NET
.sym 118806 $auto$alumacc.cc:474:replace_alu$4036.C[11]
.sym 118808 waittimer1_count[12]
.sym 118809 $PACKER_VCC_NET
.sym 118810 $auto$alumacc.cc:474:replace_alu$4036.C[12]
.sym 118812 waittimer1_count[13]
.sym 118813 $PACKER_VCC_NET
.sym 118814 $auto$alumacc.cc:474:replace_alu$4036.C[13]
.sym 118816 waittimer1_count[14]
.sym 118817 $PACKER_VCC_NET
.sym 118818 $auto$alumacc.cc:474:replace_alu$4036.C[14]
.sym 118820 waittimer1_count[15]
.sym 118821 $PACKER_VCC_NET
.sym 118822 $auto$alumacc.cc:474:replace_alu$4036.C[15]
.sym 118824 waittimer1_count[16]
.sym 118825 $PACKER_VCC_NET
.sym 118826 $auto$alumacc.cc:474:replace_alu$4036.C[16]
.sym 118831 $abc$40840$n172
.sym 118843 $abc$40840$n2301
.sym 118844 $abc$40840$n7107
.sym 118847 $abc$40840$n168
.sym 118867 spiflash_bus_dat_r[18]
.sym 118868 slave_sel_r[1]
.sym 118869 $abc$40840$n6498
.sym 118871 slave_sel_r[1]
.sym 118872 spiflash_bus_dat_r[24]
.sym 118873 $abc$40840$n6510
.sym 118875 slave_sel_r[1]
.sym 118876 spiflash_bus_dat_r[28]
.sym 118877 $abc$40840$n6518
.sym 118899 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 118923 $abc$40840$n6469_1
.sym 118924 $abc$40840$n6470_1
.sym 118931 $abc$40840$n6472_1
.sym 118932 $abc$40840$n6473_1
.sym 118939 spiflash_bus_dat_r[16]
.sym 118940 slave_sel_r[1]
.sym 118941 $abc$40840$n6494
.sym 118943 basesoc_bus_wishbone_dat_r[6]
.sym 118944 slave_sel_r[0]
.sym 118945 spiflash_bus_dat_r[6]
.sym 118946 slave_sel_r[1]
.sym 118947 $abc$40840$n3720
.sym 118948 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 118949 $abc$40840$n4980
.sym 118951 basesoc_vexriscv_dbus_cyc
.sym 118955 VexRiscv._zz_194_[22]
.sym 118956 VexRiscv._zz_194_[23]
.sym 118957 VexRiscv._zz_311_
.sym 118963 basesoc_vexriscv_dbus_adr[5]
.sym 118964 basesoc_vexriscv_ibus_adr[5]
.sym 118965 grant
.sym 118967 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 118968 $abc$40840$n6339
.sym 118971 basesoc_vexriscv_dbus_adr[4]
.sym 118972 basesoc_vexriscv_ibus_adr[4]
.sym 118973 grant
.sym 118979 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 118980 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 118981 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 118982 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 118983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 118987 VexRiscv._zz_194_[3]
.sym 118988 VexRiscv._zz_194_[4]
.sym 118989 VexRiscv._zz_311_
.sym 118991 $abc$40840$n6710_1
.sym 118992 $abc$40840$n4474_1
.sym 118993 VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]
.sym 118994 $abc$40840$n4373_1
.sym 118995 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 118999 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[7]
.sym 119003 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 119004 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 119005 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 119006 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 119007 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 119008 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 119009 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 119010 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 119011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 119015 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 119016 $abc$40840$n5069
.sym 119017 $abc$40840$n5068
.sym 119018 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[2]
.sym 119019 $abc$40840$n3895_1
.sym 119020 spiflash_bus_dat_r[6]
.sym 119021 $abc$40840$n4063
.sym 119022 $abc$40840$n3904
.sym 119023 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 119024 $abc$40840$n5069
.sym 119025 $abc$40840$n5068
.sym 119026 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[10]
.sym 119027 $abc$40840$n3895_1
.sym 119028 spiflash_bus_dat_r[5]
.sym 119029 $abc$40840$n4059
.sym 119030 $abc$40840$n3904
.sym 119031 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 119032 $abc$40840$n5069
.sym 119033 $abc$40840$n5068
.sym 119034 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[8]
.sym 119035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 119036 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 119037 $abc$40840$n3677_1
.sym 119039 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 119040 $abc$40840$n5069
.sym 119041 $abc$40840$n5068
.sym 119042 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[5]
.sym 119043 $abc$40840$n3904
.sym 119044 spiflash_bus_dat_r[31]
.sym 119048 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 119052 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 119053 $PACKER_VCC_NET
.sym 119056 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 119057 $PACKER_VCC_NET
.sym 119058 $auto$alumacc.cc:474:replace_alu$4096.C[3]
.sym 119060 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 119061 $PACKER_VCC_NET
.sym 119062 $auto$alumacc.cc:474:replace_alu$4096.C[4]
.sym 119063 VexRiscv._zz_255_[4]
.sym 119064 VexRiscv.IBusCachedPlugin_predictionJumpInterface_valid
.sym 119067 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 119068 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 119069 $abc$40840$n3677_1
.sym 119071 basesoc_dat_w[3]
.sym 119075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 119076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 119077 $abc$40840$n3677_1
.sym 119079 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 119080 $abc$40840$n5069
.sym 119081 $abc$40840$n5068
.sym 119082 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[9]
.sym 119083 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 119084 $abc$40840$n5069
.sym 119085 $abc$40840$n5068
.sym 119086 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[18]
.sym 119087 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 119088 $abc$40840$n5069
.sym 119089 $abc$40840$n5068
.sym 119090 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[3]
.sym 119091 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 119092 $abc$40840$n5069
.sym 119093 $abc$40840$n5068
.sym 119094 VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload[6]
.sym 119095 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 119096 VexRiscv._zz_203_
.sym 119097 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 119098 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 119099 $abc$40840$n3355
.sym 119103 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 119104 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 119105 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 119106 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 119107 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 119108 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 119109 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 119111 $abc$40840$n5090
.sym 119112 $abc$40840$n5091_1
.sym 119113 $abc$40840$n4439
.sym 119114 $abc$40840$n4034_1
.sym 119115 $abc$40840$n5065
.sym 119116 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 119117 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 119118 $abc$40840$n4034_1
.sym 119119 $abc$40840$n5074
.sym 119120 $abc$40840$n5075
.sym 119121 $abc$40840$n4427
.sym 119122 $abc$40840$n4034_1
.sym 119123 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 119124 $abc$40840$n5071
.sym 119125 $abc$40840$n5100_1
.sym 119127 $abc$40840$n5086
.sym 119128 $abc$40840$n5087
.sym 119129 $abc$40840$n4436
.sym 119130 $abc$40840$n4034_1
.sym 119131 $abc$40840$n5098
.sym 119132 $abc$40840$n5099
.sym 119133 $abc$40840$n4445
.sym 119134 $abc$40840$n4034_1
.sym 119135 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 119136 $abc$40840$n5071
.sym 119137 $abc$40840$n5088_1
.sym 119139 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 119140 $abc$40840$n5071
.sym 119141 $abc$40840$n5076_1
.sym 119143 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 119144 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[10]
.sym 119145 $abc$40840$n235
.sym 119146 VexRiscv._zz_192_
.sym 119147 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 119148 $abc$40840$n5071
.sym 119149 $abc$40840$n5084
.sym 119151 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 119152 $abc$40840$n5071
.sym 119153 $abc$40840$n5066
.sym 119154 $abc$40840$n5072
.sym 119155 basesoc_vexriscv_ibus_adr[10]
.sym 119156 basesoc_vexriscv_dbus_adr[10]
.sym 119157 grant
.sym 119159 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 119160 $abc$40840$n5071
.sym 119161 $abc$40840$n5096
.sym 119163 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 119167 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 119168 $abc$40840$n5071
.sym 119169 $abc$40840$n5104
.sym 119171 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 119175 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 119176 VexRiscv.CsrPlugin_mepc[2]
.sym 119177 $abc$40840$n5070_1
.sym 119178 $abc$40840$n5067_1
.sym 119179 VexRiscv.IBusCachedPlugin_cache._zz_10_[1]
.sym 119183 $abc$40840$n5102
.sym 119184 $abc$40840$n5103_1
.sym 119185 $abc$40840$n4448
.sym 119186 $abc$40840$n4034_1
.sym 119187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 119191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 119195 $abc$40840$n5082_1
.sym 119196 $abc$40840$n5083
.sym 119197 $abc$40840$n4433
.sym 119198 $abc$40840$n4034_1
.sym 119199 $abc$40840$n5094_1
.sym 119200 $abc$40840$n5095
.sym 119201 $abc$40840$n4442
.sym 119202 $abc$40840$n4034_1
.sym 119203 $abc$40840$n6819_1
.sym 119204 $abc$40840$n6821_1
.sym 119205 $abc$40840$n4218
.sym 119206 $abc$40840$n6817_1
.sym 119207 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 119208 VexRiscv.CsrPlugin_mepc[3]
.sym 119209 $abc$40840$n5070_1
.sym 119210 $abc$40840$n5067_1
.sym 119211 VexRiscv._zz_335_
.sym 119215 $abc$40840$n4017
.sym 119216 VexRiscv.memory_arbitration_isValid
.sym 119217 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 119218 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 119219 VexRiscv.IBusCachedPlugin_cache._zz_10_[4]
.sym 119220 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 119221 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 119222 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 119223 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 119224 VexRiscv.CsrPlugin_mepc[8]
.sym 119225 $abc$40840$n5070_1
.sym 119226 $abc$40840$n5067_1
.sym 119227 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 119228 VexRiscv.CsrPlugin_mepc[14]
.sym 119229 $abc$40840$n5070_1
.sym 119230 $abc$40840$n5067_1
.sym 119231 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 119232 VexRiscv.CsrPlugin_mepc[13]
.sym 119233 $abc$40840$n5070_1
.sym 119234 $abc$40840$n5067_1
.sym 119235 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 119236 VexRiscv.CsrPlugin_mepc[5]
.sym 119237 $abc$40840$n5070_1
.sym 119238 $abc$40840$n5067_1
.sym 119239 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 119240 VexRiscv.CsrPlugin_mepc[30]
.sym 119241 $abc$40840$n5070_1
.sym 119242 $abc$40840$n5067_1
.sym 119243 $abc$40840$n3616
.sym 119244 $abc$40840$n3621
.sym 119245 $abc$40840$n3622
.sym 119247 count[0]
.sym 119248 $abc$40840$n200
.sym 119249 $abc$40840$n202
.sym 119250 $abc$40840$n198
.sym 119251 $abc$40840$n3622
.sym 119252 $abc$40840$n3616
.sym 119253 $abc$40840$n3621
.sym 119254 $abc$40840$n3620
.sym 119255 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 119256 VexRiscv.CsrPlugin_mepc[31]
.sym 119257 $abc$40840$n5070_1
.sym 119258 $abc$40840$n5067_1
.sym 119259 $abc$40840$n6693
.sym 119260 $abc$40840$n3610
.sym 119263 $abc$40840$n6697
.sym 119264 $abc$40840$n3610
.sym 119267 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 119268 VexRiscv.CsrPlugin_mepc[7]
.sym 119269 $abc$40840$n5070_1
.sym 119270 $abc$40840$n5067_1
.sym 119271 $abc$40840$n3611
.sym 119272 $abc$40840$n6679
.sym 119275 $abc$40840$n3611
.sym 119276 $abc$40840$n6669
.sym 119279 count[5]
.sym 119280 count[7]
.sym 119281 count[8]
.sym 119282 count[10]
.sym 119283 $abc$40840$n3611
.sym 119284 $abc$40840$n6675
.sym 119288 count[0]
.sym 119290 $PACKER_VCC_NET
.sym 119291 $abc$40840$n3611
.sym 119292 $abc$40840$n6673
.sym 119295 $abc$40840$n3896_1
.sym 119296 $abc$40840$n3900_1
.sym 119299 $abc$40840$n3611
.sym 119300 $abc$40840$n6659
.sym 119303 VexRiscv.CsrPlugin_mepc[14]
.sym 119304 VexRiscv.lastStagePc[14]
.sym 119305 $abc$40840$n2653
.sym 119307 $abc$40840$n5226_1
.sym 119308 VexRiscv._zz_286_[5]
.sym 119311 $abc$40840$n5226_1
.sym 119312 VexRiscv._zz_286_[7]
.sym 119315 $abc$40840$n5351_1
.sym 119316 VexRiscv._zz_334_
.sym 119317 $abc$40840$n5337_1
.sym 119319 $abc$40840$n5387_1
.sym 119320 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 119321 $abc$40840$n5337_1
.sym 119323 $abc$40840$n5343_1
.sym 119324 VexRiscv._zz_335_
.sym 119325 $abc$40840$n5337_1
.sym 119327 VexRiscv.lastStageIsFiring
.sym 119328 VexRiscv.memory_to_writeBack_MEMORY_ENABLE
.sym 119335 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 119336 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[22]
.sym 119337 $abc$40840$n235
.sym 119338 VexRiscv._zz_192_
.sym 119339 $abc$40840$n7
.sym 119343 VexRiscv._zz_287_[4]
.sym 119344 VexRiscv._zz_286_[4]
.sym 119345 $abc$40840$n5226_1
.sym 119346 VexRiscv._zz_32_[1]
.sym 119347 $abc$40840$n5239
.sym 119348 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 119349 VexRiscv._zz_152_
.sym 119350 $abc$40840$n4212
.sym 119351 VexRiscv._zz_287_[2]
.sym 119352 VexRiscv._zz_286_[2]
.sym 119353 $abc$40840$n5226_1
.sym 119354 VexRiscv._zz_32_[1]
.sym 119355 $abc$40840$n13
.sym 119359 $abc$40840$n5226_1
.sym 119360 VexRiscv._zz_286_[10]
.sym 119363 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 119364 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[12]
.sym 119365 $abc$40840$n235
.sym 119366 VexRiscv._zz_192_
.sym 119367 VexRiscv._zz_152_
.sym 119368 $abc$40840$n6783_1
.sym 119369 VexRiscv._zz_32_[0]
.sym 119370 VexRiscv._zz_32_[1]
.sym 119371 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 119372 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[8]
.sym 119373 $abc$40840$n235
.sym 119374 VexRiscv._zz_192_
.sym 119375 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 119376 VexRiscv.CsrPlugin_mepc[22]
.sym 119377 $abc$40840$n5070_1
.sym 119378 $abc$40840$n5067_1
.sym 119379 $abc$40840$n5226_1
.sym 119380 VexRiscv._zz_152_
.sym 119383 $abc$40840$n5243
.sym 119384 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 119385 VexRiscv._zz_152_
.sym 119386 $abc$40840$n4212
.sym 119387 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 119391 VexRiscv._zz_287_[0]
.sym 119392 VexRiscv._zz_286_[0]
.sym 119393 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 119394 VexRiscv._zz_32_[1]
.sym 119395 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 119399 $abc$40840$n3689
.sym 119400 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 119401 $abc$40840$n3692
.sym 119402 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 119403 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 119404 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[20]
.sym 119405 $abc$40840$n235
.sym 119406 VexRiscv._zz_192_
.sym 119407 $abc$40840$n5249
.sym 119408 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 119409 VexRiscv._zz_152_
.sym 119410 $abc$40840$n4212
.sym 119411 basesoc_vexriscv_ibus_adr[21]
.sym 119412 basesoc_vexriscv_dbus_adr[21]
.sym 119413 grant
.sym 119415 $abc$40840$n3694_1
.sym 119416 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 119417 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 119419 VexRiscv._zz_10_[0]
.sym 119423 VexRiscv.memory_MulDivIterativePlugin_div_done
.sym 119424 VexRiscv.memory_arbitration_isValid
.sym 119425 VexRiscv.execute_to_memory_IS_DIV
.sym 119427 VexRiscv._zz_288_[14]
.sym 119428 VexRiscv._zz_151_[14]
.sym 119429 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119431 $abc$40840$n4106
.sym 119432 VexRiscv._zz_49_[0]
.sym 119433 VexRiscv._zz_49_[1]
.sym 119434 VexRiscv._zz_151_[14]
.sym 119435 VexRiscv.decode_to_execute_IS_DIV
.sym 119439 VexRiscv._zz_37_[1]
.sym 119440 VexRiscv._zz_37_[0]
.sym 119441 VexRiscv.execute_arbitration_isValid
.sym 119443 VexRiscv._zz_36_[3]
.sym 119447 VexRiscv._zz_288_[20]
.sym 119448 VexRiscv._zz_151_[20]
.sym 119449 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119451 VexRiscv._zz_36_[23]
.sym 119455 VexRiscv._zz_36_[20]
.sym 119459 $abc$40840$n4636_1
.sym 119460 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 119461 VexRiscv._zz_47_[0]
.sym 119462 VexRiscv._zz_47_[1]
.sym 119463 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 119464 $abc$40840$n4347
.sym 119467 $abc$40840$n4178
.sym 119468 VexRiscv._zz_49_[0]
.sym 119469 VexRiscv._zz_49_[1]
.sym 119470 VexRiscv._zz_151_[20]
.sym 119471 basesoc_uart_phy_rx_busy
.sym 119472 $abc$40840$n7075
.sym 119475 $abc$40840$n5251
.sym 119476 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 119477 VexRiscv._zz_152_
.sym 119478 $abc$40840$n4212
.sym 119479 $abc$40840$n4345
.sym 119480 $abc$40840$n6744
.sym 119481 $abc$40840$n3932
.sym 119482 $abc$40840$n4740_1
.sym 119483 $abc$40840$n4637
.sym 119484 $abc$40840$n6729
.sym 119485 $abc$40840$n3932
.sym 119487 $abc$40840$n4422
.sym 119488 $abc$40840$n6704
.sym 119489 $abc$40840$n3926
.sym 119491 VexRiscv._zz_285_[2]
.sym 119492 VexRiscv._zz_152_
.sym 119493 VexRiscv._zz_32_[1]
.sym 119495 $abc$40840$n6702_1
.sym 119496 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[3]
.sym 119497 VexRiscv._zz_47_[0]
.sym 119498 VexRiscv._zz_47_[1]
.sym 119499 $abc$40840$n5621
.sym 119500 $abc$40840$n5620_1
.sym 119501 VexRiscv._zz_319_
.sym 119503 $abc$40840$n5600
.sym 119504 $abc$40840$n5599
.sym 119505 VexRiscv._zz_319_
.sym 119507 $abc$40840$n6657_1
.sym 119508 VexRiscv._zz_49_[0]
.sym 119509 VexRiscv._zz_49_[1]
.sym 119510 VexRiscv._zz_151_[3]
.sym 119511 VexRiscv._zz_285_[1]
.sym 119512 VexRiscv._zz_152_
.sym 119513 VexRiscv._zz_32_[1]
.sym 119515 $abc$40840$n4434
.sym 119516 $abc$40840$n6824_1
.sym 119517 $abc$40840$n3932
.sym 119519 $abc$40840$n5247_1
.sym 119520 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 119521 VexRiscv._zz_152_
.sym 119522 $abc$40840$n4212
.sym 119523 VexRiscv._zz_194_[21]
.sym 119524 VexRiscv._zz_194_[22]
.sym 119525 VexRiscv._zz_311_
.sym 119527 $abc$40840$n4382_1
.sym 119528 $abc$40840$n6692
.sym 119529 $abc$40840$n3926
.sym 119531 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 119532 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 119533 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119534 $abc$40840$n4361_1
.sym 119536 $PACKER_VCC_NET
.sym 119537 basesoc_uart_tx_fifo_consume[0]
.sym 119539 VexRiscv._zz_41_[26]
.sym 119540 VexRiscv._zz_199_[26]
.sym 119541 $abc$40840$n4212
.sym 119543 $abc$40840$n6691_1
.sym 119544 $abc$40840$n6690_1
.sym 119545 $abc$40840$n3932
.sym 119547 VexRiscv._zz_151_[2]
.sym 119548 VexRiscv._zz_151_[0]
.sym 119549 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119550 $abc$40840$n6689_1
.sym 119551 $abc$40840$n6651_1
.sym 119552 VexRiscv._zz_49_[0]
.sym 119553 VexRiscv._zz_49_[1]
.sym 119554 VexRiscv._zz_151_[1]
.sym 119555 $abc$40840$n4387
.sym 119556 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 119557 VexRiscv._zz_47_[0]
.sym 119558 VexRiscv._zz_47_[1]
.sym 119559 VexRiscv._zz_135_[22]
.sym 119560 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 119561 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 119562 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 119563 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 119564 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 119565 $abc$40840$n3699
.sym 119567 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 119568 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 119569 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 119570 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 119571 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 119572 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 119573 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 119574 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 119575 sys_rst
.sym 119576 basesoc_ctrl_reset_reset_r
.sym 119579 VexRiscv._zz_41_[27]
.sym 119580 VexRiscv._zz_199_[27]
.sym 119581 $abc$40840$n4212
.sym 119584 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[0]
.sym 119587 VexRiscv._zz_41_[7]
.sym 119588 VexRiscv._zz_199_[7]
.sym 119589 $abc$40840$n4212
.sym 119591 basesoc_vexriscv_dbus_adr[2]
.sym 119592 basesoc_vexriscv_ibus_adr[2]
.sym 119593 grant
.sym 119595 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 119599 $abc$40840$n4435_1
.sym 119600 $abc$40840$n4391_1
.sym 119601 $abc$40840$n4361_1
.sym 119603 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 119604 VexRiscv._zz_151_[2]
.sym 119605 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119607 $abc$40840$n4462_1
.sym 119608 VexRiscv._zz_170_[0]
.sym 119609 VexRiscv._zz_170_[1]
.sym 119610 VexRiscv._zz_151_[4]
.sym 119611 $abc$40840$n4358_1
.sym 119612 VexRiscv.CsrPlugin_mtval[15]
.sym 119613 $abc$40840$n4350
.sym 119614 VexRiscv._zz_200_[15]
.sym 119615 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[4]
.sym 119619 VexRiscv.CsrPlugin_mtval[4]
.sym 119620 $abc$40840$n4466_1
.sym 119621 $abc$40840$n4463_1
.sym 119623 VexRiscv._zz_37_[1]
.sym 119624 VexRiscv._zz_37_[0]
.sym 119627 VexRiscv.execute_CsrPlugin_writeData[21]
.sym 119631 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 119635 $abc$40840$n4476
.sym 119636 VexRiscv._zz_170_[0]
.sym 119637 VexRiscv._zz_170_[1]
.sym 119638 VexRiscv._zz_151_[5]
.sym 119639 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 119643 VexRiscv.CsrPlugin_mepc[4]
.sym 119644 $abc$40840$n4464
.sym 119645 $abc$40840$n3920
.sym 119646 VexRiscv._zz_200_[4]
.sym 119647 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 119648 VexRiscv._zz_151_[4]
.sym 119649 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119651 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 119655 VexRiscv.execute_CsrPlugin_writeData[24]
.sym 119659 VexRiscv.execute_CsrPlugin_writeData[29]
.sym 119663 VexRiscv.CsrPlugin_mepc[24]
.sym 119664 $abc$40840$n4464
.sym 119665 $abc$40840$n3920
.sym 119666 VexRiscv._zz_200_[24]
.sym 119667 VexRiscv.execute_CsrPlugin_writeData[15]
.sym 119671 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 119672 VexRiscv._zz_151_[5]
.sym 119673 VexRiscv.execute_LightShifterPlugin_isActive
.sym 119675 $abc$40840$n4412_1
.sym 119676 $abc$40840$n4455
.sym 119677 $abc$40840$n4361_1
.sym 119679 VexRiscv.CsrPlugin_mtval[24]
.sym 119680 $abc$40840$n4466_1
.sym 119681 $abc$40840$n4809_1
.sym 119683 $abc$40840$n4628_1
.sym 119684 VexRiscv._zz_170_[0]
.sym 119685 VexRiscv._zz_170_[1]
.sym 119686 VexRiscv._zz_151_[13]
.sym 119715 VexRiscv._zz_335_
.sym 119716 $abc$40840$n3925
.sym 119719 sys_rst
.sym 119720 $abc$40840$n6780
.sym 119721 user_btn1
.sym 119723 sys_rst
.sym 119724 $abc$40840$n6794
.sym 119725 user_btn1
.sym 119727 $abc$40840$n160
.sym 119731 sys_rst
.sym 119732 $abc$40840$n6778
.sym 119733 user_btn1
.sym 119735 sys_rst
.sym 119736 $abc$40840$n6790
.sym 119737 user_btn1
.sym 119739 $abc$40840$n3869
.sym 119740 $abc$40840$n3873_1
.sym 119741 $abc$40840$n160
.sym 119742 $abc$40840$n162
.sym 119743 sys_rst
.sym 119744 $abc$40840$n6798
.sym 119745 user_btn1
.sym 119747 $abc$40840$n162
.sym 119752 basesoc_uart_tx_fifo_level0[0]
.sym 119756 basesoc_uart_tx_fifo_level0[1]
.sym 119757 $PACKER_VCC_NET
.sym 119760 basesoc_uart_tx_fifo_level0[2]
.sym 119761 $PACKER_VCC_NET
.sym 119762 $auto$alumacc.cc:474:replace_alu$4024.C[2]
.sym 119764 basesoc_uart_tx_fifo_level0[3]
.sym 119765 $PACKER_VCC_NET
.sym 119766 $auto$alumacc.cc:474:replace_alu$4024.C[3]
.sym 119768 basesoc_uart_tx_fifo_level0[4]
.sym 119769 $PACKER_VCC_NET
.sym 119770 $auto$alumacc.cc:474:replace_alu$4024.C[4]
.sym 119771 basesoc_ctrl_reset_reset_r
.sym 119787 spiflash_bus_dat_r[20]
.sym 119788 slave_sel_r[1]
.sym 119789 $abc$40840$n6502
.sym 119795 spiflash_bus_dat_r[22]
.sym 119796 slave_sel_r[1]
.sym 119797 $abc$40840$n6506
.sym 119799 spiflash_bus_dat_r[19]
.sym 119800 slave_sel_r[1]
.sym 119801 $abc$40840$n6500
.sym 119807 spiflash_bus_dat_r[23]
.sym 119808 slave_sel_r[1]
.sym 119809 $abc$40840$n6508
.sym 119815 spiflash_bus_dat_r[9]
.sym 119816 array_muxed0[8]
.sym 119817 $abc$40840$n3904
.sym 119819 spiflash_bus_dat_r[19]
.sym 119820 array_muxed0[2]
.sym 119821 $abc$40840$n3904
.sym 119823 spiflash_bus_dat_r[23]
.sym 119824 array_muxed0[6]
.sym 119825 $abc$40840$n3904
.sym 119827 spiflash_bus_dat_r[8]
.sym 119828 array_muxed0[7]
.sym 119829 $abc$40840$n3904
.sym 119831 spiflash_bus_dat_r[11]
.sym 119832 array_muxed0[10]
.sym 119833 $abc$40840$n3904
.sym 119835 spiflash_bus_dat_r[22]
.sym 119836 array_muxed0[5]
.sym 119837 $abc$40840$n3904
.sym 119839 $abc$40840$n3904
.sym 119840 spiflash_bus_dat_r[16]
.sym 119843 spiflash_bus_dat_r[12]
.sym 119844 array_muxed0[11]
.sym 119845 $abc$40840$n3904
.sym 119847 spiflash_miso1
.sym 119851 spiflash_bus_dat_r[26]
.sym 119855 spiflash_bus_dat_r[27]
.sym 119859 spiflash_bus_dat_r[28]
.sym 119863 spiflash_bus_dat_r[29]
.sym 119867 spiflash_bus_dat_r[30]
.sym 119879 slave_sel_r[1]
.sym 119880 spiflash_bus_dat_r[30]
.sym 119881 $abc$40840$n6522
.sym 119887 spiflash_bus_dat_r[31]
.sym 119888 slave_sel_r[1]
.sym 119889 $abc$40840$n6524
.sym 119891 slave_sel_r[1]
.sym 119892 spiflash_bus_dat_r[29]
.sym 119893 $abc$40840$n6520
.sym 119895 $abc$40840$n6475_1
.sym 119896 $abc$40840$n6476_1
.sym 119903 slave_sel_r[1]
.sym 119904 spiflash_bus_dat_r[26]
.sym 119905 $abc$40840$n6514
.sym 119907 slave_sel_r[1]
.sym 119908 spiflash_bus_dat_r[27]
.sym 119909 $abc$40840$n6516
.sym 119915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 119919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[11]
.sym 119923 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 119924 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 119925 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 119926 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 119931 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 119932 basesoc_vexriscv_ibus_adr[8]
.sym 119933 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 119935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 119939 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 119940 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 119941 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 119942 $abc$40840$n6717
.sym 119943 basesoc_vexriscv_ibus_adr[3]
.sym 119944 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 119945 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 119947 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 119948 basesoc_vexriscv_ibus_adr[6]
.sym 119949 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 119951 basesoc_dat_w[5]
.sym 119955 basesoc_dat_w[4]
.sym 119959 basesoc_ctrl_reset_reset_r
.sym 119963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 119964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 119965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 119967 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 119968 basesoc_vexriscv_ibus_adr[5]
.sym 119969 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 119971 VexRiscv._zz_122_
.sym 119972 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_payload[1]
.sym 119975 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 119979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 119980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 119981 $abc$40840$n3642
.sym 119983 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]
.sym 119984 VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]
.sym 119987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[7]
.sym 119988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 119989 $abc$40840$n3677_1
.sym 119991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 119992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 119993 $abc$40840$n3677_1
.sym 119995 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 119999 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 120003 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 120007 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[10]
.sym 120008 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[10]
.sym 120009 VexRiscv._zz_190_
.sym 120010 $abc$40840$n235
.sym 120011 $abc$40840$n5433_1
.sym 120012 $abc$40840$n5434_1
.sym 120015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[11]
.sym 120016 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[11]
.sym 120017 VexRiscv._zz_190_
.sym 120018 $abc$40840$n235
.sym 120019 VexRiscv._zz_190_
.sym 120020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 120021 $abc$40840$n5404_1
.sym 120022 $abc$40840$n235
.sym 120023 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 120024 VexRiscv._zz_192_
.sym 120027 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120028 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[2]
.sym 120029 VexRiscv._zz_190_
.sym 120030 $abc$40840$n235
.sym 120031 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[2]
.sym 120032 $abc$40840$n5407_1
.sym 120033 $abc$40840$n5406_1
.sym 120034 VexRiscv._zz_192_
.sym 120035 $abc$40840$n5430_1
.sym 120036 $abc$40840$n5431_1
.sym 120039 VexRiscv._zz_122_
.sym 120040 $abc$40840$n3355
.sym 120041 $abc$40840$n3681
.sym 120043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[28]
.sym 120047 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[27]
.sym 120051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[29]
.sym 120055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 120059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 120063 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 120067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[26]
.sym 120071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 120075 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 120079 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 120083 $abc$40840$n6338
.sym 120084 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 120087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 120091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 120095 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 120096 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 120097 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 120099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 120103 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 120104 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 120105 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 120106 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 120107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 120108 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 120109 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 120110 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 120111 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 120112 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 120113 $abc$40840$n4221
.sym 120115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[7]
.sym 120119 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[22]
.sym 120123 $abc$40840$n4219
.sym 120124 $abc$40840$n4223_1
.sym 120125 $abc$40840$n4224
.sym 120127 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[12]
.sym 120131 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 120132 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 120133 $abc$40840$n4220
.sym 120134 $abc$40840$n4222
.sym 120135 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 120136 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 120137 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 120138 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 120139 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 120140 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 120141 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 120142 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 120143 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 120144 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 120145 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 120146 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 120147 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 120151 $abc$40840$n6820_1
.sym 120152 $abc$40840$n4228
.sym 120153 $abc$40840$n6677_1
.sym 120154 $abc$40840$n6815_1
.sym 120155 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 120156 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 120157 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 120158 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 120159 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 120160 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 120161 VexRiscv.IBusCachedPlugin_cache._zz_10_[0]
.sym 120163 $abc$40840$n4004_1
.sym 120164 $abc$40840$n4015
.sym 120165 $abc$40840$n3681
.sym 120166 $abc$40840$n4025
.sym 120167 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 120168 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 120169 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 120170 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 120171 $abc$40840$n5427_1
.sym 120172 $abc$40840$n5428_1
.sym 120175 $abc$40840$n5454_1
.sym 120176 $abc$40840$n5455_1
.sym 120179 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 120180 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 120181 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 120182 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 120183 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 120184 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 120185 VexRiscv.IBusCachedPlugin_cache._zz_10_[7]
.sym 120186 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 120187 $abc$40840$n4231_1
.sym 120188 $abc$40840$n4237_1
.sym 120189 $abc$40840$n6673_1
.sym 120190 $abc$40840$n6680_1
.sym 120191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 120192 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 120193 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 120194 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 120195 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 120196 VexRiscv._zz_287_[0]
.sym 120197 VexRiscv._zz_287_[4]
.sym 120198 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 120199 $abc$40840$n6118_1
.sym 120200 $abc$40840$n6714
.sym 120203 VexRiscv.IBusCachedPlugin_cache._zz_10_[20]
.sym 120204 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 120205 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 120206 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 120207 $abc$40840$n6118_1
.sym 120208 $abc$40840$n6712
.sym 120211 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 120212 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 120213 VexRiscv.execute_arbitration_isValid
.sym 120215 $abc$40840$n7848
.sym 120219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 120220 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[18]
.sym 120221 VexRiscv._zz_190_
.sym 120222 $abc$40840$n235
.sym 120223 $abc$40840$n3617
.sym 120224 $abc$40840$n3618
.sym 120225 $abc$40840$n3619
.sym 120227 $abc$40840$n4006_1
.sym 120228 VexRiscv.memory_arbitration_isValid
.sym 120229 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 120230 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 120231 count[11]
.sym 120232 count[12]
.sym 120233 count[13]
.sym 120234 count[15]
.sym 120235 $abc$40840$n3611
.sym 120236 $abc$40840$n6667
.sym 120239 $abc$40840$n3611
.sym 120240 $abc$40840$n6685
.sym 120243 $abc$40840$n3611
.sym 120244 $abc$40840$n6683
.sym 120247 $abc$40840$n3611
.sym 120248 $abc$40840$n6665
.sym 120251 $abc$40840$n3611
.sym 120252 $abc$40840$n6663
.sym 120255 $abc$40840$n3611
.sym 120256 $abc$40840$n6689
.sym 120259 $abc$40840$n3611
.sym 120260 $abc$40840$n6681
.sym 120263 $abc$40840$n4009
.sym 120264 VexRiscv.execute_arbitration_isValid
.sym 120265 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 120266 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 120267 VexRiscv._zz_35_[31]
.sym 120271 VexRiscv.execute_arbitration_isValid
.sym 120272 VexRiscv.decode_to_execute_IS_CSR
.sym 120275 $abc$40840$n4021
.sym 120276 VexRiscv.execute_arbitration_isValid
.sym 120277 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 120278 VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE
.sym 120279 VexRiscv.CsrPlugin_mepc[3]
.sym 120280 VexRiscv.lastStagePc[3]
.sym 120281 $abc$40840$n2653
.sym 120283 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 120284 VexRiscv.CsrPlugin_mstatus_MIE
.sym 120285 $abc$40840$n2653
.sym 120287 VexRiscv._zz_35_[10]
.sym 120291 VexRiscv._zz_35_[7]
.sym 120295 $abc$40840$n4212
.sym 120296 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 120299 VexRiscv._zz_36_[25]
.sym 120300 $abc$40840$n4811_1
.sym 120301 $abc$40840$n4379_1
.sym 120303 VexRiscv._zz_36_[25]
.sym 120304 $abc$40840$n5037_1
.sym 120305 $abc$40840$n4939
.sym 120307 $abc$40840$n3686
.sym 120308 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120309 $abc$40840$n4215
.sym 120311 VexRiscv._zz_170_[0]
.sym 120312 VexRiscv._zz_152_
.sym 120313 VexRiscv._zz_32_[1]
.sym 120315 VexRiscv._zz_135_[3]
.sym 120319 $abc$40840$n3684
.sym 120320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120323 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 120327 $abc$40840$n4212
.sym 120328 VexRiscv._zz_286_[0]
.sym 120331 $abc$40840$n3689
.sym 120332 VexRiscv._zz_135_[21]
.sym 120335 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 120339 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 120343 VexRiscv._zz_287_[3]
.sym 120344 VexRiscv._zz_286_[3]
.sym 120345 $abc$40840$n5226_1
.sym 120346 VexRiscv._zz_32_[1]
.sym 120347 $abc$40840$n4824
.sym 120348 $abc$40840$n6760
.sym 120349 $abc$40840$n3926
.sym 120351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[16]
.sym 120355 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 120359 VexRiscv._zz_195_[7]
.sym 120360 VexRiscv._zz_194_[7]
.sym 120361 VexRiscv._zz_195_[32]
.sym 120363 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 120364 VexRiscv._zz_319_
.sym 120365 $abc$40840$n4039
.sym 120367 $abc$40840$n233
.sym 120371 VexRiscv.decode_to_execute_RS2[9]
.sym 120372 VexRiscv._zz_129_[1]
.sym 120373 VexRiscv._zz_170_[1]
.sym 120374 VexRiscv._zz_170_[0]
.sym 120375 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 120376 $abc$40840$n4039
.sym 120377 $abc$40840$n233
.sym 120379 $abc$40840$n4820
.sym 120380 $abc$40840$n6759_1
.sym 120381 $abc$40840$n3932
.sym 120383 VexRiscv.execute_arbitration_isStuckByOthers
.sym 120387 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 120388 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 120389 $abc$40840$n235
.sym 120390 VexRiscv._zz_192_
.sym 120391 $abc$40840$n4819_1
.sym 120392 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 120393 VexRiscv._zz_47_[0]
.sym 120394 VexRiscv._zz_47_[1]
.sym 120395 basesoc_dat_w[6]
.sym 120399 $abc$40840$n5253_1
.sym 120400 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 120401 VexRiscv._zz_152_
.sym 120402 $abc$40840$n4212
.sym 120403 VexRiscv._zz_286_[1]
.sym 120404 VexRiscv._zz_287_[1]
.sym 120405 VexRiscv._zz_32_[1]
.sym 120407 VexRiscv._zz_321_[26]
.sym 120411 VexRiscv._zz_170_[2]
.sym 120412 VexRiscv._zz_152_
.sym 120413 VexRiscv._zz_32_[1]
.sym 120415 basesoc_dat_w[7]
.sym 120419 VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2
.sym 120420 $abc$40840$n4212
.sym 120421 $abc$40840$n5224
.sym 120423 VexRiscv.CsrPlugin_mtval[20]
.sym 120424 $abc$40840$n4466_1
.sym 120425 $abc$40840$n4745_1
.sym 120427 $abc$40840$n4744_1
.sym 120428 VexRiscv._zz_170_[0]
.sym 120429 VexRiscv._zz_170_[1]
.sym 120430 VexRiscv._zz_151_[20]
.sym 120431 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 120435 $abc$40840$n4140
.sym 120436 VexRiscv._zz_49_[0]
.sym 120437 VexRiscv._zz_49_[1]
.sym 120438 VexRiscv._zz_151_[25]
.sym 120439 VexRiscv._zz_285_[3]
.sym 120440 VexRiscv._zz_152_
.sym 120441 VexRiscv._zz_32_[1]
.sym 120443 VexRiscv._zz_288_[2]
.sym 120444 VexRiscv._zz_151_[2]
.sym 120445 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120447 VexRiscv._zz_129_[6]
.sym 120451 VexRiscv.decode_to_execute_RS2[17]
.sym 120452 VexRiscv._zz_129_[1]
.sym 120453 VexRiscv._zz_170_[1]
.sym 120455 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[31]
.sym 120459 VexRiscv.CsrPlugin_mie_MSIE
.sym 120460 $abc$40840$n3928
.sym 120461 $abc$40840$n4350
.sym 120462 VexRiscv._zz_200_[3]
.sym 120463 VexRiscv.CsrPlugin_mepc[3]
.sym 120464 $abc$40840$n4357
.sym 120465 $abc$40840$n4423
.sym 120466 $abc$40840$n4424
.sym 120467 $abc$40840$n6649
.sym 120468 VexRiscv._zz_49_[0]
.sym 120469 VexRiscv._zz_49_[1]
.sym 120470 VexRiscv._zz_151_[2]
.sym 120471 $abc$40840$n4401_1
.sym 120472 $abc$40840$n6698
.sym 120473 $abc$40840$n3926
.sym 120475 $abc$40840$n6696
.sym 120476 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 120477 VexRiscv._zz_47_[0]
.sym 120478 VexRiscv._zz_47_[1]
.sym 120479 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 120480 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[27]
.sym 120481 VexRiscv._zz_190_
.sym 120482 $abc$40840$n235
.sym 120483 $abc$40840$n4411_1
.sym 120484 $abc$40840$n6823_1
.sym 120485 $abc$40840$n3932
.sym 120487 VexRiscv.CsrPlugin_mip_MSIP
.sym 120488 VexRiscv.CsrPlugin_mie_MSIE
.sym 120489 VexRiscv._zz_188_
.sym 120490 VexRiscv.CsrPlugin_mstatus_MIE
.sym 120491 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 120492 $abc$40840$n4523
.sym 120493 $abc$40840$n3928
.sym 120494 VexRiscv.CsrPlugin_mie_MTIE
.sym 120495 $abc$40840$n3928
.sym 120496 $abc$40840$n3925
.sym 120497 $abc$40840$n4980
.sym 120499 $abc$40840$n4523
.sym 120500 VexRiscv.CsrPlugin_mstatus_MIE
.sym 120501 VexRiscv.CsrPlugin_mip_MSIP
.sym 120502 $abc$40840$n297
.sym 120503 $abc$40840$n2653
.sym 120504 VexRiscv.CsrPlugin_mstatus_MIE
.sym 120505 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 120506 $abc$40840$n5070_1
.sym 120507 VexRiscv._zz_285_[4]
.sym 120508 VexRiscv._zz_152_
.sym 120509 VexRiscv._zz_32_[1]
.sym 120511 VexRiscv._zz_335_
.sym 120515 $abc$40840$n4422
.sym 120516 VexRiscv._zz_170_[0]
.sym 120517 VexRiscv._zz_170_[1]
.sym 120518 VexRiscv._zz_151_[3]
.sym 120519 $abc$40840$n233
.sym 120520 $abc$40840$n5298_1
.sym 120521 $abc$40840$n4953
.sym 120523 $abc$40840$n233
.sym 120524 $abc$40840$n5298_1
.sym 120525 $abc$40840$n4955
.sym 120527 $abc$40840$n5321_1
.sym 120528 VexRiscv._zz_335_
.sym 120529 $abc$40840$n5322_1
.sym 120531 $abc$40840$n233
.sym 120532 $abc$40840$n5298_1
.sym 120533 $abc$40840$n4959
.sym 120535 $abc$40840$n233
.sym 120536 $abc$40840$n5298_1
.sym 120537 $abc$40840$n4957
.sym 120539 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 120540 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 120541 $abc$40840$n4040_1
.sym 120543 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 120544 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 120545 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 120547 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[1]
.sym 120548 VexRiscv._zz_151_[1]
.sym 120549 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120552 VexRiscv._zz_319_
.sym 120553 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 120557 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[1]
.sym 120558 $auto$alumacc.cc:474:replace_alu$4066.C[1]
.sym 120561 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[2]
.sym 120562 $auto$alumacc.cc:474:replace_alu$4066.C[2]
.sym 120565 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[3]
.sym 120566 $auto$alumacc.cc:474:replace_alu$4066.C[3]
.sym 120569 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[4]
.sym 120570 $auto$alumacc.cc:474:replace_alu$4066.C[4]
.sym 120573 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[5]
.sym 120574 $auto$alumacc.cc:474:replace_alu$4066.C[5]
.sym 120575 $abc$40840$n4412_1
.sym 120576 $abc$40840$n4360
.sym 120577 $abc$40840$n4361_1
.sym 120579 basesoc_dat_w[1]
.sym 120583 $abc$40840$n4980
.sym 120584 $abc$40840$n6338
.sym 120587 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent
.sym 120588 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid
.sym 120591 VexRiscv.CsrPlugin_mtval[8]
.sym 120592 $abc$40840$n4466_1
.sym 120593 $abc$40840$n4535
.sym 120595 $abc$40840$n3615
.sym 120596 grant
.sym 120597 $abc$40840$n3614_1
.sym 120598 $abc$40840$n2240
.sym 120599 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[3]
.sym 120600 VexRiscv._zz_151_[3]
.sym 120601 VexRiscv.execute_LightShifterPlugin_isActive
.sym 120603 VexRiscv.CsrPlugin_mepc[13]
.sym 120604 VexRiscv.lastStagePc[13]
.sym 120605 $abc$40840$n2653
.sym 120607 VexRiscv.CsrPlugin_mtval[7]
.sym 120608 $abc$40840$n4466_1
.sym 120609 $abc$40840$n4522_1
.sym 120610 $abc$40840$n4524_1
.sym 120611 $abc$40840$n6338
.sym 120615 VexRiscv.CsrPlugin_mepc[13]
.sym 120616 $abc$40840$n4464
.sym 120617 $abc$40840$n3920
.sym 120618 VexRiscv._zz_200_[13]
.sym 120619 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 120623 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 120627 $abc$40840$n2240
.sym 120628 VexRiscv.IBusCachedPlugin_redoBranch_valid
.sym 120631 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 120635 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 120639 VexRiscv.CsrPlugin_mtval[13]
.sym 120640 $abc$40840$n4466_1
.sym 120641 $abc$40840$n4629_1
.sym 120643 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 120651 $PACKER_GND_NET
.sym 120683 $abc$40840$n6344_1
.sym 120684 $abc$40840$n5880_1
.sym 120687 waittimer1_count[0]
.sym 120688 eventmanager_status_w[1]
.sym 120689 sys_rst
.sym 120690 user_btn1
.sym 120691 eventmanager_status_w[1]
.sym 120692 sys_rst
.sym 120693 user_btn1
.sym 120703 waittimer1_count[1]
.sym 120704 user_btn1
.sym 120735 $abc$40840$n2301
.sym 120736 basesoc_uart_phy_tx_bitcount[1]
.sym 120744 basesoc_uart_phy_tx_bitcount[0]
.sym 120749 basesoc_uart_phy_tx_bitcount[1]
.sym 120753 basesoc_uart_phy_tx_bitcount[2]
.sym 120754 $auto$alumacc.cc:474:replace_alu$4012.C[2]
.sym 120757 basesoc_uart_phy_tx_bitcount[3]
.sym 120758 $auto$alumacc.cc:474:replace_alu$4012.C[3]
.sym 120767 basesoc_uart_tx_fifo_consume[1]
.sym 120771 basesoc_uart_phy_tx_bitcount[1]
.sym 120772 basesoc_uart_phy_tx_bitcount[2]
.sym 120773 basesoc_uart_phy_tx_bitcount[3]
.sym 120779 spiflash_bus_dat_r[20]
.sym 120780 array_muxed0[3]
.sym 120781 $abc$40840$n3904
.sym 120783 spiflash_bus_dat_r[21]
.sym 120784 array_muxed0[4]
.sym 120785 $abc$40840$n3904
.sym 120795 sys_rst
.sym 120796 spiflash_i
.sym 120799 spiflash_bus_dat_r[17]
.sym 120800 array_muxed0[0]
.sym 120801 $abc$40840$n3904
.sym 120815 basesoc_dat_w[7]
.sym 120839 basesoc_timer0_value[13]
.sym 120847 basesoc_timer0_value[10]
.sym 120851 basesoc_timer0_value[25]
.sym 120859 basesoc_timer0_value[8]
.sym 120887 $abc$40840$n5624_1
.sym 120888 $abc$40840$n5623
.sym 120889 VexRiscv._zz_319_
.sym 120891 $abc$40840$n5594
.sym 120892 $abc$40840$n5593
.sym 120893 VexRiscv._zz_319_
.sym 120899 $abc$40840$n5567
.sym 120900 $abc$40840$n5566
.sym 120901 VexRiscv._zz_319_
.sym 120903 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]
.sym 120911 VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]
.sym 120935 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[8]
.sym 120939 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120940 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120941 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120942 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 120947 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[9]
.sym 120951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[2]
.sym 120955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[1]
.sym 120959 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[10]
.sym 120967 VexRiscv._zz_41_[8]
.sym 120971 $abc$40840$n3681
.sym 120972 $abc$40840$n3696
.sym 120973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 120975 $abc$40840$n3684
.sym 120976 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 120977 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120978 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120979 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120980 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 120981 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 120984 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120985 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120986 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 120987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 120988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 120989 $abc$40840$n3677_1
.sym 120991 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 120992 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 120995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 120996 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 120999 $abc$40840$n196
.sym 121003 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121004 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 121005 VexRiscv._zz_135_[22]
.sym 121007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[31]
.sym 121011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 121012 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 121013 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 121014 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 121015 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 121016 VexRiscv._zz_10_[1]
.sym 121017 VexRiscv._zz_10_[0]
.sym 121019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 121020 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 121021 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[26]
.sym 121022 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[27]
.sym 121023 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 121027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[30]
.sym 121031 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[29]
.sym 121032 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[29]
.sym 121033 VexRiscv._zz_190_
.sym 121034 $abc$40840$n235
.sym 121035 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[25]
.sym 121039 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 121043 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 121047 basesoc_vexriscv_dbus_adr[0]
.sym 121048 basesoc_vexriscv_ibus_adr[0]
.sym 121049 grant
.sym 121051 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 121055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 121059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 121063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[9]
.sym 121064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[9]
.sym 121065 VexRiscv._zz_190_
.sym 121066 $abc$40840$n235
.sym 121067 VexRiscv._zz_337_
.sym 121071 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[1]
.sym 121072 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 121073 VexRiscv._zz_192_
.sym 121075 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 121076 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[4]
.sym 121077 $abc$40840$n235
.sym 121078 VexRiscv._zz_192_
.sym 121079 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 121083 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 121084 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[6]
.sym 121085 $abc$40840$n235
.sym 121086 VexRiscv._zz_192_
.sym 121087 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 121091 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 121092 VexRiscv.CsrPlugin_mepc[11]
.sym 121093 $abc$40840$n5070_1
.sym 121094 $abc$40840$n5067_1
.sym 121095 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[21]
.sym 121099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[20]
.sym 121103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121104 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 121105 $abc$40840$n4014_1
.sym 121106 $abc$40840$n4005
.sym 121107 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[18]
.sym 121111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[15]
.sym 121115 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[23]
.sym 121119 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[22]
.sym 121123 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[24]
.sym 121127 $abc$40840$n5353_1
.sym 121128 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 121129 $abc$40840$n5337_1
.sym 121131 $abc$40840$n5365_1
.sym 121132 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 121133 $abc$40840$n5337_1
.sym 121135 $abc$40840$n4020_1
.sym 121136 $abc$40840$n4016_1
.sym 121137 $abc$40840$n4024_1
.sym 121138 VexRiscv.CsrPlugin_interrupt_valid
.sym 121139 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 121140 VexRiscv._zz_287_[2]
.sym 121141 $abc$40840$n4022_1
.sym 121142 $abc$40840$n4023
.sym 121143 $abc$40840$n4009
.sym 121144 $abc$40840$n4013
.sym 121145 $abc$40840$n4006_1
.sym 121146 $abc$40840$n4012_1
.sym 121147 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 121148 VexRiscv._zz_287_[3]
.sym 121149 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 121150 VexRiscv._zz_287_[4]
.sym 121151 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 121152 VexRiscv._zz_287_[3]
.sym 121153 VexRiscv._zz_287_[1]
.sym 121154 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 121155 VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE
.sym 121156 VexRiscv.execute_to_memory_REGFILE_WRITE_VALID
.sym 121157 VexRiscv.memory_arbitration_isValid
.sym 121159 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[1]
.sym 121163 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 121164 VexRiscv._zz_287_[2]
.sym 121165 $abc$40840$n4010_1
.sym 121166 $abc$40840$n4011
.sym 121167 VexRiscv._zz_287_[0]
.sym 121171 count[1]
.sym 121172 count[2]
.sym 121173 count[3]
.sym 121174 count[4]
.sym 121175 VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE
.sym 121179 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 121183 $abc$40840$n4021
.sym 121184 $abc$40840$n4013
.sym 121187 $abc$40840$n198
.sym 121192 count[0]
.sym 121196 count[1]
.sym 121197 $PACKER_VCC_NET
.sym 121200 count[2]
.sym 121201 $PACKER_VCC_NET
.sym 121202 $auto$alumacc.cc:474:replace_alu$4042.C[2]
.sym 121204 count[3]
.sym 121205 $PACKER_VCC_NET
.sym 121206 $auto$alumacc.cc:474:replace_alu$4042.C[3]
.sym 121208 count[4]
.sym 121209 $PACKER_VCC_NET
.sym 121210 $auto$alumacc.cc:474:replace_alu$4042.C[4]
.sym 121212 count[5]
.sym 121213 $PACKER_VCC_NET
.sym 121214 $auto$alumacc.cc:474:replace_alu$4042.C[5]
.sym 121216 count[6]
.sym 121217 $PACKER_VCC_NET
.sym 121218 $auto$alumacc.cc:474:replace_alu$4042.C[6]
.sym 121220 count[7]
.sym 121221 $PACKER_VCC_NET
.sym 121222 $auto$alumacc.cc:474:replace_alu$4042.C[7]
.sym 121224 count[8]
.sym 121225 $PACKER_VCC_NET
.sym 121226 $auto$alumacc.cc:474:replace_alu$4042.C[8]
.sym 121228 count[9]
.sym 121229 $PACKER_VCC_NET
.sym 121230 $auto$alumacc.cc:474:replace_alu$4042.C[9]
.sym 121232 count[10]
.sym 121233 $PACKER_VCC_NET
.sym 121234 $auto$alumacc.cc:474:replace_alu$4042.C[10]
.sym 121236 count[11]
.sym 121237 $PACKER_VCC_NET
.sym 121238 $auto$alumacc.cc:474:replace_alu$4042.C[11]
.sym 121240 count[12]
.sym 121241 $PACKER_VCC_NET
.sym 121242 $auto$alumacc.cc:474:replace_alu$4042.C[12]
.sym 121244 count[13]
.sym 121245 $PACKER_VCC_NET
.sym 121246 $auto$alumacc.cc:474:replace_alu$4042.C[13]
.sym 121248 count[14]
.sym 121249 $PACKER_VCC_NET
.sym 121250 $auto$alumacc.cc:474:replace_alu$4042.C[14]
.sym 121252 count[15]
.sym 121253 $PACKER_VCC_NET
.sym 121254 $auto$alumacc.cc:474:replace_alu$4042.C[15]
.sym 121256 count[16]
.sym 121257 $PACKER_VCC_NET
.sym 121258 $auto$alumacc.cc:474:replace_alu$4042.C[16]
.sym 121260 count[17]
.sym 121261 $PACKER_VCC_NET
.sym 121262 $auto$alumacc.cc:474:replace_alu$4042.C[17]
.sym 121264 count[18]
.sym 121265 $PACKER_VCC_NET
.sym 121266 $auto$alumacc.cc:474:replace_alu$4042.C[18]
.sym 121268 count[19]
.sym 121269 $PACKER_VCC_NET
.sym 121270 $auto$alumacc.cc:474:replace_alu$4042.C[19]
.sym 121271 VexRiscv._zz_36_[25]
.sym 121275 VexRiscv._zz_41_[26]
.sym 121279 $abc$40840$n202
.sym 121283 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 121284 VexRiscv._zz_287_[0]
.sym 121285 VexRiscv._zz_287_[1]
.sym 121286 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 121287 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 121288 VexRiscv.CsrPlugin_mepc[27]
.sym 121289 $abc$40840$n5070_1
.sym 121290 $abc$40840$n5067_1
.sym 121291 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 121292 VexRiscv.CsrPlugin_mepc[20]
.sym 121293 $abc$40840$n5070_1
.sym 121294 $abc$40840$n5067_1
.sym 121295 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 121299 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 121303 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 121307 VexRiscv._zz_334_
.sym 121311 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 121315 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 121319 VexRiscv.decode_to_execute_RS2[25]
.sym 121320 VexRiscv._zz_170_[1]
.sym 121321 $abc$40840$n5866_1
.sym 121323 VexRiscv.decode_to_execute_RS2[26]
.sym 121324 VexRiscv._zz_170_[1]
.sym 121325 $abc$40840$n5868_1
.sym 121327 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 121328 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[14]
.sym 121329 $abc$40840$n235
.sym 121330 VexRiscv._zz_192_
.sym 121331 VexRiscv._zz_129_[5]
.sym 121335 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 121336 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[28]
.sym 121337 $abc$40840$n235
.sym 121338 VexRiscv._zz_192_
.sym 121339 VexRiscv._zz_129_[7]
.sym 121340 VexRiscv.decode_to_execute_RS2[15]
.sym 121341 VexRiscv._zz_170_[0]
.sym 121342 VexRiscv._zz_170_[1]
.sym 121343 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[28]
.sym 121344 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[28]
.sym 121345 VexRiscv._zz_190_
.sym 121346 $abc$40840$n235
.sym 121347 VexRiscv.decode_to_execute_RS2[23]
.sym 121348 VexRiscv._zz_129_[7]
.sym 121349 VexRiscv._zz_170_[1]
.sym 121351 $abc$40840$n4580_1
.sym 121352 VexRiscv._zz_170_[0]
.sym 121353 VexRiscv._zz_170_[1]
.sym 121354 VexRiscv._zz_151_[11]
.sym 121355 $abc$40840$n4824
.sym 121356 VexRiscv._zz_170_[0]
.sym 121357 VexRiscv._zz_170_[1]
.sym 121358 VexRiscv._zz_151_[25]
.sym 121359 VexRiscv.CsrPlugin_mepc[7]
.sym 121360 VexRiscv.lastStagePc[7]
.sym 121361 $abc$40840$n2653
.sym 121363 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 121364 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[3]
.sym 121365 VexRiscv._zz_190_
.sym 121366 $abc$40840$n235
.sym 121367 VexRiscv._zz_36_[14]
.sym 121371 $abc$40840$n3925
.sym 121372 $abc$40840$n4523
.sym 121375 $abc$40840$n2658
.sym 121376 $abc$40840$n3951
.sym 121377 $abc$40840$n4980
.sym 121379 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 121383 VexRiscv.CsrPlugin_mtval[26]
.sym 121384 $abc$40840$n4466_1
.sym 121385 $abc$40840$n4842
.sym 121387 $abc$40840$n4841
.sym 121388 VexRiscv._zz_170_[0]
.sym 121389 VexRiscv._zz_170_[1]
.sym 121390 VexRiscv._zz_151_[26]
.sym 121391 VexRiscv.CsrPlugin_mip_MEIP
.sym 121392 VexRiscv.CsrPlugin_mie_MEIE
.sym 121395 $abc$40840$n3998
.sym 121396 $abc$40840$n3951
.sym 121399 VexRiscv.CsrPlugin_mtval[11]
.sym 121400 $abc$40840$n4466_1
.sym 121401 $abc$40840$n4581_1
.sym 121402 $abc$40840$n4583_1
.sym 121403 VexRiscv.CsrPlugin_mip_MEIP
.sym 121404 $abc$40840$n297
.sym 121405 $abc$40840$n4582_1
.sym 121407 VexRiscv.CsrPlugin_mepc[20]
.sym 121408 $abc$40840$n4464
.sym 121409 $abc$40840$n3920
.sym 121410 VexRiscv._zz_200_[20]
.sym 121411 VexRiscv.CsrPlugin_mie_MEIE
.sym 121412 $abc$40840$n3928
.sym 121413 $abc$40840$n3920
.sym 121414 VexRiscv._zz_200_[11]
.sym 121415 $abc$40840$n4401_1
.sym 121416 VexRiscv._zz_170_[0]
.sym 121417 VexRiscv._zz_170_[1]
.sym 121418 VexRiscv._zz_151_[2]
.sym 121419 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[8]
.sym 121420 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[8]
.sym 121421 VexRiscv._zz_190_
.sym 121422 $abc$40840$n235
.sym 121423 VexRiscv._zz_286_[9]
.sym 121427 VexRiscv._zz_41_[23]
.sym 121431 VexRiscv._zz_41_[11]
.sym 121435 VexRiscv._zz_36_[2]
.sym 121439 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 121440 $abc$40840$n4353
.sym 121441 $abc$40840$n4402_1
.sym 121443 VexRiscv._zz_41_[27]
.sym 121447 $abc$40840$n4425
.sym 121448 $abc$40840$n4426_1
.sym 121451 VexRiscv._zz_286_[3]
.sym 121452 VexRiscv._zz_286_[2]
.sym 121453 $abc$40840$n3656_1
.sym 121455 $abc$40840$n4776_1
.sym 121456 VexRiscv._zz_170_[0]
.sym 121457 VexRiscv._zz_170_[1]
.sym 121458 VexRiscv._zz_151_[22]
.sym 121459 VexRiscv._zz_286_[2]
.sym 121460 VexRiscv._zz_286_[3]
.sym 121463 $abc$40840$n3655_1
.sym 121464 $abc$40840$n3658_1
.sym 121465 $abc$40840$n3929
.sym 121467 $abc$40840$n5409_1
.sym 121468 $abc$40840$n5410_1
.sym 121471 VexRiscv.CsrPlugin_mtval[3]
.sym 121472 $abc$40840$n4358_1
.sym 121473 $abc$40840$n4353
.sym 121474 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 121475 $abc$40840$n5424_1
.sym 121476 $abc$40840$n5425_1
.sym 121479 $abc$40840$n4048_1
.sym 121480 $abc$40840$n3925
.sym 121483 VexRiscv._zz_286_[1]
.sym 121484 $abc$40840$n3929
.sym 121485 VexRiscv._zz_286_[0]
.sym 121486 $abc$40840$n3655_1
.sym 121487 $abc$40840$n3657_1
.sym 121488 $abc$40840$n3656_1
.sym 121489 $abc$40840$n3922
.sym 121491 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 121495 $abc$40840$n4632_1
.sym 121496 VexRiscv._zz_170_[0]
.sym 121497 VexRiscv._zz_170_[1]
.sym 121498 VexRiscv._zz_151_[14]
.sym 121499 $abc$40840$n3658_1
.sym 121500 $abc$40840$n3656_1
.sym 121501 $abc$40840$n3922
.sym 121502 $abc$40840$n3929
.sym 121503 VexRiscv.CsrPlugin_mtval[22]
.sym 121504 $abc$40840$n4466_1
.sym 121505 $abc$40840$n4777_1
.sym 121507 $abc$40840$n3655_1
.sym 121508 $abc$40840$n3657_1
.sym 121509 $abc$40840$n3658_1
.sym 121511 $abc$40840$n4465_1
.sym 121512 VexRiscv._zz_286_[0]
.sym 121513 VexRiscv._zz_286_[1]
.sym 121515 $abc$40840$n4921_1
.sym 121516 VexRiscv._zz_170_[0]
.sym 121517 VexRiscv._zz_170_[1]
.sym 121518 VexRiscv._zz_151_[31]
.sym 121519 $abc$40840$n3920
.sym 121520 $abc$40840$n3925
.sym 121521 $abc$40840$n4980
.sym 121523 VexRiscv._zz_36_[4]
.sym 121527 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121528 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 121529 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 121535 VexRiscv._zz_286_[1]
.sym 121536 VexRiscv._zz_286_[0]
.sym 121537 $abc$40840$n4465_1
.sym 121539 VexRiscv.CsrPlugin_mepc[22]
.sym 121540 $abc$40840$n4464
.sym 121541 $abc$40840$n3920
.sym 121542 VexRiscv._zz_200_[22]
.sym 121543 VexRiscv.execute_CsrPlugin_writeData[5]
.sym 121547 VexRiscv._zz_334_
.sym 121551 VexRiscv.execute_CsrPlugin_writeData[8]
.sym 121555 VexRiscv.CsrPlugin_mtval[5]
.sym 121556 $abc$40840$n4466_1
.sym 121557 $abc$40840$n4477_1
.sym 121559 VexRiscv.CsrPlugin_mepc[7]
.sym 121560 $abc$40840$n4464
.sym 121561 $abc$40840$n3920
.sym 121562 VexRiscv._zz_200_[7]
.sym 121563 VexRiscv.execute_CsrPlugin_writeData[4]
.sym 121567 VexRiscv.CsrPlugin_mepc[5]
.sym 121568 $abc$40840$n4464
.sym 121569 $abc$40840$n3920
.sym 121570 VexRiscv._zz_200_[5]
.sym 121571 VexRiscv.CsrPlugin_mepc[8]
.sym 121572 $abc$40840$n4464
.sym 121573 $abc$40840$n3920
.sym 121574 VexRiscv._zz_200_[8]
.sym 121575 $abc$40840$n4858_1
.sym 121576 VexRiscv._zz_170_[0]
.sym 121577 VexRiscv._zz_170_[1]
.sym 121578 VexRiscv._zz_151_[27]
.sym 121587 VexRiscv.execute_CsrPlugin_writeData[13]
.sym 121591 $abc$40840$n4464
.sym 121592 $abc$40840$n3925
.sym 121595 VexRiscv.CsrPlugin_mtval[27]
.sym 121596 $abc$40840$n4466_1
.sym 121597 $abc$40840$n4859_1
.sym 121599 VexRiscv.CsrPlugin_mepc[27]
.sym 121600 $abc$40840$n4464
.sym 121601 $abc$40840$n3920
.sym 121602 VexRiscv._zz_200_[27]
.sym 121603 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 121615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 121639 $abc$40840$n5880_1
.sym 121640 array_muxed1[17]
.sym 121643 $abc$40840$n5880_1
.sym 121644 array_muxed1[16]
.sym 121647 $abc$40840$n5880_1
.sym 121648 array_muxed1[27]
.sym 121651 $abc$40840$n5880_1
.sym 121652 array_muxed1[25]
.sym 121655 $abc$40840$n5880_1
.sym 121656 array_muxed1[16]
.sym 121659 $abc$40840$n5880_1
.sym 121660 array_muxed1[25]
.sym 121663 $abc$40840$n5880_1
.sym 121664 array_muxed1[27]
.sym 121667 $abc$40840$n5880_1
.sym 121668 array_muxed1[17]
.sym 121675 user_btn1
.sym 121676 $abc$40840$n6766
.sym 121684 waittimer1_count[0]
.sym 121686 $PACKER_VCC_NET
.sym 121687 csrbankarray_csrbank3_bitbang0_w[2]
.sym 121688 $abc$40840$n188
.sym 121689 csrbankarray_csrbank3_bitbang_en0_w
.sym 121691 user_btn1
.sym 121692 $abc$40840$n6782
.sym 121719 $abc$40840$n2301
.sym 121720 $abc$40840$n7105
.sym 121727 $abc$40840$n2301
.sym 121728 $abc$40840$n7101
.sym 121732 $PACKER_VCC_NET
.sym 121733 basesoc_uart_phy_tx_bitcount[0]
.sym 121755 spiflash_miso
.sym 121767 sys_rst
.sym 121768 $abc$40840$n3779_1
.sym 121771 basesoc_uart_phy_rx_bitcount[0]
.sym 121772 basesoc_uart_phy_rx_busy
.sym 121773 $abc$40840$n3779_1
.sym 121774 sys_rst
.sym 121776 $PACKER_VCC_NET
.sym 121777 basesoc_uart_phy_rx_bitcount[0]
.sym 121783 basesoc_uart_phy_rx_busy
.sym 121784 $abc$40840$n7032
.sym 121787 basesoc_uart_phy_rx_busy
.sym 121788 $abc$40840$n7026
.sym 121795 basesoc_uart_phy_rx_busy
.sym 121796 $abc$40840$n7030
.sym 121800 basesoc_uart_phy_rx_bitcount[0]
.sym 121805 basesoc_uart_phy_rx_bitcount[1]
.sym 121809 basesoc_uart_phy_rx_bitcount[2]
.sym 121810 $auto$alumacc.cc:474:replace_alu$4018.C[2]
.sym 121813 basesoc_uart_phy_rx_bitcount[3]
.sym 121814 $auto$alumacc.cc:474:replace_alu$4018.C[3]
.sym 121815 basesoc_uart_phy_rx_bitcount[0]
.sym 121816 basesoc_uart_phy_rx_bitcount[1]
.sym 121817 basesoc_uart_phy_rx_bitcount[2]
.sym 121818 basesoc_uart_phy_rx_bitcount[3]
.sym 121819 basesoc_dat_w[3]
.sym 121827 basesoc_uart_phy_rx_bitcount[1]
.sym 121828 basesoc_uart_phy_rx_bitcount[2]
.sym 121829 basesoc_uart_phy_rx_bitcount[0]
.sym 121830 basesoc_uart_phy_rx_bitcount[3]
.sym 121832 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 121837 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 121841 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 121842 $auto$alumacc.cc:474:replace_alu$4114.C[2]
.sym 121845 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 121846 $auto$alumacc.cc:474:replace_alu$4114.C[3]
.sym 121849 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 121850 $auto$alumacc.cc:474:replace_alu$4114.C[4]
.sym 121853 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 121854 $auto$alumacc.cc:474:replace_alu$4114.C[5]
.sym 121857 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 121858 $auto$alumacc.cc:474:replace_alu$4114.C[6]
.sym 121860 $PACKER_VCC_NET
.sym 121861 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 121863 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 121864 basesoc_vexriscv_ibus_adr[7]
.sym 121865 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 121871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[15]
.sym 121875 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 121876 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 121877 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 121879 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 121880 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 121887 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[6]
.sym 121891 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[19]
.sym 121895 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[13]
.sym 121903 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[12]
.sym 121907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 121908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121911 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 121912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 121913 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 121914 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 121915 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[0]
.sym 121919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[3]
.sym 121923 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 121924 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 121925 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 121927 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 121928 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 121929 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 121931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[6]
.sym 121935 $abc$40840$n3960
.sym 121936 $abc$40840$n3978
.sym 121937 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 121938 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[4]
.sym 121943 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121944 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 121945 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 121947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 121948 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 121949 $abc$40840$n3960
.sym 121950 $abc$40840$n3961
.sym 121951 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[5]
.sym 121955 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[14]
.sym 121959 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 121963 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 121964 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 121965 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 121966 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[1]
.sym 121967 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 121968 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 121969 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 121970 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121971 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 121972 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 121973 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 121974 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121975 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 121979 $abc$40840$n3974
.sym 121980 $abc$40840$n3975
.sym 121983 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 121984 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 121985 $abc$40840$n3960
.sym 121986 $abc$40840$n3967
.sym 121987 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 121988 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 121989 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 121991 $abc$40840$n229
.sym 121992 $abc$40840$n3969
.sym 121993 $abc$40840$n3971
.sym 121994 $abc$40840$n3973
.sym 121995 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 121996 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[6]
.sym 121997 VexRiscv._zz_190_
.sym 121998 $abc$40840$n235
.sym 121999 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[2]
.sym 122003 VexRiscv.decode_to_execute_RS2[29]
.sym 122004 VexRiscv._zz_170_[1]
.sym 122005 $abc$40840$n5874_1
.sym 122007 VexRiscv.decode_to_execute_RS2[30]
.sym 122008 VexRiscv._zz_170_[1]
.sym 122009 $abc$40840$n5876_1
.sym 122011 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 122012 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[24]
.sym 122013 VexRiscv._zz_190_
.sym 122014 $abc$40840$n235
.sym 122015 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 122016 basesoc_vexriscv_ibus_adr[4]
.sym 122017 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 122019 VexRiscv._zz_190_
.sym 122020 $abc$40840$n235
.sym 122023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 122024 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 122025 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 122026 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 122027 $abc$40840$n5412_1
.sym 122028 $abc$40840$n5413_1
.sym 122031 $abc$40840$n5487_1
.sym 122032 $abc$40840$n5488
.sym 122035 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122036 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[4]
.sym 122037 VexRiscv._zz_190_
.sym 122038 $abc$40840$n235
.sym 122039 $abc$40840$n3972
.sym 122040 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122043 $abc$40840$n5418_1
.sym 122044 $abc$40840$n5419_1
.sym 122047 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 122048 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 122049 $abc$40840$n3970
.sym 122050 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 122051 $abc$40840$n5472_1
.sym 122052 $abc$40840$n5473_1
.sym 122055 VexRiscv.CsrPlugin_mepc[8]
.sym 122056 VexRiscv.lastStagePc[8]
.sym 122057 $abc$40840$n2653
.sym 122059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[19]
.sym 122063 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 122064 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[25]
.sym 122065 VexRiscv._zz_190_
.sym 122066 $abc$40840$n235
.sym 122067 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 122068 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[29]
.sym 122069 $abc$40840$n235
.sym 122070 VexRiscv._zz_192_
.sym 122071 VexRiscv.decode_to_execute_RS2[14]
.sym 122072 VexRiscv._zz_129_[6]
.sym 122073 VexRiscv._zz_170_[1]
.sym 122074 VexRiscv._zz_170_[0]
.sym 122075 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 122076 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 122077 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 122078 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 122079 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 122083 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 122084 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[31]
.sym 122085 $abc$40840$n235
.sym 122086 VexRiscv._zz_192_
.sym 122087 $abc$40840$n4017
.sym 122088 $abc$40840$n4012_1
.sym 122091 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[21]
.sym 122092 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 122093 $abc$40840$n4018_1
.sym 122094 $abc$40840$n4019
.sym 122095 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 122096 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 122097 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[24]
.sym 122098 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 122099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_data[17]
.sym 122103 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[17]
.sym 122104 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 122105 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[19]
.sym 122106 VexRiscv.execute_to_memory_INSTRUCTION[11]
.sym 122107 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[15]
.sym 122108 VexRiscv.execute_to_memory_INSTRUCTION[7]
.sym 122109 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[18]
.sym 122110 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 122111 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 122112 VexRiscv.execute_to_memory_INSTRUCTION[9]
.sym 122113 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 122114 VexRiscv.execute_to_memory_INSTRUCTION[10]
.sym 122115 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[16]
.sym 122116 VexRiscv.execute_to_memory_INSTRUCTION[8]
.sym 122117 $abc$40840$n4007
.sym 122118 $abc$40840$n4008_1
.sym 122119 VexRiscv._zz_287_[3]
.sym 122123 VexRiscv._zz_287_[1]
.sym 122127 VexRiscv._zz_287_[4]
.sym 122131 VexRiscv._zz_287_[2]
.sym 122135 VexRiscv.memory_arbitration_isValid
.sym 122136 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 122137 VexRiscv.execute_to_memory_ALIGNEMENT_FAULT
.sym 122139 VexRiscv.dBus_cmd_payload_wr
.sym 122143 VexRiscv._zz_90_
.sym 122147 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 122148 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[23]
.sym 122149 $abc$40840$n235
.sym 122150 VexRiscv._zz_192_
.sym 122151 $abc$40840$n3610
.sym 122152 count[0]
.sym 122155 count[1]
.sym 122156 $abc$40840$n3611
.sym 122159 sys_rst
.sym 122160 $abc$40840$n3611
.sym 122163 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 122164 VexRiscv.memory_arbitration_isValid
.sym 122165 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 122171 $abc$40840$n194
.sym 122175 $abc$40840$n200
.sym 122179 VexRiscv.decode_to_execute_RS2[13]
.sym 122180 VexRiscv._zz_129_[5]
.sym 122181 VexRiscv._zz_170_[1]
.sym 122182 VexRiscv._zz_170_[0]
.sym 122183 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122184 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122187 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 122188 VexRiscv.CsrPlugin_mepc[16]
.sym 122189 $abc$40840$n5070_1
.sym 122190 $abc$40840$n5067_1
.sym 122191 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 122192 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[5]
.sym 122193 $abc$40840$n235
.sym 122194 VexRiscv._zz_192_
.sym 122195 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 122196 VexRiscv.CsrPlugin_mepc[26]
.sym 122197 $abc$40840$n5070_1
.sym 122198 $abc$40840$n5067_1
.sym 122199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122200 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122201 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 122202 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 122203 $abc$40840$n3704
.sym 122204 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122205 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122206 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 122207 basesoc_dat_w[4]
.sym 122211 basesoc_dat_w[7]
.sym 122215 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 122216 $abc$40840$n3686
.sym 122217 $abc$40840$n3687
.sym 122218 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 122219 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122220 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[5]
.sym 122221 VexRiscv._zz_190_
.sym 122222 $abc$40840$n235
.sym 122223 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 122227 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 122231 VexRiscv.CsrPlugin_mepc[16]
.sym 122232 VexRiscv.lastStagePc[16]
.sym 122233 $abc$40840$n2653
.sym 122235 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 122239 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122240 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122243 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 122247 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[25]
.sym 122248 $abc$40840$n3691_1
.sym 122249 $abc$40840$n3687
.sym 122250 $abc$40840$n3690
.sym 122251 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 122252 VexRiscv.CsrPlugin_mepc[12]
.sym 122253 $abc$40840$n5070_1
.sym 122254 $abc$40840$n5067_1
.sym 122255 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[2]
.sym 122256 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 122259 $abc$40840$n3690
.sym 122260 $abc$40840$n3691_1
.sym 122261 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 122263 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122264 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122267 $abc$40840$n3690
.sym 122268 VexRiscv._zz_135_[3]
.sym 122271 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122272 VexRiscv._zz_135_[22]
.sym 122273 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122275 $abc$40840$n3684
.sym 122276 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122277 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122278 $abc$40840$n3702
.sym 122279 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[20]
.sym 122280 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[20]
.sym 122281 VexRiscv._zz_190_
.sym 122282 $abc$40840$n235
.sym 122283 $abc$40840$n5442_1
.sym 122284 $abc$40840$n5443_1
.sym 122287 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122288 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[14]
.sym 122289 VexRiscv._zz_190_
.sym 122290 $abc$40840$n235
.sym 122291 $abc$40840$n5460_1
.sym 122292 $abc$40840$n5461_1
.sym 122295 $abc$40840$n5484_1
.sym 122296 $abc$40840$n5485
.sym 122299 $abc$40840$n233
.sym 122300 $abc$40840$n3932
.sym 122303 VexRiscv.CsrPlugin_mepc[25]
.sym 122304 VexRiscv.lastStagePc[25]
.sym 122305 $abc$40840$n2653
.sym 122307 VexRiscv.decode_to_execute_RS2[15]
.sym 122308 VexRiscv._zz_129_[7]
.sym 122309 VexRiscv._zz_170_[1]
.sym 122310 VexRiscv._zz_170_[0]
.sym 122311 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 122312 $abc$40840$n6649
.sym 122313 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122315 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 122316 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 122317 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 122318 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 122319 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122320 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122321 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122323 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 122324 $abc$40840$n6655
.sym 122325 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122327 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 122331 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 122332 $abc$40840$n6657_1
.sym 122333 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122335 VexRiscv._zz_10_[1]
.sym 122339 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 122340 $abc$40840$n6651_1
.sym 122341 VexRiscv.execute_LightShifterPlugin_isActive
.sym 122343 VexRiscv._zz_337_
.sym 122347 VexRiscv.execute_CsrPlugin_writeData[25]
.sym 122351 $abc$40840$n4358_1
.sym 122352 VexRiscv.CsrPlugin_mtval[25]
.sym 122353 $abc$40840$n4357
.sym 122354 VexRiscv.CsrPlugin_mepc[25]
.sym 122355 $abc$40840$n4523
.sym 122356 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 122357 $abc$40840$n4464
.sym 122358 VexRiscv.CsrPlugin_mepc[11]
.sym 122359 VexRiscv.CsrPlugin_mepc[26]
.sym 122360 $abc$40840$n4464
.sym 122361 $abc$40840$n3920
.sym 122362 VexRiscv._zz_200_[26]
.sym 122363 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 122367 $abc$40840$n4358_1
.sym 122368 VexRiscv.CsrPlugin_mtval[2]
.sym 122369 $abc$40840$n4357
.sym 122370 VexRiscv.CsrPlugin_mepc[2]
.sym 122371 VexRiscv._zz_200_[25]
.sym 122372 $abc$40840$n4350
.sym 122373 $abc$40840$n4825_1
.sym 122375 $abc$40840$n4354
.sym 122376 VexRiscv._zz_286_[0]
.sym 122377 VexRiscv._zz_286_[1]
.sym 122379 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 122383 VexRiscv._zz_286_[1]
.sym 122384 VexRiscv._zz_286_[0]
.sym 122385 $abc$40840$n4354
.sym 122387 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 122391 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 122395 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 122399 VexRiscv._zz_200_[2]
.sym 122400 $abc$40840$n4350
.sym 122401 $abc$40840$n4403_1
.sym 122403 VexRiscv._zz_286_[0]
.sym 122404 $abc$40840$n4354
.sym 122405 VexRiscv._zz_286_[1]
.sym 122407 VexRiscv._zz_286_[0]
.sym 122408 VexRiscv._zz_286_[1]
.sym 122411 $abc$40840$n2653
.sym 122412 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 122415 VexRiscv.CsrPlugin_mepc[14]
.sym 122416 $abc$40840$n4357
.sym 122417 $abc$40840$n4350
.sym 122418 VexRiscv._zz_200_[14]
.sym 122419 VexRiscv.CsrPlugin_mtval[14]
.sym 122420 $abc$40840$n4358_1
.sym 122421 $abc$40840$n4633_1
.sym 122423 VexRiscv._zz_286_[10]
.sym 122424 VexRiscv._zz_152_
.sym 122425 VexRiscv._zz_286_[8]
.sym 122426 VexRiscv._zz_286_[9]
.sym 122427 $abc$40840$n3657_1
.sym 122428 $abc$40840$n3656_1
.sym 122429 $abc$40840$n3922
.sym 122431 $abc$40840$n3921
.sym 122432 $abc$40840$n4352_1
.sym 122433 VexRiscv._zz_152_
.sym 122435 $abc$40840$n5328_1
.sym 122436 $abc$40840$n5070_1
.sym 122437 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 122438 $abc$40840$n5322_1
.sym 122439 VexRiscv.CsrPlugin_mtval[28]
.sym 122440 $abc$40840$n4466_1
.sym 122441 $abc$40840$n4875_1
.sym 122443 $abc$40840$n3924
.sym 122444 $abc$40840$n3658_1
.sym 122445 VexRiscv._zz_286_[7]
.sym 122447 $abc$40840$n3922
.sym 122448 VexRiscv._zz_286_[8]
.sym 122449 VexRiscv._zz_286_[9]
.sym 122451 basesoc_dat_w[3]
.sym 122455 $abc$40840$n4874
.sym 122456 VexRiscv._zz_170_[0]
.sym 122457 VexRiscv._zz_170_[1]
.sym 122458 VexRiscv._zz_151_[28]
.sym 122459 basesoc_dat_w[5]
.sym 122463 $abc$40840$n3658_1
.sym 122464 VexRiscv._zz_286_[7]
.sym 122465 VexRiscv._zz_152_
.sym 122467 $abc$40840$n4039
.sym 122468 VexRiscv._zz_319_
.sym 122469 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 122471 VexRiscv._zz_200_[31]
.sym 122472 $abc$40840$n4350
.sym 122473 $abc$40840$n4922
.sym 122475 VexRiscv.execute_CsrPlugin_writeData[22]
.sym 122479 $abc$40840$n4523
.sym 122480 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 122481 $abc$40840$n4464
.sym 122482 VexRiscv.CsrPlugin_mepc[12]
.sym 122483 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 122487 VexRiscv.execute_CsrPlugin_writeData[14]
.sym 122491 VexRiscv._zz_286_[10]
.sym 122492 $abc$40840$n3923
.sym 122493 $abc$40840$n3924
.sym 122494 $abc$40840$n3921
.sym 122495 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 122499 $abc$40840$n4599_1
.sym 122500 VexRiscv._zz_170_[0]
.sym 122501 VexRiscv._zz_170_[1]
.sym 122502 VexRiscv._zz_151_[12]
.sym 122503 VexRiscv.CsrPlugin_mtval[12]
.sym 122504 $abc$40840$n4466_1
.sym 122505 $abc$40840$n4600_1
.sym 122507 VexRiscv._zz_200_[12]
.sym 122508 $abc$40840$n3920
.sym 122509 $abc$40840$n4601_1
.sym 122511 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 122515 VexRiscv.CsrPlugin_mepc[30]
.sym 122516 $abc$40840$n4464
.sym 122517 $abc$40840$n3920
.sym 122518 VexRiscv._zz_200_[30]
.sym 122519 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 122531 VexRiscv.CsrPlugin_mtval[30]
.sym 122532 $abc$40840$n4466_1
.sym 122533 $abc$40840$n4907_1
.sym 122535 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 122543 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 122547 VexRiscv.CsrPlugin_mepc[31]
.sym 122548 VexRiscv.lastStagePc[31]
.sym 122549 $abc$40840$n2653
.sym 122563 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 122571 VexRiscv._zz_41_[2]
.sym 122599 spram_dataout11[9]
.sym 122600 spram_dataout01[9]
.sym 122601 $abc$40840$n5880_1
.sym 122602 slave_sel_r[2]
.sym 122603 spram_dataout11[5]
.sym 122604 spram_dataout01[5]
.sym 122605 $abc$40840$n5880_1
.sym 122606 slave_sel_r[2]
.sym 122607 spram_dataout11[10]
.sym 122608 spram_dataout01[10]
.sym 122609 $abc$40840$n5880_1
.sym 122610 slave_sel_r[2]
.sym 122611 spram_dataout11[15]
.sym 122612 spram_dataout01[15]
.sym 122613 $abc$40840$n5880_1
.sym 122614 slave_sel_r[2]
.sym 122615 $abc$40840$n5880_1
.sym 122616 array_muxed1[28]
.sym 122619 $abc$40840$n5880_1
.sym 122620 array_muxed1[28]
.sym 122623 spram_dataout11[0]
.sym 122624 spram_dataout01[0]
.sym 122625 $abc$40840$n5880_1
.sym 122626 slave_sel_r[2]
.sym 122627 spram_dataout11[14]
.sym 122628 spram_dataout01[14]
.sym 122629 $abc$40840$n5880_1
.sym 122630 slave_sel_r[2]
.sym 122631 $abc$40840$n6347_1
.sym 122632 $abc$40840$n5880_1
.sym 122635 $abc$40840$n5880_1
.sym 122636 array_muxed1[23]
.sym 122639 $abc$40840$n6347_1
.sym 122640 $abc$40840$n5880_1
.sym 122643 $abc$40840$n5880_1
.sym 122644 array_muxed1[26]
.sym 122647 $abc$40840$n5880_1
.sym 122648 array_muxed1[26]
.sym 122651 $abc$40840$n5880_1
.sym 122652 array_muxed1[30]
.sym 122655 $abc$40840$n5880_1
.sym 122656 array_muxed1[23]
.sym 122659 $abc$40840$n5880_1
.sym 122660 array_muxed1[30]
.sym 122675 $abc$40840$n5880_1
.sym 122676 array_muxed1[18]
.sym 122687 VexRiscv._zz_170_[0]
.sym 122691 $abc$40840$n5880_1
.sym 122692 array_muxed1[18]
.sym 122699 spiflash_bus_dat_r[17]
.sym 122700 slave_sel_r[1]
.sym 122701 $abc$40840$n6496
.sym 122715 spiflash_bus_dat_r[21]
.sym 122716 slave_sel_r[1]
.sym 122717 $abc$40840$n6504
.sym 122735 basesoc_uart_phy_rx_bitcount[1]
.sym 122736 basesoc_uart_phy_rx_busy
.sym 122771 $abc$40840$n57
.sym 122795 basesoc_ctrl_bus_errors[0]
.sym 122796 sys_rst
.sym 122797 $abc$40840$n2271
.sym 122803 $abc$40840$n3895_1
.sym 122804 $abc$40840$n57
.sym 122816 $PACKER_VCC_NET
.sym 122817 basesoc_ctrl_bus_errors[0]
.sym 122839 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 122855 $abc$40840$n3985
.sym 122856 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122859 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122860 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122861 $abc$40840$n3684
.sym 122862 $abc$40840$n3987
.sym 122867 VexRiscv._zz_35_[5]
.sym 122871 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122872 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122873 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[13]
.sym 122874 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122875 VexRiscv.execute_to_memory_INSTRUCTION[28]
.sym 122879 $abc$40840$n3984
.sym 122880 $abc$40840$n3980
.sym 122881 $abc$40840$n3986
.sym 122882 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122887 $abc$40840$n190
.sym 122888 $abc$40840$n192
.sym 122889 $abc$40840$n194
.sym 122890 $abc$40840$n196
.sym 122891 $abc$40840$n3684
.sym 122892 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122893 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122894 $abc$40840$n3964
.sym 122895 VexRiscv.decode_to_execute_RS2[28]
.sym 122896 VexRiscv._zz_170_[1]
.sym 122897 $abc$40840$n5872_1
.sym 122899 VexRiscv.decode_to_execute_RS2[12]
.sym 122900 VexRiscv._zz_129_[4]
.sym 122901 VexRiscv._zz_170_[1]
.sym 122902 VexRiscv._zz_170_[0]
.sym 122903 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122904 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122905 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122906 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[3]
.sym 122907 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 122908 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122909 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[14]
.sym 122910 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122911 $abc$40840$n3959
.sym 122912 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[4]
.sym 122913 $abc$40840$n3964
.sym 122914 $abc$40840$n6661
.sym 122915 $abc$40840$n3985
.sym 122916 $abc$40840$n6658
.sym 122917 $abc$40840$n3983
.sym 122918 $abc$40840$n3681
.sym 122919 $abc$40840$n3965
.sym 122920 $abc$40840$n3968
.sym 122921 $abc$40840$n6662_1
.sym 122922 $abc$40840$n6666_1
.sym 122923 sys_rst
.sym 122924 $abc$40840$n6763
.sym 122925 user_btn2
.sym 122927 sys_rst
.sym 122928 $abc$40840$n6745
.sym 122929 user_btn2
.sym 122935 $abc$40840$n6665_1
.sym 122936 $abc$40840$n6664_1
.sym 122937 $abc$40840$n3980
.sym 122939 $abc$40840$n6663_1
.sym 122940 $abc$40840$n3992
.sym 122941 $abc$40840$n6659_1
.sym 122942 $abc$40840$n3990
.sym 122943 $abc$40840$n192
.sym 122947 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[5]
.sym 122948 $abc$40840$n3966
.sym 122949 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[6]
.sym 122950 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 122959 VexRiscv.CsrPlugin_mepc[28]
.sym 122960 VexRiscv.lastStagePc[28]
.sym 122961 $abc$40840$n2653
.sym 122963 $abc$40840$n5393_1
.sym 122964 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 122965 $abc$40840$n5337_1
.sym 122979 $abc$40840$n5359_1
.sym 122980 VexRiscv._zz_337_
.sym 122981 $abc$40840$n5337_1
.sym 122983 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 122987 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 122991 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 122995 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 122999 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 123003 $abc$40840$n190
.sym 123007 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 123011 VexRiscv.CsrPlugin_mepc[11]
.sym 123012 VexRiscv.lastStagePc[11]
.sym 123013 $abc$40840$n2653
.sym 123015 $abc$40840$n5490_1
.sym 123016 $abc$40840$n5491
.sym 123019 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[30]
.sym 123020 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[30]
.sym 123021 VexRiscv._zz_190_
.sym 123022 $abc$40840$n235
.sym 123023 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[31]
.sym 123024 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[31]
.sym 123025 VexRiscv._zz_190_
.sym 123026 $abc$40840$n235
.sym 123027 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 123028 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 123029 $abc$40840$n3648_1
.sym 123030 $abc$40840$n3647_1
.sym 123031 $abc$40840$n5469_1
.sym 123032 $abc$40840$n5470_1
.sym 123035 $abc$40840$n5493_1
.sym 123036 $abc$40840$n5494
.sym 123039 $abc$40840$n5475_1
.sym 123040 $abc$40840$n5476
.sym 123043 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[23]
.sym 123044 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[23]
.sym 123045 VexRiscv._zz_190_
.sym 123046 $abc$40840$n235
.sym 123047 VexRiscv.lastStageIsFiring
.sym 123048 VexRiscv._zz_29_
.sym 123049 VexRiscv._zz_236_[1]
.sym 123050 VexRiscv._zz_236_[0]
.sym 123051 basesoc_vexriscv_ibus_adr[12]
.sym 123052 basesoc_vexriscv_dbus_adr[12]
.sym 123053 grant
.sym 123063 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 123064 VexRiscv.CsrPlugin_mepc[6]
.sym 123065 $abc$40840$n5070_1
.sym 123066 $abc$40840$n5067_1
.sym 123067 VexRiscv._zz_286_[8]
.sym 123071 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 123072 VexRiscv.CsrPlugin_mepc[28]
.sym 123073 $abc$40840$n5070_1
.sym 123074 $abc$40840$n5067_1
.sym 123075 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 123076 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[25]
.sym 123077 $abc$40840$n235
.sym 123078 VexRiscv._zz_192_
.sym 123079 $abc$40840$n6695
.sym 123080 $abc$40840$n3610
.sym 123083 $abc$40840$n6687
.sym 123084 $abc$40840$n3610
.sym 123087 $abc$40840$n3608
.sym 123088 $abc$40840$n3606_1
.sym 123089 sys_rst
.sym 123091 spiflash_counter[5]
.sym 123092 spiflash_counter[4]
.sym 123093 $abc$40840$n3606_1
.sym 123094 $abc$40840$n3901_1
.sym 123095 spiflash_counter[6]
.sym 123096 spiflash_counter[7]
.sym 123099 spiflash_counter[5]
.sym 123100 $abc$40840$n3901_1
.sym 123101 $abc$40840$n3606_1
.sym 123102 spiflash_counter[4]
.sym 123103 spiflash_counter[5]
.sym 123104 spiflash_counter[6]
.sym 123105 spiflash_counter[4]
.sym 123106 spiflash_counter[7]
.sym 123107 spiflash_counter[0]
.sym 123108 $abc$40840$n3607
.sym 123111 $abc$40840$n3608
.sym 123112 spiflash_counter[0]
.sym 123115 $abc$40840$n3895_1
.sym 123116 sys_rst
.sym 123117 spiflash_counter[0]
.sym 123119 spiflash_counter[2]
.sym 123120 spiflash_counter[3]
.sym 123121 $abc$40840$n3890_1
.sym 123122 spiflash_counter[1]
.sym 123123 $abc$40840$n3900_1
.sym 123124 spiflash_counter[1]
.sym 123127 $abc$40840$n3896_1
.sym 123128 sys_rst
.sym 123129 $abc$40840$n3900_1
.sym 123131 $abc$40840$n3900_1
.sym 123132 $abc$40840$n6115
.sym 123135 $abc$40840$n3890_1
.sym 123136 $abc$40840$n3607
.sym 123139 spiflash_counter[1]
.sym 123140 spiflash_counter[2]
.sym 123141 spiflash_counter[3]
.sym 123143 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 123147 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 123151 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 123155 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 123159 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 123163 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 123164 VexRiscv.CsrPlugin_mepc[23]
.sym 123165 $abc$40840$n5070_1
.sym 123166 $abc$40840$n5067_1
.sym 123167 VexRiscv.CsrPlugin_mepc[18]
.sym 123168 VexRiscv.lastStagePc[18]
.sym 123169 $abc$40840$n2653
.sym 123171 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 123172 VexRiscv.CsrPlugin_mepc[18]
.sym 123173 $abc$40840$n5070_1
.sym 123174 $abc$40840$n5067_1
.sym 123175 $abc$40840$n3990
.sym 123176 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[0]
.sym 123177 $abc$40840$n5402_1
.sym 123179 $abc$40840$n5466_1
.sym 123180 $abc$40840$n5467_1
.sym 123183 $abc$40840$n5415_1
.sym 123184 $abc$40840$n5416_1
.sym 123187 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[0]
.sym 123188 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_badAddr[0]
.sym 123189 $abc$40840$n235
.sym 123190 VexRiscv._zz_192_
.sym 123191 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[12]
.sym 123192 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[12]
.sym 123193 VexRiscv._zz_190_
.sym 123194 $abc$40840$n235
.sym 123195 $abc$40840$n5436_1
.sym 123196 $abc$40840$n5437_1
.sym 123199 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_data[22]
.sym 123200 VexRiscv.IBusCachedPlugin_decodeExceptionPort_payload_badAddr[22]
.sym 123201 VexRiscv._zz_190_
.sym 123202 $abc$40840$n235
.sym 123203 VexRiscv._zz_192_
.sym 123204 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 123205 $abc$40840$n3990
.sym 123207 $abc$40840$n5389_1
.sym 123208 VexRiscv.execute_CsrPlugin_writeData[26]
.sym 123209 $abc$40840$n5337_1
.sym 123211 $abc$40840$n3664_1
.sym 123212 $abc$40840$n3665_1
.sym 123215 $abc$40840$n5373_1
.sym 123216 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 123217 $abc$40840$n5337_1
.sym 123219 $abc$40840$n5369_1
.sym 123220 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 123221 $abc$40840$n5337_1
.sym 123223 VexRiscv.CsrPlugin_mepc[26]
.sym 123224 VexRiscv.lastStagePc[26]
.sym 123225 $abc$40840$n2653
.sym 123227 $abc$40840$n5377_1
.sym 123228 VexRiscv.execute_CsrPlugin_writeData[20]
.sym 123229 $abc$40840$n5337_1
.sym 123231 $abc$40840$n5341_1
.sym 123232 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 123233 $abc$40840$n5337_1
.sym 123235 VexRiscv.execute_to_memory_MEMORY_ENABLE
.sym 123239 $abc$40840$n2653
.sym 123240 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 123243 VexRiscv.CsrPlugin_mepc[2]
.sym 123244 VexRiscv.lastStagePc[2]
.sym 123245 $abc$40840$n2653
.sym 123247 $abc$40840$n233
.sym 123248 $abc$40840$n5298_1
.sym 123249 $abc$40840$n4951
.sym 123251 VexRiscv.CsrPlugin_mepc[20]
.sym 123252 VexRiscv.lastStagePc[20]
.sym 123253 $abc$40840$n2653
.sym 123255 VexRiscv._zz_200_[0]
.sym 123256 VexRiscv.externalInterruptArray_regNext[0]
.sym 123259 VexRiscv._zz_200_[1]
.sym 123260 VexRiscv.externalInterruptArray_regNext[1]
.sym 123263 $abc$40840$n5326_1
.sym 123264 $abc$40840$n5070_1
.sym 123265 VexRiscv._zz_337_
.sym 123266 $abc$40840$n5322_1
.sym 123268 VexRiscv._zz_319_
.sym 123269 VexRiscv.memory_MulDivIterativePlugin_div_counter_value[0]
.sym 123272 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 123276 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 123277 $PACKER_VCC_NET
.sym 123280 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 123281 $PACKER_VCC_NET
.sym 123282 $auto$alumacc.cc:474:replace_alu$4108.C[2]
.sym 123284 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 123285 $PACKER_VCC_NET
.sym 123286 $auto$alumacc.cc:474:replace_alu$4108.C[3]
.sym 123288 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 123289 $PACKER_VCC_NET
.sym 123290 $auto$alumacc.cc:474:replace_alu$4108.C[4]
.sym 123291 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 123292 $abc$40840$n6653
.sym 123293 VexRiscv.execute_LightShifterPlugin_isActive
.sym 123296 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 123298 $PACKER_VCC_NET
.sym 123299 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 123300 VexRiscv.execute_LightShifterPlugin_amplitude[0]
.sym 123303 $abc$40840$n4502_1
.sym 123304 VexRiscv._zz_170_[0]
.sym 123305 VexRiscv._zz_170_[1]
.sym 123306 VexRiscv._zz_151_[6]
.sym 123307 $abc$40840$n4785_1
.sym 123308 VexRiscv._zz_170_[0]
.sym 123309 VexRiscv._zz_170_[1]
.sym 123310 VexRiscv._zz_151_[23]
.sym 123311 VexRiscv.CsrPlugin_mtval[16]
.sym 123312 $abc$40840$n4358_1
.sym 123313 $abc$40840$n4673
.sym 123315 VexRiscv.execute_CsrPlugin_writeData[30]
.sym 123319 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 123323 VexRiscv.CsrPlugin_mtval[6]
.sym 123324 $abc$40840$n4466_1
.sym 123325 $abc$40840$n4503
.sym 123327 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 123331 VexRiscv.CsrPlugin_mepc[16]
.sym 123332 $abc$40840$n4357
.sym 123333 $abc$40840$n4350
.sym 123334 VexRiscv._zz_200_[16]
.sym 123335 $abc$40840$n4357
.sym 123336 VexRiscv.CsrPlugin_mepc[0]
.sym 123337 $abc$40840$n4351
.sym 123338 $abc$40840$n3664_1
.sym 123339 $abc$40840$n4358_1
.sym 123340 VexRiscv.CsrPlugin_mtval[1]
.sym 123341 $abc$40840$n4351
.sym 123342 $abc$40840$n3665_1
.sym 123343 VexRiscv._zz_286_[10]
.sym 123344 $abc$40840$n4351
.sym 123347 $abc$40840$n4672
.sym 123348 VexRiscv._zz_170_[0]
.sym 123349 VexRiscv._zz_170_[1]
.sym 123350 VexRiscv._zz_151_[16]
.sym 123351 VexRiscv.CsrPlugin_mepc[6]
.sym 123352 $abc$40840$n4464
.sym 123353 $abc$40840$n3920
.sym 123354 VexRiscv._zz_200_[6]
.sym 123355 $abc$40840$n4348
.sym 123356 VexRiscv._zz_170_[0]
.sym 123357 VexRiscv._zz_170_[1]
.sym 123358 VexRiscv._zz_151_[0]
.sym 123359 VexRiscv._zz_41_[7]
.sym 123363 VexRiscv._zz_41_[31]
.sym 123367 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[23]
.sym 123371 VexRiscv.CsrPlugin_mepc[1]
.sym 123372 $abc$40840$n4357
.sym 123373 $abc$40840$n4383
.sym 123374 $abc$40840$n4384
.sym 123375 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[14]
.sym 123379 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[11]
.sym 123387 VexRiscv.IBusCachedPlugin_cache_io_cpu_decode_physicalAddress[9]
.sym 123395 $abc$40840$n4353
.sym 123396 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 123397 $abc$40840$n4350
.sym 123398 VexRiscv._zz_200_[1]
.sym 123399 VexRiscv.CsrPlugin_mepc[28]
.sym 123400 $abc$40840$n4464
.sym 123401 $abc$40840$n3920
.sym 123402 VexRiscv._zz_200_[28]
.sym 123403 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 123407 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 123411 VexRiscv.CsrPlugin_mepc[18]
.sym 123412 $abc$40840$n4464
.sym 123413 $abc$40840$n3920
.sym 123414 VexRiscv._zz_200_[18]
.sym 123415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 123419 $abc$40840$n4382_1
.sym 123420 VexRiscv._zz_170_[0]
.sym 123421 VexRiscv._zz_170_[1]
.sym 123422 VexRiscv._zz_151_[1]
.sym 123423 $abc$40840$n4712_1
.sym 123424 VexRiscv._zz_170_[0]
.sym 123425 VexRiscv._zz_170_[1]
.sym 123426 VexRiscv._zz_151_[18]
.sym 123427 VexRiscv.CsrPlugin_mtval[18]
.sym 123428 $abc$40840$n4466_1
.sym 123429 $abc$40840$n4713_1
.sym 123435 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 123439 VexRiscv.execute_CsrPlugin_writeData[28]
.sym 123443 $abc$40840$n4358_1
.sym 123444 VexRiscv.CsrPlugin_mtval[31]
.sym 123445 $abc$40840$n4357
.sym 123446 VexRiscv.CsrPlugin_mepc[31]
.sym 123447 VexRiscv.execute_CsrPlugin_writeData[18]
.sym 123451 VexRiscv.execute_CsrPlugin_writeData[16]
.sym 123459 VexRiscv.CsrPlugin_mcause_interrupt
.sym 123460 $abc$40840$n4353
.sym 123461 $abc$40840$n4923_1
.sym 123463 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 123471 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 123479 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 123487 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 123507 VexRiscv.CsrPlugin_mepc[1]
.sym 123508 VexRiscv.lastStagePc[1]
.sym 123509 $abc$40840$n2653
.sym 123519 $abc$40840$n5399_1
.sym 123520 VexRiscv.execute_CsrPlugin_writeData[31]
.sym 123521 $abc$40840$n5337_1
.sym 123523 $abc$40840$n5339_1
.sym 123524 VexRiscv.execute_CsrPlugin_writeData[1]
.sym 123525 $abc$40840$n5337_1
.sym 123559 spram_dataout11[6]
.sym 123560 spram_dataout01[6]
.sym 123561 $abc$40840$n5880_1
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout11[4]
.sym 123564 spram_dataout01[4]
.sym 123565 $abc$40840$n5880_1
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout11[8]
.sym 123568 spram_dataout01[8]
.sym 123569 $abc$40840$n5880_1
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout11[2]
.sym 123572 spram_dataout01[2]
.sym 123573 $abc$40840$n5880_1
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout11[3]
.sym 123576 spram_dataout01[3]
.sym 123577 $abc$40840$n5880_1
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout11[1]
.sym 123580 spram_dataout01[1]
.sym 123581 $abc$40840$n5880_1
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout11[7]
.sym 123584 spram_dataout01[7]
.sym 123585 $abc$40840$n5880_1
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout11[12]
.sym 123588 spram_dataout01[12]
.sym 123589 $abc$40840$n5880_1
.sym 123590 slave_sel_r[2]
.sym 123591 $abc$40840$n5880_1
.sym 123592 array_muxed1[19]
.sym 123595 $abc$40840$n5880_1
.sym 123596 array_muxed1[20]
.sym 123599 $abc$40840$n5880_1
.sym 123600 array_muxed1[20]
.sym 123603 spram_dataout11[11]
.sym 123604 spram_dataout01[11]
.sym 123605 $abc$40840$n5880_1
.sym 123606 slave_sel_r[2]
.sym 123607 $abc$40840$n5880_1
.sym 123608 array_muxed1[21]
.sym 123611 $abc$40840$n5880_1
.sym 123612 array_muxed1[19]
.sym 123615 spram_dataout11[13]
.sym 123616 spram_dataout01[13]
.sym 123617 $abc$40840$n5880_1
.sym 123618 slave_sel_r[2]
.sym 123619 $abc$40840$n5880_1
.sym 123620 array_muxed1[21]
.sym 123623 $abc$40840$n5880_1
.sym 123624 array_muxed1[22]
.sym 123627 $abc$40840$n5880_1
.sym 123628 array_muxed1[31]
.sym 123631 $abc$40840$n5880_1
.sym 123632 array_muxed1[24]
.sym 123635 $abc$40840$n5880_1
.sym 123636 array_muxed1[22]
.sym 123639 $abc$40840$n5880_1
.sym 123640 array_muxed1[29]
.sym 123643 $abc$40840$n5880_1
.sym 123644 array_muxed1[24]
.sym 123647 $abc$40840$n5880_1
.sym 123648 array_muxed1[31]
.sym 123651 $abc$40840$n5880_1
.sym 123652 array_muxed1[29]
.sym 123763 basesoc_ctrl_bus_errors[1]
.sym 123835 $abc$40840$n6691
.sym 123836 $abc$40840$n3610
.sym 123839 $abc$40840$n6671
.sym 123840 $abc$40840$n3610
.sym 123843 $abc$40840$n6677
.sym 123844 $abc$40840$n3610
.sym 123855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 123859 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 123879 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 123919 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 123931 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 123943 $abc$40840$n233
.sym 123944 $abc$40840$n4932
.sym 123951 $abc$40840$n233
.sym 123952 $abc$40840$n4938
.sym 123956 VexRiscv._zz_311_
.sym 123957 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 123959 $abc$40840$n233
.sym 123960 $abc$40840$n4936
.sym 123963 $abc$40840$n233
.sym 123964 $abc$40840$n4942
.sym 123967 $abc$40840$n233
.sym 123968 $abc$40840$n4940
.sym 123976 VexRiscv._zz_311_
.sym 123977 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[0]
.sym 123981 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[1]
.sym 123982 $auto$alumacc.cc:474:replace_alu$4063.C[1]
.sym 123985 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 123986 $auto$alumacc.cc:474:replace_alu$4063.C[2]
.sym 123989 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 123990 $auto$alumacc.cc:474:replace_alu$4063.C[3]
.sym 123993 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 123994 $auto$alumacc.cc:474:replace_alu$4063.C[4]
.sym 123997 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 123998 $auto$alumacc.cc:474:replace_alu$4063.C[5]
.sym 123999 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[2]
.sym 124000 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[3]
.sym 124001 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[4]
.sym 124002 VexRiscv.memory_MulDivIterativePlugin_mul_counter_value[5]
.sym 124003 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 124011 VexRiscv.execute_to_memory_INSTRUCTION[29]
.sym 124023 $abc$40840$n233
.sym 124024 $abc$40840$n4934
.sym 124040 spiflash_counter[0]
.sym 124045 spiflash_counter[1]
.sym 124049 spiflash_counter[2]
.sym 124050 $auto$alumacc.cc:474:replace_alu$4117.C[2]
.sym 124053 spiflash_counter[3]
.sym 124054 $auto$alumacc.cc:474:replace_alu$4117.C[3]
.sym 124057 spiflash_counter[4]
.sym 124058 $auto$alumacc.cc:474:replace_alu$4117.C[4]
.sym 124061 spiflash_counter[5]
.sym 124062 $auto$alumacc.cc:474:replace_alu$4117.C[5]
.sym 124065 spiflash_counter[6]
.sym 124066 $auto$alumacc.cc:474:replace_alu$4117.C[6]
.sym 124069 spiflash_counter[7]
.sym 124070 $auto$alumacc.cc:474:replace_alu$4117.C[7]
.sym 124071 $abc$40840$n6118_1
.sym 124072 $abc$40840$n6710
.sym 124075 $abc$40840$n6702
.sym 124076 $abc$40840$n3900_1
.sym 124077 $abc$40840$n6115
.sym 124083 $abc$40840$n6118_1
.sym 124084 $abc$40840$n6716
.sym 124088 $PACKER_VCC_NET
.sym 124089 spiflash_counter[0]
.sym 124095 $abc$40840$n6118_1
.sym 124096 $abc$40840$n6706
.sym 124099 $abc$40840$n6118_1
.sym 124100 $abc$40840$n6708
.sym 124107 VexRiscv.decode_to_execute_RS2[21]
.sym 124108 VexRiscv._zz_129_[5]
.sym 124109 VexRiscv._zz_170_[1]
.sym 124115 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 124119 VexRiscv.decode_to_execute_RS2[19]
.sym 124120 VexRiscv._zz_129_[3]
.sym 124121 VexRiscv._zz_170_[1]
.sym 124127 VexRiscv.decode_to_execute_RS2[20]
.sym 124128 VexRiscv._zz_129_[4]
.sym 124129 VexRiscv._zz_170_[1]
.sym 124131 VexRiscv.decode_to_execute_RS2[31]
.sym 124132 VexRiscv._zz_170_[1]
.sym 124133 $abc$40840$n5878_1
.sym 124139 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 124147 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 124155 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 124159 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 124163 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 124167 VexRiscv.CsrPlugin_mepc[6]
.sym 124168 VexRiscv.lastStagePc[6]
.sym 124169 $abc$40840$n2653
.sym 124175 $abc$40840$n5383_1
.sym 124176 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 124177 $abc$40840$n5337_1
.sym 124183 $abc$40840$n5391_1
.sym 124184 VexRiscv.execute_CsrPlugin_writeData[27]
.sym 124185 $abc$40840$n5337_1
.sym 124195 $abc$40840$n5349_1
.sym 124196 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 124197 $abc$40840$n5337_1
.sym 124199 VexRiscv.CsrPlugin_mepc[23]
.sym 124200 VexRiscv.lastStagePc[23]
.sym 124201 $abc$40840$n2653
.sym 124203 VexRiscv._zz_41_[28]
.sym 124207 VexRiscv._zz_41_[12]
.sym 124211 VexRiscv._zz_41_[17]
.sym 124219 VexRiscv.CsrPlugin_mepc[27]
.sym 124220 VexRiscv.lastStagePc[27]
.sym 124221 $abc$40840$n2653
.sym 124223 $PACKER_GND_NET
.sym 124227 VexRiscv._zz_41_[3]
.sym 124235 VexRiscv.CsrPlugin_interrupt_code[1]
.sym 124236 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 124237 VexRiscv.CsrPlugin_hadException
.sym 124243 VexRiscv.CsrPlugin_interrupt_code[0]
.sym 124244 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 124245 VexRiscv.CsrPlugin_hadException
.sym 124267 VexRiscv._zz_194_[8]
.sym 124268 VexRiscv._zz_194_[9]
.sym 124269 VexRiscv._zz_311_
.sym 124275 VexRiscv.CsrPlugin_mepc[23]
.sym 124276 $abc$40840$n4357
.sym 124277 $abc$40840$n4786
.sym 124279 VexRiscv._zz_79_[5]
.sym 124295 VexRiscv.execute_CsrPlugin_writeData[23]
.sym 124299 VexRiscv.execute_CsrPlugin_writeData[6]
.sym 124303 VexRiscv.execute_CsrPlugin_writeData[0]
.sym 124307 VexRiscv.CsrPlugin_mtval[0]
.sym 124308 $abc$40840$n4358_1
.sym 124309 $abc$40840$n4349_1
.sym 124310 $abc$40840$n4355_1
.sym 124311 $abc$40840$n4353
.sym 124312 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 124313 $abc$40840$n4350
.sym 124314 VexRiscv._zz_200_[0]
.sym 124315 $abc$40840$n4358_1
.sym 124316 VexRiscv.CsrPlugin_mtval[23]
.sym 124317 $abc$40840$n4350
.sym 124318 VexRiscv._zz_200_[23]
.sym 124319 VexRiscv.execute_CsrPlugin_writeData[2]
.sym 124327 VexRiscv._zz_194_[7]
.sym 124328 VexRiscv._zz_194_[8]
.sym 124329 VexRiscv._zz_311_
.sym 124331 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 124343 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 124355 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 124363 VexRiscv.CsrPlugin_mepc[12]
.sym 124364 VexRiscv.lastStagePc[12]
.sym 124365 $abc$40840$n2653
.sym 124375 $abc$40840$n5582
.sym 124376 $abc$40840$n5581
.sym 124377 VexRiscv._zz_319_
.sym 124383 $abc$40840$n5579
.sym 124384 $abc$40840$n5578
.sym 124385 VexRiscv._zz_319_
.sym 124419 $abc$40840$n5361_1
.sym 124420 VexRiscv.execute_CsrPlugin_writeData[12]
.sym 124421 $abc$40840$n5337_1
.sym 124423 $PACKER_VCC_NET
.sym 124455 VexRiscv.CsrPlugin_hadException
