/dts-v1/;

/ {
	compatible = "friendlyarm,cm3588-nas\0friendlyarm,cm3588\0rockchip,rk3588";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "FriendlyElec CM3588 NAS";

	aliases {
		gpio0 = "/pinctrl/gpio@fd8a0000";
		gpio1 = "/pinctrl/gpio@fec20000";
		gpio2 = "/pinctrl/gpio@fec30000";
		gpio3 = "/pinctrl/gpio@fec40000";
		gpio4 = "/pinctrl/gpio@fec50000";
		i2c0 = "/i2c@fd880000";
		i2c1 = "/i2c@fea90000";
		i2c2 = "/i2c@feaa0000";
		i2c3 = "/i2c@feab0000";
		i2c4 = "/i2c@feac0000";
		i2c5 = "/i2c@fead0000";
		i2c6 = "/i2c@fec80000";
		i2c7 = "/i2c@fec90000";
		i2c8 = "/i2c@feca0000";
		serial0 = "/serial@fd890000";
		serial1 = "/serial@feb40000";
		serial2 = "/serial@feb50000";
		serial3 = "/serial@feb60000";
		serial4 = "/serial@feb70000";
		serial5 = "/serial@feb80000";
		serial6 = "/serial@feb90000";
		serial7 = "/serial@feba0000";
		serial8 = "/serial@febb0000";
		serial9 = "/serial@febc0000";
		spi0 = "/spi@feb00000";
		spi1 = "/spi@feb10000";
		spi2 = "/spi@feb20000";
		spi3 = "/spi@feb30000";
		spi4 = "/spi@fecb0000";
		mmc0 = "/mmc@fe2e0000";
		mmc1 = "/mmc@fe2c0000";
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x02>;
				};

				core1 {
					cpu = <0x03>;
				};

				core2 {
					cpu = <0x04>;
				};

				core3 {
					cpu = <0x05>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x06>;
				};

				core1 {
					cpu = <0x07>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x08>;
				};

				core1 {
					cpu = <0x09>;
				};
			};
		};

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x212>;
			clocks = <0x0a 0x00>;
			assigned-clocks = <0x0a 0x00>;
			assigned-clock-rates = <0x30a32c00>;
			cpu-idle-states = <0x0b>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x80>;
			next-level-cache = <0x0c>;
			dynamic-power-coefficient = <0xe4>;
			#cooling-cells = <0x02>;
			operating-points-v2 = <0x0d>;
			cpu-supply = <0x0e>;
			phandle = <0x02>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x212>;
			clocks = <0x0a 0x00>;
			cpu-idle-states = <0x0b>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x80>;
			next-level-cache = <0x0f>;
			dynamic-power-coefficient = <0xe4>;
			#cooling-cells = <0x02>;
			operating-points-v2 = <0x0d>;
			cpu-supply = <0x0e>;
			phandle = <0x03>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x212>;
			clocks = <0x0a 0x00>;
			cpu-idle-states = <0x0b>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x80>;
			next-level-cache = <0x10>;
			dynamic-power-coefficient = <0xe4>;
			#cooling-cells = <0x02>;
			operating-points-v2 = <0x0d>;
			cpu-supply = <0x0e>;
			phandle = <0x04>;
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x212>;
			clocks = <0x0a 0x00>;
			cpu-idle-states = <0x0b>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x80>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x80>;
			next-level-cache = <0x11>;
			dynamic-power-coefficient = <0xe4>;
			#cooling-cells = <0x02>;
			operating-points-v2 = <0x0d>;
			cpu-supply = <0x0e>;
			phandle = <0x05>;
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0x0a 0x02>;
			assigned-clocks = <0x0a 0x02>;
			assigned-clock-rates = <0x30a32c00>;
			cpu-idle-states = <0x0b>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x12>;
			dynamic-power-coefficient = <0x1a0>;
			#cooling-cells = <0x02>;
			operating-points-v2 = <0x13>;
			cpu-supply = <0x14>;
			phandle = <0x06>;
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0x0a 0x02>;
			cpu-idle-states = <0x0b>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x15>;
			dynamic-power-coefficient = <0x1a0>;
			#cooling-cells = <0x02>;
			operating-points-v2 = <0x13>;
			cpu-supply = <0x14>;
			phandle = <0x07>;
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0x0a 0x03>;
			assigned-clocks = <0x0a 0x03>;
			assigned-clock-rates = <0x30a32c00>;
			cpu-idle-states = <0x0b>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x16>;
			dynamic-power-coefficient = <0x1a0>;
			#cooling-cells = <0x02>;
			operating-points-v2 = <0x17>;
			cpu-supply = <0x18>;
			phandle = <0x08>;
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			clocks = <0x0a 0x03>;
			cpu-idle-states = <0x0b>;
			i-cache-size = <0x10000>;
			i-cache-line-size = <0x40>;
			i-cache-sets = <0x100>;
			d-cache-size = <0x10000>;
			d-cache-line-size = <0x40>;
			d-cache-sets = <0x100>;
			next-level-cache = <0x19>;
			dynamic-power-coefficient = <0x1a0>;
			#cooling-cells = <0x02>;
			operating-points-v2 = <0x17>;
			cpu-supply = <0x18>;
			phandle = <0x09>;
		};

		idle-states {
			entry-method = "psci";

			cpu-sleep {
				compatible = "arm,idle-state";
				local-timer-stop;
				arm,psci-suspend-param = <0x10000>;
				entry-latency-us = <0x64>;
				exit-latency-us = <0x78>;
				min-residency-us = <0x3e8>;
				phandle = <0x0b>;
			};
		};

		l2-cache-l0 {
			compatible = "cache";
			cache-size = <0x20000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-level = <0x02>;
			cache-unified;
			next-level-cache = <0x1a>;
			phandle = <0x0c>;
		};

		l2-cache-l1 {
			compatible = "cache";
			cache-size = <0x20000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-level = <0x02>;
			cache-unified;
			next-level-cache = <0x1a>;
			phandle = <0x0f>;
		};

		l2-cache-l2 {
			compatible = "cache";
			cache-size = <0x20000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-level = <0x02>;
			cache-unified;
			next-level-cache = <0x1a>;
			phandle = <0x10>;
		};

		l2-cache-l3 {
			compatible = "cache";
			cache-size = <0x20000>;
			cache-line-size = <0x40>;
			cache-sets = <0x200>;
			cache-level = <0x02>;
			cache-unified;
			next-level-cache = <0x1a>;
			phandle = <0x11>;
		};

		l2-cache-b0 {
			compatible = "cache";
			cache-size = <0x80000>;
			cache-line-size = <0x40>;
			cache-sets = <0x400>;
			cache-level = <0x02>;
			cache-unified;
			next-level-cache = <0x1a>;
			phandle = <0x12>;
		};

		l2-cache-b1 {
			compatible = "cache";
			cache-size = <0x80000>;
			cache-line-size = <0x40>;
			cache-sets = <0x400>;
			cache-level = <0x02>;
			cache-unified;
			next-level-cache = <0x1a>;
			phandle = <0x15>;
		};

		l2-cache-b2 {
			compatible = "cache";
			cache-size = <0x80000>;
			cache-line-size = <0x40>;
			cache-sets = <0x400>;
			cache-level = <0x02>;
			cache-unified;
			next-level-cache = <0x1a>;
			phandle = <0x16>;
		};

		l2-cache-b3 {
			compatible = "cache";
			cache-size = <0x80000>;
			cache-line-size = <0x40>;
			cache-sets = <0x400>;
			cache-level = <0x02>;
			cache-unified;
			next-level-cache = <0x1a>;
			phandle = <0x19>;
		};
	};

	l3-cache {
		compatible = "cache";
		cache-size = <0x300000>;
		cache-line-size = <0x40>;
		cache-sets = <0x1000>;
		cache-level = <0x03>;
		cache-unified;
		phandle = <0x1a>;
	};

	display-subsystem {
		compatible = "rockchip,display-subsystem";
		ports = <0x1b>;
		phandle = <0x13e>;
	};

	firmware {

		scmi {
			compatible = "arm,scmi-smc";
			arm,smc-id = <0x82000010>;
			shmem = <0x1c>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x13f>;

			protocol@14 {
				reg = <0x14>;
				#clock-cells = <0x01>;
				phandle = <0x0a>;
			};

			protocol@16 {
				reg = <0x16>;
				#reset-cells = <0x01>;
				phandle = <0x9a>;
			};
		};
	};

	hdmi0-sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,mclk-fs = <0x80>;
		simple-audio-card,name = "hdmi0";
		status = "disabled";
		phandle = <0x140>;

		simple-audio-card,codec {
			sound-dai = <0x1d>;
		};

		simple-audio-card,cpu {
			sound-dai = <0x1e>;
		};
	};

	pmu-a55 {
		compatible = "arm,cortex-a55-pmu";
		interrupts = <0x01 0x07 0x04 0x1f>;
	};

	pmu-a76 {
		compatible = "arm,cortex-a76-pmu";
		interrupts = <0x01 0x07 0x04 0x20>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	clock-0 {
		compatible = "fixed-clock";
		clock-frequency = <0x29d7ab80>;
		clock-output-names = "spll";
		#clock-cells = <0x00>;
		phandle = <0x141>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x01 0x0d 0x04 0x00 0x01 0x0e 0x04 0x00 0x01 0x0b 0x04 0x00 0x01 0x0a 0x04 0x00 0x01 0x0c 0x04 0x00>;
		interrupt-names = "sec-phys\0phys\0virt\0hyp-phys\0hyp-virt";
	};

	clock-1 {
		compatible = "fixed-clock";
		clock-frequency = <0x16e3600>;
		clock-output-names = "xin24m";
		#clock-cells = <0x00>;
		phandle = <0x142>;
	};

	clock-2 {
		compatible = "fixed-clock";
		clock-frequency = <0x8000>;
		clock-output-names = "xin32k";
		#clock-cells = <0x00>;
		phandle = <0x143>;
	};

	sram@10f000 {
		compatible = "mmio-sram";
		reg = <0x00 0x10f000 0x00 0x100>;
		ranges = <0x00 0x00 0x10f000 0x100>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x144>;

		sram@0 {
			compatible = "arm,scmi-shmem";
			reg = <0x00 0x100>;
			phandle = <0x1c>;
		};
	};

	gpu@fb000000 {
		compatible = "rockchip,rk3588-mali\0arm,mali-valhall-csf";
		reg = <0x00 0xfb000000 0x00 0x200000>;
		#cooling-cells = <0x02>;
		assigned-clocks = <0x0a 0x05>;
		assigned-clock-rates = <0xbebc200>;
		clocks = <0x21 0x106 0x21 0x107 0x21 0x108>;
		clock-names = "core\0coregroup\0stacks";
		dynamic-power-coefficient = <0xba6>;
		interrupts = <0x00 0x5c 0x04 0x00 0x00 0x5d 0x04 0x00 0x00 0x5e 0x04 0x00>;
		interrupt-names = "job\0mmu\0gpu";
		power-domains = <0x22 0x0c>;
		status = "okay";
		operating-points-v2 = <0x23>;
		mali-supply = <0x24>;
		sram-supply = <0x24>;
		phandle = <0xe4>;
	};

	usb@fc000000 {
		compatible = "rockchip,rk3588-dwc3\0snps,dwc3";
		reg = <0x00 0xfc000000 0x00 0x400000>;
		interrupts = <0x00 0xdc 0x04 0x00>;
		clocks = <0x21 0x194 0x21 0x193 0x21 0x192>;
		clock-names = "ref_clk\0suspend_clk\0bus_clk";
		dr_mode = "otg";
		phys = <0x25 0x26 0x04>;
		phy-names = "usb2-phy\0usb3-phy";
		phy_type = "utmi_wide";
		power-domains = <0x22 0x1f>;
		resets = <0x21 0x152>;
		snps,dis_enblslpm_quirk;
		snps,dis-u1-entry-quirk;
		snps,dis-u2-entry-quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis-tx-ipgap-linecheck-quirk;
		status = "okay";
		usb-role-switch;
		phandle = <0x145>;

		port {

			endpoint {
				remote-endpoint = <0x27>;
				phandle = <0xec>;
			};
		};
	};

	usb@fc800000 {
		compatible = "rockchip,rk3588-ehci\0generic-ehci";
		reg = <0x00 0xfc800000 0x00 0x40000>;
		interrupts = <0x00 0xd7 0x04 0x00>;
		clocks = <0x21 0x18e 0x21 0x18f 0x21 0x2c0 0x28>;
		phys = <0x29>;
		phy-names = "usb";
		power-domains = <0x22 0x1f>;
		status = "okay";
		phandle = <0x146>;
	};

	usb@fc840000 {
		compatible = "rockchip,rk3588-ohci\0generic-ohci";
		reg = <0x00 0xfc840000 0x00 0x40000>;
		interrupts = <0x00 0xd8 0x04 0x00>;
		clocks = <0x21 0x18e 0x21 0x18f 0x21 0x2c0 0x28>;
		phys = <0x29>;
		phy-names = "usb";
		power-domains = <0x22 0x1f>;
		status = "okay";
		phandle = <0x147>;
	};

	usb@fc880000 {
		compatible = "rockchip,rk3588-ehci\0generic-ehci";
		reg = <0x00 0xfc880000 0x00 0x40000>;
		interrupts = <0x00 0xda 0x04 0x00>;
		clocks = <0x21 0x190 0x21 0x191 0x21 0x2c0 0x2a>;
		phys = <0x2b>;
		phy-names = "usb";
		power-domains = <0x22 0x1f>;
		status = "okay";
		phandle = <0x148>;
	};

	usb@fc8c0000 {
		compatible = "rockchip,rk3588-ohci\0generic-ohci";
		reg = <0x00 0xfc8c0000 0x00 0x40000>;
		interrupts = <0x00 0xdb 0x04 0x00>;
		clocks = <0x21 0x190 0x21 0x191 0x21 0x2c0 0x2a>;
		phys = <0x2b>;
		phy-names = "usb";
		power-domains = <0x22 0x1f>;
		status = "okay";
		phandle = <0x149>;
	};

	usb@fcd00000 {
		compatible = "rockchip,rk3588-dwc3\0snps,dwc3";
		reg = <0x00 0xfcd00000 0x00 0x400000>;
		interrupts = <0x00 0xde 0x04 0x00>;
		clocks = <0x21 0x16a 0x21 0x169 0x21 0x168 0x21 0x16b 0x21 0x172>;
		clock-names = "ref_clk\0suspend_clk\0bus_clk\0utmi\0pipe";
		dr_mode = "host";
		phys = <0x2c 0x04>;
		phy-names = "usb3-phy";
		phy_type = "utmi_wide";
		resets = <0x21 0x134>;
		snps,dis_enblslpm_quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis-tx-ipgap-linecheck-quirk;
		snps,dis_rxdet_inp3_quirk;
		status = "okay";
		phandle = <0x14a>;
	};

	iommu@fc900000 {
		compatible = "arm,smmu-v3";
		reg = <0x00 0xfc900000 0x00 0x200000>;
		interrupts = <0x00 0x171 0x01 0x00 0x00 0x173 0x01 0x00 0x00 0x176 0x01 0x00 0x00 0x16f 0x01 0x00>;
		interrupt-names = "eventq\0gerror\0priq\0cmdq-sync";
		#iommu-cells = <0x01>;
		phandle = <0x80>;
	};

	iommu@fcb00000 {
		compatible = "arm,smmu-v3";
		reg = <0x00 0xfcb00000 0x00 0x200000>;
		interrupts = <0x00 0x17d 0x01 0x00 0x00 0x17f 0x01 0x00 0x00 0x182 0x01 0x00 0x00 0x17b 0x01 0x00>;
		interrupt-names = "eventq\0gerror\0priq\0cmdq-sync";
		#iommu-cells = <0x01>;
		status = "disabled";
		phandle = <0x14b>;
	};

	syscon@fd58a000 {
		compatible = "rockchip,rk3588-pmugrf\0syscon\0simple-mfd";
		reg = <0x00 0xfd58a000 0x00 0x10000>;
		phandle = <0x7d>;
	};

	syscon@fd58c000 {
		compatible = "rockchip,rk3588-sys-grf\0syscon";
		reg = <0x00 0xfd58c000 0x00 0x1000>;
		phandle = <0x70>;
	};

	syscon@fd5a4000 {
		compatible = "rockchip,rk3588-vop-grf\0syscon";
		reg = <0x00 0xfd5a4000 0x00 0x2000>;
		phandle = <0x71>;
	};

	syscon@fd5a6000 {
		compatible = "rockchip,rk3588-vo0-grf\0syscon";
		reg = <0x00 0xfd5a6000 0x00 0x2000>;
		clocks = <0x21 0x1e9>;
		phandle = <0xf7>;
	};

	syscon@fd5a8000 {
		compatible = "rockchip,rk3588-vo1-grf\0syscon";
		reg = <0x00 0xfd5a8000 0x00 0x4000>;
		clocks = <0x21 0x2d1>;
		phandle = <0x72>;
	};

	syscon@fd5ac000 {
		compatible = "rockchip,rk3588-usb-grf\0syscon";
		reg = <0x00 0xfd5ac000 0x00 0x4000>;
		phandle = <0xf5>;
	};

	syscon@fd5b0000 {
		compatible = "rockchip,rk3588-php-grf\0syscon";
		reg = <0x00 0xfd5b0000 0x00 0x1000>;
		phandle = <0x30>;
	};

	syscon@fd5bc000 {
		compatible = "rockchip,rk3588-pipe-phy-grf\0syscon";
		reg = <0x00 0xfd5bc000 0x00 0x100>;
		phandle = <0xfa>;
	};

	syscon@fd5c4000 {
		compatible = "rockchip,rk3588-pipe-phy-grf\0syscon";
		reg = <0x00 0xfd5c4000 0x00 0x100>;
		phandle = <0xfb>;
	};

	syscon@fd5c8000 {
		compatible = "rockchip,rk3588-usbdpphy-grf\0syscon";
		reg = <0x00 0xfd5c8000 0x00 0x4000>;
		phandle = <0xf6>;
	};

	syscon@fd5d0000 {
		compatible = "rockchip,rk3588-usb2phy-grf\0syscon\0simple-mfd";
		reg = <0x00 0xfd5d0000 0x00 0x4000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0xf4>;

		usb2phy@0 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0x00 0x10>;
			#clock-cells = <0x00>;
			clocks = <0x21 0x2a0>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy0";
			interrupts = <0x00 0x189 0x04 0x00>;
			resets = <0x21 0x26d 0x21 0x21d>;
			reset-names = "phy\0apb";
			status = "okay";
			phandle = <0xf3>;

			otg-port {
				#phy-cells = <0x00>;
				status = "okay";
				phy-supply = <0x2d>;
				phandle = <0x25>;
			};
		};
	};

	syscon@fd5d8000 {
		compatible = "rockchip,rk3588-usb2phy-grf\0syscon\0simple-mfd";
		reg = <0x00 0xfd5d8000 0x00 0x4000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x14c>;

		usb2phy@8000 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0x8000 0x10>;
			#clock-cells = <0x00>;
			clocks = <0x21 0x2a0>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy2";
			interrupts = <0x00 0x187 0x04 0x00>;
			resets = <0x21 0x26f 0x21 0x21f>;
			reset-names = "phy\0apb";
			status = "okay";
			phandle = <0x28>;

			host-port {
				#phy-cells = <0x00>;
				status = "okay";
				phy-supply = <0x2e>;
				phandle = <0x29>;
			};
		};
	};

	syscon@fd5dc000 {
		compatible = "rockchip,rk3588-usb2phy-grf\0syscon\0simple-mfd";
		reg = <0x00 0xfd5dc000 0x00 0x4000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x14d>;

		usb2phy@c000 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0xc000 0x10>;
			#clock-cells = <0x00>;
			clocks = <0x21 0x2a0>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy3";
			interrupts = <0x00 0x188 0x04 0x00>;
			resets = <0x21 0x270 0x21 0x220>;
			reset-names = "phy\0apb";
			status = "okay";
			phandle = <0x2a>;

			host-port {
				#phy-cells = <0x00>;
				status = "okay";
				phy-supply = <0x2f>;
				phandle = <0x2b>;
			};
		};
	};

	syscon@fd5e0000 {
		compatible = "rockchip,rk3588-hdptxphy-grf\0syscon";
		reg = <0x00 0xfd5e0000 0x00 0x100>;
		phandle = <0xf2>;
	};

	syscon@fd5f0000 {
		compatible = "rockchip,rk3588-ioc\0syscon";
		reg = <0x00 0xfd5f0000 0x00 0x10000>;
		phandle = <0xfc>;
	};

	sram@fd600000 {
		compatible = "mmio-sram";
		reg = <0x00 0xfd600000 0x00 0x100000>;
		ranges = <0x00 0x00 0xfd600000 0x100000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x14e>;
	};

	clock-controller@fd7c0000 {
		compatible = "rockchip,rk3588-cru";
		reg = <0x00 0xfd7c0000 0x00 0x5c000>;
		assigned-clocks = <0x21 0x08 0x21 0x04 0x21 0x07 0x21 0x06 0x21 0xcc 0x21 0xce 0x21 0xcd 0x21 0x100 0x21 0x101 0x21 0x102 0x21 0x286 0x21 0x287 0x21 0x25d 0x21 0x71 0x21 0xe0 0x21 0x106>;
		assigned-clock-rates = <0x4190ab00 0x2ee00000 0x32a9f880 0x46cf7100 0x29d7ab80 0x17d78400 0x1dcd6500 0x2faf0800 0x5f5e100 0x17d78400 0x5f5e100 0xbebc200 0x1dcd6500 0x165a0bc0 0x8f0d180 0xbebc200>;
		rockchip,grf = <0x30>;
		#clock-cells = <0x01>;
		#reset-cells = <0x01>;
		phandle = <0x21>;
	};

	i2c@fd880000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfd880000 0x00 0x1000>;
		interrupts = <0x00 0x13d 0x04 0x00>;
		clocks = <0x21 0x274 0x21 0x273>;
		clock-names = "i2c\0pclk";
		pinctrl-0 = <0x31>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		phandle = <0x14f>;

		regulator@42 {
			compatible = "rockchip,rk8602";
			reg = <0x42>;
			fcs,suspend-voltage-selector = <0x01>;
			regulator-name = "vdd_cpu_big0_s0";
			regulator-always-on;
			regulator-boot-on;
			regulator-min-microvolt = <0x86470>;
			regulator-max-microvolt = <0x100590>;
			regulator-ramp-delay = <0x8fc>;
			vin-supply = <0x32>;
			phandle = <0x14>;

			regulator-state-mem {
				regulator-off-in-suspend;
			};
		};

		regulator@43 {
			compatible = "rockchip,rk8603\0rockchip,rk8602";
			reg = <0x43>;
			fcs,suspend-voltage-selector = <0x01>;
			regulator-name = "vdd_cpu_big1_s0";
			regulator-always-on;
			regulator-boot-on;
			regulator-min-microvolt = <0x86470>;
			regulator-max-microvolt = <0x100590>;
			regulator-ramp-delay = <0x8fc>;
			vin-supply = <0x32>;
			phandle = <0x18>;

			regulator-state-mem {
				regulator-off-in-suspend;
			};
		};
	};

	serial@fd890000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfd890000 0x00 0x100>;
		interrupts = <0x00 0x14b 0x04 0x00>;
		clocks = <0x21 0x29b 0x21 0x29c>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x33 0x06 0x33 0x07>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0x34>;
		pinctrl-names = "default";
		reg-shift = <0x02>;
		reg-io-width = <0x04>;
		status = "disabled";
		phandle = <0x150>;
	};

	pwm@fd8b0000 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfd8b0000 0x00 0x10>;
		clocks = <0x21 0x292 0x21 0x291>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0x35>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x151>;
	};

	pwm@fd8b0010 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfd8b0010 0x00 0x10>;
		clocks = <0x21 0x292 0x21 0x291>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0x36>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "okay";
		phandle = <0x136>;
	};

	pwm@fd8b0020 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfd8b0020 0x00 0x10>;
		clocks = <0x21 0x292 0x21 0x291>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0x37>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x152>;
	};

	pwm@fd8b0030 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfd8b0030 0x00 0x10>;
		clocks = <0x21 0x292 0x21 0x291>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0x38>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "okay";
		phandle = <0x153>;
	};

	power-management@fd8d8000 {
		compatible = "rockchip,rk3588-pmu\0syscon\0simple-mfd";
		reg = <0x00 0xfd8d8000 0x00 0x400>;
		phandle = <0x73>;

		power-controller {
			compatible = "rockchip,rk3588-power-controller";
			#address-cells = <0x01>;
			#power-domain-cells = <0x01>;
			#size-cells = <0x00>;
			status = "okay";
			phandle = <0x22>;

			power-domain@8 {
				reg = <0x08>;
				#power-domain-cells = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				power-domain@9 {
					reg = <0x09>;
					clocks = <0x21 0x121 0x21 0x123 0x21 0x122 0x21 0x118>;
					pm_qos = <0x39 0x3a 0x3b>;
					#power-domain-cells = <0x00>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					power-domain@10 {
						reg = <0x0a>;
						clocks = <0x21 0x121 0x21 0x123 0x21 0x122>;
						pm_qos = <0x3c>;
						#power-domain-cells = <0x00>;
					};

					power-domain@11 {
						reg = <0x0b>;
						clocks = <0x21 0x121 0x21 0x123 0x21 0x122>;
						pm_qos = <0x3d>;
						#power-domain-cells = <0x00>;
					};
				};
			};

			power-domain@12 {
				reg = <0x0c>;
				clocks = <0x21 0x106 0x21 0x107 0x21 0x108>;
				pm_qos = <0x3e 0x3f 0x40 0x41>;
				#power-domain-cells = <0x00>;
				domain-supply = <0x24>;
				phandle = <0x154>;
			};

			power-domain@13 {
				reg = <0x0d>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				#power-domain-cells = <0x00>;

				power-domain@14 {
					reg = <0x0e>;
					clocks = <0x21 0x180 0x21 0x1af 0x21 0x1ad 0x21 0x181 0x21 0x17f>;
					pm_qos = <0x42>;
					#power-domain-cells = <0x00>;
				};

				power-domain@15 {
					reg = <0x0f>;
					clocks = <0x21 0x185 0x21 0x1af 0x21 0x1ad 0x21 0x186>;
					pm_qos = <0x43>;
					#power-domain-cells = <0x00>;
				};

				power-domain@16 {
					reg = <0x10>;
					clocks = <0x21 0x1b5 0x21 0x1b6>;
					pm_qos = <0x44 0x45 0x46>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#power-domain-cells = <0x00>;

					power-domain@17 {
						reg = <0x11>;
						clocks = <0x21 0x1ba 0x21 0x1b5 0x21 0x1b6 0x21 0x1bb>;
						pm_qos = <0x47 0x48 0x49>;
						#power-domain-cells = <0x00>;
					};
				};
			};

			power-domain@21 {
				reg = <0x15>;
				clocks = <0x21 0x1af 0x21 0x1ae 0x21 0x1ad 0x21 0x1b0 0x21 0x19b 0x21 0x19a 0x21 0x19d 0x21 0x19e 0x21 0x19f 0x21 0x1a0 0x21 0x1a1 0x21 0x1a2 0x21 0x1a3 0x21 0x1a4 0x21 0x1a5 0x21 0x1a6 0x21 0x1a8 0x21 0x1a7>;
				pm_qos = <0x4a 0x4b 0x4c 0x4d 0x4e 0x4f 0x50 0x51>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				#power-domain-cells = <0x00>;

				power-domain@23 {
					reg = <0x17>;
					clocks = <0x21 0x43 0x21 0x41 0x21 0x1af>;
					pm_qos = <0x52>;
					#power-domain-cells = <0x00>;
				};

				power-domain@14 {
					reg = <0x0e>;
					clocks = <0x21 0x180 0x21 0x1af 0x21 0x1ad 0x21 0x181>;
					pm_qos = <0x42>;
					#power-domain-cells = <0x00>;
				};

				power-domain@15 {
					reg = <0x0f>;
					clocks = <0x21 0x185 0x21 0x1af 0x21 0x1ad>;
					pm_qos = <0x43>;
					#power-domain-cells = <0x00>;
				};

				power-domain@22 {
					reg = <0x16>;
					clocks = <0x21 0x1ab 0x21 0x1aa>;
					pm_qos = <0x53>;
					#power-domain-cells = <0x00>;
				};
			};

			power-domain@24 {
				reg = <0x18>;
				clocks = <0x21 0x25b 0x21 0x25a 0x21 0x25d>;
				pm_qos = <0x54 0x55>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				#power-domain-cells = <0x00>;

				power-domain@25 {
					reg = <0x19>;
					clocks = <0x21 0x1e7 0x21 0x1e8 0x21 0x1e6 0x21 0x1e4 0x21 0x1df 0x21 0x1de 0x21 0x25a>;
					pm_qos = <0x56>;
					#power-domain-cells = <0x00>;
				};
			};

			power-domain@26 {
				reg = <0x1a>;
				clocks = <0x21 0x21d 0x21 0x21e 0x21 0x21c 0x21 0x207 0x21 0x206 0x21 0x21a 0x21 0x251>;
				pm_qos = <0x57 0x58>;
				#power-domain-cells = <0x00>;
			};

			power-domain@27 {
				reg = <0x1b>;
				clocks = <0x21 0x1d2 0x21 0x1d3 0x21 0x1d0 0x21 0x1cf 0x21 0x1d6 0x21 0x1d5>;
				pm_qos = <0x59 0x5a 0x5b 0x5c>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				#power-domain-cells = <0x00>;

				power-domain@28 {
					reg = <0x1c>;
					clocks = <0x21 0x113 0x21 0x112 0x21 0x1d2 0x21 0x1d3>;
					pm_qos = <0x5d 0x5e>;
					#power-domain-cells = <0x00>;
				};

				power-domain@29 {
					reg = <0x1d>;
					clocks = <0x21 0x1c7 0x21 0x1c6 0x21 0x1ca 0x21 0x1c9 0x21 0x1d3>;
					pm_qos = <0x5f 0x60>;
					#power-domain-cells = <0x00>;
				};
			};

			power-domain@30 {
				reg = <0x1e>;
				clocks = <0x21 0x17a 0x21 0x17b>;
				pm_qos = <0x61>;
				#power-domain-cells = <0x00>;
			};

			power-domain@31 {
				reg = <0x1f>;
				clocks = <0x21 0x157 0x21 0x18c 0x21 0x2c0 0x21 0x18d 0x21 0x18e 0x21 0x18f 0x21 0x190 0x21 0x191>;
				pm_qos = <0x62 0x63 0x64 0x65>;
				#power-domain-cells = <0x00>;
			};

			power-domain@33 {
				reg = <0x21>;
				clocks = <0x21 0x157 0x21 0x15a 0x21 0x15b>;
				#power-domain-cells = <0x00>;
			};

			power-domain@34 {
				reg = <0x22>;
				clocks = <0x21 0x157 0x21 0x15a 0x21 0x15b>;
				#power-domain-cells = <0x00>;
			};

			power-domain@37 {
				reg = <0x25>;
				clocks = <0x21 0x18a 0x21 0x132>;
				pm_qos = <0x66>;
				#power-domain-cells = <0x00>;
			};

			power-domain@38 {
				reg = <0x26>;
				clocks = <0x21 0x34 0x21 0x35>;
				#power-domain-cells = <0x00>;
			};

			power-domain@40 {
				reg = <0x28>;
				pm_qos = <0x67>;
				#power-domain-cells = <0x00>;
			};
		};
	};

	video-codec@fdb50000 {
		compatible = "rockchip,rk3588-vpu121\0rockchip,rk3328-vpu";
		reg = <0x00 0xfdb50000 0x00 0x800>;
		interrupts = <0x00 0x77 0x04 0x00>;
		interrupt-names = "vdpu";
		clocks = <0x21 0x1b1 0x21 0x1b2>;
		clock-names = "aclk\0hclk";
		iommus = <0x68>;
		power-domains = <0x22 0x15>;
		phandle = <0x155>;
	};

	iommu@fdb50800 {
		compatible = "rockchip,rk3588-iommu\0rockchip,rk3568-iommu";
		reg = <0x00 0xfdb50800 0x00 0x40>;
		interrupts = <0x00 0x76 0x04 0x00>;
		clock-names = "aclk\0iface";
		clocks = <0x21 0x1b1 0x21 0x1b2>;
		power-domains = <0x22 0x15>;
		#iommu-cells = <0x00>;
		phandle = <0x68>;
	};

	rga@fdb80000 {
		compatible = "rockchip,rk3588-rga\0rockchip,rk3288-rga";
		reg = <0x00 0xfdb80000 0x00 0x180>;
		interrupts = <0x00 0x74 0x04 0x00>;
		clocks = <0x21 0x1a8 0x21 0x1a7 0x21 0x1a9>;
		clock-names = "aclk\0hclk\0sclk";
		resets = <0x21 0x172 0x21 0x171 0x21 0x170>;
		reset-names = "core\0axi\0ahb";
		power-domains = <0x22 0x15>;
		phandle = <0x156>;
	};

	video-codec@fdba0000 {
		compatible = "rockchip,rk3588-vepu121";
		reg = <0x00 0xfdba0000 0x00 0x800>;
		interrupts = <0x00 0x7a 0x04 0x00>;
		clocks = <0x21 0x19d 0x21 0x19e>;
		clock-names = "aclk\0hclk";
		iommus = <0x69>;
		power-domains = <0x22 0x15>;
		phandle = <0x157>;
	};

	iommu@fdba0800 {
		compatible = "rockchip,rk3588-iommu\0rockchip,rk3568-iommu";
		reg = <0x00 0xfdba0800 0x00 0x40>;
		interrupts = <0x00 0x79 0x04 0x00>;
		clocks = <0x21 0x19d 0x21 0x19e>;
		clock-names = "aclk\0iface";
		power-domains = <0x22 0x15>;
		#iommu-cells = <0x00>;
		phandle = <0x69>;
	};

	video-codec@fdba4000 {
		compatible = "rockchip,rk3588-vepu121";
		reg = <0x00 0xfdba4000 0x00 0x800>;
		interrupts = <0x00 0x7c 0x04 0x00>;
		clocks = <0x21 0x19f 0x21 0x1a0>;
		clock-names = "aclk\0hclk";
		iommus = <0x6a>;
		power-domains = <0x22 0x15>;
		phandle = <0x158>;
	};

	iommu@fdba4800 {
		compatible = "rockchip,rk3588-iommu\0rockchip,rk3568-iommu";
		reg = <0x00 0xfdba4800 0x00 0x40>;
		interrupts = <0x00 0x7b 0x04 0x00>;
		clocks = <0x21 0x19f 0x21 0x1a0>;
		clock-names = "aclk\0iface";
		power-domains = <0x22 0x15>;
		#iommu-cells = <0x00>;
		phandle = <0x6a>;
	};

	video-codec@fdba8000 {
		compatible = "rockchip,rk3588-vepu121";
		reg = <0x00 0xfdba8000 0x00 0x800>;
		interrupts = <0x00 0x7e 0x04 0x00>;
		clocks = <0x21 0x1a1 0x21 0x1a2>;
		clock-names = "aclk\0hclk";
		iommus = <0x6b>;
		power-domains = <0x22 0x15>;
		phandle = <0x159>;
	};

	iommu@fdba8800 {
		compatible = "rockchip,rk3588-iommu\0rockchip,rk3568-iommu";
		reg = <0x00 0xfdba8800 0x00 0x40>;
		interrupts = <0x00 0x7d 0x04 0x00>;
		clocks = <0x21 0x1a1 0x21 0x1a2>;
		clock-names = "aclk\0iface";
		power-domains = <0x22 0x15>;
		#iommu-cells = <0x00>;
		phandle = <0x6b>;
	};

	video-codec@fdbac000 {
		compatible = "rockchip,rk3588-vepu121";
		reg = <0x00 0xfdbac000 0x00 0x800>;
		interrupts = <0x00 0x80 0x04 0x00>;
		clocks = <0x21 0x1a3 0x21 0x1a4>;
		clock-names = "aclk\0hclk";
		iommus = <0x6c>;
		power-domains = <0x22 0x15>;
		phandle = <0x15a>;
	};

	iommu@fdbac800 {
		compatible = "rockchip,rk3588-iommu\0rockchip,rk3568-iommu";
		reg = <0x00 0xfdbac800 0x00 0x40>;
		interrupts = <0x00 0x7f 0x04 0x00>;
		clocks = <0x21 0x1a3 0x21 0x1a4>;
		clock-names = "aclk\0iface";
		power-domains = <0x22 0x15>;
		#iommu-cells = <0x00>;
		phandle = <0x6c>;
	};

	video-codec@fdc70000 {
		compatible = "rockchip,rk3588-av1-vpu";
		reg = <0x00 0xfdc70000 0x00 0x800>;
		interrupts = <0x00 0x6c 0x04 0x00>;
		interrupt-names = "vdpu";
		assigned-clocks = <0x21 0x41 0x21 0x43>;
		assigned-clock-rates = <0x17d78400 0x17d78400>;
		clocks = <0x21 0x41 0x21 0x43>;
		clock-names = "aclk\0hclk";
		power-domains = <0x22 0x17>;
		resets = <0x21 0x1fe 0x21 0x200 0x21 0x1fd 0x21 0x1ff>;
		phandle = <0x15b>;
	};

	vop@fdd90000 {
		compatible = "rockchip,rk3588-vop";
		reg = <0x00 0xfdd90000 0x00 0x4200 0x00 0xfdd95000 0x00 0x1000>;
		reg-names = "vop\0gamma-lut";
		interrupts = <0x00 0x9c 0x04 0x00>;
		clocks = <0x21 0x25d 0x21 0x25c 0x21 0x261 0x21 0x262 0x21 0x263 0x21 0x264 0x21 0x25b 0x6d 0x6e>;
		clock-names = "aclk\0hclk\0dclk_vp0\0dclk_vp1\0dclk_vp2\0dclk_vp3\0pclk_vop\0pll_hdmiphy0\0pll_hdmiphy1";
		iommus = <0x6f>;
		power-domains = <0x22 0x18>;
		rockchip,grf = <0x70>;
		rockchip,vop-grf = <0x71>;
		rockchip,vo1-grf = <0x72>;
		rockchip,pmu = <0x73>;
		status = "okay";
		phandle = <0x15c>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x1b>;

			port@0 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg = <0x00>;
				phandle = <0x15d>;

				endpoint@2 {
					reg = <0x02>;
					remote-endpoint = <0x74>;
					phandle = <0x7b>;
				};
			};

			port@1 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg = <0x01>;
				phandle = <0x15e>;
			};

			port@2 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg = <0x02>;
				phandle = <0x15f>;
			};

			port@3 {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				reg = <0x03>;
				phandle = <0x160>;
			};
		};
	};

	iommu@fdd97e00 {
		compatible = "rockchip,rk3588-iommu\0rockchip,rk3568-iommu";
		reg = <0x00 0xfdd97e00 0x00 0x100 0x00 0xfdd97f00 0x00 0x100>;
		interrupts = <0x00 0x9c 0x04 0x00>;
		clocks = <0x21 0x25d 0x21 0x25c>;
		clock-names = "aclk\0iface";
		#iommu-cells = <0x00>;
		power-domains = <0x22 0x18>;
		status = "okay";
		phandle = <0x6f>;
	};

	spdif-tx@fddb0000 {
		compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0xfddb0000 0x00 0x1000>;
		assigned-clock-parents = <0x21 0x04>;
		assigned-clocks = <0x21 0x1f4>;
		clock-names = "mclk\0hclk";
		clocks = <0x21 0x1f8 0x21 0x1f3>;
		dma-names = "tx";
		dmas = <0x75 0x06>;
		interrupts = <0x00 0xc3 0x04 0x00>;
		power-domains = <0x22 0x19>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x161>;
	};

	i2s@fddc0000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfddc0000 0x00 0x1000>;
		interrupts = <0x00 0xb8 0x04 0x00>;
		clocks = <0x21 0x1ec 0x21 0x1ec 0x21 0x1e1>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		assigned-clocks = <0x21 0x1ea>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x76 0x00>;
		dma-names = "tx";
		power-domains = <0x22 0x19>;
		resets = <0x21 0x1b8>;
		reset-names = "tx-m";
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x162>;
	};

	spdif-tx@fdde0000 {
		compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0xfdde0000 0x00 0x1000>;
		assigned-clock-parents = <0x21 0x04>;
		assigned-clocks = <0x21 0x241>;
		clock-names = "mclk\0hclk";
		clocks = <0x21 0x244 0x21 0x240>;
		dma-names = "tx";
		dmas = <0x75 0x07>;
		interrupts = <0x00 0xc4 0x04 0x00>;
		power-domains = <0x22 0x1a>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x163>;
	};

	i2s@fddf0000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfddf0000 0x00 0x1000>;
		interrupts = <0x00 0xb9 0x04 0x00>;
		clocks = <0x21 0x234 0x21 0x234 0x21 0x235>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		assigned-clocks = <0x21 0x231>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x76 0x02>;
		dma-names = "tx";
		power-domains = <0x22 0x1a>;
		resets = <0x21 0x1d8>;
		reset-names = "tx-m";
		#sound-dai-cells = <0x00>;
		status = "okay";
		phandle = <0x1e>;
	};

	i2s@fddfc000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfddfc000 0x00 0x1000>;
		interrupts = <0x00 0xbd 0x04 0x00>;
		clocks = <0x21 0x230 0x21 0x230 0x21 0x22c>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		assigned-clocks = <0x21 0x22d>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x76 0x17>;
		dma-names = "rx";
		power-domains = <0x22 0x1a>;
		resets = <0x21 0x1ec>;
		reset-names = "rx-m";
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x164>;
	};

	hdmi@fde80000 {
		compatible = "rockchip,rk3588-dw-hdmi-qp";
		reg = <0x00 0xfde80000 0x00 0x20000>;
		clocks = <0x21 0x210 0x21 0x211 0x21 0x212 0x21 0x234 0x21 0x252 0x21 0x2cd>;
		clock-names = "pclk\0earc\0ref\0aud\0hdp\0hclk_vo1";
		interrupts = <0x00 0xa9 0x04 0x00 0x00 0xaa 0x04 0x00 0x00 0xab 0x04 0x00 0x00 0xac 0x04 0x00 0x00 0x168 0x04 0x00>;
		interrupt-names = "avp\0cec\0earc\0main\0hpd";
		phys = <0x6d>;
		pinctrl-names = "default";
		pinctrl-0 = <0x77 0x78 0x79 0x7a>;
		power-domains = <0x22 0x1a>;
		resets = <0x21 0x1ce 0x21 0x230>;
		reset-names = "ref\0hdp";
		rockchip,grf = <0x70>;
		rockchip,vo-grf = <0x72>;
		#sound-dai-cells = <0x00>;
		status = "okay";
		phandle = <0x1d>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			port@0 {
				reg = <0x00>;
				phandle = <0x165>;

				endpoint {
					remote-endpoint = <0x7b>;
					phandle = <0x74>;
				};
			};

			port@1 {
				reg = <0x01>;
				phandle = <0x166>;

				endpoint {
					remote-endpoint = <0x7c>;
					phandle = <0x138>;
				};
			};
		};
	};

	qos@fdf35000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf35000 0x00 0x20>;
		phandle = <0x3e>;
	};

	qos@fdf35200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf35200 0x00 0x20>;
		phandle = <0x3f>;
	};

	qos@fdf35400 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf35400 0x00 0x20>;
		phandle = <0x40>;
	};

	qos@fdf35600 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf35600 0x00 0x20>;
		phandle = <0x41>;
	};

	qos@fdf36000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf36000 0x00 0x20>;
		phandle = <0x61>;
	};

	qos@fdf39000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf39000 0x00 0x20>;
		phandle = <0x66>;
	};

	qos@fdf3d800 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf3d800 0x00 0x20>;
		phandle = <0x67>;
	};

	qos@fdf3e000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf3e000 0x00 0x20>;
		phandle = <0x63>;
	};

	qos@fdf3e200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf3e200 0x00 0x20>;
		phandle = <0x62>;
	};

	qos@fdf3e400 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf3e400 0x00 0x20>;
		phandle = <0x64>;
	};

	qos@fdf3e600 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf3e600 0x00 0x20>;
		phandle = <0x65>;
	};

	qos@fdf40000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf40000 0x00 0x20>;
		phandle = <0x5f>;
	};

	qos@fdf40200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf40200 0x00 0x20>;
		phandle = <0x60>;
	};

	qos@fdf40400 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf40400 0x00 0x20>;
		phandle = <0x59>;
	};

	qos@fdf40500 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf40500 0x00 0x20>;
		phandle = <0x5a>;
	};

	qos@fdf40600 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf40600 0x00 0x20>;
		phandle = <0x5b>;
	};

	qos@fdf40800 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf40800 0x00 0x20>;
		phandle = <0x5c>;
	};

	qos@fdf41000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf41000 0x00 0x20>;
		phandle = <0x5d>;
	};

	qos@fdf41100 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf41100 0x00 0x20>;
		phandle = <0x5e>;
	};

	qos@fdf60000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf60000 0x00 0x20>;
		phandle = <0x44>;
	};

	qos@fdf60200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf60200 0x00 0x20>;
		phandle = <0x45>;
	};

	qos@fdf60400 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf60400 0x00 0x20>;
		phandle = <0x46>;
	};

	qos@fdf61000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf61000 0x00 0x20>;
		phandle = <0x47>;
	};

	qos@fdf61200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf61200 0x00 0x20>;
		phandle = <0x48>;
	};

	qos@fdf61400 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf61400 0x00 0x20>;
		phandle = <0x49>;
	};

	qos@fdf62000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf62000 0x00 0x20>;
		phandle = <0x42>;
	};

	qos@fdf63000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf63000 0x00 0x20>;
		phandle = <0x43>;
	};

	qos@fdf64000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf64000 0x00 0x20>;
		phandle = <0x52>;
	};

	qos@fdf66000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf66000 0x00 0x20>;
		phandle = <0x4a>;
	};

	qos@fdf66200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf66200 0x00 0x20>;
		phandle = <0x4b>;
	};

	qos@fdf66400 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf66400 0x00 0x20>;
		phandle = <0x4c>;
	};

	qos@fdf66600 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf66600 0x00 0x20>;
		phandle = <0x4d>;
	};

	qos@fdf66800 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf66800 0x00 0x20>;
		phandle = <0x4e>;
	};

	qos@fdf66a00 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf66a00 0x00 0x20>;
		phandle = <0x4f>;
	};

	qos@fdf66c00 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf66c00 0x00 0x20>;
		phandle = <0x50>;
	};

	qos@fdf66e00 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf66e00 0x00 0x20>;
		phandle = <0x51>;
	};

	qos@fdf67000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf67000 0x00 0x20>;
		phandle = <0x53>;
	};

	qos@fdf67200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf67200 0x00 0x20>;
		phandle = <0x167>;
	};

	qos@fdf70000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf70000 0x00 0x20>;
		phandle = <0x3c>;
	};

	qos@fdf71000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf71000 0x00 0x20>;
		phandle = <0x3d>;
	};

	qos@fdf72000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf72000 0x00 0x20>;
		phandle = <0x39>;
	};

	qos@fdf72200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf72200 0x00 0x20>;
		phandle = <0x3a>;
	};

	qos@fdf72400 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf72400 0x00 0x20>;
		phandle = <0x3b>;
	};

	qos@fdf80000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf80000 0x00 0x20>;
		phandle = <0x56>;
	};

	qos@fdf81000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf81000 0x00 0x20>;
		phandle = <0x57>;
	};

	qos@fdf81200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf81200 0x00 0x20>;
		phandle = <0x58>;
	};

	qos@fdf82000 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf82000 0x00 0x20>;
		phandle = <0x54>;
	};

	qos@fdf82200 {
		compatible = "rockchip,rk3588-qos\0syscon";
		reg = <0x00 0xfdf82200 0x00 0x20>;
		phandle = <0x55>;
	};

	dfi@fe060000 {
		reg = <0x00 0xfe060000 0x00 0x10000>;
		compatible = "rockchip,rk3588-dfi";
		interrupts = <0x00 0x1c 0x04 0x00 0x00 0x26 0x04 0x00 0x00 0x30 0x04 0x00 0x00 0x3a 0x04 0x00>;
		rockchip,pmu = <0x7d>;
		phandle = <0x168>;
	};

	pcie@fe180000 {
		compatible = "rockchip,rk3588-pcie\0rockchip,rk3568-pcie";
		bus-range = <0x30 0x3f>;
		clocks = <0x21 0x143 0x21 0x148 0x21 0x13e 0x21 0x14d 0x21 0x152 0x21 0x2b0>;
		clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
		device_type = "pci";
		interrupts = <0x00 0xf8 0x04 0x00 0x00 0xf7 0x04 0x00 0x00 0xf6 0x04 0x00 0x00 0xf5 0x04 0x00 0x00 0xf4 0x04 0x00>;
		interrupt-names = "sys\0pmc\0msg\0legacy\0err";
		#interrupt-cells = <0x01>;
		interrupt-map-mask = <0x00 0x00 0x00 0x07>;
		interrupt-map = <0x00 0x00 0x00 0x01 0x7e 0x00 0x00 0x00 0x00 0x02 0x7e 0x01 0x00 0x00 0x00 0x03 0x7e 0x02 0x00 0x00 0x00 0x04 0x7e 0x03>;
		linux,pci-domain = <0x03>;
		max-link-speed = <0x03>;
		msi-map = <0x3000 0x7f 0x3000 0x1000>;
		iommu-map = <0x3000 0x80 0x3000 0x1000>;
		num-lanes = <0x01>;
		phys = <0x81>;
		phy-names = "pcie-phy";
		power-domains = <0x22 0x22>;
		ranges = <0x1000000 0x00 0xf3100000 0x00 0xf3100000 0x00 0x100000 0x2000000 0x00 0xf3200000 0x00 0xf3200000 0x00 0xe00000 0x3000000 0x00 0x40000000 0x09 0xc0000000 0x00 0x40000000>;
		reg = <0x0a 0x40c00000 0x00 0x400000 0x00 0xfe180000 0x00 0x10000 0x00 0xf3000000 0x00 0x100000>;
		reg-names = "dbi\0apb\0config";
		resets = <0x21 0x129 0x21 0x12e>;
		reset-names = "pwr\0pipe";
		#address-cells = <0x03>;
		#size-cells = <0x02>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x82>;
		reset-gpios = <0x83 0x02 0x00>;
		vpcie3v3-supply = <0x84>;
		phandle = <0x169>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0xf5 0x01 0x00>;
			phandle = <0x7e>;
		};
	};

	pcie@fe190000 {
		compatible = "rockchip,rk3588-pcie\0rockchip,rk3568-pcie";
		bus-range = <0x40 0x4f>;
		clocks = <0x21 0x144 0x21 0x149 0x21 0x13f 0x21 0x14e 0x21 0x153 0x21 0x173>;
		clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
		device_type = "pci";
		interrupts = <0x00 0xfd 0x04 0x00 0x00 0xfc 0x04 0x00 0x00 0xfb 0x04 0x00 0x00 0xfa 0x04 0x00 0x00 0xf9 0x04 0x00>;
		interrupt-names = "sys\0pmc\0msg\0legacy\0err";
		#interrupt-cells = <0x01>;
		interrupt-map-mask = <0x00 0x00 0x00 0x07>;
		interrupt-map = <0x00 0x00 0x00 0x01 0x85 0x00 0x00 0x00 0x00 0x02 0x85 0x01 0x00 0x00 0x00 0x03 0x85 0x02 0x00 0x00 0x00 0x04 0x85 0x03>;
		linux,pci-domain = <0x04>;
		max-link-speed = <0x02>;
		msi-map = <0x4000 0x7f 0x4000 0x1000>;
		iommu-map = <0x4000 0x80 0x4000 0x1000>;
		num-lanes = <0x01>;
		phys = <0x86 0x02>;
		phy-names = "pcie-phy";
		power-domains = <0x22 0x22>;
		ranges = <0x1000000 0x00 0xf4100000 0x00 0xf4100000 0x00 0x100000 0x2000000 0x00 0xf4200000 0x00 0xf4200000 0x00 0xe00000 0x3000000 0x00 0x40000000 0x0a 0x00 0x00 0x40000000>;
		reg = <0x0a 0x41000000 0x00 0x400000 0x00 0xfe190000 0x00 0x10000 0x00 0xf4000000 0x00 0x100000>;
		reg-names = "dbi\0apb\0config";
		resets = <0x21 0x12a 0x21 0x12f>;
		reset-names = "pwr\0pipe";
		#address-cells = <0x03>;
		#size-cells = <0x02>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x87>;
		reset-gpios = <0x83 0x04 0x00>;
		vpcie3v3-supply = <0x88>;
		phandle = <0x16a>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0xfa 0x01 0x00>;
			phandle = <0x85>;
		};
	};

	ethernet@fe1c0000 {
		compatible = "rockchip,rk3588-gmac\0snps,dwmac-4.20a";
		reg = <0x00 0xfe1c0000 0x00 0x10000>;
		interrupts = <0x00 0xea 0x04 0x00 0x00 0xe9 0x04 0x00>;
		interrupt-names = "macirq\0eth_wake_irq";
		clocks = <0x21 0x136 0x21 0x137 0x21 0x159 0x21 0x15e 0x21 0x135>;
		clock-names = "stmmaceth\0clk_mac_ref\0pclk_mac\0aclk_mac\0ptp_ref";
		power-domains = <0x22 0x21>;
		resets = <0x21 0x124>;
		reset-names = "stmmaceth";
		rockchip,grf = <0x70>;
		rockchip,php-grf = <0x30>;
		snps,axi-config = <0x89>;
		snps,mixed-burst;
		snps,mtl-rx-config = <0x8a>;
		snps,mtl-tx-config = <0x8b>;
		snps,tso;
		status = "disabled";
		phandle = <0x16b>;

		mdio {
			compatible = "snps,dwmac-mdio";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x16c>;
		};

		stmmac-axi-config {
			snps,blen = <0x00 0x00 0x00 0x00 0x10 0x08 0x04>;
			snps,wr_osr_lmt = <0x04>;
			snps,rd_osr_lmt = <0x08>;
			phandle = <0x89>;
		};

		rx-queues-config {
			snps,rx-queues-to-use = <0x02>;
			phandle = <0x8a>;

			queue0 {
			};

			queue1 {
			};
		};

		tx-queues-config {
			snps,tx-queues-to-use = <0x02>;
			phandle = <0x8b>;

			queue0 {
			};

			queue1 {
			};
		};
	};

	sata@fe210000 {
		compatible = "rockchip,rk3588-dwc-ahci\0snps,dwc-ahci";
		reg = <0x00 0xfe210000 0x00 0x1000>;
		interrupts = <0x00 0x111 0x04 0x00>;
		clocks = <0x21 0x162 0x21 0x15f 0x21 0x165 0x21 0x154 0x21 0x16f>;
		clock-names = "sata\0pmalive\0rxoob\0ref\0asic";
		ports-implemented = <0x01>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x16d>;

		sata-port@0 {
			reg = <0x00>;
			hba-port-cap = <0x400000>;
			phys = <0x86 0x01>;
			phy-names = "sata-phy";
			snps,rx-ts-max = <0x20>;
			snps,tx-ts-max = <0x20>;
		};
	};

	sata@fe230000 {
		compatible = "rockchip,rk3588-dwc-ahci\0snps,dwc-ahci";
		reg = <0x00 0xfe230000 0x00 0x1000>;
		interrupts = <0x00 0x113 0x04 0x00>;
		clocks = <0x21 0x164 0x21 0x161 0x21 0x167 0x21 0x156 0x21 0x171>;
		clock-names = "sata\0pmalive\0rxoob\0ref\0asic";
		ports-implemented = <0x01>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x16e>;

		sata-port@0 {
			reg = <0x00>;
			hba-port-cap = <0x400000>;
			phys = <0x2c 0x01>;
			phy-names = "sata-phy";
			snps,rx-ts-max = <0x20>;
			snps,tx-ts-max = <0x20>;
		};
	};

	spi@fe2b0000 {
		compatible = "rockchip,sfc";
		reg = <0x00 0xfe2b0000 0x00 0x4000>;
		interrupts = <0x00 0xce 0x04 0x00>;
		clocks = <0x21 0x12f 0x21 0x130>;
		clock-names = "clk_sfc\0hclk_sfc";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x16f>;
	};

	mmc@fe2c0000 {
		compatible = "rockchip,rk3588-dw-mshc\0rockchip,rk3288-dw-mshc";
		reg = <0x00 0xfe2c0000 0x00 0x4000>;
		interrupts = <0x00 0xcb 0x04 0x00>;
		clocks = <0x0a 0x17 0x0a 0x09 0x21 0x2ad 0x21 0x2ae>;
		clock-names = "biu\0ciu\0ciu-drive\0ciu-sample";
		fifo-depth = <0x100>;
		max-frequency = <0x8f0d180>;
		pinctrl-names = "default";
		pinctrl-0 = <0x8c 0x8d 0x8e 0x8f>;
		power-domains = <0x22 0x28>;
		status = "okay";
		bus-width = <0x04>;
		cap-sd-highspeed;
		disable-wp;
		no-mmc;
		no-sdio;
		sd-uhs-sdr104;
		vmmc-supply = <0x90>;
		vqmmc-supply = <0x91>;
		phandle = <0x170>;
	};

	mmc@fe2d0000 {
		compatible = "rockchip,rk3588-dw-mshc\0rockchip,rk3288-dw-mshc";
		reg = <0x00 0xfe2d0000 0x00 0x4000>;
		interrupts = <0x00 0xcc 0x04 0x00>;
		clocks = <0x21 0x18a 0x21 0x18b 0x21 0x2ab 0x21 0x2ac>;
		clock-names = "biu\0ciu\0ciu-drive\0ciu-sample";
		fifo-depth = <0x100>;
		max-frequency = <0xbebc200>;
		pinctrl-names = "default";
		pinctrl-0 = <0x92>;
		power-domains = <0x22 0x25>;
		status = "disabled";
		phandle = <0x171>;
	};

	mmc@fe2e0000 {
		compatible = "rockchip,rk3588-dwcmshc";
		reg = <0x00 0xfe2e0000 0x00 0x10000>;
		interrupts = <0x00 0xcd 0x04 0x00>;
		assigned-clocks = <0x21 0x12d 0x21 0x12e 0x21 0x12c>;
		assigned-clock-rates = <0xbebc200 0x16e3600 0xbebc200>;
		clocks = <0x21 0x12c 0x21 0x12a 0x21 0x12b 0x21 0x12d 0x21 0x12e>;
		clock-names = "core\0bus\0axi\0block\0timer";
		max-frequency = <0xbebc200>;
		pinctrl-0 = <0x93 0x94 0x95 0x96 0x97>;
		pinctrl-names = "default";
		resets = <0x21 0x118 0x21 0x116 0x21 0x117 0x21 0x119 0x21 0x11a>;
		reset-names = "core\0bus\0axi\0block\0timer";
		status = "okay";
		bus-width = <0x08>;
		mmc-hs400-1_8v;
		mmc-hs400-enhanced-strobe;
		no-sd;
		no-sdio;
		non-removable;
		vmmc-supply = <0x98>;
		vqmmc-supply = <0x99>;
		phandle = <0x172>;
	};

	rng@fe378000 {
		compatible = "rockchip,rk3588-rng";
		reg = <0x00 0xfe378000 0x00 0x200>;
		interrupts = <0x00 0x190 0x04 0x00>;
		clocks = <0x0a 0x0c>;
		resets = <0x9a 0x30>;
	};

	crypto@fe370000 {
		compatible = "rockchip,rk3588-crypto";
		reg = <0x00 0xfe370000 0x00 0x2000>;
		interrupts = <0x00 0xd1 0x04 0x00>;
		clocks = <0x0a 0x14 0x0a 0x0b 0x0a 0x0c>;
		clock-names = "core\0aclk\0hclk";
		resets = <0x9a 0x0f>;
		reset-names = "core";
		status = "okay";
		phandle = <0x173>;
	};

	i2s@fe470000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfe470000 0x00 0x1000>;
		interrupts = <0x00 0xb4 0x04 0x00>;
		clocks = <0x21 0x2b 0x21 0x2f 0x21 0x28>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		assigned-clocks = <0x21 0x29 0x21 0x2d>;
		assigned-clock-parents = <0x21 0x04 0x21 0x04>;
		dmas = <0x33 0x00 0x33 0x01>;
		dma-names = "tx\0rx";
		power-domains = <0x22 0x26>;
		resets = <0x21 0x2a 0x21 0x2b>;
		reset-names = "tx-m\0rx-m";
		rockchip,trcm-sync-tx-only;
		pinctrl-names = "default";
		pinctrl-0 = <0x9b 0x9c 0x9d 0x9e 0x9f>;
		#sound-dai-cells = <0x00>;
		status = "okay";
		phandle = <0x132>;
	};

	i2s@fe480000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfe480000 0x00 0x1000>;
		interrupts = <0x00 0xb5 0x04 0x00>;
		clocks = <0x21 0x279 0x21 0x27d 0x21 0x275>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		dmas = <0x33 0x02 0x33 0x03>;
		dma-names = "tx\0rx";
		resets = <0x21 0x25e 0x21 0x25f>;
		reset-names = "tx-m\0rx-m";
		rockchip,trcm-sync-tx-only;
		pinctrl-names = "default";
		pinctrl-0 = <0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x174>;
	};

	i2s@fe490000 {
		compatible = "rockchip,rk3588-i2s\0rockchip,rk3066-i2s";
		reg = <0x00 0xfe490000 0x00 0x1000>;
		interrupts = <0x00 0xb6 0x04 0x00>;
		clocks = <0x21 0x1f 0x21 0x1a>;
		clock-names = "i2s_clk\0i2s_hclk";
		assigned-clocks = <0x21 0x1c>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x75 0x00 0x75 0x01>;
		dma-names = "tx\0rx";
		power-domains = <0x22 0x26>;
		pinctrl-names = "default";
		pinctrl-0 = <0xaa 0xab 0xac 0xad>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x175>;
	};

	i2s@fe4a0000 {
		compatible = "rockchip,rk3588-i2s\0rockchip,rk3066-i2s";
		reg = <0x00 0xfe4a0000 0x00 0x1000>;
		interrupts = <0x00 0xb7 0x04 0x00>;
		clocks = <0x21 0x25 0x21 0x1b>;
		clock-names = "i2s_clk\0i2s_hclk";
		assigned-clocks = <0x21 0x22>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x75 0x02 0x75 0x03>;
		dma-names = "tx\0rx";
		power-domains = <0x22 0x26>;
		pinctrl-names = "default";
		pinctrl-0 = <0xae 0xaf 0xb0 0xb1>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x176>;
	};

	spdif-tx@fe4e0000 {
		compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0xfe4e0000 0x00 0x1000>;
		assigned-clock-parents = <0x21 0x04>;
		assigned-clocks = <0x21 0x37>;
		clock-names = "mclk\0hclk";
		clocks = <0x21 0x39 0x21 0x36>;
		dma-names = "tx";
		dmas = <0x33 0x05>;
		interrupts = <0x00 0xc1 0x04 0x00>;
		pinctrl-0 = <0xb2>;
		pinctrl-names = "default";
		power-domains = <0x22 0x26>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x177>;
	};

	spdif-tx@fe4f0000 {
		compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0xfe4f0000 0x00 0x1000>;
		assigned-clock-parents = <0x21 0x04>;
		assigned-clocks = <0x21 0x3d>;
		clock-names = "mclk\0hclk";
		clocks = <0x21 0x3f 0x21 0x3c>;
		dma-names = "tx";
		dmas = <0x75 0x05>;
		interrupts = <0x00 0xc2 0x04 0x00>;
		pinctrl-0 = <0xb3>;
		pinctrl-names = "default";
		power-domains = <0x22 0x26>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x178>;
	};

	interrupt-controller@fe600000 {
		compatible = "arm,gic-v3";
		reg = <0x00 0xfe600000 0x00 0x10000 0x00 0xfe680000 0x00 0x100000>;
		interrupts = <0x01 0x09 0x04 0x00>;
		interrupt-controller;
		dma-noncoherent;
		mbi-alias = <0x00 0xfe610000>;
		mbi-ranges = <0x1a8 0x38>;
		msi-controller;
		ranges;
		#address-cells = <0x02>;
		#interrupt-cells = <0x04>;
		#size-cells = <0x02>;
		phandle = <0x01>;

		msi-controller@fe640000 {
			compatible = "arm,gic-v3-its";
			reg = <0x00 0xfe640000 0x00 0x20000>;
			dma-noncoherent;
			msi-controller;
			#msi-cells = <0x01>;
			phandle = <0x7f>;
		};

		msi-controller@fe660000 {
			compatible = "arm,gic-v3-its";
			reg = <0x00 0xfe660000 0x00 0x20000>;
			dma-noncoherent;
			msi-controller;
			#msi-cells = <0x01>;
			phandle = <0x118>;
		};

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x02 0x03 0x04 0x05>;
				phandle = <0x1f>;
			};

			interrupt-partition-1 {
				affinity = <0x06 0x07 0x08 0x09>;
				phandle = <0x20>;
			};
		};
	};

	dma-controller@fea10000 {
		compatible = "arm,pl330\0arm,primecell";
		reg = <0x00 0xfea10000 0x00 0x4000>;
		interrupts = <0x00 0x56 0x04 0x00 0x00 0x57 0x04 0x00>;
		arm,pl330-periph-burst;
		clocks = <0x21 0x6e>;
		clock-names = "apb_pclk";
		#dma-cells = <0x01>;
		phandle = <0x33>;
	};

	dma-controller@fea30000 {
		compatible = "arm,pl330\0arm,primecell";
		reg = <0x00 0xfea30000 0x00 0x4000>;
		interrupts = <0x00 0x58 0x04 0x00 0x00 0x59 0x04 0x00>;
		arm,pl330-periph-burst;
		clocks = <0x21 0x6f>;
		clock-names = "apb_pclk";
		#dma-cells = <0x01>;
		phandle = <0x75>;
	};

	i2c@fea90000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfea90000 0x00 0x1000>;
		clocks = <0x21 0x83 0x21 0x7b>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x13e 0x04 0x00>;
		pinctrl-0 = <0xb4>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x179>;
	};

	i2c@feaa0000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfeaa0000 0x00 0x1000>;
		clocks = <0x21 0x84 0x21 0x7c>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x13f 0x04 0x00>;
		pinctrl-0 = <0xb5>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		phandle = <0x17a>;

		regulator@42 {
			compatible = "rockchip,rk8602";
			reg = <0x42>;
			fcs,suspend-voltage-selector = <0x01>;
			regulator-name = "vdd_npu_s0";
			regulator-always-on;
			regulator-boot-on;
			regulator-min-microvolt = <0x86470>;
			regulator-max-microvolt = <0xe7ef0>;
			regulator-ramp-delay = <0x8fc>;
			vin-supply = <0x32>;
			phandle = <0x17b>;

			regulator-state-mem {
				regulator-off-in-suspend;
			};
		};
	};

	i2c@feab0000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfeab0000 0x00 0x1000>;
		clocks = <0x21 0x85 0x21 0x7d>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x140 0x04 0x00>;
		pinctrl-0 = <0xb6>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x17c>;
	};

	i2c@feac0000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfeac0000 0x00 0x1000>;
		clocks = <0x21 0x86 0x21 0x7e>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x141 0x04 0x00>;
		pinctrl-0 = <0xb7>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x17d>;
	};

	i2c@fead0000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfead0000 0x00 0x1000>;
		clocks = <0x21 0x87 0x21 0x7f>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x142 0x04 0x00>;
		pinctrl-0 = <0xb8>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x17e>;
	};

	timer@feae0000 {
		compatible = "rockchip,rk3588-timer\0rockchip,rk3288-timer";
		reg = <0x00 0xfeae0000 0x00 0x20>;
		interrupts = <0x00 0x121 0x04 0x00>;
		clocks = <0x21 0x54 0x21 0x57>;
		clock-names = "pclk\0timer";
		phandle = <0x17f>;
	};

	watchdog@feaf0000 {
		compatible = "rockchip,rk3588-wdt\0snps,dw-wdt";
		reg = <0x00 0xfeaf0000 0x00 0x100>;
		clocks = <0x21 0x64 0x21 0x63>;
		clock-names = "tclk\0pclk";
		interrupts = <0x00 0x13b 0x04 0x00>;
		phandle = <0x180>;
	};

	spi@feb00000 {
		compatible = "rockchip,rk3588-spi\0rockchip,rk3066-spi";
		reg = <0x00 0xfeb00000 0x00 0x1000>;
		interrupts = <0x00 0x146 0x04 0x00>;
		clocks = <0x21 0x97 0x21 0x92>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0x33 0x0e 0x33 0x0f>;
		dma-names = "tx\0rx";
		num-cs = <0x01>;
		pinctrl-0 = <0xb9 0xba>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x181>;
	};

	spi@feb10000 {
		compatible = "rockchip,rk3588-spi\0rockchip,rk3066-spi";
		reg = <0x00 0xfeb10000 0x00 0x1000>;
		interrupts = <0x00 0x147 0x04 0x00>;
		clocks = <0x21 0x98 0x21 0x93>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0x33 0x10 0x33 0x11>;
		dma-names = "tx\0rx";
		num-cs = <0x02>;
		pinctrl-0 = <0xbb 0xbc 0xbd>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x182>;
	};

	spi@feb20000 {
		compatible = "rockchip,rk3588-spi\0rockchip,rk3066-spi";
		reg = <0x00 0xfeb20000 0x00 0x1000>;
		interrupts = <0x00 0x148 0x04 0x00>;
		clocks = <0x21 0x99 0x21 0x94>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0x75 0x0f 0x75 0x10>;
		dma-names = "tx\0rx";
		num-cs = <0x01>;
		pinctrl-0 = <0xbe 0xbf>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		assigned-clocks = <0x21 0x99>;
		assigned-clock-rates = <0xbebc200>;
		phandle = <0x183>;

		pmic@0 {
			compatible = "rockchip,rk806";
			reg = <0x00>;
			interrupt-parent = <0xc0>;
			interrupts = <0x07 0x08>;
			pinctrl-names = "default";
			pinctrl-0 = <0xc1 0xc2 0xc3 0xc4>;
			spi-max-frequency = <0xf4240>;
			system-power-controller;
			vcc1-supply = <0x32>;
			vcc2-supply = <0x32>;
			vcc3-supply = <0x32>;
			vcc4-supply = <0x32>;
			vcc5-supply = <0x32>;
			vcc6-supply = <0x32>;
			vcc7-supply = <0x32>;
			vcc8-supply = <0x32>;
			vcc9-supply = <0x32>;
			vcc10-supply = <0x32>;
			vcc11-supply = <0xc5>;
			vcc12-supply = <0x32>;
			vcc13-supply = <0xc6>;
			vcc14-supply = <0xc6>;
			vcca-supply = <0x32>;
			gpio-controller;
			#gpio-cells = <0x02>;
			phandle = <0x184>;

			dvs1-null-pins {
				pins = "gpio_pwrctrl1";
				function = "pin_fun0";
				phandle = <0xc2>;
			};

			dvs2-null-pins {
				pins = "gpio_pwrctrl2";
				function = "pin_fun0";
				phandle = <0xc3>;
			};

			dvs3-null-pins {
				pins = "gpio_pwrctrl3";
				function = "pin_fun0";
				phandle = <0xc4>;
			};

			regulators {

				dcdc-reg1 {
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_gpu_s0";
					regulator-enable-ramp-delay = <0x190>;
					phandle = <0x24>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				dcdc-reg2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_cpu_lit_s0";
					phandle = <0x0e>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				dcdc-reg3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xa4cb8>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_log_s0";
					phandle = <0x185>;

					regulator-state-mem {
						regulator-off-in-suspend;
						regulator-suspend-microvolt = <0xb71b0>;
					};
				};

				dcdc-reg4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x86470>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_vdenc_s0";
					phandle = <0x186>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				dcdc-reg5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xa4cb8>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_ddr_s0";
					phandle = <0x187>;

					regulator-state-mem {
						regulator-off-in-suspend;
						regulator-suspend-microvolt = <0xcf850>;
					};
				};

				dcdc-reg6 {
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vdd2_ddr_s3";
					phandle = <0x188>;

					regulator-state-mem {
						regulator-on-in-suspend;
					};
				};

				dcdc-reg7 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1e8480>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vdd_2v0_pldo_s3";
					phandle = <0xc5>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1e8480>;
					};
				};

				dcdc-reg8 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-name = "vcc_3v3_s3";
					phandle = <0x98>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x325aa0>;
					};
				};

				dcdc-reg9 {
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vddq_ddr_s0";
					phandle = <0x189>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				dcdc-reg10 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "vcc_1v8_s3";
					phandle = <0x99>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				pldo-reg1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "avcc_1v8_s0";
					phandle = <0xe7>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				pldo-reg2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "vcc_1v8_s0";
					phandle = <0x18a>;

					regulator-state-mem {
						regulator-off-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				pldo-reg3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-name = "avdd_1v2_s0";
					phandle = <0x18b>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				pldo-reg4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vcc_3v3_s0";
					phandle = <0x18c>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				pldo-reg5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-ramp-delay = <0x30d4>;
					regulator-name = "vccio_sd_s0";
					phandle = <0x91>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				pldo-reg6 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-name = "pldo6_s3";
					phandle = <0x18d>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0x1b7740>;
					};
				};

				nldo-reg1 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-name = "vdd_0v75_s3";
					phandle = <0x18e>;

					regulator-state-mem {
						regulator-on-in-suspend;
						regulator-suspend-microvolt = <0xb71b0>;
					};
				};

				nldo-reg2 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0xcf850>;
					regulator-name = "vdd_ddr_pll_s0";
					phandle = <0x18f>;

					regulator-state-mem {
						regulator-off-in-suspend;
						regulator-suspend-microvolt = <0xcf850>;
					};
				};

				nldo-reg3 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-name = "avdd_0v75_s0";
					phandle = <0x190>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				nldo-reg4 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xcf850>;
					regulator-max-microvolt = <0xcf850>;
					regulator-name = "vdd_0v85_s0";
					phandle = <0x191>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};

				nldo-reg5 {
					regulator-always-on;
					regulator-boot-on;
					regulator-min-microvolt = <0xb71b0>;
					regulator-max-microvolt = <0xb71b0>;
					regulator-name = "vdd_0v75_s0";
					phandle = <0x192>;

					regulator-state-mem {
						regulator-off-in-suspend;
					};
				};
			};
		};
	};

	spi@feb30000 {
		compatible = "rockchip,rk3588-spi\0rockchip,rk3066-spi";
		reg = <0x00 0xfeb30000 0x00 0x1000>;
		interrupts = <0x00 0x149 0x04 0x00>;
		clocks = <0x21 0x9a 0x21 0x95>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0x75 0x11 0x75 0x12>;
		dma-names = "tx\0rx";
		num-cs = <0x02>;
		pinctrl-0 = <0xc7 0xc8 0xc9>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x193>;
	};

	serial@feb40000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfeb40000 0x00 0x100>;
		interrupts = <0x00 0x14c 0x04 0x00>;
		clocks = <0x21 0xab 0x21 0x9f>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x33 0x08 0x33 0x09>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xca>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "disabled";
		phandle = <0x194>;
	};

	serial@feb50000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfeb50000 0x00 0x100>;
		interrupts = <0x00 0x14d 0x04 0x00>;
		clocks = <0x21 0xaf 0x21 0xa0>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x33 0x0a 0x33 0x0b>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xcb>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "okay";
		phandle = <0x195>;
	};

	serial@feb60000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfeb60000 0x00 0x100>;
		interrupts = <0x00 0x14e 0x04 0x00>;
		clocks = <0x21 0xb3 0x21 0xa1>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x33 0x0c 0x33 0x0d>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xcc>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "disabled";
		phandle = <0x196>;
	};

	serial@feb70000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfeb70000 0x00 0x100>;
		interrupts = <0x00 0x14f 0x04 0x00>;
		clocks = <0x21 0xb7 0x21 0xa2>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x75 0x09 0x75 0x0a>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xcd>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "disabled";
		phandle = <0x197>;
	};

	serial@feb80000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfeb80000 0x00 0x100>;
		interrupts = <0x00 0x150 0x04 0x00>;
		clocks = <0x21 0xbb 0x21 0xa3>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x75 0x0b 0x75 0x0c>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xce>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "disabled";
		phandle = <0x198>;
	};

	serial@feb90000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfeb90000 0x00 0x100>;
		interrupts = <0x00 0x151 0x04 0x00>;
		clocks = <0x21 0xbf 0x21 0xa4>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x75 0x0d 0x75 0x0e>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xcf>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "okay";
		phandle = <0x199>;
	};

	serial@feba0000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfeba0000 0x00 0x100>;
		interrupts = <0x00 0x152 0x04 0x00>;
		clocks = <0x21 0xc3 0x21 0xa5>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x76 0x07 0x76 0x08>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xd0>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "disabled";
		phandle = <0x19a>;
	};

	serial@febb0000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfebb0000 0x00 0x100>;
		interrupts = <0x00 0x153 0x04 0x00>;
		clocks = <0x21 0xc7 0x21 0xa6>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x76 0x09 0x76 0x0a>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xd1>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "disabled";
		phandle = <0x19b>;
	};

	serial@febc0000 {
		compatible = "rockchip,rk3588-uart\0snps,dw-apb-uart";
		reg = <0x00 0xfebc0000 0x00 0x100>;
		interrupts = <0x00 0x154 0x04 0x00>;
		clocks = <0x21 0xcb 0x21 0xa7>;
		clock-names = "baudclk\0apb_pclk";
		dmas = <0x76 0x0b 0x76 0x0c>;
		dma-names = "tx\0rx";
		pinctrl-0 = <0xd2>;
		pinctrl-names = "default";
		reg-io-width = <0x04>;
		reg-shift = <0x02>;
		status = "disabled";
		phandle = <0x19c>;
	};

	pwm@febd0000 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebd0000 0x00 0x10>;
		clocks = <0x21 0x4c 0x21 0x4b>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xd3>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x19d>;
	};

	pwm@febd0010 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebd0010 0x00 0x10>;
		clocks = <0x21 0x4c 0x21 0x4b>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xd4>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "okay";
		phandle = <0x19e>;
	};

	pwm@febd0020 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebd0020 0x00 0x10>;
		clocks = <0x21 0x4c 0x21 0x4b>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xd5>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x19f>;
	};

	pwm@febd0030 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebd0030 0x00 0x10>;
		clocks = <0x21 0x4c 0x21 0x4b>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xd6>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x1a0>;
	};

	pwm@febe0000 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebe0000 0x00 0x10>;
		clocks = <0x21 0x4f 0x21 0x4e>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xd7>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "okay";
		phandle = <0x135>;
	};

	pwm@febe0010 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebe0010 0x00 0x10>;
		clocks = <0x21 0x4f 0x21 0x4e>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xd8>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "okay";
		phandle = <0x1a1>;
	};

	pwm@febe0020 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebe0020 0x00 0x10>;
		clocks = <0x21 0x4f 0x21 0x4e>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xd9>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x1a2>;
	};

	pwm@febe0030 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebe0030 0x00 0x10>;
		clocks = <0x21 0x4f 0x21 0x4e>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xda>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x1a3>;
	};

	pwm@febf0000 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebf0000 0x00 0x10>;
		clocks = <0x21 0x52 0x21 0x51>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xdb>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x1a4>;
	};

	pwm@febf0010 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebf0010 0x00 0x10>;
		clocks = <0x21 0x52 0x21 0x51>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xdc>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x1a5>;
	};

	pwm@febf0020 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebf0020 0x00 0x10>;
		clocks = <0x21 0x52 0x21 0x51>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xdd>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "okay";
		phandle = <0x1a6>;
	};

	pwm@febf0030 {
		compatible = "rockchip,rk3588-pwm\0rockchip,rk3328-pwm";
		reg = <0x00 0xfebf0030 0x00 0x10>;
		clocks = <0x21 0x52 0x21 0x51>;
		clock-names = "pwm\0pclk";
		pinctrl-0 = <0xde>;
		pinctrl-names = "default";
		#pwm-cells = <0x03>;
		status = "disabled";
		phandle = <0x1a7>;
	};

	thermal-zones {
		phandle = <0x1a8>;

		package-thermal {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0xdf 0x00>;
			phandle = <0x1a9>;

			trips {

				package-crit {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x1aa>;
				};
			};
		};

		bigcore0-thermal {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0xdf 0x01>;
			phandle = <0x1ab>;

			trips {

				bigcore0-alert {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
					phandle = <0xe0>;
				};

				bigcore0-crit {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x1ac>;
				};
			};

			cooling-maps {

				map0 {
					trip = <0xe0>;
					cooling-device = <0x06 0xffffffff 0xffffffff 0x07 0xffffffff 0xffffffff>;
				};
			};
		};

		bigcore2-thermal {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0xdf 0x02>;
			phandle = <0x1ad>;

			trips {

				bigcore2-alert {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
					phandle = <0xe1>;
				};

				bigcore2-crit {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x1ae>;
				};
			};

			cooling-maps {

				map0 {
					trip = <0xe1>;
					cooling-device = <0x08 0xffffffff 0xffffffff 0x09 0xffffffff 0xffffffff>;
				};
			};
		};

		littlecore-thermal {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0xdf 0x03>;
			phandle = <0x1af>;

			trips {

				littlecore-alert {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
					phandle = <0xe2>;
				};

				littlecore-crit {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x1b0>;
				};
			};

			cooling-maps {

				map0 {
					trip = <0xe2>;
					cooling-device = <0x02 0xffffffff 0xffffffff 0x03 0xffffffff 0xffffffff 0x04 0xffffffff 0xffffffff 0x05 0xffffffff 0xffffffff>;
				};
			};
		};

		center-thermal {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0xdf 0x04>;
			phandle = <0x1b1>;

			trips {

				center-crit {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x1b2>;
				};
			};
		};

		gpu-thermal {
			polling-delay-passive = <0x64>;
			polling-delay = <0x00>;
			thermal-sensors = <0xdf 0x05>;
			phandle = <0x1b3>;

			trips {

				gpu-alert {
					temperature = <0x14c08>;
					hysteresis = <0x7d0>;
					type = "passive";
					phandle = <0xe3>;
				};

				gpu-crit {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x1b4>;
				};
			};

			cooling-maps {

				map0 {
					trip = <0xe3>;
					cooling-device = <0xe4 0xffffffff 0xffffffff>;
				};
			};
		};

		npu-thermal {
			polling-delay-passive = <0x00>;
			polling-delay = <0x00>;
			thermal-sensors = <0xdf 0x06>;
			phandle = <0x1b5>;

			trips {

				npu-crit {
					temperature = <0x1c138>;
					hysteresis = <0x00>;
					type = "critical";
					phandle = <0x1b6>;
				};
			};
		};
	};

	tsadc@fec00000 {
		compatible = "rockchip,rk3588-tsadc";
		reg = <0x00 0xfec00000 0x00 0x400>;
		interrupts = <0x00 0x18d 0x04 0x00>;
		clocks = <0x21 0x9e 0x21 0x9d>;
		clock-names = "tsadc\0apb_pclk";
		assigned-clocks = <0x21 0x9e>;
		assigned-clock-rates = <0x1e8480>;
		resets = <0x21 0x56 0x21 0x57>;
		reset-names = "tsadc-apb\0tsadc";
		rockchip,hw-tshut-temp = <0x1d4c0>;
		rockchip,hw-tshut-mode = <0x00>;
		rockchip,hw-tshut-polarity = <0x00>;
		pinctrl-0 = <0xe5>;
		pinctrl-1 = <0xe6>;
		pinctrl-names = "default\0sleep";
		#thermal-sensor-cells = <0x01>;
		status = "okay";
		phandle = <0xdf>;
	};

	adc@fec10000 {
		compatible = "rockchip,rk3588-saradc";
		reg = <0x00 0xfec10000 0x00 0x10000>;
		interrupts = <0x00 0x18e 0x04 0x00>;
		#io-channel-cells = <0x01>;
		clocks = <0x21 0x91 0x21 0x90>;
		clock-names = "saradc\0apb_pclk";
		resets = <0x21 0x55>;
		reset-names = "saradc-apb";
		status = "okay";
		vref-supply = <0xe7>;
		phandle = <0x130>;
	};

	i2c@fec80000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfec80000 0x00 0x1000>;
		clocks = <0x21 0x88 0x21 0x80>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x143 0x04 0x00>;
		pinctrl-0 = <0xe8>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		clock-frequency = <0x30d40>;
		phandle = <0x1b7>;

		rtc@51 {
			compatible = "haoyu,hym8563";
			reg = <0x51>;
			#clock-cells = <0x00>;
			clock-output-names = "hym8563";
			interrupt-parent = <0xc0>;
			interrupts = <0x08 0x08>;
			pinctrl-names = "default";
			pinctrl-0 = <0xe9>;
			wakeup-source;
			phandle = <0x1b8>;
		};

		typec-portc@22 {
			compatible = "fcs,fusb302";
			reg = <0x22>;
			interrupt-parent = <0xc0>;
			interrupts = <0x1b 0x08>;
			pinctrl-names = "default";
			pinctrl-0 = <0xea>;
			vbus-supply = <0x2d>;
			phandle = <0x1b9>;

			connector {
				compatible = "usb-c-connector";
				data-role = "dual";
				label = "USB-C";
				power-role = "source";
				source-pdos = <0x40190c8>;
				try-power-role = "source";
				vbus-supply = <0x2d>;
				phandle = <0x1ba>;

				ports {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					port@0 {
						reg = <0x00>;

						endpoint {
							remote-endpoint = <0xeb>;
							phandle = <0xf8>;
						};
					};

					port@1 {
						reg = <0x01>;

						endpoint {
							remote-endpoint = <0xec>;
							phandle = <0x27>;
						};
					};

					port@2 {
						reg = <0x02>;

						endpoint {
							remote-endpoint = <0xed>;
							phandle = <0xf9>;
						};
					};
				};
			};
		};
	};

	i2c@fec90000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfec90000 0x00 0x1000>;
		clocks = <0x21 0x89 0x21 0x81>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x144 0x04 0x00>;
		pinctrl-0 = <0xee>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		clock-frequency = <0x30d40>;
		phandle = <0x1bb>;

		audio-codec@1b {
			compatible = "realtek,rt5616";
			reg = <0x1b>;
			#sound-dai-cells = <0x00>;
			assigned-clocks = <0x21 0x31>;
			assigned-clock-rates = <0xbb8000>;
			clocks = <0x21 0x31>;
			clock-names = "mclk";
			phandle = <0x133>;
		};
	};

	i2c@feca0000 {
		compatible = "rockchip,rk3588-i2c\0rockchip,rk3399-i2c";
		reg = <0x00 0xfeca0000 0x00 0x1000>;
		clocks = <0x21 0x8a 0x21 0x82>;
		clock-names = "i2c\0pclk";
		interrupts = <0x00 0x145 0x04 0x00>;
		pinctrl-0 = <0xef>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "okay";
		phandle = <0x1bc>;
	};

	spi@fecb0000 {
		compatible = "rockchip,rk3588-spi\0rockchip,rk3066-spi";
		reg = <0x00 0xfecb0000 0x00 0x1000>;
		interrupts = <0x00 0x14a 0x04 0x00>;
		clocks = <0x21 0x9b 0x21 0x96>;
		clock-names = "spiclk\0apb_pclk";
		dmas = <0x76 0x0d 0x76 0x0e>;
		dma-names = "tx\0rx";
		num-cs = <0x01>;
		pinctrl-0 = <0xf0 0xf1>;
		pinctrl-names = "default";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x1bd>;
	};

	efuse@fecc0000 {
		compatible = "rockchip,rk3588-otp";
		reg = <0x00 0xfecc0000 0x00 0x400>;
		clocks = <0x21 0x8c 0x21 0x8b 0x21 0x8f 0x21 0x8d>;
		clock-names = "otp\0apb_pclk\0phy\0arb";
		resets = <0x21 0xa7 0x21 0xa6 0x21 0xa8>;
		reset-names = "otp\0apb\0arb";
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x1be>;

		cpu-code@2 {
			reg = <0x02 0x02>;
			phandle = <0x1bf>;
		};

		id@7 {
			reg = <0x07 0x10>;
			phandle = <0x1c0>;
		};

		cpu-leakage@17 {
			reg = <0x17 0x01>;
			phandle = <0x1c1>;
		};

		cpu-leakage@18 {
			reg = <0x18 0x01>;
			phandle = <0x1c2>;
		};

		cpu-leakage@19 {
			reg = <0x19 0x01>;
			phandle = <0x1c3>;
		};

		log-leakage@1a {
			reg = <0x1a 0x01>;
			phandle = <0x1c4>;
		};

		gpu-leakage@1b {
			reg = <0x1b 0x01>;
			phandle = <0x1c5>;
		};

		cpu-version@1c {
			reg = <0x1c 0x01>;
			bits = <0x03 0x03>;
			phandle = <0x1c6>;
		};

		npu-leakage@28 {
			reg = <0x28 0x01>;
			phandle = <0x1c7>;
		};

		codec-leakage@29 {
			reg = <0x29 0x01>;
			phandle = <0x1c8>;
		};
	};

	dma-controller@fed10000 {
		compatible = "arm,pl330\0arm,primecell";
		reg = <0x00 0xfed10000 0x00 0x4000>;
		interrupts = <0x00 0x5a 0x04 0x00 0x00 0x5b 0x04 0x00>;
		arm,pl330-periph-burst;
		clocks = <0x21 0x70>;
		clock-names = "apb_pclk";
		#dma-cells = <0x01>;
		phandle = <0x76>;
	};

	phy@fed60000 {
		compatible = "rockchip,rk3588-hdptx-phy";
		reg = <0x00 0xfed60000 0x00 0x2000>;
		clocks = <0x21 0x2a0 0x21 0x254>;
		clock-names = "ref\0apb";
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		resets = <0x21 0x223 0x21 0x21a 0x21 0x263 0x21 0x264 0x21 0x265 0x21 0x221 0x21 0x222>;
		reset-names = "phy\0apb\0init\0cmn\0lane\0ropll\0lcpll";
		rockchip,grf = <0xf2>;
		status = "okay";
		phandle = <0x6d>;
	};

	phy@fed80000 {
		compatible = "rockchip,rk3588-usbdp-phy";
		reg = <0x00 0xfed80000 0x00 0x10000>;
		#phy-cells = <0x01>;
		clocks = <0x21 0x2a1 0x21 0x26c 0x21 0x256 0xf3>;
		clock-names = "refclk\0immortal\0pclk\0utmi";
		resets = <0x21 0x0b 0x21 0x0c 0x21 0x0d 0x21 0x0e 0x21 0x217>;
		reset-names = "init\0cmn\0lane\0pcs_apb\0pma_apb";
		rockchip,u2phy-grf = <0xf4>;
		rockchip,usb-grf = <0xf5>;
		rockchip,usbdpphy-grf = <0xf6>;
		rockchip,vo-grf = <0xf7>;
		status = "okay";
		mode-switch;
		orientation-switch;
		sbu1-dc-gpios = <0x83 0x06 0x00>;
		sbu2-dc-gpios = <0x83 0x07 0x00>;
		phandle = <0x26>;

		port {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			endpoint@0 {
				reg = <0x00>;
				remote-endpoint = <0xf8>;
				phandle = <0xeb>;
			};

			endpoint@1 {
				reg = <0x01>;
				remote-endpoint = <0xf9>;
				phandle = <0xed>;
			};
		};
	};

	phy@fee00000 {
		compatible = "rockchip,rk3588-naneng-combphy";
		reg = <0x00 0xfee00000 0x00 0x100>;
		clocks = <0x21 0x2a8 0x21 0x176 0x21 0x157>;
		clock-names = "ref\0apb\0pipe";
		assigned-clocks = <0x21 0x2a8>;
		assigned-clock-rates = <0x5f5e100>;
		#phy-cells = <0x01>;
		resets = <0x21 0x23c 0x21 0x243>;
		reset-names = "phy\0apb";
		rockchip,pipe-grf = <0x30>;
		rockchip,pipe-phy-grf = <0xfa>;
		status = "okay";
		phandle = <0x86>;
	};

	phy@fee20000 {
		compatible = "rockchip,rk3588-naneng-combphy";
		reg = <0x00 0xfee20000 0x00 0x100>;
		clocks = <0x21 0x2aa 0x21 0x178 0x21 0x157>;
		clock-names = "ref\0apb\0pipe";
		assigned-clocks = <0x21 0x2aa>;
		assigned-clock-rates = <0x5f5e100>;
		#phy-cells = <0x01>;
		resets = <0x21 0x23e 0x21 0x245>;
		reset-names = "phy\0apb";
		rockchip,pipe-grf = <0x30>;
		rockchip,pipe-phy-grf = <0xfb>;
		status = "okay";
		phandle = <0x2c>;
	};

	sram@ff001000 {
		compatible = "mmio-sram";
		reg = <0x00 0xff001000 0x00 0xef000>;
		ranges = <0x00 0x00 0xff001000 0xef000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x1c9>;

		rkvdec-sram@0 {
			reg = <0x00 0x78000>;
			pool;
			phandle = <0x105>;
		};

		rkvdec-sram@1 {
			reg = <0x78000 0x77000>;
			pool;
			phandle = <0x106>;
		};
	};

	pinctrl {
		compatible = "rockchip,rk3588-pinctrl";
		ranges;
		rockchip,grf = <0xfc>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		phandle = <0xfd>;

		gpio@fd8a0000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0xfd8a0000 0x00 0x100>;
			interrupts = <0x00 0x115 0x04 0x00>;
			clocks = <0x21 0x271 0x21 0x272>;
			gpio-controller;
			gpio-ranges = <0xfd 0x00 0x00 0x20>;
			interrupt-controller;
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			gpio-line-names = "\0\0\0\0MicroSD detect [SDMMC_DET_L]\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0Pin 10 [UART0_RX_M0]\0Pin 08 [UART0_TX_M0/PWM4_M0]\0Pin 32 [PWM5_M1]\0\0\0\0\0USB3 Type-C [CC_INT_L]\0IR receiver [PWM3_IR_M0]\0User Button\0\0";
			phandle = <0xc0>;
		};

		gpio@fec20000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0xfec20000 0x00 0x100>;
			interrupts = <0x00 0x116 0x04 0x00>;
			clocks = <0x21 0x73 0x21 0x74>;
			gpio-controller;
			gpio-ranges = <0xfd 0x00 0x20 0x20>;
			interrupt-controller;
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			gpio-line-names = "Pin 27 [UART6_RX_M1]\0Pin 28 [UART6_TX_M1]\0\0\0USB2 Type-A [USB2_PWREN]\0\0\0Pin 15\0Pin 26\0Pin 21 [SPI0_MISO_M2]\0Pin 19 [SPI0_MOSI_M2/UART4_RX_M2]\0Pin 23 [SPI0_CLK_M2/UART4_TX_M2]\0Pin 24 [SPI0_CS0_M2/UART7_RX_M2]\0Pin 22 [SPI0_CS1_M0/UART7_TX_M2]\0\0CSI-Pin 14 [MIPI_CAM2_CLKOUT]\0\0\0\0\0Headphone detect [HP_DET_L]\0\0\0\0\0\0USB3 Type-C [TYPEC5V_PWREN_H]\05V Fan [PWM1_M1]\0\0HDMI-in detect [HDMIIRX_DET_L]\0Pin 05 [I2C8_SCL_M2]\0Pin 03 [I2C8_SDA_M2]";
			phandle = <0x111>;
		};

		gpio@fec30000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0xfec30000 0x00 0x100>;
			interrupts = <0x00 0x117 0x04 0x00>;
			clocks = <0x21 0x75 0x21 0x76>;
			gpio-controller;
			gpio-ranges = <0xfd 0x00 0x40 0x20>;
			interrupt-controller;
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			gpio-line-names = "\0\0\0\0\0\0SPI NOR Flash [FSPI_D0_M1]\0SPI NOR Flash [FSPI_D1_M1]\0SPI NOR Flash [FSPI_D2_M1]\0SPI NOR Flash [FSPI_D3_M1]\0\0SPI NOR Flash [FSPI_CLK_M1]\0SPI NOR Flash [FSPI_CSN0_M1]\0\0\0\0\0CSI-Pin 11 [MIPI_CAM2_RESET_L]\0CSI-Pin 12 [MIPI_CAM2_PDN_L]\0\0\0\0\0\0\0\0\0\0\0\0\0";
			phandle = <0x12b>;
		};

		gpio@fec40000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0xfec40000 0x00 0x100>;
			interrupts = <0x00 0x118 0x04 0x00>;
			clocks = <0x21 0x77 0x21 0x78>;
			gpio-controller;
			gpio-ranges = <0xfd 0x00 0x60 0x20>;
			interrupt-controller;
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			gpio-line-names = "Pin 35 [SPI4_MISO_M1/PWM10_M0]\0Pin 38 [SPI4_MOSI_M1]\0Pin 40 [SPI4_CLK_M1/UART8_TX_M1]\0Pin 36 [SPI4_CS0_M1/UART8_RX_M1]\0Pin 37 [SPI4_CS1_M1]\0USB3-A #2 [USB3_2_PWREN]\0DSI-Pin 12 [LCD_RST]\0Buzzer [PWM8_M0]\0Pin 33 [PWM9_M0]\0DSI-Pin 10 [PWM2_M1/LCD_BL]\0Pin 07\0Pin 16\0Pin 18\0Pin 29 [UART3_TX_M1/PWM12_M0]\0Pin 31 [UART3_RX_M1/PWM13_M0]\0Pin 12\0DSI-Pin 08 [TP_INT_L]\0DSI-Pin 14 [TP_RST_L]\0Pin 11 [PWM14_M0]\0Pin 13 [PWM15_IR_M0]\0\0\0\0DSI-Pin 06 [I2C5_SCL_M0_TP]\0DSI-Pin 05 [I2C5_SDA_M0_TP]\0\0\0\0\0\0\0";
			phandle = <0x13b>;
		};

		gpio@fec50000 {
			compatible = "rockchip,gpio-bank";
			reg = <0x00 0xfec50000 0x00 0x100>;
			interrupts = <0x00 0x119 0x04 0x00>;
			clocks = <0x21 0x79 0x21 0x7a>;
			gpio-controller;
			gpio-ranges = <0xfd 0x00 0x80 0x20>;
			interrupt-controller;
			#gpio-cells = <0x02>;
			#interrupt-cells = <0x02>;
			gpio-line-names = "\0\0M.2 M-Key Slot4 [M2_D_PERST_L]\0\0\0\0\0\0USB3-A #1 [USB3_TYPEC1_PWREN]\0\0\0M.2 M-Key Slot3 [M2_C_PERST_L]\0M.2 M-Key Slot2 [M2_B_PERST_L]\0M.2 M-Key Slot1 [M2_A_CLKREQ_L]\0M.2 M-Key Slot1 [M2_A_PERST_L]\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0";
			phandle = <0x83>;
		};

		pcfg-pull-up {
			bias-pull-up;
			phandle = <0x102>;
		};

		pcfg-pull-down {
			bias-pull-down;
			phandle = <0x100>;
		};

		pcfg-pull-none {
			bias-disable;
			phandle = <0xfe>;
		};

		pcfg-pull-none-drv-level-0 {
			bias-disable;
			drive-strength = <0x00>;
			phandle = <0x1ca>;
		};

		pcfg-pull-none-drv-level-1 {
			bias-disable;
			drive-strength = <0x01>;
			phandle = <0x1cb>;
		};

		pcfg-pull-none-drv-level-2 {
			bias-disable;
			drive-strength = <0x02>;
			phandle = <0x104>;
		};

		pcfg-pull-none-drv-level-3 {
			bias-disable;
			drive-strength = <0x03>;
			phandle = <0x1cc>;
		};

		pcfg-pull-none-drv-level-4 {
			bias-disable;
			drive-strength = <0x04>;
			phandle = <0x1cd>;
		};

		pcfg-pull-none-drv-level-5 {
			bias-disable;
			drive-strength = <0x05>;
			phandle = <0x1ce>;
		};

		pcfg-pull-none-drv-level-6 {
			bias-disable;
			drive-strength = <0x06>;
			phandle = <0x1cf>;
		};

		pcfg-pull-none-drv-level-7 {
			bias-disable;
			drive-strength = <0x07>;
			phandle = <0x1d0>;
		};

		pcfg-pull-none-drv-level-8 {
			bias-disable;
			drive-strength = <0x08>;
			phandle = <0x1d1>;
		};

		pcfg-pull-none-drv-level-9 {
			bias-disable;
			drive-strength = <0x09>;
			phandle = <0x1d2>;
		};

		pcfg-pull-none-drv-level-10 {
			bias-disable;
			drive-strength = <0x0a>;
			phandle = <0x1d3>;
		};

		pcfg-pull-none-drv-level-11 {
			bias-disable;
			drive-strength = <0x0b>;
			phandle = <0x1d4>;
		};

		pcfg-pull-none-drv-level-12 {
			bias-disable;
			drive-strength = <0x0c>;
			phandle = <0x1d5>;
		};

		pcfg-pull-none-drv-level-13 {
			bias-disable;
			drive-strength = <0x0d>;
			phandle = <0x1d6>;
		};

		pcfg-pull-none-drv-level-14 {
			bias-disable;
			drive-strength = <0x0e>;
			phandle = <0x1d7>;
		};

		pcfg-pull-none-drv-level-15 {
			bias-disable;
			drive-strength = <0x0f>;
			phandle = <0x1d8>;
		};

		pcfg-pull-up-drv-level-0 {
			bias-pull-up;
			drive-strength = <0x00>;
			phandle = <0x1d9>;
		};

		pcfg-pull-up-drv-level-1 {
			bias-pull-up;
			drive-strength = <0x01>;
			phandle = <0x103>;
		};

		pcfg-pull-up-drv-level-2 {
			bias-pull-up;
			drive-strength = <0x02>;
			phandle = <0xff>;
		};

		pcfg-pull-up-drv-level-3 {
			bias-pull-up;
			drive-strength = <0x03>;
			phandle = <0x1da>;
		};

		pcfg-pull-up-drv-level-4 {
			bias-pull-up;
			drive-strength = <0x04>;
			phandle = <0x1db>;
		};

		pcfg-pull-up-drv-level-5 {
			bias-pull-up;
			drive-strength = <0x05>;
			phandle = <0x1dc>;
		};

		pcfg-pull-up-drv-level-6 {
			bias-pull-up;
			drive-strength = <0x06>;
			phandle = <0x1dd>;
		};

		pcfg-pull-up-drv-level-7 {
			bias-pull-up;
			drive-strength = <0x07>;
			phandle = <0x1de>;
		};

		pcfg-pull-up-drv-level-8 {
			bias-pull-up;
			drive-strength = <0x08>;
			phandle = <0x1df>;
		};

		pcfg-pull-up-drv-level-9 {
			bias-pull-up;
			drive-strength = <0x09>;
			phandle = <0x1e0>;
		};

		pcfg-pull-up-drv-level-10 {
			bias-pull-up;
			drive-strength = <0x0a>;
			phandle = <0x1e1>;
		};

		pcfg-pull-up-drv-level-11 {
			bias-pull-up;
			drive-strength = <0x0b>;
			phandle = <0x1e2>;
		};

		pcfg-pull-up-drv-level-12 {
			bias-pull-up;
			drive-strength = <0x0c>;
			phandle = <0x1e3>;
		};

		pcfg-pull-up-drv-level-13 {
			bias-pull-up;
			drive-strength = <0x0d>;
			phandle = <0x1e4>;
		};

		pcfg-pull-up-drv-level-14 {
			bias-pull-up;
			drive-strength = <0x0e>;
			phandle = <0x1e5>;
		};

		pcfg-pull-up-drv-level-15 {
			bias-pull-up;
			drive-strength = <0x0f>;
			phandle = <0x1e6>;
		};

		pcfg-pull-down-drv-level-0 {
			bias-pull-down;
			drive-strength = <0x00>;
			phandle = <0x1e7>;
		};

		pcfg-pull-down-drv-level-1 {
			bias-pull-down;
			drive-strength = <0x01>;
			phandle = <0x1e8>;
		};

		pcfg-pull-down-drv-level-2 {
			bias-pull-down;
			drive-strength = <0x02>;
			phandle = <0x1e9>;
		};

		pcfg-pull-down-drv-level-3 {
			bias-pull-down;
			drive-strength = <0x03>;
			phandle = <0x1ea>;
		};

		pcfg-pull-down-drv-level-4 {
			bias-pull-down;
			drive-strength = <0x04>;
			phandle = <0x1eb>;
		};

		pcfg-pull-down-drv-level-5 {
			bias-pull-down;
			drive-strength = <0x05>;
			phandle = <0x1ec>;
		};

		pcfg-pull-down-drv-level-6 {
			bias-pull-down;
			drive-strength = <0x06>;
			phandle = <0x1ed>;
		};

		pcfg-pull-down-drv-level-7 {
			bias-pull-down;
			drive-strength = <0x07>;
			phandle = <0x1ee>;
		};

		pcfg-pull-down-drv-level-8 {
			bias-pull-down;
			drive-strength = <0x08>;
			phandle = <0x1ef>;
		};

		pcfg-pull-down-drv-level-9 {
			bias-pull-down;
			drive-strength = <0x09>;
			phandle = <0x1f0>;
		};

		pcfg-pull-down-drv-level-10 {
			bias-pull-down;
			drive-strength = <0x0a>;
			phandle = <0x1f1>;
		};

		pcfg-pull-down-drv-level-11 {
			bias-pull-down;
			drive-strength = <0x0b>;
			phandle = <0x1f2>;
		};

		pcfg-pull-down-drv-level-12 {
			bias-pull-down;
			drive-strength = <0x0c>;
			phandle = <0x1f3>;
		};

		pcfg-pull-down-drv-level-13 {
			bias-pull-down;
			drive-strength = <0x0d>;
			phandle = <0x1f4>;
		};

		pcfg-pull-down-drv-level-14 {
			bias-pull-down;
			drive-strength = <0x0e>;
			phandle = <0x1f5>;
		};

		pcfg-pull-down-drv-level-15 {
			bias-pull-down;
			drive-strength = <0x0f>;
			phandle = <0x1f6>;
		};

		pcfg-pull-up-smt {
			bias-pull-up;
			input-schmitt-enable;
			phandle = <0x1f7>;
		};

		pcfg-pull-down-smt {
			bias-pull-down;
			input-schmitt-enable;
			phandle = <0x1f8>;
		};

		pcfg-pull-none-smt {
			bias-disable;
			input-schmitt-enable;
			phandle = <0x101>;
		};

		pcfg-pull-none-drv-level-0-smt {
			bias-disable;
			drive-strength = <0x00>;
			input-schmitt-enable;
			phandle = <0x1f9>;
		};

		pcfg-output-high {
			output-high;
			phandle = <0x1fa>;
		};

		pcfg-output-low {
			output-low;
			phandle = <0x1fb>;
		};

		auddsm {

			auddsm-pins {
				rockchip,pins = <0x03 0x01 0x04 0xfe 0x03 0x02 0x04 0xfe 0x03 0x03 0x04 0xfe 0x03 0x04 0x04 0xfe>;
				phandle = <0x1fc>;
			};
		};

		bt1120 {

			bt1120-pins {
				rockchip,pins = <0x04 0x08 0x02 0xfe 0x04 0x00 0x02 0xfe 0x04 0x01 0x02 0xfe 0x04 0x02 0x02 0xfe 0x04 0x03 0x02 0xfe 0x04 0x04 0x02 0xfe 0x04 0x05 0x02 0xfe 0x04 0x06 0x02 0xfe 0x04 0x07 0x02 0xfe 0x04 0x0a 0x02 0xfe 0x04 0x0b 0x02 0xfe 0x04 0x0c 0x02 0xfe 0x04 0x0d 0x02 0xfe 0x04 0x0e 0x02 0xfe 0x04 0x0f 0x02 0xfe 0x04 0x10 0x02 0xfe 0x04 0x11 0x02 0xfe>;
				phandle = <0x1fd>;
			};
		};

		can0 {

			can0m0-pins {
				rockchip,pins = <0x00 0x10 0x0b 0xfe 0x00 0x0f 0x0b 0xfe>;
				phandle = <0x1fe>;
			};

			can0m1-pins {
				rockchip,pins = <0x04 0x1d 0x09 0xfe 0x04 0x1c 0x09 0xfe>;
				phandle = <0x1ff>;
			};
		};

		can1 {

			can1m0-pins {
				rockchip,pins = <0x03 0x0d 0x09 0xfe 0x03 0x0e 0x09 0xfe>;
				phandle = <0x200>;
			};

			can1m1-pins {
				rockchip,pins = <0x04 0x0a 0x0c 0xfe 0x04 0x0b 0x0c 0xfe>;
				phandle = <0x201>;
			};
		};

		can2 {

			can2m0-pins {
				rockchip,pins = <0x03 0x14 0x09 0xfe 0x03 0x15 0x09 0xfe>;
				phandle = <0x202>;
			};

			can2m1-pins {
				rockchip,pins = <0x00 0x1c 0x0a 0xfe 0x00 0x1d 0x0a 0xfe>;
				phandle = <0x203>;
			};
		};

		cif {

			cif-clk {
				rockchip,pins = <0x04 0x0c 0x01 0xfe>;
				phandle = <0x204>;
			};

			cif-dvp-clk {
				rockchip,pins = <0x04 0x08 0x01 0xfe 0x04 0x0a 0x01 0xfe 0x04 0x0b 0x01 0xfe>;
				phandle = <0x205>;
			};

			cif-dvp-bus16 {
				rockchip,pins = <0x03 0x14 0x01 0xfe 0x03 0x15 0x01 0xfe 0x03 0x16 0x01 0xfe 0x03 0x17 0x01 0xfe 0x03 0x18 0x01 0xfe 0x03 0x19 0x01 0xfe 0x03 0x1a 0x01 0xfe 0x03 0x1b 0x01 0xfe>;
				phandle = <0x206>;
			};

			cif-dvp-bus8 {
				rockchip,pins = <0x04 0x00 0x01 0xfe 0x04 0x01 0x01 0xfe 0x04 0x02 0x01 0xfe 0x04 0x03 0x01 0xfe 0x04 0x04 0x01 0xfe 0x04 0x05 0x01 0xfe 0x04 0x06 0x01 0xfe 0x04 0x07 0x01 0xfe>;
				phandle = <0x207>;
			};
		};

		clk32k {

			clk32k-in {
				rockchip,pins = <0x00 0x0a 0x01 0xfe>;
				phandle = <0x208>;
			};

			clk32k-out0 {
				rockchip,pins = <0x00 0x0a 0x02 0xfe>;
				phandle = <0x209>;
			};

			clk32k-out1 {
				rockchip,pins = <0x02 0x15 0x01 0xfe>;
				phandle = <0x20a>;
			};
		};

		cpu {

			cpu-pins {
				rockchip,pins = <0x00 0x19 0x02 0xfe 0x00 0x1d 0x02 0xfe>;
				phandle = <0x20b>;
			};
		};

		ddrphych0 {

			ddrphych0-pins {
				rockchip,pins = <0x04 0x00 0x07 0xfe 0x04 0x01 0x07 0xfe 0x04 0x02 0x07 0xfe 0x04 0x03 0x07 0xfe>;
				phandle = <0x20c>;
			};
		};

		ddrphych1 {

			ddrphych1-pins {
				rockchip,pins = <0x04 0x04 0x07 0xfe 0x04 0x05 0x07 0xfe 0x04 0x06 0x07 0xfe 0x04 0x07 0x07 0xfe>;
				phandle = <0x20d>;
			};
		};

		ddrphych2 {

			ddrphych2-pins {
				rockchip,pins = <0x04 0x08 0x07 0xfe 0x04 0x09 0x07 0xfe 0x04 0x0a 0x07 0xfe 0x04 0x0b 0x07 0xfe>;
				phandle = <0x20e>;
			};
		};

		ddrphych3 {

			ddrphych3-pins {
				rockchip,pins = <0x04 0x0c 0x07 0xfe 0x04 0x0d 0x07 0xfe 0x04 0x0e 0x07 0xfe 0x04 0x0f 0x07 0xfe>;
				phandle = <0x20f>;
			};
		};

		dp0 {

			dp0m0-pins {
				rockchip,pins = <0x04 0x0c 0x05 0xfe>;
				phandle = <0x210>;
			};

			dp0m1-pins {
				rockchip,pins = <0x00 0x14 0x0a 0xfe>;
				phandle = <0x211>;
			};

			dp0m2-pins {
				rockchip,pins = <0x01 0x00 0x05 0xfe>;
				phandle = <0x212>;
			};
		};

		dp1 {

			dp1m0-pins {
				rockchip,pins = <0x03 0x1d 0x05 0xfe>;
				phandle = <0x213>;
			};

			dp1m1-pins {
				rockchip,pins = <0x00 0x15 0x0a 0xfe>;
				phandle = <0x214>;
			};

			dp1m2-pins {
				rockchip,pins = <0x01 0x01 0x05 0xfe>;
				phandle = <0x215>;
			};
		};

		emmc {

			emmc-rstnout {
				rockchip,pins = <0x02 0x03 0x01 0xfe>;
				phandle = <0x93>;
			};

			emmc-bus8 {
				rockchip,pins = <0x02 0x18 0x01 0xff 0x02 0x19 0x01 0xff 0x02 0x1a 0x01 0xff 0x02 0x1b 0x01 0xff 0x02 0x1c 0x01 0xff 0x02 0x1d 0x01 0xff 0x02 0x1e 0x01 0xff 0x02 0x1f 0x01 0xff>;
				phandle = <0x94>;
			};

			emmc-clk {
				rockchip,pins = <0x02 0x01 0x01 0xff>;
				phandle = <0x95>;
			};

			emmc-cmd {
				rockchip,pins = <0x02 0x00 0x01 0xff>;
				phandle = <0x96>;
			};

			emmc-data-strobe {
				rockchip,pins = <0x02 0x02 0x01 0x100>;
				phandle = <0x97>;
			};
		};

		eth1 {

			eth1-pins {
				rockchip,pins = <0x03 0x06 0x01 0xfe>;
				phandle = <0x216>;
			};
		};

		fspi {

			fspim0-pins {
				rockchip,pins = <0x02 0x00 0x02 0xff 0x02 0x1e 0x02 0xff 0x02 0x18 0x02 0xff 0x02 0x19 0x02 0xff 0x02 0x1a 0x02 0xff 0x02 0x1b 0x02 0xff>;
				phandle = <0x217>;
			};

			fspim0-cs1 {
				rockchip,pins = <0x02 0x1f 0x02 0xff>;
				phandle = <0x218>;
			};

			fspim2-pins {
				rockchip,pins = <0x03 0x05 0x05 0xff 0x03 0x14 0x02 0xff 0x03 0x00 0x05 0xff 0x03 0x01 0x05 0xff 0x03 0x02 0x05 0xff 0x03 0x03 0x05 0xff>;
				phandle = <0x219>;
			};

			fspim2-cs1 {
				rockchip,pins = <0x03 0x15 0x02 0xff>;
				phandle = <0x21a>;
			};

			fspim1-pins {
				rockchip,pins = <0x02 0x0b 0x03 0xff 0x02 0x0c 0x03 0xff 0x02 0x06 0x03 0xff 0x02 0x07 0x03 0xff 0x02 0x08 0x03 0xff 0x02 0x09 0x03 0xff>;
				phandle = <0x21b>;
			};

			fspim1-cs1 {
				rockchip,pins = <0x02 0x0d 0x03 0xff>;
				phandle = <0x21c>;
			};
		};

		gmac1 {

			gmac1-miim {
				rockchip,pins = <0x03 0x12 0x01 0xfe 0x03 0x13 0x01 0xfe>;
				phandle = <0x21d>;
			};

			gmac1-clkinout {
				rockchip,pins = <0x03 0x0e 0x01 0xfe>;
				phandle = <0x21e>;
			};

			gmac1-rx-bus2 {
				rockchip,pins = <0x03 0x07 0x01 0xfe 0x03 0x08 0x01 0xfe 0x03 0x09 0x01 0xfe>;
				phandle = <0x21f>;
			};

			gmac1-tx-bus2 {
				rockchip,pins = <0x03 0x0b 0x01 0xfe 0x03 0x0c 0x01 0xfe 0x03 0x0d 0x01 0xfe>;
				phandle = <0x220>;
			};

			gmac1-rgmii-clk {
				rockchip,pins = <0x03 0x05 0x01 0xfe 0x03 0x04 0x01 0xfe>;
				phandle = <0x221>;
			};

			gmac1-rgmii-bus {
				rockchip,pins = <0x03 0x02 0x01 0xfe 0x03 0x03 0x01 0xfe 0x03 0x00 0x01 0xfe 0x03 0x01 0x01 0xfe>;
				phandle = <0x222>;
			};

			gmac1-ppsclk {
				rockchip,pins = <0x03 0x11 0x01 0xfe>;
				phandle = <0x223>;
			};

			gmac1-ppstrig {
				rockchip,pins = <0x03 0x10 0x01 0xfe>;
				phandle = <0x224>;
			};

			gmac1-ptp-ref-clk {
				rockchip,pins = <0x03 0x0f 0x01 0xfe>;
				phandle = <0x225>;
			};

			gmac1-txer {
				rockchip,pins = <0x03 0x0a 0x01 0xfe>;
				phandle = <0x226>;
			};
		};

		gpu {

			gpu-pins {
				rockchip,pins = <0x00 0x15 0x02 0xfe>;
				phandle = <0x227>;
			};
		};

		hdmi {

			hdmim0-rx-cec {
				rockchip,pins = <0x04 0x0d 0x05 0xfe>;
				phandle = <0x228>;
			};

			hdmim0-rx-hpdin {
				rockchip,pins = <0x04 0x0e 0x05 0xfe>;
				phandle = <0x229>;
			};

			hdmim0-rx-scl {
				rockchip,pins = <0x00 0x1a 0x0b 0xfe>;
				phandle = <0x22a>;
			};

			hdmim0-rx-sda {
				rockchip,pins = <0x00 0x19 0x0b 0xfe>;
				phandle = <0x22b>;
			};

			hdmim0-tx0-cec {
				rockchip,pins = <0x04 0x11 0x05 0xfe>;
				phandle = <0x77>;
			};

			hdmim0-tx0-hpd {
				rockchip,pins = <0x01 0x05 0x05 0xfe>;
				phandle = <0x78>;
			};

			hdmim0-tx0-scl {
				rockchip,pins = <0x04 0x0f 0x05 0xfe>;
				phandle = <0x79>;
			};

			hdmim0-tx0-sda {
				rockchip,pins = <0x04 0x10 0x05 0xfe>;
				phandle = <0x7a>;
			};

			hdmim0-tx1-hpd {
				rockchip,pins = <0x01 0x06 0x05 0xfe>;
				phandle = <0x10d>;
			};

			hdmim1-rx-cec {
				rockchip,pins = <0x03 0x19 0x05 0xfe>;
				phandle = <0x112>;
			};

			hdmim1-rx-hpdin {
				rockchip,pins = <0x03 0x1c 0x05 0xfe>;
				phandle = <0x113>;
			};

			hdmim1-rx-scl {
				rockchip,pins = <0x03 0x1a 0x05 0xfe>;
				phandle = <0x114>;
			};

			hdmim1-rx-sda {
				rockchip,pins = <0x03 0x1b 0x05 0xfe>;
				phandle = <0x115>;
			};

			hdmim1-tx0-cec {
				rockchip,pins = <0x00 0x19 0x0d 0xfe>;
				phandle = <0x22c>;
			};

			hdmim1-tx0-hpd {
				rockchip,pins = <0x03 0x1c 0x03 0xfe>;
				phandle = <0x22d>;
			};

			hdmim1-tx0-scl {
				rockchip,pins = <0x00 0x1d 0x0b 0xfe>;
				phandle = <0x22e>;
			};

			hdmim1-tx0-sda {
				rockchip,pins = <0x00 0x1c 0x0b 0xfe>;
				phandle = <0x22f>;
			};

			hdmim1-tx1-cec {
				rockchip,pins = <0x00 0x1a 0x0d 0xfe>;
				phandle = <0x230>;
			};

			hdmim1-tx1-hpd {
				rockchip,pins = <0x03 0x0f 0x05 0xfe>;
				phandle = <0x231>;
			};

			hdmim1-tx1-scl {
				rockchip,pins = <0x03 0x16 0x05 0xfe>;
				phandle = <0x10e>;
			};

			hdmim1-tx1-sda {
				rockchip,pins = <0x03 0x15 0x05 0xfe>;
				phandle = <0x10f>;
			};

			hdmim2-rx-cec {
				rockchip,pins = <0x01 0x0f 0x05 0xfe>;
				phandle = <0x232>;
			};

			hdmim2-rx-hpdin {
				rockchip,pins = <0x01 0x0e 0x05 0xfe>;
				phandle = <0x233>;
			};

			hdmim2-rx-scl {
				rockchip,pins = <0x01 0x1e 0x05 0xfe>;
				phandle = <0x234>;
			};

			hdmim2-rx-sda {
				rockchip,pins = <0x01 0x1f 0x05 0xfe>;
				phandle = <0x235>;
			};

			hdmim2-tx0-scl {
				rockchip,pins = <0x03 0x17 0x05 0xfe>;
				phandle = <0x236>;
			};

			hdmim2-tx0-sda {
				rockchip,pins = <0x03 0x18 0x05 0xfe>;
				phandle = <0x237>;
			};

			hdmim2-tx1-cec {
				rockchip,pins = <0x03 0x14 0x05 0xfe>;
				phandle = <0x10c>;
			};

			hdmim2-tx1-scl {
				rockchip,pins = <0x01 0x04 0x05 0xfe>;
				phandle = <0x238>;
			};

			hdmim2-tx1-sda {
				rockchip,pins = <0x01 0x03 0x05 0xfe>;
				phandle = <0x239>;
			};

			hdmi-debug0 {
				rockchip,pins = <0x01 0x07 0x07 0xfe>;
				phandle = <0x23a>;
			};

			hdmi-debug1 {
				rockchip,pins = <0x01 0x08 0x07 0xfe>;
				phandle = <0x23b>;
			};

			hdmi-debug2 {
				rockchip,pins = <0x01 0x09 0x07 0xfe>;
				phandle = <0x23c>;
			};

			hdmi-debug3 {
				rockchip,pins = <0x01 0x0a 0x07 0xfe>;
				phandle = <0x23d>;
			};

			hdmi-debug4 {
				rockchip,pins = <0x01 0x0b 0x07 0xfe>;
				phandle = <0x23e>;
			};

			hdmi-debug5 {
				rockchip,pins = <0x01 0x0c 0x07 0xfe>;
				phandle = <0x23f>;
			};

			hdmi-debug6 {
				rockchip,pins = <0x01 0x00 0x07 0xfe>;
				phandle = <0x240>;
			};

			hdmim0-tx1-cec {
				rockchip,pins = <0x02 0x14 0x04 0xfe>;
				phandle = <0x241>;
			};

			hdmim0-tx1-scl {
				rockchip,pins = <0x02 0x0d 0x04 0xfe>;
				phandle = <0x242>;
			};

			hdmim0-tx1-sda {
				rockchip,pins = <0x02 0x0c 0x04 0xfe>;
				phandle = <0x243>;
			};
		};

		i2c0 {

			i2c0m0-xfer {
				rockchip,pins = <0x00 0x0b 0x02 0x101 0x00 0x06 0x02 0x101>;
				phandle = <0x244>;
			};

			i2c0m2-xfer {
				rockchip,pins = <0x00 0x19 0x03 0x101 0x00 0x1a 0x03 0x101>;
				phandle = <0x31>;
			};

			i2c0m1-xfer {
				rockchip,pins = <0x04 0x15 0x09 0x101 0x04 0x16 0x09 0x101>;
				phandle = <0x245>;
			};
		};

		i2c1 {

			i2c1m0-xfer {
				rockchip,pins = <0x00 0x0d 0x09 0x101 0x00 0x0e 0x09 0x101>;
				phandle = <0xb4>;
			};

			i2c1m1-xfer {
				rockchip,pins = <0x00 0x08 0x02 0x101 0x00 0x09 0x02 0x101>;
				phandle = <0x246>;
			};

			i2c1m2-xfer {
				rockchip,pins = <0x00 0x1c 0x09 0x101 0x00 0x1d 0x09 0x101>;
				phandle = <0x247>;
			};

			i2c1m3-xfer {
				rockchip,pins = <0x02 0x1c 0x09 0x101 0x02 0x1d 0x09 0x101>;
				phandle = <0x248>;
			};

			i2c1m4-xfer {
				rockchip,pins = <0x01 0x1a 0x09 0x101 0x01 0x1b 0x09 0x101>;
				phandle = <0x249>;
			};
		};

		i2c2 {

			i2c2m0-xfer {
				rockchip,pins = <0x00 0x0f 0x09 0x101 0x00 0x10 0x09 0x101>;
				phandle = <0xb5>;
			};

			i2c2m2-xfer {
				rockchip,pins = <0x02 0x03 0x09 0x101 0x02 0x02 0x09 0x101>;
				phandle = <0x24a>;
			};

			i2c2m3-xfer {
				rockchip,pins = <0x01 0x15 0x09 0x101 0x01 0x14 0x09 0x101>;
				phandle = <0x24b>;
			};

			i2c2m4-xfer {
				rockchip,pins = <0x01 0x01 0x09 0x101 0x01 0x00 0x09 0x101>;
				phandle = <0x24c>;
			};

			i2c2m1-xfer {
				rockchip,pins = <0x02 0x11 0x09 0x101 0x02 0x10 0x09 0x101>;
				phandle = <0x24d>;
			};
		};

		i2c3 {

			i2c3m0-xfer {
				rockchip,pins = <0x01 0x11 0x09 0x101 0x01 0x10 0x09 0x101>;
				phandle = <0xb6>;
			};

			i2c3m1-xfer {
				rockchip,pins = <0x03 0x0f 0x09 0x101 0x03 0x10 0x09 0x101>;
				phandle = <0x24e>;
			};

			i2c3m2-xfer {
				rockchip,pins = <0x04 0x04 0x09 0x101 0x04 0x05 0x09 0x101>;
				phandle = <0x24f>;
			};

			i2c3m4-xfer {
				rockchip,pins = <0x04 0x18 0x09 0x101 0x04 0x19 0x09 0x101>;
				phandle = <0x250>;
			};

			i2c3m3-xfer {
				rockchip,pins = <0x02 0x0a 0x09 0x101 0x02 0x0b 0x09 0x101>;
				phandle = <0x251>;
			};
		};

		i2c4 {

			i2c4m0-xfer {
				rockchip,pins = <0x03 0x06 0x09 0x101 0x03 0x05 0x09 0x101>;
				phandle = <0xb7>;
			};

			i2c4m2-xfer {
				rockchip,pins = <0x00 0x15 0x09 0x101 0x00 0x14 0x09 0x101>;
				phandle = <0x252>;
			};

			i2c4m3-xfer {
				rockchip,pins = <0x01 0x03 0x09 0x101 0x01 0x02 0x09 0x101>;
				phandle = <0x253>;
			};

			i2c4m4-xfer {
				rockchip,pins = <0x01 0x17 0x09 0x101 0x01 0x16 0x09 0x101>;
				phandle = <0x254>;
			};

			i2c4m1-xfer {
				rockchip,pins = <0x02 0x0d 0x09 0x101 0x02 0x0c 0x09 0x101>;
				phandle = <0x255>;
			};
		};

		i2c5 {

			i2c5m0-xfer {
				rockchip,pins = <0x03 0x17 0x09 0x101 0x03 0x18 0x09 0x101>;
				phandle = <0xb8>;
			};

			i2c5m1-xfer {
				rockchip,pins = <0x04 0x0e 0x09 0x101 0x04 0x0f 0x09 0x101>;
				phandle = <0x256>;
			};

			i2c5m2-xfer {
				rockchip,pins = <0x04 0x06 0x09 0x101 0x04 0x07 0x09 0x101>;
				phandle = <0x257>;
			};

			i2c5m3-xfer {
				rockchip,pins = <0x01 0x0e 0x09 0x101 0x01 0x0f 0x09 0x101>;
				phandle = <0x258>;
			};

			i2c5m4-xfer {
				rockchip,pins = <0x02 0x0e 0x09 0x101 0x02 0x0f 0x09 0x101>;
				phandle = <0x259>;
			};
		};

		i2c6 {

			i2c6m0-xfer {
				rockchip,pins = <0x00 0x18 0x09 0x101 0x00 0x17 0x09 0x101>;
				phandle = <0xe8>;
			};

			i2c6m1-xfer {
				rockchip,pins = <0x01 0x13 0x09 0x101 0x01 0x12 0x09 0x101>;
				phandle = <0x25a>;
			};

			i2c6m3-xfer {
				rockchip,pins = <0x04 0x09 0x09 0x101 0x04 0x08 0x09 0x101>;
				phandle = <0x25b>;
			};

			i2c6m4-xfer {
				rockchip,pins = <0x03 0x01 0x09 0x101 0x03 0x00 0x09 0x101>;
				phandle = <0x25c>;
			};

			i2c6m2-xfer {
				rockchip,pins = <0x02 0x13 0x09 0x101 0x02 0x12 0x09 0x101>;
				phandle = <0x25d>;
			};
		};

		i2c7 {

			i2c7m0-xfer {
				rockchip,pins = <0x01 0x18 0x09 0x101 0x01 0x19 0x09 0x101>;
				phandle = <0xee>;
			};

			i2c7m2-xfer {
				rockchip,pins = <0x03 0x1a 0x09 0x101 0x03 0x1b 0x09 0x101>;
				phandle = <0x25e>;
			};

			i2c7m3-xfer {
				rockchip,pins = <0x04 0x0a 0x09 0x101 0x04 0x0b 0x09 0x101>;
				phandle = <0x25f>;
			};

			i2c7m1-xfer {
				rockchip,pins = <0x04 0x13 0x09 0x101 0x04 0x14 0x09 0x101>;
				phandle = <0x260>;
			};
		};

		i2c8 {

			i2c8m0-xfer {
				rockchip,pins = <0x04 0x1a 0x09 0x101 0x04 0x1b 0x09 0x101>;
				phandle = <0x261>;
			};

			i2c8m2-xfer {
				rockchip,pins = <0x01 0x1e 0x09 0x101 0x01 0x1f 0x09 0x101>;
				phandle = <0xef>;
			};

			i2c8m3-xfer {
				rockchip,pins = <0x04 0x10 0x09 0x101 0x04 0x11 0x09 0x101>;
				phandle = <0x262>;
			};

			i2c8m4-xfer {
				rockchip,pins = <0x03 0x12 0x09 0x101 0x03 0x13 0x09 0x101>;
				phandle = <0x263>;
			};

			i2c8m1-xfer {
				rockchip,pins = <0x02 0x08 0x09 0x101 0x02 0x09 0x09 0x101>;
				phandle = <0x264>;
			};
		};

		i2s0 {

			i2s0-lrck {
				rockchip,pins = <0x01 0x15 0x01 0xfe>;
				phandle = <0x9b>;
			};

			i2s0-mclk {
				rockchip,pins = <0x01 0x12 0x01 0xfe>;
				phandle = <0x9c>;
			};

			i2s0-sclk {
				rockchip,pins = <0x01 0x13 0x01 0xfe>;
				phandle = <0x9d>;
			};

			i2s0-sdi0 {
				rockchip,pins = <0x01 0x1c 0x02 0xfe>;
				phandle = <0x9e>;
			};

			i2s0-sdi1 {
				rockchip,pins = <0x01 0x1b 0x02 0xfe>;
				phandle = <0x265>;
			};

			i2s0-sdi2 {
				rockchip,pins = <0x01 0x1a 0x02 0xfe>;
				phandle = <0x266>;
			};

			i2s0-sdi3 {
				rockchip,pins = <0x01 0x19 0x02 0xfe>;
				phandle = <0x267>;
			};

			i2s0-sdo0 {
				rockchip,pins = <0x01 0x17 0x01 0xfe>;
				phandle = <0x9f>;
			};

			i2s0-sdo1 {
				rockchip,pins = <0x01 0x18 0x01 0xfe>;
				phandle = <0x268>;
			};

			i2s0-sdo2 {
				rockchip,pins = <0x01 0x19 0x01 0xfe>;
				phandle = <0x269>;
			};

			i2s0-sdo3 {
				rockchip,pins = <0x01 0x1a 0x01 0xfe>;
				phandle = <0x26a>;
			};
		};

		i2s1 {

			i2s1m0-lrck {
				rockchip,pins = <0x04 0x02 0x03 0xfe>;
				phandle = <0xa0>;
			};

			i2s1m0-mclk {
				rockchip,pins = <0x04 0x00 0x03 0xfe>;
				phandle = <0x26b>;
			};

			i2s1m0-sclk {
				rockchip,pins = <0x04 0x01 0x03 0xfe>;
				phandle = <0xa1>;
			};

			i2s1m0-sdi0 {
				rockchip,pins = <0x04 0x05 0x03 0xfe>;
				phandle = <0xa2>;
			};

			i2s1m0-sdi1 {
				rockchip,pins = <0x04 0x06 0x03 0xfe>;
				phandle = <0xa3>;
			};

			i2s1m0-sdi2 {
				rockchip,pins = <0x04 0x07 0x03 0xfe>;
				phandle = <0xa4>;
			};

			i2s1m0-sdi3 {
				rockchip,pins = <0x04 0x08 0x03 0xfe>;
				phandle = <0xa5>;
			};

			i2s1m0-sdo0 {
				rockchip,pins = <0x04 0x09 0x03 0xfe>;
				phandle = <0xa6>;
			};

			i2s1m0-sdo1 {
				rockchip,pins = <0x04 0x0a 0x03 0xfe>;
				phandle = <0xa7>;
			};

			i2s1m0-sdo2 {
				rockchip,pins = <0x04 0x0b 0x03 0xfe>;
				phandle = <0xa8>;
			};

			i2s1m0-sdo3 {
				rockchip,pins = <0x04 0x0c 0x03 0xfe>;
				phandle = <0xa9>;
			};

			i2s1m1-lrck {
				rockchip,pins = <0x00 0x0f 0x01 0xfe>;
				phandle = <0x26c>;
			};

			i2s1m1-mclk {
				rockchip,pins = <0x00 0x0d 0x01 0xfe>;
				phandle = <0x26d>;
			};

			i2s1m1-sclk {
				rockchip,pins = <0x00 0x0e 0x01 0xfe>;
				phandle = <0x26e>;
			};

			i2s1m1-sdi0 {
				rockchip,pins = <0x00 0x15 0x01 0xfe>;
				phandle = <0x26f>;
			};

			i2s1m1-sdi1 {
				rockchip,pins = <0x00 0x16 0x01 0xfe>;
				phandle = <0x270>;
			};

			i2s1m1-sdi2 {
				rockchip,pins = <0x00 0x17 0x01 0xfe>;
				phandle = <0x271>;
			};

			i2s1m1-sdi3 {
				rockchip,pins = <0x00 0x18 0x01 0xfe>;
				phandle = <0x272>;
			};

			i2s1m1-sdo0 {
				rockchip,pins = <0x00 0x19 0x01 0xfe>;
				phandle = <0x273>;
			};

			i2s1m1-sdo1 {
				rockchip,pins = <0x00 0x1a 0x01 0xfe>;
				phandle = <0x274>;
			};

			i2s1m1-sdo2 {
				rockchip,pins = <0x00 0x1c 0x01 0xfe>;
				phandle = <0x275>;
			};

			i2s1m1-sdo3 {
				rockchip,pins = <0x00 0x1d 0x01 0xfe>;
				phandle = <0x276>;
			};
		};

		i2s2 {

			i2s2m0-lrck {
				rockchip,pins = <0x02 0x10 0x02 0xfe>;
				phandle = <0x277>;
			};

			i2s2m0-mclk {
				rockchip,pins = <0x02 0x0e 0x02 0xfe>;
				phandle = <0x278>;
			};

			i2s2m0-sclk {
				rockchip,pins = <0x02 0x0f 0x02 0xfe>;
				phandle = <0x279>;
			};

			i2s2m0-sdi {
				rockchip,pins = <0x02 0x13 0x02 0xfe>;
				phandle = <0x27a>;
			};

			i2s2m0-sdo {
				rockchip,pins = <0x04 0x13 0x02 0xfe>;
				phandle = <0x27b>;
			};

			i2s2m1-lrck {
				rockchip,pins = <0x03 0x0e 0x03 0xfe>;
				phandle = <0xaa>;
			};

			i2s2m1-mclk {
				rockchip,pins = <0x03 0x0c 0x03 0xfe>;
				phandle = <0x27c>;
			};

			i2s2m1-sclk {
				rockchip,pins = <0x03 0x0d 0x03 0xfe>;
				phandle = <0xab>;
			};

			i2s2m1-sdi {
				rockchip,pins = <0x03 0x0a 0x03 0xfe>;
				phandle = <0xac>;
			};

			i2s2m1-sdo {
				rockchip,pins = <0x03 0x0b 0x03 0xfe>;
				phandle = <0xad>;
			};
		};

		i2s3 {

			i2s3-lrck {
				rockchip,pins = <0x03 0x02 0x03 0xfe>;
				phandle = <0xae>;
			};

			i2s3-mclk {
				rockchip,pins = <0x03 0x00 0x03 0xfe>;
				phandle = <0x27d>;
			};

			i2s3-sclk {
				rockchip,pins = <0x03 0x01 0x03 0xfe>;
				phandle = <0xaf>;
			};

			i2s3-sdi {
				rockchip,pins = <0x03 0x04 0x03 0xfe>;
				phandle = <0xb0>;
			};

			i2s3-sdo {
				rockchip,pins = <0x03 0x03 0x03 0xfe>;
				phandle = <0xb1>;
			};
		};

		jtag {

			jtagm0-pins {
				rockchip,pins = <0x04 0x1a 0x05 0xfe 0x04 0x1b 0x05 0xfe>;
				phandle = <0x27e>;
			};

			jtagm1-pins {
				rockchip,pins = <0x04 0x18 0x05 0xfe 0x04 0x19 0x05 0xfe>;
				phandle = <0x27f>;
			};

			jtagm2-pins {
				rockchip,pins = <0x00 0x0d 0x02 0xfe 0x00 0x0e 0x02 0xfe>;
				phandle = <0x280>;
			};
		};

		litcpu {

			litcpu-pins {
				rockchip,pins = <0x00 0x1b 0x01 0xfe>;
				phandle = <0x281>;
			};
		};

		mcu {

			mcum0-pins {
				rockchip,pins = <0x04 0x1c 0x05 0xfe 0x04 0x1d 0x05 0xfe>;
				phandle = <0x282>;
			};

			mcum1-pins {
				rockchip,pins = <0x03 0x1c 0x06 0xfe 0x03 0x1d 0x06 0xfe>;
				phandle = <0x283>;
			};
		};

		mipi {

			mipim0-camera0-clk {
				rockchip,pins = <0x04 0x09 0x01 0xfe>;
				phandle = <0x284>;
			};

			mipim0-camera1-clk {
				rockchip,pins = <0x01 0x0e 0x02 0xfe>;
				phandle = <0x285>;
			};

			mipim0-camera2-clk {
				rockchip,pins = <0x01 0x0f 0x02 0xfe>;
				phandle = <0x286>;
			};

			mipim0-camera3-clk {
				rockchip,pins = <0x01 0x1e 0x02 0xfe>;
				phandle = <0x287>;
			};

			mipim0-camera4-clk {
				rockchip,pins = <0x01 0x1f 0x02 0xfe>;
				phandle = <0x288>;
			};

			mipim1-camera0-clk {
				rockchip,pins = <0x03 0x05 0x04 0xfe>;
				phandle = <0x289>;
			};

			mipim1-camera1-clk {
				rockchip,pins = <0x03 0x06 0x04 0xfe>;
				phandle = <0x28a>;
			};

			mipim1-camera2-clk {
				rockchip,pins = <0x03 0x07 0x04 0xfe>;
				phandle = <0x28b>;
			};

			mipim1-camera3-clk {
				rockchip,pins = <0x03 0x08 0x04 0xfe>;
				phandle = <0x28c>;
			};

			mipim1-camera4-clk {
				rockchip,pins = <0x03 0x09 0x04 0xfe>;
				phandle = <0x28d>;
			};

			mipi-te0 {
				rockchip,pins = <0x03 0x12 0x02 0xfe>;
				phandle = <0x28e>;
			};

			mipi-te1 {
				rockchip,pins = <0x03 0x13 0x02 0xfe>;
				phandle = <0x28f>;
			};
		};

		npu {

			npu-pins {
				rockchip,pins = <0x00 0x16 0x02 0xfe>;
				phandle = <0x290>;
			};
		};

		pcie20x1 {

			pcie20x1m0-clkreqn {
				rockchip,pins = <0x03 0x17 0x04 0xfe>;
				phandle = <0x291>;
			};

			pcie20x1m0-perstn {
				rockchip,pins = <0x03 0x19 0x04 0xfe>;
				phandle = <0x292>;
			};

			pcie20x1m0-waken {
				rockchip,pins = <0x03 0x18 0x04 0xfe>;
				phandle = <0x293>;
			};

			pcie20x1m1-clkreqn {
				rockchip,pins = <0x04 0x0f 0x04 0xfe>;
				phandle = <0x294>;
			};

			pcie20x1m1-perstn {
				rockchip,pins = <0x04 0x11 0x04 0xfe>;
				phandle = <0x295>;
			};

			pcie20x1m1-waken {
				rockchip,pins = <0x04 0x10 0x04 0xfe>;
				phandle = <0x296>;
			};

			pcie20x1-2-button-rstn {
				rockchip,pins = <0x04 0x0b 0x04 0xfe>;
				phandle = <0x297>;
			};
		};

		pcie30phy {

			pcie30phy-pins {
				rockchip,pins = <0x01 0x14 0x04 0xfe 0x01 0x19 0x04 0xfe>;
				phandle = <0x298>;
			};
		};

		pcie30x1 {

			pcie30x1m0-0-clkreqn {
				rockchip,pins = <0x00 0x10 0x0c 0xfe>;
				phandle = <0x299>;
			};

			pcie30x1m0-0-perstn {
				rockchip,pins = <0x00 0x15 0x0c 0xfe>;
				phandle = <0x29a>;
			};

			pcie30x1m0-0-waken {
				rockchip,pins = <0x00 0x14 0x0c 0xfe>;
				phandle = <0x29b>;
			};

			pcie30x1m0-1-clkreqn {
				rockchip,pins = <0x00 0x0d 0x0c 0xfe>;
				phandle = <0x29c>;
			};

			pcie30x1m0-1-perstn {
				rockchip,pins = <0x00 0x0f 0x0c 0xfe>;
				phandle = <0x29d>;
			};

			pcie30x1m0-1-waken {
				rockchip,pins = <0x00 0x0e 0x0c 0xfe>;
				phandle = <0x29e>;
			};

			pcie30x1m1-0-clkreqn {
				rockchip,pins = <0x04 0x03 0x04 0xfe>;
				phandle = <0x29f>;
			};

			pcie30x1m1-0-perstn {
				rockchip,pins = <0x04 0x05 0x04 0xfe>;
				phandle = <0x2a0>;
			};

			pcie30x1m1-0-waken {
				rockchip,pins = <0x04 0x04 0x04 0xfe>;
				phandle = <0x2a1>;
			};

			pcie30x1m1-1-clkreqn {
				rockchip,pins = <0x04 0x00 0x04 0xfe>;
				phandle = <0x2a2>;
			};

			pcie30x1m1-1-perstn {
				rockchip,pins = <0x04 0x02 0x04 0xfe>;
				phandle = <0x2a3>;
			};

			pcie30x1m1-1-waken {
				rockchip,pins = <0x04 0x01 0x04 0xfe>;
				phandle = <0x2a4>;
			};

			pcie30x1m2-0-clkreqn {
				rockchip,pins = <0x01 0x0d 0x04 0xfe>;
				phandle = <0x2a5>;
			};

			pcie30x1m2-0-perstn {
				rockchip,pins = <0x01 0x0c 0x04 0xfe>;
				phandle = <0x2a6>;
			};

			pcie30x1m2-0-waken {
				rockchip,pins = <0x01 0x0b 0x04 0xfe>;
				phandle = <0x2a7>;
			};

			pcie30x1m2-1-clkreqn {
				rockchip,pins = <0x01 0x00 0x04 0xfe>;
				phandle = <0x2a8>;
			};

			pcie30x1m2-1-perstn {
				rockchip,pins = <0x01 0x07 0x04 0xfe>;
				phandle = <0x2a9>;
			};

			pcie30x1m2-1-waken {
				rockchip,pins = <0x01 0x01 0x04 0xfe>;
				phandle = <0x2aa>;
			};

			pcie30x1-0-button-rstn {
				rockchip,pins = <0x04 0x09 0x04 0xfe>;
				phandle = <0x2ab>;
			};

			pcie30x1-1-button-rstn {
				rockchip,pins = <0x04 0x0a 0x04 0xfe>;
				phandle = <0x2ac>;
			};
		};

		pcie30x2 {

			pcie30x2m0-clkreqn {
				rockchip,pins = <0x00 0x19 0x0c 0xfe>;
				phandle = <0x2ad>;
			};

			pcie30x2m0-perstn {
				rockchip,pins = <0x00 0x1c 0x0c 0xfe>;
				phandle = <0x2ae>;
			};

			pcie30x2m0-waken {
				rockchip,pins = <0x00 0x1a 0x0c 0xfe>;
				phandle = <0x2af>;
			};

			pcie30x2m1-clkreqn {
				rockchip,pins = <0x04 0x06 0x04 0xfe>;
				phandle = <0x2b0>;
			};

			pcie30x2m1-perstn {
				rockchip,pins = <0x04 0x08 0x04 0xfe>;
				phandle = <0x2b1>;
			};

			pcie30x2m1-waken {
				rockchip,pins = <0x04 0x07 0x04 0xfe>;
				phandle = <0x2b2>;
			};

			pcie30x2m2-clkreqn {
				rockchip,pins = <0x03 0x1a 0x04 0xfe>;
				phandle = <0x2b3>;
			};

			pcie30x2m2-perstn {
				rockchip,pins = <0x03 0x1c 0x04 0xfe>;
				phandle = <0x2b4>;
			};

			pcie30x2m2-waken {
				rockchip,pins = <0x03 0x1b 0x04 0xfe>;
				phandle = <0x2b5>;
			};

			pcie30x2m3-clkreqn {
				rockchip,pins = <0x01 0x1f 0x04 0xfe>;
				phandle = <0x2b6>;
			};

			pcie30x2m3-perstn {
				rockchip,pins = <0x01 0x0f 0x04 0xfe>;
				phandle = <0x2b7>;
			};

			pcie30x2m3-waken {
				rockchip,pins = <0x01 0x0e 0x04 0xfe>;
				phandle = <0x2b8>;
			};

			pcie30x2-button-rstn {
				rockchip,pins = <0x03 0x11 0x04 0xfe>;
				phandle = <0x2b9>;
			};
		};

		pcie30x4 {

			pcie30x4m0-clkreqn {
				rockchip,pins = <0x00 0x16 0x0c 0xfe>;
				phandle = <0x2ba>;
			};

			pcie30x4m0-perstn {
				rockchip,pins = <0x00 0x18 0x0c 0xfe>;
				phandle = <0x2bb>;
			};

			pcie30x4m0-waken {
				rockchip,pins = <0x00 0x17 0x0c 0xfe>;
				phandle = <0x2bc>;
			};

			pcie30x4m1-clkreqn {
				rockchip,pins = <0x04 0x0c 0x04 0xfe>;
				phandle = <0x2bd>;
			};

			pcie30x4m1-perstn {
				rockchip,pins = <0x04 0x0e 0x04 0xfe>;
				phandle = <0x2be>;
			};

			pcie30x4m1-waken {
				rockchip,pins = <0x04 0x0d 0x04 0xfe>;
				phandle = <0x2bf>;
			};

			pcie30x4m2-clkreqn {
				rockchip,pins = <0x03 0x14 0x04 0xfe>;
				phandle = <0x2c0>;
			};

			pcie30x4m2-perstn {
				rockchip,pins = <0x03 0x16 0x04 0xfe>;
				phandle = <0x2c1>;
			};

			pcie30x4m2-waken {
				rockchip,pins = <0x03 0x15 0x04 0xfe>;
				phandle = <0x2c2>;
			};

			pcie30x4m3-clkreqn {
				rockchip,pins = <0x01 0x08 0x04 0xfe>;
				phandle = <0x2c3>;
			};

			pcie30x4m3-perstn {
				rockchip,pins = <0x01 0x0a 0x04 0xfe>;
				phandle = <0x2c4>;
			};

			pcie30x4m3-waken {
				rockchip,pins = <0x01 0x09 0x04 0xfe>;
				phandle = <0x2c5>;
			};

			pcie30x4-button-rstn {
				rockchip,pins = <0x03 0x1d 0x04 0xfe>;
				phandle = <0x2c6>;
			};
		};

		pdm0 {

			pdm0m0-clk {
				rockchip,pins = <0x01 0x16 0x03 0xfe>;
				phandle = <0x2c7>;
			};

			pdm0m0-clk1 {
				rockchip,pins = <0x01 0x14 0x03 0xfe>;
				phandle = <0x2c8>;
			};

			pdm0m0-sdi0 {
				rockchip,pins = <0x01 0x1d 0x03 0xfe>;
				phandle = <0x2c9>;
			};

			pdm0m0-sdi1 {
				rockchip,pins = <0x01 0x19 0x03 0xfe>;
				phandle = <0x2ca>;
			};

			pdm0m0-sdi2 {
				rockchip,pins = <0x01 0x1a 0x03 0xfe>;
				phandle = <0x2cb>;
			};

			pdm0m0-sdi3 {
				rockchip,pins = <0x01 0x1b 0x03 0xfe>;
				phandle = <0x2cc>;
			};

			pdm0m1-clk {
				rockchip,pins = <0x00 0x10 0x02 0xfe>;
				phandle = <0x2cd>;
			};

			pdm0m1-clk1 {
				rockchip,pins = <0x00 0x14 0x02 0xfe>;
				phandle = <0x2ce>;
			};

			pdm0m1-sdi0 {
				rockchip,pins = <0x00 0x17 0x02 0xfe>;
				phandle = <0x2cf>;
			};

			pdm0m1-sdi1 {
				rockchip,pins = <0x00 0x18 0x02 0xfe>;
				phandle = <0x2d0>;
			};

			pdm0m1-sdi2 {
				rockchip,pins = <0x00 0x1c 0x02 0xfe>;
				phandle = <0x2d1>;
			};

			pdm0m1-sdi3 {
				rockchip,pins = <0x00 0x1e 0x02 0xfe>;
				phandle = <0x2d2>;
			};
		};

		pdm1 {

			pdm1m0-clk {
				rockchip,pins = <0x04 0x1d 0x02 0xfe>;
				phandle = <0x2d3>;
			};

			pdm1m0-clk1 {
				rockchip,pins = <0x04 0x1c 0x02 0xfe>;
				phandle = <0x2d4>;
			};

			pdm1m0-sdi0 {
				rockchip,pins = <0x04 0x1b 0x02 0xfe>;
				phandle = <0x2d5>;
			};

			pdm1m0-sdi1 {
				rockchip,pins = <0x04 0x1a 0x02 0xfe>;
				phandle = <0x2d6>;
			};

			pdm1m0-sdi2 {
				rockchip,pins = <0x04 0x19 0x02 0xfe>;
				phandle = <0x2d7>;
			};

			pdm1m0-sdi3 {
				rockchip,pins = <0x04 0x18 0x02 0xfe>;
				phandle = <0x2d8>;
			};

			pdm1m1-clk {
				rockchip,pins = <0x01 0x0c 0x02 0xfe>;
				phandle = <0x2d9>;
			};

			pdm1m1-clk1 {
				rockchip,pins = <0x01 0x0b 0x02 0xfe>;
				phandle = <0x2da>;
			};

			pdm1m1-sdi0 {
				rockchip,pins = <0x01 0x07 0x02 0xfe>;
				phandle = <0x2db>;
			};

			pdm1m1-sdi1 {
				rockchip,pins = <0x01 0x08 0x02 0xfe>;
				phandle = <0x2dc>;
			};

			pdm1m1-sdi2 {
				rockchip,pins = <0x01 0x09 0x02 0xfe>;
				phandle = <0x2dd>;
			};

			pdm1m1-sdi3 {
				rockchip,pins = <0x01 0x0a 0x02 0xfe>;
				phandle = <0x2de>;
			};
		};

		pmic {

			pmic-pins {
				rockchip,pins = <0x00 0x07 0x00 0x102 0x00 0x02 0x01 0xfe 0x00 0x03 0x01 0xfe 0x00 0x11 0x01 0xfe 0x00 0x12 0x01 0xfe 0x00 0x13 0x01 0xfe 0x00 0x1e 0x01 0xfe>;
				phandle = <0xc1>;
			};
		};

		pmu {

			pmu-pins {
				rockchip,pins = <0x00 0x05 0x03 0xfe>;
				phandle = <0x2df>;
			};
		};

		pwm0 {

			pwm0m0-pins {
				rockchip,pins = <0x00 0x0f 0x03 0xfe>;
				phandle = <0x35>;
			};

			pwm0m1-pins {
				rockchip,pins = <0x01 0x1a 0x0b 0xfe>;
				phandle = <0x2e0>;
			};

			pwm0m2-pins {
				rockchip,pins = <0x01 0x02 0x0b 0xfe>;
				phandle = <0x2e1>;
			};
		};

		pwm1 {

			pwm1m0-pins {
				rockchip,pins = <0x00 0x10 0x03 0xfe>;
				phandle = <0x2e2>;
			};

			pwm1m1-pins {
				rockchip,pins = <0x01 0x1b 0x0b 0xfe>;
				phandle = <0x36>;
			};

			pwm1m2-pins {
				rockchip,pins = <0x01 0x03 0x0b 0xfe>;
				phandle = <0x2e3>;
			};
		};

		pwm2 {

			pwm2m0-pins {
				rockchip,pins = <0x00 0x14 0x03 0xfe>;
				phandle = <0x2e4>;
			};

			pwm2m1-pins {
				rockchip,pins = <0x03 0x09 0x0b 0xfe>;
				phandle = <0x37>;
			};

			pwm2m2-pins {
				rockchip,pins = <0x04 0x12 0x0b 0xfe>;
				phandle = <0x2e5>;
			};
		};

		pwm3 {

			pwm3m0-pins {
				rockchip,pins = <0x00 0x1c 0x03 0xfe>;
				phandle = <0x38>;
			};

			pwm3m1-pins {
				rockchip,pins = <0x03 0x0a 0x0b 0xfe>;
				phandle = <0x2e6>;
			};

			pwm3m2-pins {
				rockchip,pins = <0x01 0x12 0x0b 0xfe>;
				phandle = <0x2e7>;
			};

			pwm3m3-pins {
				rockchip,pins = <0x01 0x07 0x0b 0xfe>;
				phandle = <0x2e8>;
			};
		};

		pwm4 {

			pwm4m0-pins {
				rockchip,pins = <0x00 0x15 0x0b 0xfe>;
				phandle = <0x2e9>;
			};

			pwm4m1-pins {
				rockchip,pins = <0x04 0x13 0x0b 0xfe>;
				phandle = <0xd3>;
			};
		};

		pwm5 {

			pwm5m0-pins {
				rockchip,pins = <0x00 0x09 0x03 0xfe>;
				phandle = <0x2ea>;
			};

			pwm5m1-pins {
				rockchip,pins = <0x00 0x16 0x0b 0xfe>;
				phandle = <0xd4>;
			};

			pwm5m2-pins {
				rockchip,pins = <0x04 0x14 0x0b 0xfe>;
				phandle = <0x2eb>;
			};
		};

		pwm6 {

			pwm6m0-pins {
				rockchip,pins = <0x00 0x17 0x0b 0xfe>;
				phandle = <0xd5>;
			};

			pwm6m1-pins {
				rockchip,pins = <0x04 0x11 0x0b 0xfe>;
				phandle = <0x2ec>;
			};

			pwm6m2-pins {
				rockchip,pins = <0x04 0x15 0x0b 0xfe>;
				phandle = <0x2ed>;
			};
		};

		pwm7 {

			pwm7m0-pins {
				rockchip,pins = <0x00 0x18 0x0b 0xfe>;
				phandle = <0xd6>;
			};

			pwm7m1-pins {
				rockchip,pins = <0x04 0x1c 0x0b 0xfe>;
				phandle = <0x2ee>;
			};

			pwm7m2-pins {
				rockchip,pins = <0x01 0x13 0x0b 0xfe>;
				phandle = <0x2ef>;
			};

			pwm7m3-pins {
				rockchip,pins = <0x04 0x16 0x0b 0xfe>;
				phandle = <0x2f0>;
			};
		};

		pwm8 {

			pwm8m0-pins {
				rockchip,pins = <0x03 0x07 0x0b 0xfe>;
				phandle = <0xd7>;
			};

			pwm8m1-pins {
				rockchip,pins = <0x04 0x18 0x0b 0xfe>;
				phandle = <0x2f1>;
			};

			pwm8m2-pins {
				rockchip,pins = <0x03 0x18 0x0b 0xfe>;
				phandle = <0x2f2>;
			};
		};

		pwm9 {

			pwm9m0-pins {
				rockchip,pins = <0x03 0x08 0x0b 0xfe>;
				phandle = <0xd8>;
			};

			pwm9m1-pins {
				rockchip,pins = <0x04 0x19 0x0b 0xfe>;
				phandle = <0x2f3>;
			};

			pwm9m2-pins {
				rockchip,pins = <0x03 0x19 0x0b 0xfe>;
				phandle = <0x2f4>;
			};
		};

		pwm10 {

			pwm10m0-pins {
				rockchip,pins = <0x03 0x00 0x0b 0xfe>;
				phandle = <0xd9>;
			};

			pwm10m1-pins {
				rockchip,pins = <0x04 0x1b 0x0b 0xfe>;
				phandle = <0x2f5>;
			};

			pwm10m2-pins {
				rockchip,pins = <0x03 0x1b 0x0b 0xfe>;
				phandle = <0x2f6>;
			};
		};

		pwm11 {

			pwm11m0-pins {
				rockchip,pins = <0x03 0x01 0x0b 0xfe>;
				phandle = <0xda>;
			};

			pwm11m1-pins {
				rockchip,pins = <0x04 0x0c 0x0b 0xfe>;
				phandle = <0x2f7>;
			};

			pwm11m2-pins {
				rockchip,pins = <0x01 0x14 0x0b 0xfe>;
				phandle = <0x2f8>;
			};

			pwm11m3-pins {
				rockchip,pins = <0x03 0x1d 0x0b 0xfe>;
				phandle = <0x2f9>;
			};
		};

		pwm12 {

			pwm12m0-pins {
				rockchip,pins = <0x03 0x0d 0x0b 0xfe>;
				phandle = <0xdb>;
			};

			pwm12m1-pins {
				rockchip,pins = <0x04 0x0d 0x0b 0xfe>;
				phandle = <0x2fa>;
			};
		};

		pwm13 {

			pwm13m0-pins {
				rockchip,pins = <0x03 0x0e 0x0b 0xfe>;
				phandle = <0xdc>;
			};

			pwm13m1-pins {
				rockchip,pins = <0x04 0x0e 0x0b 0xfe>;
				phandle = <0x2fb>;
			};

			pwm13m2-pins {
				rockchip,pins = <0x01 0x0f 0x0b 0xfe>;
				phandle = <0x2fc>;
			};
		};

		pwm14 {

			pwm14m0-pins {
				rockchip,pins = <0x03 0x12 0x0b 0xfe>;
				phandle = <0xdd>;
			};

			pwm14m1-pins {
				rockchip,pins = <0x04 0x0a 0x0b 0xfe>;
				phandle = <0x2fd>;
			};

			pwm14m2-pins {
				rockchip,pins = <0x01 0x1e 0x0b 0xfe>;
				phandle = <0x2fe>;
			};
		};

		pwm15 {

			pwm15m0-pins {
				rockchip,pins = <0x03 0x13 0x0b 0xfe>;
				phandle = <0xde>;
			};

			pwm15m1-pins {
				rockchip,pins = <0x04 0x0b 0x0b 0xfe>;
				phandle = <0x2ff>;
			};

			pwm15m2-pins {
				rockchip,pins = <0x01 0x16 0x0b 0xfe>;
				phandle = <0x300>;
			};

			pwm15m3-pins {
				rockchip,pins = <0x01 0x1f 0x0b 0xfe>;
				phandle = <0x301>;
			};
		};

		refclk {

			refclk-pins {
				rockchip,pins = <0x00 0x00 0x01 0xfe>;
				phandle = <0x302>;
			};
		};

		sata {

			sata-pins {
				rockchip,pins = <0x00 0x16 0x0d 0xfe 0x00 0x1c 0x0d 0xfe 0x00 0x1d 0x0d 0xfe>;
				phandle = <0x303>;
			};
		};

		sata0 {

			sata0m0-pins {
				rockchip,pins = <0x04 0x0e 0x06 0xfe>;
				phandle = <0x304>;
			};

			sata0m1-pins {
				rockchip,pins = <0x01 0x0b 0x06 0xfe>;
				phandle = <0x305>;
			};
		};

		sata1 {

			sata1m0-pins {
				rockchip,pins = <0x04 0x0d 0x06 0xfe>;
				phandle = <0x306>;
			};

			sata1m1-pins {
				rockchip,pins = <0x01 0x01 0x06 0xfe>;
				phandle = <0x307>;
			};
		};

		sata2 {

			sata2m0-pins {
				rockchip,pins = <0x04 0x09 0x06 0xfe>;
				phandle = <0x308>;
			};

			sata2m1-pins {
				rockchip,pins = <0x01 0x0f 0x06 0xfe>;
				phandle = <0x309>;
			};
		};

		sdio {

			sdiom1-pins {
				rockchip,pins = <0x03 0x05 0x02 0xfe 0x03 0x04 0x02 0x102 0x03 0x00 0x02 0x102 0x03 0x01 0x02 0x102 0x03 0x02 0x02 0x102 0x03 0x03 0x02 0x102>;
				phandle = <0x92>;
			};

			sdiom0-pins {
				rockchip,pins = <0x02 0x0b 0x02 0xfe 0x02 0x0a 0x02 0xfe 0x02 0x06 0x02 0xfe 0x02 0x07 0x02 0xfe 0x02 0x08 0x02 0xfe 0x02 0x09 0x02 0xfe>;
				phandle = <0x30a>;
			};
		};

		sdmmc {

			sdmmc-bus4 {
				rockchip,pins = <0x04 0x18 0x01 0xff 0x04 0x19 0x01 0xff 0x04 0x1a 0x01 0xff 0x04 0x1b 0x01 0xff>;
				phandle = <0x8f>;
			};

			sdmmc-clk {
				rockchip,pins = <0x04 0x1d 0x01 0xff>;
				phandle = <0x8c>;
			};

			sdmmc-cmd {
				rockchip,pins = <0x04 0x1c 0x01 0xff>;
				phandle = <0x8d>;
			};

			sdmmc-det {
				rockchip,pins = <0x00 0x04 0x01 0x102>;
				phandle = <0x8e>;
			};

			sdmmc-pwren {
				rockchip,pins = <0x00 0x05 0x02 0xfe>;
				phandle = <0x30b>;
			};

			sd-s0-pwr {
				rockchip,pins = <0x04 0x05 0x00 0x102>;
				phandle = <0x12f>;
			};
		};

		spdif0 {

			spdif0m0-tx {
				rockchip,pins = <0x01 0x0e 0x03 0xfe>;
				phandle = <0xb2>;
			};

			spdif0m1-tx {
				rockchip,pins = <0x04 0x0c 0x06 0xfe>;
				phandle = <0x30c>;
			};
		};

		spdif1 {

			spdif1m0-tx {
				rockchip,pins = <0x01 0x0f 0x03 0xfe>;
				phandle = <0xb3>;
			};

			spdif1m1-tx {
				rockchip,pins = <0x04 0x09 0x02 0xfe>;
				phandle = <0x30d>;
			};

			spdif1m2-tx {
				rockchip,pins = <0x04 0x11 0x03 0xfe>;
				phandle = <0x30e>;
			};
		};

		spi0 {

			spi0m0-pins {
				rockchip,pins = <0x00 0x16 0x08 0x103 0x00 0x17 0x08 0x103 0x00 0x10 0x08 0x103>;
				phandle = <0x30f>;
			};

			spi0m0-cs0 {
				rockchip,pins = <0x00 0x19 0x08 0x103>;
				phandle = <0x310>;
			};

			spi0m0-cs1 {
				rockchip,pins = <0x00 0x0f 0x08 0x103>;
				phandle = <0x311>;
			};

			spi0m1-pins {
				rockchip,pins = <0x04 0x02 0x08 0x103 0x04 0x00 0x08 0x103 0x04 0x01 0x08 0x103>;
				phandle = <0x312>;
			};

			spi0m1-cs0 {
				rockchip,pins = <0x04 0x0a 0x08 0x103>;
				phandle = <0x313>;
			};

			spi0m1-cs1 {
				rockchip,pins = <0x04 0x09 0x08 0x103>;
				phandle = <0x314>;
			};

			spi0m2-pins {
				rockchip,pins = <0x01 0x0b 0x08 0x103 0x01 0x09 0x08 0x103 0x01 0x0a 0x08 0x103>;
				phandle = <0xba>;
			};

			spi0m2-cs0 {
				rockchip,pins = <0x01 0x0c 0x08 0x103>;
				phandle = <0xb9>;
			};

			spi0m2-cs1 {
				rockchip,pins = <0x01 0x0d 0x08 0x103>;
				phandle = <0x315>;
			};

			spi0m3-pins {
				rockchip,pins = <0x03 0x1b 0x08 0x103 0x03 0x19 0x08 0x103 0x03 0x1a 0x08 0x103>;
				phandle = <0x316>;
			};

			spi0m3-cs0 {
				rockchip,pins = <0x03 0x1c 0x08 0x103>;
				phandle = <0x317>;
			};

			spi0m3-cs1 {
				rockchip,pins = <0x03 0x1d 0x08 0x103>;
				phandle = <0x318>;
			};
		};

		spi1 {

			spi1m1-pins {
				rockchip,pins = <0x03 0x11 0x08 0x103 0x03 0x10 0x08 0x103 0x03 0x0f 0x08 0x103>;
				phandle = <0xbd>;
			};

			spi1m1-cs0 {
				rockchip,pins = <0x03 0x12 0x08 0x103>;
				phandle = <0xbb>;
			};

			spi1m1-cs1 {
				rockchip,pins = <0x03 0x13 0x08 0x103>;
				phandle = <0xbc>;
			};

			spi1m2-pins {
				rockchip,pins = <0x01 0x1a 0x08 0x103 0x01 0x18 0x08 0x103 0x01 0x19 0x08 0x103>;
				phandle = <0x319>;
			};

			spi1m2-cs0 {
				rockchip,pins = <0x01 0x1b 0x08 0x103>;
				phandle = <0x31a>;
			};

			spi1m2-cs1 {
				rockchip,pins = <0x01 0x1d 0x08 0x103>;
				phandle = <0x31b>;
			};

			spi1m0-pins {
				rockchip,pins = <0x02 0x10 0x08 0x103 0x02 0x11 0x08 0x103 0x02 0x12 0x08 0x103>;
				phandle = <0x31c>;
			};

			spi1m0-cs0 {
				rockchip,pins = <0x02 0x13 0x08 0x103>;
				phandle = <0x31d>;
			};

			spi1m0-cs1 {
				rockchip,pins = <0x02 0x14 0x08 0x103>;
				phandle = <0x31e>;
			};
		};

		spi2 {

			spi2m0-pins {
				rockchip,pins = <0x01 0x06 0x08 0x103 0x01 0x04 0x08 0x103 0x01 0x05 0x08 0x103>;
				phandle = <0x31f>;
			};

			spi2m0-cs0 {
				rockchip,pins = <0x01 0x07 0x08 0x103>;
				phandle = <0x320>;
			};

			spi2m0-cs1 {
				rockchip,pins = <0x01 0x08 0x08 0x103>;
				phandle = <0x321>;
			};

			spi2m1-pins {
				rockchip,pins = <0x04 0x06 0x08 0x103 0x04 0x04 0x08 0x103 0x04 0x05 0x08 0x103>;
				phandle = <0x322>;
			};

			spi2m1-cs0 {
				rockchip,pins = <0x04 0x07 0x08 0x103>;
				phandle = <0x323>;
			};

			spi2m1-cs1 {
				rockchip,pins = <0x04 0x08 0x08 0x103>;
				phandle = <0x324>;
			};

			spi2m2-pins {
				rockchip,pins = <0x00 0x05 0x01 0x103 0x00 0x0b 0x01 0x103 0x00 0x06 0x01 0x103>;
				phandle = <0xbf>;
			};

			spi2m2-cs0 {
				rockchip,pins = <0x00 0x09 0x01 0x103>;
				phandle = <0xbe>;
			};

			spi2m2-cs1 {
				rockchip,pins = <0x00 0x08 0x01 0x103>;
				phandle = <0x325>;
			};
		};

		spi3 {

			spi3m1-pins {
				rockchip,pins = <0x04 0x0f 0x08 0x103 0x04 0x0d 0x08 0x103 0x04 0x0e 0x08 0x103>;
				phandle = <0xc9>;
			};

			spi3m1-cs0 {
				rockchip,pins = <0x04 0x10 0x08 0x103>;
				phandle = <0xc7>;
			};

			spi3m1-cs1 {
				rockchip,pins = <0x04 0x11 0x08 0x103>;
				phandle = <0xc8>;
			};

			spi3m2-pins {
				rockchip,pins = <0x00 0x1b 0x08 0x103 0x00 0x18 0x08 0x103 0x00 0x1a 0x08 0x103>;
				phandle = <0x326>;
			};

			spi3m2-cs0 {
				rockchip,pins = <0x00 0x1c 0x08 0x103>;
				phandle = <0x327>;
			};

			spi3m2-cs1 {
				rockchip,pins = <0x00 0x1d 0x08 0x103>;
				phandle = <0x328>;
			};

			spi3m3-pins {
				rockchip,pins = <0x03 0x18 0x08 0x103 0x03 0x16 0x08 0x103 0x03 0x17 0x08 0x103>;
				phandle = <0x329>;
			};

			spi3m3-cs0 {
				rockchip,pins = <0x03 0x14 0x08 0x103>;
				phandle = <0x32a>;
			};

			spi3m3-cs1 {
				rockchip,pins = <0x03 0x15 0x08 0x103>;
				phandle = <0x32b>;
			};

			spi3m0-pins {
				rockchip,pins = <0x04 0x16 0x08 0x103 0x04 0x14 0x08 0x103 0x04 0x15 0x08 0x103>;
				phandle = <0x32c>;
			};

			spi3m0-cs0 {
				rockchip,pins = <0x04 0x12 0x08 0x103>;
				phandle = <0x32d>;
			};

			spi3m0-cs1 {
				rockchip,pins = <0x04 0x13 0x08 0x103>;
				phandle = <0x32e>;
			};
		};

		spi4 {

			spi4m0-pins {
				rockchip,pins = <0x01 0x12 0x08 0x103 0x01 0x10 0x08 0x103 0x01 0x11 0x08 0x103>;
				phandle = <0x32f>;
			};

			spi4m0-cs0 {
				rockchip,pins = <0x01 0x13 0x08 0x103>;
				phandle = <0x330>;
			};

			spi4m0-cs1 {
				rockchip,pins = <0x01 0x14 0x08 0x103>;
				phandle = <0x331>;
			};

			spi4m1-pins {
				rockchip,pins = <0x03 0x02 0x08 0x103 0x03 0x00 0x08 0x103 0x03 0x01 0x08 0x103>;
				phandle = <0xf1>;
			};

			spi4m1-cs0 {
				rockchip,pins = <0x03 0x03 0x08 0x103>;
				phandle = <0xf0>;
			};

			spi4m1-cs1 {
				rockchip,pins = <0x03 0x04 0x08 0x103>;
				phandle = <0x332>;
			};

			spi4m2-pins {
				rockchip,pins = <0x01 0x02 0x08 0x103 0x01 0x00 0x08 0x103 0x01 0x01 0x08 0x103>;
				phandle = <0x333>;
			};

			spi4m2-cs0 {
				rockchip,pins = <0x01 0x03 0x08 0x103>;
				phandle = <0x334>;
			};
		};

		tsadc {

			tsadcm1-shut {
				rockchip,pins = <0x00 0x02 0x02 0xfe>;
				phandle = <0x335>;
			};

			tsadc-shut {
				rockchip,pins = <0x00 0x01 0x02 0xfe>;
				phandle = <0x336>;
			};

			tsadc-shut-org {
				rockchip,pins = <0x00 0x01 0x01 0xfe>;
				phandle = <0xe5>;
			};
		};

		uart0 {

			uart0m0-xfer {
				rockchip,pins = <0x00 0x14 0x04 0x102 0x00 0x15 0x04 0x102>;
				phandle = <0x34>;
			};

			uart0m1-xfer {
				rockchip,pins = <0x00 0x08 0x04 0x102 0x00 0x09 0x04 0x102>;
				phandle = <0x337>;
			};

			uart0m2-xfer {
				rockchip,pins = <0x04 0x04 0x0a 0x102 0x04 0x03 0x0a 0x102>;
				phandle = <0x338>;
			};

			uart0-ctsn {
				rockchip,pins = <0x00 0x19 0x04 0xfe>;
				phandle = <0x339>;
			};

			uart0-rtsn {
				rockchip,pins = <0x00 0x16 0x04 0xfe>;
				phandle = <0x33a>;
			};
		};

		uart1 {

			uart1m1-xfer {
				rockchip,pins = <0x01 0x0f 0x0a 0x102 0x01 0x0e 0x0a 0x102>;
				phandle = <0xca>;
			};

			uart1m1-ctsn {
				rockchip,pins = <0x01 0x1f 0x0a 0xfe>;
				phandle = <0x33b>;
			};

			uart1m1-rtsn {
				rockchip,pins = <0x01 0x1e 0x0a 0xfe>;
				phandle = <0x33c>;
			};

			uart1m2-xfer {
				rockchip,pins = <0x00 0x1a 0x0a 0x102 0x00 0x19 0x0a 0x102>;
				phandle = <0x33d>;
			};

			uart1m2-ctsn {
				rockchip,pins = <0x00 0x18 0x0a 0xfe>;
				phandle = <0x33e>;
			};

			uart1m2-rtsn {
				rockchip,pins = <0x00 0x17 0x0a 0xfe>;
				phandle = <0x33f>;
			};

			uart1m0-xfer {
				rockchip,pins = <0x02 0x0e 0x0a 0x102 0x02 0x0f 0x0a 0x102>;
				phandle = <0x340>;
			};

			uart1m0-ctsn {
				rockchip,pins = <0x02 0x11 0x0a 0xfe>;
				phandle = <0x341>;
			};

			uart1m0-rtsn {
				rockchip,pins = <0x02 0x10 0x0a 0xfe>;
				phandle = <0x342>;
			};
		};

		uart2 {

			uart2m0-xfer {
				rockchip,pins = <0x00 0x0e 0x0a 0x102 0x00 0x0d 0x0a 0x102>;
				phandle = <0xcb>;
			};

			uart2m1-xfer {
				rockchip,pins = <0x04 0x19 0x0a 0x102 0x04 0x18 0x0a 0x102>;
				phandle = <0x343>;
			};

			uart2m2-xfer {
				rockchip,pins = <0x03 0x0a 0x0a 0x102 0x03 0x09 0x0a 0x102>;
				phandle = <0x344>;
			};

			uart2-ctsn {
				rockchip,pins = <0x03 0x0c 0x0a 0xfe>;
				phandle = <0x345>;
			};

			uart2-rtsn {
				rockchip,pins = <0x03 0x0b 0x0a 0xfe>;
				phandle = <0x346>;
			};
		};

		uart3 {

			uart3m0-xfer {
				rockchip,pins = <0x01 0x10 0x0a 0x102 0x01 0x11 0x0a 0x102>;
				phandle = <0x347>;
			};

			uart3m1-xfer {
				rockchip,pins = <0x03 0x0e 0x0a 0x102 0x03 0x0d 0x0a 0x102>;
				phandle = <0xcc>;
			};

			uart3m2-xfer {
				rockchip,pins = <0x04 0x06 0x0a 0x102 0x04 0x05 0x0a 0x102>;
				phandle = <0x348>;
			};

			uart3-ctsn {
				rockchip,pins = <0x01 0x13 0x0a 0xfe>;
				phandle = <0x349>;
			};

			uart3-rtsn {
				rockchip,pins = <0x01 0x12 0x0a 0xfe>;
				phandle = <0x34a>;
			};
		};

		uart4 {

			uart4m0-xfer {
				rockchip,pins = <0x01 0x1b 0x0a 0x102 0x01 0x1a 0x0a 0x102>;
				phandle = <0x34b>;
			};

			uart4m1-xfer {
				rockchip,pins = <0x03 0x18 0x0a 0x102 0x03 0x19 0x0a 0x102>;
				phandle = <0x34c>;
			};

			uart4m2-xfer {
				rockchip,pins = <0x01 0x0a 0x0a 0x102 0x01 0x0b 0x0a 0x102>;
				phandle = <0xcd>;
			};

			uart4-ctsn {
				rockchip,pins = <0x01 0x17 0x0a 0xfe>;
				phandle = <0x34d>;
			};

			uart4-rtsn {
				rockchip,pins = <0x01 0x15 0x0a 0xfe>;
				phandle = <0x34e>;
			};
		};

		uart5 {

			uart5m0-xfer {
				rockchip,pins = <0x04 0x1c 0x0a 0x102 0x04 0x1d 0x0a 0x102>;
				phandle = <0x34f>;
			};

			uart5m0-ctsn {
				rockchip,pins = <0x04 0x1a 0x0a 0xfe>;
				phandle = <0x350>;
			};

			uart5m0-rtsn {
				rockchip,pins = <0x04 0x1b 0x0a 0xfe>;
				phandle = <0x351>;
			};

			uart5m1-xfer {
				rockchip,pins = <0x03 0x15 0x0a 0x102 0x03 0x14 0x0a 0x102>;
				phandle = <0xce>;
			};

			uart5m1-ctsn {
				rockchip,pins = <0x02 0x02 0x0a 0xfe>;
				phandle = <0x352>;
			};

			uart5m1-rtsn {
				rockchip,pins = <0x02 0x03 0x0a 0xfe>;
				phandle = <0x353>;
			};

			uart5m2-xfer {
				rockchip,pins = <0x02 0x1c 0x0a 0x102 0x02 0x1d 0x0a 0x102>;
				phandle = <0x354>;
			};
		};

		uart6 {

			uart6m1-xfer {
				rockchip,pins = <0x01 0x00 0x0a 0x102 0x01 0x01 0x0a 0x102>;
				phandle = <0xcf>;
			};

			uart6m1-ctsn {
				rockchip,pins = <0x01 0x03 0x0a 0xfe>;
				phandle = <0x355>;
			};

			uart6m1-rtsn {
				rockchip,pins = <0x01 0x02 0x0a 0xfe>;
				phandle = <0x356>;
			};

			uart6m2-xfer {
				rockchip,pins = <0x01 0x19 0x0a 0x102 0x01 0x18 0x0a 0x102>;
				phandle = <0x357>;
			};

			uart6m0-xfer {
				rockchip,pins = <0x02 0x06 0x0a 0x102 0x02 0x07 0x0a 0x102>;
				phandle = <0x358>;
			};

			uart6m0-ctsn {
				rockchip,pins = <0x02 0x09 0x0a 0xfe>;
				phandle = <0x359>;
			};

			uart6m0-rtsn {
				rockchip,pins = <0x02 0x08 0x0a 0xfe>;
				phandle = <0x35a>;
			};
		};

		uart7 {

			uart7m1-xfer {
				rockchip,pins = <0x03 0x11 0x0a 0x102 0x03 0x10 0x0a 0x102>;
				phandle = <0x35b>;
			};

			uart7m1-ctsn {
				rockchip,pins = <0x03 0x13 0x0a 0xfe>;
				phandle = <0x35c>;
			};

			uart7m1-rtsn {
				rockchip,pins = <0x03 0x12 0x0a 0xfe>;
				phandle = <0x35d>;
			};

			uart7m2-xfer {
				rockchip,pins = <0x01 0x0c 0x0a 0x102 0x01 0x0d 0x0a 0x102>;
				phandle = <0xd0>;
			};

			uart7m0-xfer {
				rockchip,pins = <0x02 0x0c 0x0a 0x102 0x02 0x0d 0x0a 0x102>;
				phandle = <0x35e>;
			};

			uart7m0-ctsn {
				rockchip,pins = <0x04 0x16 0x0a 0xfe>;
				phandle = <0x35f>;
			};

			uart7m0-rtsn {
				rockchip,pins = <0x04 0x12 0x0a 0xfe>;
				phandle = <0x360>;
			};
		};

		uart8 {

			uart8m0-xfer {
				rockchip,pins = <0x04 0x09 0x0a 0x102 0x04 0x08 0x0a 0x102>;
				phandle = <0x361>;
			};

			uart8m0-ctsn {
				rockchip,pins = <0x04 0x0b 0x0a 0xfe>;
				phandle = <0x362>;
			};

			uart8m0-rtsn {
				rockchip,pins = <0x04 0x0a 0x0a 0xfe>;
				phandle = <0x363>;
			};

			uart8m1-xfer {
				rockchip,pins = <0x03 0x03 0x0a 0x102 0x03 0x02 0x0a 0x102>;
				phandle = <0xd1>;
			};

			uart8m1-ctsn {
				rockchip,pins = <0x03 0x05 0x0a 0xfe>;
				phandle = <0x364>;
			};

			uart8m1-rtsn {
				rockchip,pins = <0x03 0x04 0x0a 0xfe>;
				phandle = <0x365>;
			};

			uart8-xfer {
				rockchip,pins = <0x04 0x09 0x0a 0x102>;
				phandle = <0x366>;
			};
		};

		uart9 {

			uart9m0-xfer {
				rockchip,pins = <0x02 0x14 0x0a 0x102 0x02 0x12 0x0a 0x102>;
				phandle = <0x367>;
			};

			uart9m1-xfer {
				rockchip,pins = <0x04 0x0d 0x0a 0x102 0x04 0x0c 0x0a 0x102>;
				phandle = <0xd2>;
			};

			uart9m1-ctsn {
				rockchip,pins = <0x04 0x01 0x0a 0xfe>;
				phandle = <0x368>;
			};

			uart9m1-rtsn {
				rockchip,pins = <0x04 0x00 0x0a 0xfe>;
				phandle = <0x369>;
			};

			uart9m2-xfer {
				rockchip,pins = <0x03 0x1c 0x0a 0x102 0x03 0x1d 0x0a 0x102>;
				phandle = <0x36a>;
			};

			uart9m2-ctsn {
				rockchip,pins = <0x03 0x1b 0x0a 0xfe>;
				phandle = <0x36b>;
			};

			uart9m2-rtsn {
				rockchip,pins = <0x03 0x1a 0x0a 0xfe>;
				phandle = <0x36c>;
			};

			uart9m0-ctsn {
				rockchip,pins = <0x04 0x15 0x0a 0xfe>;
				phandle = <0x36d>;
			};

			uart9m0-rtsn {
				rockchip,pins = <0x04 0x14 0x0a 0xfe>;
				phandle = <0x36e>;
			};
		};

		vop {

			vop-pins {
				rockchip,pins = <0x01 0x02 0x01 0xfe>;
				phandle = <0x36f>;
			};
		};

		bt656 {

			bt656-pins {
				rockchip,pins = <0x04 0x08 0x02 0x104 0x04 0x00 0x02 0x104 0x04 0x01 0x02 0x104 0x04 0x02 0x02 0x104 0x04 0x03 0x02 0x104 0x04 0x04 0x02 0x104 0x04 0x05 0x02 0x104 0x04 0x06 0x02 0x104 0x04 0x07 0x02 0x104>;
				phandle = <0x370>;
			};
		};

		gpio-func {

			tsadc-gpio-func {
				rockchip,pins = <0x00 0x01 0x00 0xfe>;
				phandle = <0xe6>;
			};
		};

		eth0 {

			eth0-pins {
				rockchip,pins = <0x02 0x13 0x01 0xfe>;
				phandle = <0x371>;
			};
		};

		gmac0 {

			gmac0-miim {
				rockchip,pins = <0x04 0x14 0x01 0xfe 0x04 0x15 0x01 0xfe>;
				phandle = <0x372>;
			};

			gmac0-clkinout {
				rockchip,pins = <0x04 0x13 0x01 0xfe>;
				phandle = <0x373>;
			};

			gmac0-rx-bus2 {
				rockchip,pins = <0x02 0x11 0x01 0xfe 0x02 0x12 0x01 0xfe 0x04 0x12 0x01 0xfe>;
				phandle = <0x374>;
			};

			gmac0-tx-bus2 {
				rockchip,pins = <0x02 0x0e 0x01 0xfe 0x02 0x0f 0x01 0xfe 0x02 0x10 0x01 0xfe>;
				phandle = <0x375>;
			};

			gmac0-rgmii-clk {
				rockchip,pins = <0x02 0x08 0x01 0xfe 0x02 0x0b 0x01 0xfe>;
				phandle = <0x376>;
			};

			gmac0-rgmii-bus {
				rockchip,pins = <0x02 0x06 0x01 0xfe 0x02 0x07 0x01 0xfe 0x02 0x09 0x01 0xfe 0x02 0x0a 0x01 0xfe>;
				phandle = <0x377>;
			};

			gmac0-ppsclk {
				rockchip,pins = <0x02 0x14 0x01 0xfe>;
				phandle = <0x378>;
			};

			gmac0-ppstring {
				rockchip,pins = <0x02 0x0d 0x01 0xfe>;
				phandle = <0x379>;
			};

			gmac0-ptp-refclk {
				rockchip,pins = <0x02 0x0c 0x01 0xfe>;
				phandle = <0x37a>;
			};

			gmac0-txer {
				rockchip,pins = <0x04 0x16 0x01 0xfe>;
				phandle = <0x37b>;
			};
		};

		gpio-leds {

			led-sys-pin {
				rockchip,pins = <0x02 0x15 0x00 0xfe>;
				phandle = <0x12c>;
			};

			led-usr-pin {
				rockchip,pins = <0x01 0x16 0x00 0xfe>;
				phandle = <0x12d>;
			};
		};

		hym8563 {

			rtc-int {
				rockchip,pins = <0x00 0x08 0x00 0x102>;
				phandle = <0xe9>;
			};
		};

		pcie {

			pcie2-2-rst {
				rockchip,pins = <0x04 0x04 0x00 0xfe>;
				phandle = <0x87>;
			};

			pcie2-0-rst {
				rockchip,pins = <0x04 0x0c 0x00 0xfe>;
				phandle = <0x11f>;
			};

			pcie2-1-rst {
				rockchip,pins = <0x04 0x02 0x00 0xfe>;
				phandle = <0x82>;
			};

			pcie3x2-rst {
				rockchip,pins = <0x04 0x0b 0x00 0xfe>;
				phandle = <0x11c>;
			};

			pcie3x4-rst {
				rockchip,pins = <0x04 0x0e 0x00 0xfe>;
				phandle = <0x119>;
			};
		};

		audio {

			headphone-detect {
				rockchip,pins = <0x01 0x14 0x00 0xfe>;
				phandle = <0x131>;
			};
		};

		gpio-key {

			key1-pin {
				rockchip,pins = <0x00 0x1d 0x00 0x102>;
				phandle = <0x137>;
			};
		};

		hdmirx {

			hdmirx-5v-detection {
				rockchip,pins = <0x01 0x1d 0x00 0x102>;
				phandle = <0x116>;
			};
		};

		usb {

			vcc-5v0-host20-en {
				rockchip,pins = <0x01 0x04 0x00 0xfe>;
				phandle = <0x139>;
			};

			vcc-5v0-host30p1-en {
				rockchip,pins = <0x04 0x08 0x00 0xfe>;
				phandle = <0x13a>;
			};

			vcc-5v0-host30p2-en {
				rockchip,pins = <0x03 0x05 0x00 0xfe>;
				phandle = <0x13c>;
			};
		};

		usb-typec {

			usbc0-int {
				rockchip,pins = <0x00 0x1b 0x00 0x102>;
				phandle = <0xea>;
			};

			typec-5v-pwr-en {
				rockchip,pins = <0x01 0x1a 0x00 0xfe>;
				phandle = <0x13d>;
			};
		};
	};

	video-decoder@fdc38000 {
		compatible = "rockchip,rk3588-vdec";
		reg = <0x00 0xfdc38000 0x00 0x100 0x00 0xfdc38100 0x00 0x500 0x00 0xfdc38600 0x00 0x100>;
		reg-names = "link\0function\0cache";
		interrupts = <0x00 0x5f 0x04 0x00>;
		clocks = <0x21 0x181 0x21 0x180 0x21 0x182 0x21 0x184 0x21 0x183>;
		clock-names = "axi\0ahb\0cabac\0core\0hevc_cabac";
		assigned-clocks = <0x21 0x181 0x21 0x184 0x21 0x182 0x21 0x183>;
		assigned-clock-rates = <0x2faf0800 0x23c34600 0x23c34600 0x3b9aca00>;
		resets = <0x21 0x143 0x21 0x142 0x21 0x146 0x21 0x148 0x21 0x147>;
		reset-names = "rst_axi\0rst_ahb\0rst_cabac\0rst_core\0rst_hevc_cabac";
		power-domains = <0x22 0x0e>;
		sram = <0x105>;
		phandle = <0x37c>;
	};

	video-decoder@fdc40000 {
		compatible = "rockchip,rk3588-vdec";
		reg = <0x00 0xfdc40000 0x00 0x100 0x00 0xfdc40100 0x00 0x500 0x00 0xfdc40600 0x00 0x100>;
		reg-names = "link\0function\0cache";
		interrupts = <0x00 0x61 0x04 0x00>;
		clocks = <0x21 0x186 0x21 0x185 0x21 0x187 0x21 0x189 0x21 0x188>;
		clock-names = "axi\0ahb\0cabac\0core\0hevc_cabac";
		assigned-clocks = <0x21 0x186 0x21 0x189 0x21 0x187 0x21 0x188>;
		assigned-clock-rates = <0x2faf0800 0x23c34600 0x23c34600 0x3b9aca00>;
		resets = <0x21 0x14a 0x21 0x149 0x21 0x14d 0x21 0x14f 0x21 0x14e>;
		reset-names = "rst_axi\0rst_ahb\0rst_cabac\0rst_core\0rst_hevc_cabac";
		power-domains = <0x22 0x0f>;
		sram = <0x106>;
		phandle = <0x37d>;
	};

	hdmi1-sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,mclk-fs = <0x80>;
		simple-audio-card,name = "hdmi1";
		status = "disabled";
		phandle = <0x37e>;

		simple-audio-card,codec {
			sound-dai = <0x107>;
		};

		simple-audio-card,cpu {
			sound-dai = <0x108>;
		};
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;

		hdmi-receiver-cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			size = <0x00 0xa000000>;
			alignment = <0x00 0x40000>;
			no-map;
			status = "okay";
			phandle = <0x110>;
		};
	};

	usb@fc400000 {
		compatible = "rockchip,rk3588-dwc3\0snps,dwc3";
		reg = <0x00 0xfc400000 0x00 0x400000>;
		interrupts = <0x00 0xdd 0x04 0x00>;
		clocks = <0x21 0x197 0x21 0x196 0x21 0x195>;
		clock-names = "ref_clk\0suspend_clk\0bus_clk";
		dr_mode = "host";
		phys = <0x109 0x10a 0x04>;
		phy-names = "usb2-phy\0usb3-phy";
		phy_type = "utmi_wide";
		power-domains = <0x22 0x1f>;
		resets = <0x21 0x153>;
		snps,dis_enblslpm_quirk;
		snps,dis-u2-freeclk-exists-quirk;
		snps,dis-del-phy-power-chg-quirk;
		snps,dis-tx-ipgap-linecheck-quirk;
		status = "okay";
		phandle = <0x37f>;
	};

	syscon@fd5b8000 {
		compatible = "rockchip,rk3588-pcie3-phy-grf\0syscon";
		reg = <0x00 0xfd5b8000 0x00 0x10000>;
		phandle = <0x12a>;
	};

	syscon@fd5c0000 {
		compatible = "rockchip,rk3588-pipe-phy-grf\0syscon";
		reg = <0x00 0xfd5c0000 0x00 0x100>;
		phandle = <0x129>;
	};

	syscon@fd5cc000 {
		compatible = "rockchip,rk3588-usbdpphy-grf\0syscon";
		reg = <0x00 0xfd5cc000 0x00 0x4000>;
		phandle = <0x128>;
	};

	syscon@fd5d4000 {
		compatible = "rockchip,rk3588-usb2phy-grf\0syscon\0simple-mfd";
		reg = <0x00 0xfd5d4000 0x00 0x4000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x127>;

		usb2phy@4000 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0x4000 0x10>;
			#clock-cells = <0x00>;
			clocks = <0x21 0x2a0>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy1";
			interrupts = <0x00 0x18a 0x04 0x00>;
			resets = <0x21 0x26e 0x21 0x21e>;
			reset-names = "phy\0apb";
			status = "okay";
			phandle = <0x126>;

			otg-port {
				#phy-cells = <0x00>;
				status = "okay";
				phy-supply = <0x10b>;
				phandle = <0x109>;
			};
		};
	};

	syscon@fd5e4000 {
		compatible = "rockchip,rk3588-hdptxphy-grf\0syscon";
		reg = <0x00 0xfd5e4000 0x00 0x100>;
		phandle = <0x125>;
	};

	spdif-tx@fddb8000 {
		compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0xfddb8000 0x00 0x1000>;
		assigned-clock-parents = <0x21 0x04>;
		assigned-clocks = <0x21 0x1fa>;
		clock-names = "mclk\0hclk";
		clocks = <0x21 0x1fe 0x21 0x1f9>;
		dma-names = "tx";
		dmas = <0x75 0x16>;
		interrupts = <0x00 0xc6 0x04 0x00>;
		power-domains = <0x22 0x19>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x380>;
	};

	i2s@fddc8000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfddc8000 0x00 0x1000>;
		interrupts = <0x00 0xbc 0x04 0x00>;
		clocks = <0x21 0x1f1 0x21 0x1f1 0x21 0x1ee>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		assigned-clocks = <0x21 0x1ef>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x76 0x16>;
		dma-names = "tx";
		power-domains = <0x22 0x19>;
		resets = <0x21 0x1ba>;
		reset-names = "tx-m";
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x381>;
	};

	spdif-tx@fdde8000 {
		compatible = "rockchip,rk3588-spdif\0rockchip,rk3568-spdif";
		reg = <0x00 0xfdde8000 0x00 0x1000>;
		assigned-clock-parents = <0x21 0x04>;
		assigned-clocks = <0x21 0x246>;
		clock-names = "mclk\0hclk";
		clocks = <0x21 0x249 0x21 0x245>;
		dma-names = "tx";
		dmas = <0x75 0x08>;
		interrupts = <0x00 0xc5 0x04 0x00>;
		power-domains = <0x22 0x1a>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x382>;
	};

	i2s@fddf4000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfddf4000 0x00 0x1000>;
		interrupts = <0x00 0xba 0x04 0x00>;
		clocks = <0x21 0x239 0x21 0x239 0x21 0x23f>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		assigned-clocks = <0x21 0x236>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x76 0x04>;
		dma-names = "tx";
		power-domains = <0x22 0x1a>;
		resets = <0x21 0x1da>;
		reset-names = "tx-m";
		#sound-dai-cells = <0x00>;
		status = "okay";
		phandle = <0x108>;
	};

	i2s@fddf8000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfddf8000 0x00 0x1000>;
		interrupts = <0x00 0xbb 0x04 0x00>;
		clocks = <0x21 0x22b 0x21 0x22b 0x21 0x227>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		assigned-clocks = <0x21 0x228>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x76 0x15>;
		dma-names = "rx";
		power-domains = <0x22 0x1a>;
		resets = <0x21 0x1c7>;
		reset-names = "rx-m";
		#sound-dai-cells = <0x00>;
		status = "okay";
		phandle = <0x383>;
	};

	i2s@fde00000 {
		compatible = "rockchip,rk3588-i2s-tdm";
		reg = <0x00 0xfde00000 0x00 0x1000>;
		interrupts = <0x00 0xbe 0x04 0x00>;
		clocks = <0x21 0x226 0x21 0x226 0x21 0x222>;
		clock-names = "mclk_tx\0mclk_rx\0hclk";
		assigned-clocks = <0x21 0x223>;
		assigned-clock-parents = <0x21 0x04>;
		dmas = <0x76 0x18>;
		dma-names = "rx";
		power-domains = <0x22 0x1a>;
		resets = <0x21 0x1ee>;
		reset-names = "rx-m";
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x384>;
	};

	hdmi@fdea0000 {
		compatible = "rockchip,rk3588-dw-hdmi-qp";
		reg = <0x00 0xfdea0000 0x00 0x20000>;
		clocks = <0x21 0x213 0x21 0x214 0x21 0x215 0x21 0x239 0x21 0x253 0x21 0x2cd>;
		clock-names = "pclk\0earc\0ref\0aud\0hdp\0hclk_vo1";
		interrupts = <0x00 0xad 0x04 0x00 0x00 0xae 0x04 0x00 0x00 0xaf 0x04 0x00 0x00 0xb0 0x04 0x00 0x00 0x169 0x04 0x00>;
		interrupt-names = "avp\0cec\0earc\0main\0hpd";
		phys = <0x6e>;
		pinctrl-names = "default";
		pinctrl-0 = <0x10c 0x10d 0x10e 0x10f>;
		power-domains = <0x22 0x1a>;
		resets = <0x21 0x1d0 0x21 0x231>;
		reset-names = "ref\0hdp";
		rockchip,grf = <0x70>;
		rockchip,vo-grf = <0x72>;
		#sound-dai-cells = <0x00>;
		status = "disabled";
		phandle = <0x107>;

		ports {
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			port@0 {
				reg = <0x00>;
				phandle = <0x385>;
			};

			port@1 {
				reg = <0x01>;
				phandle = <0x386>;
			};
		};
	};

	hdmi_receiver@fdee0000 {
		compatible = "rockchip,rk3588-hdmirx-ctrler\0snps,dw-hdmi-rx";
		reg = <0x00 0xfdee0000 0x00 0x6000>;
		interrupts = <0x00 0xb1 0x04 0x00 0x00 0xb2 0x04 0x00 0x00 0xb3 0x04 0x00>;
		interrupt-names = "cec\0hdmi\0dma";
		clocks = <0x21 0x209 0x21 0x20e 0x21 0x29f 0x21 0x20a 0x21 0x20b 0x21 0x221 0x21 0x2cd>;
		clock-names = "aclk\0audio\0cr_para\0pclk\0ref\0hclk_s_hdmirx\0hclk_vo1";
		memory-region = <0x110>;
		power-domains = <0x22 0x1a>;
		resets = <0x21 0x1d1 0x21 0x1d2 0x21 0x1d3 0x21 0x294>;
		reset-names = "axi\0apb\0ref\0biu";
		rockchip,grf = <0x70>;
		rockchip,vo1-grf = <0x72>;
		status = "okay";
		hpd-gpios = <0x111 0x1d 0x01>;
		pinctrl-0 = <0x112 0x113 0x114 0x115 0x116>;
		pinctrl-names = "default";
		phandle = <0x387>;
	};

	pcie@fe150000 {
		compatible = "rockchip,rk3588-pcie\0rockchip,rk3568-pcie";
		#address-cells = <0x03>;
		#size-cells = <0x02>;
		bus-range = <0x00 0x0f>;
		clocks = <0x21 0x140 0x21 0x145 0x21 0x13b 0x21 0x14a 0x21 0x14f 0x21 0x174>;
		clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
		device_type = "pci";
		interrupts = <0x00 0x107 0x04 0x00 0x00 0x106 0x04 0x00 0x00 0x105 0x04 0x00 0x00 0x104 0x04 0x00 0x00 0x103 0x04 0x00>;
		interrupt-names = "sys\0pmc\0msg\0legacy\0err";
		#interrupt-cells = <0x01>;
		interrupt-map-mask = <0x00 0x00 0x00 0x07>;
		interrupt-map = <0x00 0x00 0x00 0x01 0x117 0x00 0x00 0x00 0x00 0x02 0x117 0x01 0x00 0x00 0x00 0x03 0x117 0x02 0x00 0x00 0x00 0x04 0x117 0x03>;
		linux,pci-domain = <0x00>;
		max-link-speed = <0x03>;
		msi-map = <0x00 0x118 0x00 0x1000>;
		iommu-map = <0x00 0x80 0x00 0x1000>;
		num-lanes = <0x01>;
		phys = <0x81>;
		phy-names = "pcie-phy";
		power-domains = <0x22 0x22>;
		ranges = <0x1000000 0x00 0xf0100000 0x00 0xf0100000 0x00 0x100000 0x2000000 0x00 0xf0200000 0x00 0xf0200000 0x00 0xe00000 0x3000000 0x00 0x40000000 0x09 0x00 0x00 0x40000000>;
		reg = <0x0a 0x40000000 0x00 0x400000 0x00 0xfe150000 0x00 0x10000 0x00 0xf0000000 0x00 0x100000>;
		reg-names = "dbi\0apb\0config";
		resets = <0x21 0x126 0x21 0x12b>;
		reset-names = "pwr\0pipe";
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x119>;
		reset-gpios = <0x83 0x0e 0x00>;
		vpcie3v3-supply = <0x11a>;
		phandle = <0x388>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x104 0x01 0x00>;
			phandle = <0x117>;
		};
	};

	pcie-ep@fe150000 {
		compatible = "rockchip,rk3588-pcie-ep";
		reg = <0x0a 0x40000000 0x00 0x100000 0x0a 0x40100000 0x00 0x100000 0x00 0xfe150000 0x00 0x10000 0x09 0x00 0x00 0x40000000 0x0a 0x40300000 0x00 0x100000>;
		reg-names = "dbi\0dbi2\0apb\0addr_space\0atu";
		clocks = <0x21 0x140 0x21 0x145 0x21 0x13b 0x21 0x14a 0x21 0x14f 0x21 0x174>;
		clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
		interrupts = <0x00 0x107 0x04 0x00 0x00 0x106 0x04 0x00 0x00 0x105 0x04 0x00 0x00 0x104 0x04 0x00 0x00 0x103 0x04 0x00 0x00 0x10f 0x04 0x00 0x00 0x110 0x04 0x00 0x00 0x10d 0x04 0x00 0x00 0x10e 0x04 0x00>;
		interrupt-names = "sys\0pmc\0msg\0legacy\0err\0dma0\0dma1\0dma2\0dma3";
		max-link-speed = <0x03>;
		num-lanes = <0x04>;
		phys = <0x81>;
		phy-names = "pcie-phy";
		power-domains = <0x22 0x22>;
		resets = <0x21 0x126 0x21 0x12b>;
		reset-names = "pwr\0pipe";
		status = "disabled";
		phandle = <0x389>;
	};

	pcie@fe160000 {
		compatible = "rockchip,rk3588-pcie\0rockchip,rk3568-pcie";
		#address-cells = <0x03>;
		#size-cells = <0x02>;
		bus-range = <0x10 0x1f>;
		clocks = <0x21 0x141 0x21 0x146 0x21 0x13c 0x21 0x14b 0x21 0x150 0x21 0x175>;
		clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
		device_type = "pci";
		interrupts = <0x00 0x102 0x04 0x00 0x00 0x101 0x04 0x00 0x00 0x100 0x04 0x00 0x00 0xff 0x04 0x00 0x00 0xfe 0x04 0x00>;
		interrupt-names = "sys\0pmc\0msg\0legacy\0err";
		#interrupt-cells = <0x01>;
		interrupt-map-mask = <0x00 0x00 0x00 0x07>;
		interrupt-map = <0x00 0x00 0x00 0x01 0x11b 0x00 0x00 0x00 0x00 0x02 0x11b 0x01 0x00 0x00 0x00 0x03 0x11b 0x02 0x00 0x00 0x00 0x04 0x11b 0x03>;
		linux,pci-domain = <0x01>;
		max-link-speed = <0x03>;
		msi-map = <0x1000 0x118 0x1000 0x1000>;
		iommu-map = <0x1000 0x80 0x1000 0x1000>;
		num-lanes = <0x01>;
		phys = <0x81>;
		phy-names = "pcie-phy";
		power-domains = <0x22 0x22>;
		ranges = <0x1000000 0x00 0xf1100000 0x00 0xf1100000 0x00 0x100000 0x2000000 0x00 0xf1200000 0x00 0xf1200000 0x00 0xe00000 0x3000000 0x00 0x40000000 0x09 0x40000000 0x00 0x40000000>;
		reg = <0x0a 0x40400000 0x00 0x400000 0x00 0xfe160000 0x00 0x10000 0x00 0xf1000000 0x00 0x100000>;
		reg-names = "dbi\0apb\0config";
		resets = <0x21 0x127 0x21 0x12c>;
		reset-names = "pwr\0pipe";
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x11c>;
		reset-gpios = <0x83 0x0b 0x00>;
		vpcie3v3-supply = <0x11d>;
		phandle = <0x38a>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0xff 0x01 0x00>;
			phandle = <0x11b>;
		};
	};

	pcie@fe170000 {
		compatible = "rockchip,rk3588-pcie\0rockchip,rk3568-pcie";
		bus-range = <0x20 0x2f>;
		clocks = <0x21 0x142 0x21 0x147 0x21 0x13d 0x21 0x14c 0x21 0x151 0x21 0x2af>;
		clock-names = "aclk_mst\0aclk_slv\0aclk_dbi\0pclk\0aux\0pipe";
		device_type = "pci";
		interrupts = <0x00 0xf3 0x04 0x00 0x00 0xf2 0x04 0x00 0x00 0xf1 0x04 0x00 0x00 0xf0 0x04 0x00 0x00 0xef 0x04 0x00>;
		interrupt-names = "sys\0pmc\0msg\0legacy\0err";
		#interrupt-cells = <0x01>;
		interrupt-map-mask = <0x00 0x00 0x00 0x07>;
		interrupt-map = <0x00 0x00 0x00 0x01 0x11e 0x00 0x00 0x00 0x00 0x02 0x11e 0x01 0x00 0x00 0x00 0x03 0x11e 0x02 0x00 0x00 0x00 0x04 0x11e 0x03>;
		linux,pci-domain = <0x02>;
		max-link-speed = <0x03>;
		msi-map = <0x2000 0x7f 0x2000 0x1000>;
		iommu-map = <0x2000 0x80 0x2000 0x1000>;
		num-lanes = <0x01>;
		phys = <0x81>;
		phy-names = "pcie-phy";
		power-domains = <0x22 0x22>;
		ranges = <0x1000000 0x00 0xf2100000 0x00 0xf2100000 0x00 0x100000 0x2000000 0x00 0xf2200000 0x00 0xf2200000 0x00 0xe00000 0x3000000 0x00 0x40000000 0x09 0x80000000 0x00 0x40000000>;
		reg = <0x0a 0x40800000 0x00 0x400000 0x00 0xfe170000 0x00 0x10000 0x00 0xf2000000 0x00 0x100000>;
		reg-names = "dbi\0apb\0config";
		resets = <0x21 0x128 0x21 0x12d>;
		reset-names = "pwr\0pipe";
		#address-cells = <0x03>;
		#size-cells = <0x02>;
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <0x11f>;
		reset-gpios = <0x83 0x0c 0x00>;
		vpcie3v3-supply = <0x120>;
		phandle = <0x38b>;

		legacy-interrupt-controller {
			interrupt-controller;
			#address-cells = <0x00>;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0xf0 0x01 0x00>;
			phandle = <0x11e>;
		};
	};

	ethernet@fe1b0000 {
		compatible = "rockchip,rk3588-gmac\0snps,dwmac-4.20a";
		reg = <0x00 0xfe1b0000 0x00 0x10000>;
		interrupts = <0x00 0xe3 0x04 0x00 0x00 0xe2 0x04 0x00>;
		interrupt-names = "macirq\0eth_wake_irq";
		clocks = <0x21 0x136 0x21 0x137 0x21 0x158 0x21 0x15d 0x21 0x134>;
		clock-names = "stmmaceth\0clk_mac_ref\0pclk_mac\0aclk_mac\0ptp_ref";
		power-domains = <0x22 0x21>;
		resets = <0x21 0x123>;
		reset-names = "stmmaceth";
		rockchip,grf = <0x70>;
		rockchip,php-grf = <0x30>;
		snps,axi-config = <0x121>;
		snps,mixed-burst;
		snps,mtl-rx-config = <0x122>;
		snps,mtl-tx-config = <0x123>;
		snps,tso;
		status = "disabled";
		phandle = <0x38c>;

		mdio {
			compatible = "snps,dwmac-mdio";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x38d>;
		};

		stmmac-axi-config {
			snps,blen = <0x00 0x00 0x00 0x00 0x10 0x08 0x04>;
			snps,wr_osr_lmt = <0x04>;
			snps,rd_osr_lmt = <0x08>;
			phandle = <0x121>;
		};

		rx-queues-config {
			snps,rx-queues-to-use = <0x02>;
			phandle = <0x122>;

			queue0 {
			};

			queue1 {
			};
		};

		tx-queues-config {
			snps,tx-queues-to-use = <0x02>;
			phandle = <0x123>;

			queue0 {
			};

			queue1 {
			};
		};
	};

	sata@fe220000 {
		compatible = "rockchip,rk3588-dwc-ahci\0snps,dwc-ahci";
		reg = <0x00 0xfe220000 0x00 0x1000>;
		interrupts = <0x00 0x112 0x04 0x00>;
		clocks = <0x21 0x163 0x21 0x160 0x21 0x166 0x21 0x155 0x21 0x170>;
		clock-names = "sata\0pmalive\0rxoob\0ref\0asic";
		ports-implemented = <0x01>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		status = "disabled";
		phandle = <0x38e>;

		sata-port@0 {
			reg = <0x00>;
			hba-port-cap = <0x400000>;
			phys = <0x124 0x01>;
			phy-names = "sata-phy";
			snps,rx-ts-max = <0x20>;
			snps,tx-ts-max = <0x20>;
		};
	};

	phy@fed70000 {
		compatible = "rockchip,rk3588-hdptx-phy";
		reg = <0x00 0xfed70000 0x00 0x2000>;
		clocks = <0x21 0x2a0 0x21 0x255>;
		clock-names = "ref\0apb";
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		resets = <0x21 0x226 0x21 0x21b 0x21 0x266 0x21 0x267 0x21 0x268 0x21 0x224 0x21 0x225>;
		reset-names = "phy\0apb\0init\0cmn\0lane\0ropll\0lcpll";
		rockchip,grf = <0x125>;
		status = "disabled";
		phandle = <0x6e>;
	};

	phy@fed90000 {
		compatible = "rockchip,rk3588-usbdp-phy";
		reg = <0x00 0xfed90000 0x00 0x10000>;
		#phy-cells = <0x01>;
		clocks = <0x21 0x2a1 0x21 0x26d 0x21 0x257 0x126>;
		clock-names = "refclk\0immortal\0pclk\0utmi";
		resets = <0x21 0x0f 0x21 0x10 0x21 0x11 0x21 0x12 0x21 0x219>;
		reset-names = "init\0cmn\0lane\0pcs_apb\0pma_apb";
		rockchip,u2phy-grf = <0x127>;
		rockchip,usb-grf = <0xf5>;
		rockchip,usbdpphy-grf = <0x128>;
		rockchip,vo-grf = <0xf7>;
		status = "okay";
		phandle = <0x10a>;
	};

	phy@fee10000 {
		compatible = "rockchip,rk3588-naneng-combphy";
		reg = <0x00 0xfee10000 0x00 0x100>;
		clocks = <0x21 0x2a9 0x21 0x177 0x21 0x157>;
		clock-names = "ref\0apb\0pipe";
		assigned-clocks = <0x21 0x2a9>;
		assigned-clock-rates = <0x5f5e100>;
		#phy-cells = <0x01>;
		resets = <0x21 0x23d 0x21 0x244>;
		reset-names = "phy\0apb";
		rockchip,pipe-grf = <0x30>;
		rockchip,pipe-phy-grf = <0x129>;
		status = "okay";
		phandle = <0x124>;
	};

	phy@fee80000 {
		compatible = "rockchip,rk3588-pcie3-phy";
		reg = <0x00 0xfee80000 0x00 0x20000>;
		#phy-cells = <0x00>;
		clocks = <0x21 0x179>;
		clock-names = "pclk";
		resets = <0x21 0x248>;
		reset-names = "phy";
		rockchip,pipe-grf = <0x30>;
		rockchip,phy-grf = <0x12a>;
		status = "okay";
		data-lanes = <0x01 0x03 0x02 0x04>;
		phandle = <0x81>;
	};

	opp-table-cluster0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x0d>;

		opp-408000000 {
			opp-hz = <0x00 0x18519600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-816000000 {
			opp-hz = <0x00 0x30a32c00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1008000000 {
			opp-hz = <0x00 0x3c14dc00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1200000000 {
			opp-hz = <0x00 0x47868c00>;
			opp-microvolt = <0xadf34 0xadf34 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1416000000 {
			opp-hz = <0x00 0x54667200>;
			opp-microvolt = <0xba284 0xba284 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-1608000000 {
			opp-hz = <0x00 0x5fd82200>;
			opp-microvolt = <0xcf850 0xcf850 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1800000000 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xe7ef0 0xe7ef0 0xe7ef0>;
			clock-latency-ns = <0x9c40>;
		};
	};

	opp-table-cluster1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x13>;

		opp-408000000 {
			opp-hz = <0x00 0x18519600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-816000000 {
			opp-hz = <0x00 0x30a32c00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1008000000 {
			opp-hz = <0x00 0x3c14dc00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1200000000 {
			opp-hz = <0x00 0x47868c00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1416000000 {
			opp-hz = <0x00 0x54667200>;
			opp-microvolt = <0xb1008 0xb1008 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1608000000 {
			opp-hz = <0x00 0x5fd82200>;
			opp-microvolt = <0xba284 0xba284 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1800000000 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xcf850 0xcf850 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2016000000 {
			opp-hz = <0x00 0x7829b800>;
			opp-microvolt = <0xe1d48 0xe1d48 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2208000000 {
			opp-hz = <0x00 0x839b6800>;
			opp-microvolt = <0xf116c 0xf116c 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2400000000 {
			opp-hz = <0x00 0x8f0d1800>;
			opp-microvolt = <0xf4240 0xf4240 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};
	};

	opp-table-cluster2 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x17>;

		opp-408000000 {
			opp-hz = <0x00 0x18519600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
			opp-suspend;
		};

		opp-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-816000000 {
			opp-hz = <0x00 0x30a32c00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1008000000 {
			opp-hz = <0x00 0x3c14dc00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1200000000 {
			opp-hz = <0x00 0x47868c00>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1416000000 {
			opp-hz = <0x00 0x54667200>;
			opp-microvolt = <0xb1008 0xb1008 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1608000000 {
			opp-hz = <0x00 0x5fd82200>;
			opp-microvolt = <0xba284 0xba284 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-1800000000 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xcf850 0xcf850 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2016000000 {
			opp-hz = <0x00 0x7829b800>;
			opp-microvolt = <0xe1d48 0xe1d48 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2208000000 {
			opp-hz = <0x00 0x839b6800>;
			opp-microvolt = <0xf116c 0xf116c 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};

		opp-2400000000 {
			opp-hz = <0x00 0x8f0d1800>;
			opp-microvolt = <0xf4240 0xf4240 0xf4240>;
			clock-latency-ns = <0x9c40>;
		};
	};

	opp-table {
		compatible = "operating-points-v2";
		phandle = <0x23>;

		opp-300000000 {
			opp-hz = <0x00 0x11e1a300>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-400000000 {
			opp-hz = <0x00 0x17d78400>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-500000000 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-600000000 {
			opp-hz = <0x00 0x23c34600>;
			opp-microvolt = <0xa4cb8 0xa4cb8 0xcf850>;
		};

		opp-700000000 {
			opp-hz = <0x00 0x29b92700>;
			opp-microvolt = <0xaae60 0xaae60 0xcf850>;
		};

		opp-800000000 {
			opp-hz = <0x00 0x2faf0800>;
			opp-microvolt = <0xb71b0 0xb71b0 0xcf850>;
		};

		opp-900000000 {
			opp-hz = <0x00 0x35a4e900>;
			opp-microvolt = <0xc3500 0xc3500 0xcf850>;
		};

		opp-1000000000 {
			opp-hz = <0x00 0x3b9aca00>;
			opp-microvolt = <0xcf850 0xcf850 0xcf850>;
		};
	};

	chosen {
		stdout-path = "serial2:1500000n8";
	};

	leds {
		compatible = "gpio-leds";

		led-0 {
			color = <0x04>;
			function = "heartbeat";
			gpios = <0x12b 0x15 0x00>;
			linux,default-trigger = "heartbeat";
			pinctrl-names = "default";
			pinctrl-0 = <0x12c>;
			phandle = <0x38f>;
		};

		led-1 {
			color = <0x02>;
			function = "indicator";
			gpios = <0x111 0x16 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x12d>;
			phandle = <0x390>;
		};
	};

	regulator-vcc-4v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc_4v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = "\0=\t";
		regulator-max-microvolt = "\0=\t";
		vin-supply = <0x12e>;
		phandle = <0x32>;
	};

	regulator-vcc-3v3-pcie20 {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_pcie20";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x98>;
		phandle = <0x88>;
	};

	regulator-vcc-3v3-sd-s0 {
		compatible = "regulator-fixed";
		gpios = <0x83 0x05 0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x12f>;
		regulator-boot-on;
		regulator-max-microvolt = <0x325aa0>;
		regulator-min-microvolt = <0x325aa0>;
		regulator-name = "vcc_3v3_sd_s0";
		vin-supply = <0x98>;
		phandle = <0x90>;
	};

	regulator-vcc-1v1-nldo-s3 {
		compatible = "regulator-fixed";
		regulator-name = "vcc-1v1-nldo-s3";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x10c8e0>;
		regulator-max-microvolt = <0x10c8e0>;
		vin-supply = <0x32>;
		phandle = <0xc6>;
	};

	adc-key-recovery {
		compatible = "adc-keys";
		io-channels = <0x130 0x01>;
		io-channel-names = "buttons";
		keyup-threshold-microvolt = <0x1b7740>;
		poll-interval = <0x64>;
		phandle = <0x391>;

		button-recovery {
			label = "Recovery";
			linux,code = <0x168>;
			press-threshold-microvolt = <0x4268>;
		};
	};

	analog-sound {
		compatible = "simple-audio-card";
		pinctrl-names = "default";
		pinctrl-0 = <0x131>;
		simple-audio-card,format = "i2s";
		simple-audio-card,hp-det-gpios = <0x111 0x14 0x01>;
		simple-audio-card,mclk-fs = <0x100>;
		simple-audio-card,name = "realtek,rt5616-codec";
		simple-audio-card,routing = "Headphones\0HPOL\0Headphones\0HPOR\0MIC1\0Microphone Jack\0Microphone Jack\0micbias1";
		simple-audio-card,widgets = "Headphone\0Headphones\0Microphone\0Microphone Jack";

		simple-audio-card,cpu {
			sound-dai = <0x132>;
		};

		simple-audio-card,codec {
			sound-dai = <0x133>;
		};
	};

	pwm-beeper {
		compatible = "pwm-beeper";
		amp-supply = <0x134>;
		beeper-hz = <0x1f4>;
		pwms = <0x135 0x00 0x7a120 0x00>;
		phandle = <0x392>;
	};

	pwm-fan {
		compatible = "pwm-fan";
		#cooling-cells = <0x02>;
		cooling-levels = <0x00 0x32 0x50 0x78 0xa0 0xdc>;
		fan-supply = <0x134>;
		pwms = <0x136 0x00 0xc350 0x00>;
		phandle = <0x393>;
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <0x137>;
		phandle = <0x394>;

		button-user {
			debounce-interval = <0x32>;
			gpios = <0xc0 0x1d 0x01>;
			label = "User Button";
			linux,code = <0x101>;
			wakeup-source;
		};
	};

	hdmi0-con {
		compatible = "hdmi-connector";
		type = "a";

		port {

			endpoint {
				remote-endpoint = <0x138>;
				phandle = <0x7c>;
			};
		};
	};

	ir-receiver {
		compatible = "gpio-ir-receiver";
		gpios = <0xc0 0x1c 0x01>;
	};

	regulator-vcc-12v-dcin {
		compatible = "regulator-fixed";
		regulator-name = "vcc_12v_dcin";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0xb71b00>;
		regulator-max-microvolt = <0xb71b00>;
		phandle = <0x12e>;
	};

	regulator-vcc-3v3-m2-a {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_m2_a";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x12e>;
		phandle = <0x11a>;
	};

	regulator-vcc-3v3-m2-b {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_m2_b";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x12e>;
		phandle = <0x120>;
	};

	regulator-vcc-3v3-m2-c {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_m2_c";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x12e>;
		phandle = <0x11d>;
	};

	regulator-vcc-3v3-m2-d {
		compatible = "regulator-fixed";
		regulator-name = "vcc_3v3_m2_d";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		vin-supply = <0x12e>;
		phandle = <0x84>;
	};

	regulator-vcc-5v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc_5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x12e>;
		phandle = <0x134>;
	};

	regulator-vcc-5v0-host-20 {
		compatible = "regulator-fixed";
		enable-active-high;
		gpios = <0x111 0x04 0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x139>;
		regulator-name = "vcc_5v0_host_20";
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x134>;
		phandle = <0x2e>;
	};

	regulator-vcc-5v0-host-30-p1 {
		compatible = "regulator-fixed";
		enable-active-high;
		gpios = <0x83 0x08 0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x13a>;
		regulator-name = "vcc_5v0_host_30_p1";
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x134>;
		phandle = <0x10b>;
	};

	regulator-vcc-5v0-host-30-p2 {
		compatible = "regulator-fixed";
		enable-active-high;
		gpios = <0x13b 0x05 0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x13c>;
		regulator-name = "vcc_5v0_host_30_p2";
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x134>;
		phandle = <0x2f>;
	};

	regulator-vbus-5v0-typec {
		compatible = "regulator-fixed";
		enable-active-high;
		gpios = <0x111 0x1a 0x00>;
		pinctrl-names = "default";
		pinctrl-0 = <0x13d>;
		regulator-name = "vbus_5v0_typec";
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		vin-supply = <0x134>;
		phandle = <0x2d>;
	};

	__symbols__ {
		cpu_l0 = "/cpus/cpu@0";
		cpu_l1 = "/cpus/cpu@100";
		cpu_l2 = "/cpus/cpu@200";
		cpu_l3 = "/cpus/cpu@300";
		cpu_b0 = "/cpus/cpu@400";
		cpu_b1 = "/cpus/cpu@500";
		cpu_b2 = "/cpus/cpu@600";
		cpu_b3 = "/cpus/cpu@700";
		CPU_SLEEP = "/cpus/idle-states/cpu-sleep";
		l2_cache_l0 = "/cpus/l2-cache-l0";
		l2_cache_l1 = "/cpus/l2-cache-l1";
		l2_cache_l2 = "/cpus/l2-cache-l2";
		l2_cache_l3 = "/cpus/l2-cache-l3";
		l2_cache_b0 = "/cpus/l2-cache-b0";
		l2_cache_b1 = "/cpus/l2-cache-b1";
		l2_cache_b2 = "/cpus/l2-cache-b2";
		l2_cache_b3 = "/cpus/l2-cache-b3";
		l3_cache = "/l3-cache";
		display_subsystem = "/display-subsystem";
		scmi = "/firmware/scmi";
		scmi_clk = "/firmware/scmi/protocol@14";
		scmi_reset = "/firmware/scmi/protocol@16";
		hdmi0_sound = "/hdmi0-sound";
		spll = "/clock-0";
		xin24m = "/clock-1";
		xin32k = "/clock-2";
		pmu_sram = "/sram@10f000";
		scmi_shmem = "/sram@10f000/sram@0";
		gpu = "/gpu@fb000000";
		usb_host0_xhci = "/usb@fc000000";
		dwc3_0_role_switch = "/usb@fc000000/port/endpoint";
		usb_host0_ehci = "/usb@fc800000";
		usb_host0_ohci = "/usb@fc840000";
		usb_host1_ehci = "/usb@fc880000";
		usb_host1_ohci = "/usb@fc8c0000";
		usb_host2_xhci = "/usb@fcd00000";
		mmu600_pcie = "/iommu@fc900000";
		mmu600_php = "/iommu@fcb00000";
		pmu1grf = "/syscon@fd58a000";
		sys_grf = "/syscon@fd58c000";
		vop_grf = "/syscon@fd5a4000";
		vo0_grf = "/syscon@fd5a6000";
		vo1_grf = "/syscon@fd5a8000";
		usb_grf = "/syscon@fd5ac000";
		php_grf = "/syscon@fd5b0000";
		pipe_phy0_grf = "/syscon@fd5bc000";
		pipe_phy2_grf = "/syscon@fd5c4000";
		usbdpphy0_grf = "/syscon@fd5c8000";
		usb2phy0_grf = "/syscon@fd5d0000";
		u2phy0 = "/syscon@fd5d0000/usb2phy@0";
		u2phy0_otg = "/syscon@fd5d0000/usb2phy@0/otg-port";
		usb2phy2_grf = "/syscon@fd5d8000";
		u2phy2 = "/syscon@fd5d8000/usb2phy@8000";
		u2phy2_host = "/syscon@fd5d8000/usb2phy@8000/host-port";
		usb2phy3_grf = "/syscon@fd5dc000";
		u2phy3 = "/syscon@fd5dc000/usb2phy@c000";
		u2phy3_host = "/syscon@fd5dc000/usb2phy@c000/host-port";
		hdptxphy0_grf = "/syscon@fd5e0000";
		ioc = "/syscon@fd5f0000";
		system_sram1 = "/sram@fd600000";
		cru = "/clock-controller@fd7c0000";
		i2c0 = "/i2c@fd880000";
		vdd_cpu_big0_s0 = "/i2c@fd880000/regulator@42";
		vdd_cpu_big1_s0 = "/i2c@fd880000/regulator@43";
		uart0 = "/serial@fd890000";
		pwm0 = "/pwm@fd8b0000";
		pwm1 = "/pwm@fd8b0010";
		pwm2 = "/pwm@fd8b0020";
		pwm3 = "/pwm@fd8b0030";
		pmu = "/power-management@fd8d8000";
		power = "/power-management@fd8d8000/power-controller";
		pd_gpu = "/power-management@fd8d8000/power-controller/power-domain@12";
		vpu121 = "/video-codec@fdb50000";
		vpu121_mmu = "/iommu@fdb50800";
		rga = "/rga@fdb80000";
		vepu121_0 = "/video-codec@fdba0000";
		vepu121_0_mmu = "/iommu@fdba0800";
		vepu121_1 = "/video-codec@fdba4000";
		vepu121_1_mmu = "/iommu@fdba4800";
		vepu121_2 = "/video-codec@fdba8000";
		vepu121_2_mmu = "/iommu@fdba8800";
		vepu121_3 = "/video-codec@fdbac000";
		vepu121_3_mmu = "/iommu@fdbac800";
		av1d = "/video-codec@fdc70000";
		vop = "/vop@fdd90000";
		vop_out = "/vop@fdd90000/ports";
		vp0 = "/vop@fdd90000/ports/port@0";
		vp0_out_hdmi0 = "/vop@fdd90000/ports/port@0/endpoint@2";
		vp1 = "/vop@fdd90000/ports/port@1";
		vp2 = "/vop@fdd90000/ports/port@2";
		vp3 = "/vop@fdd90000/ports/port@3";
		vop_mmu = "/iommu@fdd97e00";
		spdif_tx2 = "/spdif-tx@fddb0000";
		i2s4_8ch = "/i2s@fddc0000";
		spdif_tx3 = "/spdif-tx@fdde0000";
		i2s5_8ch = "/i2s@fddf0000";
		i2s9_8ch = "/i2s@fddfc000";
		hdmi0 = "/hdmi@fde80000";
		hdmi0_in = "/hdmi@fde80000/ports/port@0";
		hdmi0_in_vp0 = "/hdmi@fde80000/ports/port@0/endpoint";
		hdmi0_out = "/hdmi@fde80000/ports/port@1";
		hdmi0_out_con = "/hdmi@fde80000/ports/port@1/endpoint";
		qos_gpu_m0 = "/qos@fdf35000";
		qos_gpu_m1 = "/qos@fdf35200";
		qos_gpu_m2 = "/qos@fdf35400";
		qos_gpu_m3 = "/qos@fdf35600";
		qos_rga3_1 = "/qos@fdf36000";
		qos_sdio = "/qos@fdf39000";
		qos_sdmmc = "/qos@fdf3d800";
		qos_usb3_1 = "/qos@fdf3e000";
		qos_usb3_0 = "/qos@fdf3e200";
		qos_usb2host_0 = "/qos@fdf3e400";
		qos_usb2host_1 = "/qos@fdf3e600";
		qos_fisheye0 = "/qos@fdf40000";
		qos_fisheye1 = "/qos@fdf40200";
		qos_isp0_mro = "/qos@fdf40400";
		qos_isp0_mwo = "/qos@fdf40500";
		qos_vicap_m0 = "/qos@fdf40600";
		qos_vicap_m1 = "/qos@fdf40800";
		qos_isp1_mwo = "/qos@fdf41000";
		qos_isp1_mro = "/qos@fdf41100";
		qos_rkvenc0_m0ro = "/qos@fdf60000";
		qos_rkvenc0_m1ro = "/qos@fdf60200";
		qos_rkvenc0_m2wo = "/qos@fdf60400";
		qos_rkvenc1_m0ro = "/qos@fdf61000";
		qos_rkvenc1_m1ro = "/qos@fdf61200";
		qos_rkvenc1_m2wo = "/qos@fdf61400";
		qos_rkvdec0 = "/qos@fdf62000";
		qos_rkvdec1 = "/qos@fdf63000";
		qos_av1 = "/qos@fdf64000";
		qos_iep = "/qos@fdf66000";
		qos_jpeg_dec = "/qos@fdf66200";
		qos_jpeg_enc0 = "/qos@fdf66400";
		qos_jpeg_enc1 = "/qos@fdf66600";
		qos_jpeg_enc2 = "/qos@fdf66800";
		qos_jpeg_enc3 = "/qos@fdf66a00";
		qos_rga2_mro = "/qos@fdf66c00";
		qos_rga2_mwo = "/qos@fdf66e00";
		qos_rga3_0 = "/qos@fdf67000";
		qos_vdpu = "/qos@fdf67200";
		qos_npu1 = "/qos@fdf70000";
		qos_npu2 = "/qos@fdf71000";
		qos_npu0_mwr = "/qos@fdf72000";
		qos_npu0_mro = "/qos@fdf72200";
		qos_mcu_npu = "/qos@fdf72400";
		qos_hdcp0 = "/qos@fdf80000";
		qos_hdcp1 = "/qos@fdf81000";
		qos_hdmirx = "/qos@fdf81200";
		qos_vop_m0 = "/qos@fdf82000";
		qos_vop_m1 = "/qos@fdf82200";
		dfi = "/dfi@fe060000";
		pcie2x1l1 = "/pcie@fe180000";
		pcie2x1l1_intc = "/pcie@fe180000/legacy-interrupt-controller";
		pcie2x1l2 = "/pcie@fe190000";
		pcie2x1l2_intc = "/pcie@fe190000/legacy-interrupt-controller";
		gmac1 = "/ethernet@fe1c0000";
		mdio1 = "/ethernet@fe1c0000/mdio";
		gmac1_stmmac_axi_setup = "/ethernet@fe1c0000/stmmac-axi-config";
		gmac1_mtl_rx_setup = "/ethernet@fe1c0000/rx-queues-config";
		gmac1_mtl_tx_setup = "/ethernet@fe1c0000/tx-queues-config";
		sata0 = "/sata@fe210000";
		sata2 = "/sata@fe230000";
		sfc = "/spi@fe2b0000";
		sdmmc = "/mmc@fe2c0000";
		sdio = "/mmc@fe2d0000";
		sdhci = "/mmc@fe2e0000";
		crypto = "/crypto@fe370000";
		i2s0_8ch = "/i2s@fe470000";
		i2s1_8ch = "/i2s@fe480000";
		i2s2_2ch = "/i2s@fe490000";
		i2s3_2ch = "/i2s@fe4a0000";
		spdif_tx0 = "/spdif-tx@fe4e0000";
		spdif_tx1 = "/spdif-tx@fe4f0000";
		gic = "/interrupt-controller@fe600000";
		its0 = "/interrupt-controller@fe600000/msi-controller@fe640000";
		its1 = "/interrupt-controller@fe600000/msi-controller@fe660000";
		ppi_partition0 = "/interrupt-controller@fe600000/ppi-partitions/interrupt-partition-0";
		ppi_partition1 = "/interrupt-controller@fe600000/ppi-partitions/interrupt-partition-1";
		dmac0 = "/dma-controller@fea10000";
		dmac1 = "/dma-controller@fea30000";
		i2c1 = "/i2c@fea90000";
		i2c2 = "/i2c@feaa0000";
		vdd_npu_s0 = "/i2c@feaa0000/regulator@42";
		i2c3 = "/i2c@feab0000";
		i2c4 = "/i2c@feac0000";
		i2c5 = "/i2c@fead0000";
		timer0 = "/timer@feae0000";
		wdt = "/watchdog@feaf0000";
		spi0 = "/spi@feb00000";
		spi1 = "/spi@feb10000";
		spi2 = "/spi@feb20000";
		rk806_single = "/spi@feb20000/pmic@0";
		rk806_dvs1_null = "/spi@feb20000/pmic@0/dvs1-null-pins";
		rk806_dvs2_null = "/spi@feb20000/pmic@0/dvs2-null-pins";
		rk806_dvs3_null = "/spi@feb20000/pmic@0/dvs3-null-pins";
		vdd_gpu_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg1";
		vdd_gpu_mem_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg1";
		vdd_cpu_lit_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg2";
		vdd_cpu_lit_mem_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg2";
		vdd_log_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg3";
		vdd_vdenc_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg4";
		vdd_vdenc_mem_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg4";
		vdd_ddr_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg5";
		vdd2_ddr_s3 = "/spi@feb20000/pmic@0/regulators/dcdc-reg6";
		vcc_2v0_pldo_s3 = "/spi@feb20000/pmic@0/regulators/dcdc-reg7";
		vcc_3v3_s3 = "/spi@feb20000/pmic@0/regulators/dcdc-reg8";
		vddq_ddr_s0 = "/spi@feb20000/pmic@0/regulators/dcdc-reg9";
		vcc_1v8_s3 = "/spi@feb20000/pmic@0/regulators/dcdc-reg10";
		avcc_1v8_s0 = "/spi@feb20000/pmic@0/regulators/pldo-reg1";
		vcc_1v8_s0 = "/spi@feb20000/pmic@0/regulators/pldo-reg2";
		avdd_1v2_s0 = "/spi@feb20000/pmic@0/regulators/pldo-reg3";
		vcc_3v3_s0 = "/spi@feb20000/pmic@0/regulators/pldo-reg4";
		vccio_sd_s0 = "/spi@feb20000/pmic@0/regulators/pldo-reg5";
		pldo6_s3 = "/spi@feb20000/pmic@0/regulators/pldo-reg6";
		vdd_0v75_s3 = "/spi@feb20000/pmic@0/regulators/nldo-reg1";
		vdd_ddr_pll_s0 = "/spi@feb20000/pmic@0/regulators/nldo-reg2";
		avdd_0v75_s0 = "/spi@feb20000/pmic@0/regulators/nldo-reg3";
		vdd_0v85_s0 = "/spi@feb20000/pmic@0/regulators/nldo-reg4";
		vdd_0v75_s0 = "/spi@feb20000/pmic@0/regulators/nldo-reg5";
		spi3 = "/spi@feb30000";
		uart1 = "/serial@feb40000";
		uart2 = "/serial@feb50000";
		uart3 = "/serial@feb60000";
		uart4 = "/serial@feb70000";
		uart5 = "/serial@feb80000";
		uart6 = "/serial@feb90000";
		uart7 = "/serial@feba0000";
		uart8 = "/serial@febb0000";
		uart9 = "/serial@febc0000";
		pwm4 = "/pwm@febd0000";
		pwm5 = "/pwm@febd0010";
		pwm6 = "/pwm@febd0020";
		pwm7 = "/pwm@febd0030";
		pwm8 = "/pwm@febe0000";
		pwm9 = "/pwm@febe0010";
		pwm10 = "/pwm@febe0020";
		pwm11 = "/pwm@febe0030";
		pwm12 = "/pwm@febf0000";
		pwm13 = "/pwm@febf0010";
		pwm14 = "/pwm@febf0020";
		pwm15 = "/pwm@febf0030";
		thermal_zones = "/thermal-zones";
		package_thermal = "/thermal-zones/package-thermal";
		package_crit = "/thermal-zones/package-thermal/trips/package-crit";
		bigcore0_thermal = "/thermal-zones/bigcore0-thermal";
		bigcore0_alert = "/thermal-zones/bigcore0-thermal/trips/bigcore0-alert";
		bigcore0_crit = "/thermal-zones/bigcore0-thermal/trips/bigcore0-crit";
		bigcore2_thermal = "/thermal-zones/bigcore2-thermal";
		bigcore2_alert = "/thermal-zones/bigcore2-thermal/trips/bigcore2-alert";
		bigcore2_crit = "/thermal-zones/bigcore2-thermal/trips/bigcore2-crit";
		little_core_thermal = "/thermal-zones/littlecore-thermal";
		littlecore_alert = "/thermal-zones/littlecore-thermal/trips/littlecore-alert";
		littlecore_crit = "/thermal-zones/littlecore-thermal/trips/littlecore-crit";
		center_thermal = "/thermal-zones/center-thermal";
		center_crit = "/thermal-zones/center-thermal/trips/center-crit";
		gpu_thermal = "/thermal-zones/gpu-thermal";
		gpu_alert = "/thermal-zones/gpu-thermal/trips/gpu-alert";
		gpu_crit = "/thermal-zones/gpu-thermal/trips/gpu-crit";
		npu_thermal = "/thermal-zones/npu-thermal";
		npu_crit = "/thermal-zones/npu-thermal/trips/npu-crit";
		tsadc = "/tsadc@fec00000";
		saradc = "/adc@fec10000";
		i2c6 = "/i2c@fec80000";
		hym8563 = "/i2c@fec80000/rtc@51";
		fusb302 = "/i2c@fec80000/typec-portc@22";
		usb_con = "/i2c@fec80000/typec-portc@22/connector";
		usbc0_orien_sw = "/i2c@fec80000/typec-portc@22/connector/ports/port@0/endpoint";
		usbc0_role_sw = "/i2c@fec80000/typec-portc@22/connector/ports/port@1/endpoint";
		dp_altmode_mux = "/i2c@fec80000/typec-portc@22/connector/ports/port@2/endpoint";
		i2c7 = "/i2c@fec90000";
		rt5616 = "/i2c@fec90000/audio-codec@1b";
		i2c8 = "/i2c@feca0000";
		spi4 = "/spi@fecb0000";
		otp = "/efuse@fecc0000";
		cpu_code = "/efuse@fecc0000/cpu-code@2";
		otp_id = "/efuse@fecc0000/id@7";
		cpub0_leakage = "/efuse@fecc0000/cpu-leakage@17";
		cpub1_leakage = "/efuse@fecc0000/cpu-leakage@18";
		cpul_leakage = "/efuse@fecc0000/cpu-leakage@19";
		log_leakage = "/efuse@fecc0000/log-leakage@1a";
		gpu_leakage = "/efuse@fecc0000/gpu-leakage@1b";
		otp_cpu_version = "/efuse@fecc0000/cpu-version@1c";
		npu_leakage = "/efuse@fecc0000/npu-leakage@28";
		codec_leakage = "/efuse@fecc0000/codec-leakage@29";
		dmac2 = "/dma-controller@fed10000";
		hdptxphy0 = "/phy@fed60000";
		usbdp_phy0 = "/phy@fed80000";
		usbdp_phy0_orientation_switch = "/phy@fed80000/port/endpoint@0";
		usbdp_phy0_dp_altmode_mux = "/phy@fed80000/port/endpoint@1";
		combphy0_ps = "/phy@fee00000";
		combphy2_psu = "/phy@fee20000";
		system_sram2 = "/sram@ff001000";
		vdec0_sram = "/sram@ff001000/rkvdec-sram@0";
		vdec1_sram = "/sram@ff001000/rkvdec-sram@1";
		pinctrl = "/pinctrl";
		gpio0 = "/pinctrl/gpio@fd8a0000";
		gpio1 = "/pinctrl/gpio@fec20000";
		gpio2 = "/pinctrl/gpio@fec30000";
		gpio3 = "/pinctrl/gpio@fec40000";
		gpio4 = "/pinctrl/gpio@fec50000";
		pcfg_pull_up = "/pinctrl/pcfg-pull-up";
		pcfg_pull_down = "/pinctrl/pcfg-pull-down";
		pcfg_pull_none = "/pinctrl/pcfg-pull-none";
		pcfg_pull_none_drv_level_0 = "/pinctrl/pcfg-pull-none-drv-level-0";
		pcfg_pull_none_drv_level_1 = "/pinctrl/pcfg-pull-none-drv-level-1";
		pcfg_pull_none_drv_level_2 = "/pinctrl/pcfg-pull-none-drv-level-2";
		pcfg_pull_none_drv_level_3 = "/pinctrl/pcfg-pull-none-drv-level-3";
		pcfg_pull_none_drv_level_4 = "/pinctrl/pcfg-pull-none-drv-level-4";
		pcfg_pull_none_drv_level_5 = "/pinctrl/pcfg-pull-none-drv-level-5";
		pcfg_pull_none_drv_level_6 = "/pinctrl/pcfg-pull-none-drv-level-6";
		pcfg_pull_none_drv_level_7 = "/pinctrl/pcfg-pull-none-drv-level-7";
		pcfg_pull_none_drv_level_8 = "/pinctrl/pcfg-pull-none-drv-level-8";
		pcfg_pull_none_drv_level_9 = "/pinctrl/pcfg-pull-none-drv-level-9";
		pcfg_pull_none_drv_level_10 = "/pinctrl/pcfg-pull-none-drv-level-10";
		pcfg_pull_none_drv_level_11 = "/pinctrl/pcfg-pull-none-drv-level-11";
		pcfg_pull_none_drv_level_12 = "/pinctrl/pcfg-pull-none-drv-level-12";
		pcfg_pull_none_drv_level_13 = "/pinctrl/pcfg-pull-none-drv-level-13";
		pcfg_pull_none_drv_level_14 = "/pinctrl/pcfg-pull-none-drv-level-14";
		pcfg_pull_none_drv_level_15 = "/pinctrl/pcfg-pull-none-drv-level-15";
		pcfg_pull_up_drv_level_0 = "/pinctrl/pcfg-pull-up-drv-level-0";
		pcfg_pull_up_drv_level_1 = "/pinctrl/pcfg-pull-up-drv-level-1";
		pcfg_pull_up_drv_level_2 = "/pinctrl/pcfg-pull-up-drv-level-2";
		pcfg_pull_up_drv_level_3 = "/pinctrl/pcfg-pull-up-drv-level-3";
		pcfg_pull_up_drv_level_4 = "/pinctrl/pcfg-pull-up-drv-level-4";
		pcfg_pull_up_drv_level_5 = "/pinctrl/pcfg-pull-up-drv-level-5";
		pcfg_pull_up_drv_level_6 = "/pinctrl/pcfg-pull-up-drv-level-6";
		pcfg_pull_up_drv_level_7 = "/pinctrl/pcfg-pull-up-drv-level-7";
		pcfg_pull_up_drv_level_8 = "/pinctrl/pcfg-pull-up-drv-level-8";
		pcfg_pull_up_drv_level_9 = "/pinctrl/pcfg-pull-up-drv-level-9";
		pcfg_pull_up_drv_level_10 = "/pinctrl/pcfg-pull-up-drv-level-10";
		pcfg_pull_up_drv_level_11 = "/pinctrl/pcfg-pull-up-drv-level-11";
		pcfg_pull_up_drv_level_12 = "/pinctrl/pcfg-pull-up-drv-level-12";
		pcfg_pull_up_drv_level_13 = "/pinctrl/pcfg-pull-up-drv-level-13";
		pcfg_pull_up_drv_level_14 = "/pinctrl/pcfg-pull-up-drv-level-14";
		pcfg_pull_up_drv_level_15 = "/pinctrl/pcfg-pull-up-drv-level-15";
		pcfg_pull_down_drv_level_0 = "/pinctrl/pcfg-pull-down-drv-level-0";
		pcfg_pull_down_drv_level_1 = "/pinctrl/pcfg-pull-down-drv-level-1";
		pcfg_pull_down_drv_level_2 = "/pinctrl/pcfg-pull-down-drv-level-2";
		pcfg_pull_down_drv_level_3 = "/pinctrl/pcfg-pull-down-drv-level-3";
		pcfg_pull_down_drv_level_4 = "/pinctrl/pcfg-pull-down-drv-level-4";
		pcfg_pull_down_drv_level_5 = "/pinctrl/pcfg-pull-down-drv-level-5";
		pcfg_pull_down_drv_level_6 = "/pinctrl/pcfg-pull-down-drv-level-6";
		pcfg_pull_down_drv_level_7 = "/pinctrl/pcfg-pull-down-drv-level-7";
		pcfg_pull_down_drv_level_8 = "/pinctrl/pcfg-pull-down-drv-level-8";
		pcfg_pull_down_drv_level_9 = "/pinctrl/pcfg-pull-down-drv-level-9";
		pcfg_pull_down_drv_level_10 = "/pinctrl/pcfg-pull-down-drv-level-10";
		pcfg_pull_down_drv_level_11 = "/pinctrl/pcfg-pull-down-drv-level-11";
		pcfg_pull_down_drv_level_12 = "/pinctrl/pcfg-pull-down-drv-level-12";
		pcfg_pull_down_drv_level_13 = "/pinctrl/pcfg-pull-down-drv-level-13";
		pcfg_pull_down_drv_level_14 = "/pinctrl/pcfg-pull-down-drv-level-14";
		pcfg_pull_down_drv_level_15 = "/pinctrl/pcfg-pull-down-drv-level-15";
		pcfg_pull_up_smt = "/pinctrl/pcfg-pull-up-smt";
		pcfg_pull_down_smt = "/pinctrl/pcfg-pull-down-smt";
		pcfg_pull_none_smt = "/pinctrl/pcfg-pull-none-smt";
		pcfg_pull_none_drv_level_0_smt = "/pinctrl/pcfg-pull-none-drv-level-0-smt";
		pcfg_output_high = "/pinctrl/pcfg-output-high";
		pcfg_output_low = "/pinctrl/pcfg-output-low";
		auddsm_pins = "/pinctrl/auddsm/auddsm-pins";
		bt1120_pins = "/pinctrl/bt1120/bt1120-pins";
		can0m0_pins = "/pinctrl/can0/can0m0-pins";
		can0m1_pins = "/pinctrl/can0/can0m1-pins";
		can1m0_pins = "/pinctrl/can1/can1m0-pins";
		can1m1_pins = "/pinctrl/can1/can1m1-pins";
		can2m0_pins = "/pinctrl/can2/can2m0-pins";
		can2m1_pins = "/pinctrl/can2/can2m1-pins";
		cif_clk = "/pinctrl/cif/cif-clk";
		cif_dvp_clk = "/pinctrl/cif/cif-dvp-clk";
		cif_dvp_bus16 = "/pinctrl/cif/cif-dvp-bus16";
		cif_dvp_bus8 = "/pinctrl/cif/cif-dvp-bus8";
		clk32k_in = "/pinctrl/clk32k/clk32k-in";
		clk32k_out0 = "/pinctrl/clk32k/clk32k-out0";
		clk32k_out1 = "/pinctrl/clk32k/clk32k-out1";
		cpu_pins = "/pinctrl/cpu/cpu-pins";
		ddrphych0_pins = "/pinctrl/ddrphych0/ddrphych0-pins";
		ddrphych1_pins = "/pinctrl/ddrphych1/ddrphych1-pins";
		ddrphych2_pins = "/pinctrl/ddrphych2/ddrphych2-pins";
		ddrphych3_pins = "/pinctrl/ddrphych3/ddrphych3-pins";
		dp0m0_pins = "/pinctrl/dp0/dp0m0-pins";
		dp0m1_pins = "/pinctrl/dp0/dp0m1-pins";
		dp0m2_pins = "/pinctrl/dp0/dp0m2-pins";
		dp1m0_pins = "/pinctrl/dp1/dp1m0-pins";
		dp1m1_pins = "/pinctrl/dp1/dp1m1-pins";
		dp1m2_pins = "/pinctrl/dp1/dp1m2-pins";
		emmc_rstnout = "/pinctrl/emmc/emmc-rstnout";
		emmc_bus8 = "/pinctrl/emmc/emmc-bus8";
		emmc_clk = "/pinctrl/emmc/emmc-clk";
		emmc_cmd = "/pinctrl/emmc/emmc-cmd";
		emmc_data_strobe = "/pinctrl/emmc/emmc-data-strobe";
		eth1_pins = "/pinctrl/eth1/eth1-pins";
		fspim0_pins = "/pinctrl/fspi/fspim0-pins";
		fspim0_cs1 = "/pinctrl/fspi/fspim0-cs1";
		fspim2_pins = "/pinctrl/fspi/fspim2-pins";
		fspim2_cs1 = "/pinctrl/fspi/fspim2-cs1";
		fspim1_pins = "/pinctrl/fspi/fspim1-pins";
		fspim1_cs1 = "/pinctrl/fspi/fspim1-cs1";
		gmac1_miim = "/pinctrl/gmac1/gmac1-miim";
		gmac1_clkinout = "/pinctrl/gmac1/gmac1-clkinout";
		gmac1_rx_bus2 = "/pinctrl/gmac1/gmac1-rx-bus2";
		gmac1_tx_bus2 = "/pinctrl/gmac1/gmac1-tx-bus2";
		gmac1_rgmii_clk = "/pinctrl/gmac1/gmac1-rgmii-clk";
		gmac1_rgmii_bus = "/pinctrl/gmac1/gmac1-rgmii-bus";
		gmac1_ppsclk = "/pinctrl/gmac1/gmac1-ppsclk";
		gmac1_ppstrig = "/pinctrl/gmac1/gmac1-ppstrig";
		gmac1_ptp_ref_clk = "/pinctrl/gmac1/gmac1-ptp-ref-clk";
		gmac1_txer = "/pinctrl/gmac1/gmac1-txer";
		gpu_pins = "/pinctrl/gpu/gpu-pins";
		hdmim0_rx_cec = "/pinctrl/hdmi/hdmim0-rx-cec";
		hdmim0_rx_hpdin = "/pinctrl/hdmi/hdmim0-rx-hpdin";
		hdmim0_rx_scl = "/pinctrl/hdmi/hdmim0-rx-scl";
		hdmim0_rx_sda = "/pinctrl/hdmi/hdmim0-rx-sda";
		hdmim0_tx0_cec = "/pinctrl/hdmi/hdmim0-tx0-cec";
		hdmim0_tx0_hpd = "/pinctrl/hdmi/hdmim0-tx0-hpd";
		hdmim0_tx0_scl = "/pinctrl/hdmi/hdmim0-tx0-scl";
		hdmim0_tx0_sda = "/pinctrl/hdmi/hdmim0-tx0-sda";
		hdmim0_tx1_hpd = "/pinctrl/hdmi/hdmim0-tx1-hpd";
		hdmim1_rx_cec = "/pinctrl/hdmi/hdmim1-rx-cec";
		hdmim1_rx_hpdin = "/pinctrl/hdmi/hdmim1-rx-hpdin";
		hdmim1_rx_scl = "/pinctrl/hdmi/hdmim1-rx-scl";
		hdmim1_rx_sda = "/pinctrl/hdmi/hdmim1-rx-sda";
		hdmim1_tx0_cec = "/pinctrl/hdmi/hdmim1-tx0-cec";
		hdmim1_tx0_hpd = "/pinctrl/hdmi/hdmim1-tx0-hpd";
		hdmim1_tx0_scl = "/pinctrl/hdmi/hdmim1-tx0-scl";
		hdmim1_tx0_sda = "/pinctrl/hdmi/hdmim1-tx0-sda";
		hdmim1_tx1_cec = "/pinctrl/hdmi/hdmim1-tx1-cec";
		hdmim1_tx1_hpd = "/pinctrl/hdmi/hdmim1-tx1-hpd";
		hdmim1_tx1_scl = "/pinctrl/hdmi/hdmim1-tx1-scl";
		hdmim1_tx1_sda = "/pinctrl/hdmi/hdmim1-tx1-sda";
		hdmim2_rx_cec = "/pinctrl/hdmi/hdmim2-rx-cec";
		hdmim2_rx_hpdin = "/pinctrl/hdmi/hdmim2-rx-hpdin";
		hdmim2_rx_scl = "/pinctrl/hdmi/hdmim2-rx-scl";
		hdmim2_rx_sda = "/pinctrl/hdmi/hdmim2-rx-sda";
		hdmim2_tx0_scl = "/pinctrl/hdmi/hdmim2-tx0-scl";
		hdmim2_tx0_sda = "/pinctrl/hdmi/hdmim2-tx0-sda";
		hdmim2_tx1_cec = "/pinctrl/hdmi/hdmim2-tx1-cec";
		hdmim2_tx1_scl = "/pinctrl/hdmi/hdmim2-tx1-scl";
		hdmim2_tx1_sda = "/pinctrl/hdmi/hdmim2-tx1-sda";
		hdmi_debug0 = "/pinctrl/hdmi/hdmi-debug0";
		hdmi_debug1 = "/pinctrl/hdmi/hdmi-debug1";
		hdmi_debug2 = "/pinctrl/hdmi/hdmi-debug2";
		hdmi_debug3 = "/pinctrl/hdmi/hdmi-debug3";
		hdmi_debug4 = "/pinctrl/hdmi/hdmi-debug4";
		hdmi_debug5 = "/pinctrl/hdmi/hdmi-debug5";
		hdmi_debug6 = "/pinctrl/hdmi/hdmi-debug6";
		hdmim0_tx1_cec = "/pinctrl/hdmi/hdmim0-tx1-cec";
		hdmim0_tx1_scl = "/pinctrl/hdmi/hdmim0-tx1-scl";
		hdmim0_tx1_sda = "/pinctrl/hdmi/hdmim0-tx1-sda";
		i2c0m0_xfer = "/pinctrl/i2c0/i2c0m0-xfer";
		i2c0m2_xfer = "/pinctrl/i2c0/i2c0m2-xfer";
		i2c0m1_xfer = "/pinctrl/i2c0/i2c0m1-xfer";
		i2c1m0_xfer = "/pinctrl/i2c1/i2c1m0-xfer";
		i2c1m1_xfer = "/pinctrl/i2c1/i2c1m1-xfer";
		i2c1m2_xfer = "/pinctrl/i2c1/i2c1m2-xfer";
		i2c1m3_xfer = "/pinctrl/i2c1/i2c1m3-xfer";
		i2c1m4_xfer = "/pinctrl/i2c1/i2c1m4-xfer";
		i2c2m0_xfer = "/pinctrl/i2c2/i2c2m0-xfer";
		i2c2m2_xfer = "/pinctrl/i2c2/i2c2m2-xfer";
		i2c2m3_xfer = "/pinctrl/i2c2/i2c2m3-xfer";
		i2c2m4_xfer = "/pinctrl/i2c2/i2c2m4-xfer";
		i2c2m1_xfer = "/pinctrl/i2c2/i2c2m1-xfer";
		i2c3m0_xfer = "/pinctrl/i2c3/i2c3m0-xfer";
		i2c3m1_xfer = "/pinctrl/i2c3/i2c3m1-xfer";
		i2c3m2_xfer = "/pinctrl/i2c3/i2c3m2-xfer";
		i2c3m4_xfer = "/pinctrl/i2c3/i2c3m4-xfer";
		i2c3m3_xfer = "/pinctrl/i2c3/i2c3m3-xfer";
		i2c4m0_xfer = "/pinctrl/i2c4/i2c4m0-xfer";
		i2c4m2_xfer = "/pinctrl/i2c4/i2c4m2-xfer";
		i2c4m3_xfer = "/pinctrl/i2c4/i2c4m3-xfer";
		i2c4m4_xfer = "/pinctrl/i2c4/i2c4m4-xfer";
		i2c4m1_xfer = "/pinctrl/i2c4/i2c4m1-xfer";
		i2c5m0_xfer = "/pinctrl/i2c5/i2c5m0-xfer";
		i2c5m1_xfer = "/pinctrl/i2c5/i2c5m1-xfer";
		i2c5m2_xfer = "/pinctrl/i2c5/i2c5m2-xfer";
		i2c5m3_xfer = "/pinctrl/i2c5/i2c5m3-xfer";
		i2c5m4_xfer = "/pinctrl/i2c5/i2c5m4-xfer";
		i2c6m0_xfer = "/pinctrl/i2c6/i2c6m0-xfer";
		i2c6m1_xfer = "/pinctrl/i2c6/i2c6m1-xfer";
		i2c6m3_xfer = "/pinctrl/i2c6/i2c6m3-xfer";
		i2c6m4_xfer = "/pinctrl/i2c6/i2c6m4-xfer";
		i2c6m2_xfer = "/pinctrl/i2c6/i2c6m2-xfer";
		i2c7m0_xfer = "/pinctrl/i2c7/i2c7m0-xfer";
		i2c7m2_xfer = "/pinctrl/i2c7/i2c7m2-xfer";
		i2c7m3_xfer = "/pinctrl/i2c7/i2c7m3-xfer";
		i2c7m1_xfer = "/pinctrl/i2c7/i2c7m1-xfer";
		i2c8m0_xfer = "/pinctrl/i2c8/i2c8m0-xfer";
		i2c8m2_xfer = "/pinctrl/i2c8/i2c8m2-xfer";
		i2c8m3_xfer = "/pinctrl/i2c8/i2c8m3-xfer";
		i2c8m4_xfer = "/pinctrl/i2c8/i2c8m4-xfer";
		i2c8m1_xfer = "/pinctrl/i2c8/i2c8m1-xfer";
		i2s0_lrck = "/pinctrl/i2s0/i2s0-lrck";
		i2s0_mclk = "/pinctrl/i2s0/i2s0-mclk";
		i2s0_sclk = "/pinctrl/i2s0/i2s0-sclk";
		i2s0_sdi0 = "/pinctrl/i2s0/i2s0-sdi0";
		i2s0_sdi1 = "/pinctrl/i2s0/i2s0-sdi1";
		i2s0_sdi2 = "/pinctrl/i2s0/i2s0-sdi2";
		i2s0_sdi3 = "/pinctrl/i2s0/i2s0-sdi3";
		i2s0_sdo0 = "/pinctrl/i2s0/i2s0-sdo0";
		i2s0_sdo1 = "/pinctrl/i2s0/i2s0-sdo1";
		i2s0_sdo2 = "/pinctrl/i2s0/i2s0-sdo2";
		i2s0_sdo3 = "/pinctrl/i2s0/i2s0-sdo3";
		i2s1m0_lrck = "/pinctrl/i2s1/i2s1m0-lrck";
		i2s1m0_mclk = "/pinctrl/i2s1/i2s1m0-mclk";
		i2s1m0_sclk = "/pinctrl/i2s1/i2s1m0-sclk";
		i2s1m0_sdi0 = "/pinctrl/i2s1/i2s1m0-sdi0";
		i2s1m0_sdi1 = "/pinctrl/i2s1/i2s1m0-sdi1";
		i2s1m0_sdi2 = "/pinctrl/i2s1/i2s1m0-sdi2";
		i2s1m0_sdi3 = "/pinctrl/i2s1/i2s1m0-sdi3";
		i2s1m0_sdo0 = "/pinctrl/i2s1/i2s1m0-sdo0";
		i2s1m0_sdo1 = "/pinctrl/i2s1/i2s1m0-sdo1";
		i2s1m0_sdo2 = "/pinctrl/i2s1/i2s1m0-sdo2";
		i2s1m0_sdo3 = "/pinctrl/i2s1/i2s1m0-sdo3";
		i2s1m1_lrck = "/pinctrl/i2s1/i2s1m1-lrck";
		i2s1m1_mclk = "/pinctrl/i2s1/i2s1m1-mclk";
		i2s1m1_sclk = "/pinctrl/i2s1/i2s1m1-sclk";
		i2s1m1_sdi0 = "/pinctrl/i2s1/i2s1m1-sdi0";
		i2s1m1_sdi1 = "/pinctrl/i2s1/i2s1m1-sdi1";
		i2s1m1_sdi2 = "/pinctrl/i2s1/i2s1m1-sdi2";
		i2s1m1_sdi3 = "/pinctrl/i2s1/i2s1m1-sdi3";
		i2s1m1_sdo0 = "/pinctrl/i2s1/i2s1m1-sdo0";
		i2s1m1_sdo1 = "/pinctrl/i2s1/i2s1m1-sdo1";
		i2s1m1_sdo2 = "/pinctrl/i2s1/i2s1m1-sdo2";
		i2s1m1_sdo3 = "/pinctrl/i2s1/i2s1m1-sdo3";
		i2s2m0_lrck = "/pinctrl/i2s2/i2s2m0-lrck";
		i2s2m0_mclk = "/pinctrl/i2s2/i2s2m0-mclk";
		i2s2m0_sclk = "/pinctrl/i2s2/i2s2m0-sclk";
		i2s2m0_sdi = "/pinctrl/i2s2/i2s2m0-sdi";
		i2s2m0_sdo = "/pinctrl/i2s2/i2s2m0-sdo";
		i2s2m1_lrck = "/pinctrl/i2s2/i2s2m1-lrck";
		i2s2m1_mclk = "/pinctrl/i2s2/i2s2m1-mclk";
		i2s2m1_sclk = "/pinctrl/i2s2/i2s2m1-sclk";
		i2s2m1_sdi = "/pinctrl/i2s2/i2s2m1-sdi";
		i2s2m1_sdo = "/pinctrl/i2s2/i2s2m1-sdo";
		i2s3_lrck = "/pinctrl/i2s3/i2s3-lrck";
		i2s3_mclk = "/pinctrl/i2s3/i2s3-mclk";
		i2s3_sclk = "/pinctrl/i2s3/i2s3-sclk";
		i2s3_sdi = "/pinctrl/i2s3/i2s3-sdi";
		i2s3_sdo = "/pinctrl/i2s3/i2s3-sdo";
		jtagm0_pins = "/pinctrl/jtag/jtagm0-pins";
		jtagm1_pins = "/pinctrl/jtag/jtagm1-pins";
		jtagm2_pins = "/pinctrl/jtag/jtagm2-pins";
		litcpu_pins = "/pinctrl/litcpu/litcpu-pins";
		mcum0_pins = "/pinctrl/mcu/mcum0-pins";
		mcum1_pins = "/pinctrl/mcu/mcum1-pins";
		mipim0_camera0_clk = "/pinctrl/mipi/mipim0-camera0-clk";
		mipim0_camera1_clk = "/pinctrl/mipi/mipim0-camera1-clk";
		mipim0_camera2_clk = "/pinctrl/mipi/mipim0-camera2-clk";
		mipim0_camera3_clk = "/pinctrl/mipi/mipim0-camera3-clk";
		mipim0_camera4_clk = "/pinctrl/mipi/mipim0-camera4-clk";
		mipim1_camera0_clk = "/pinctrl/mipi/mipim1-camera0-clk";
		mipim1_camera1_clk = "/pinctrl/mipi/mipim1-camera1-clk";
		mipim1_camera2_clk = "/pinctrl/mipi/mipim1-camera2-clk";
		mipim1_camera3_clk = "/pinctrl/mipi/mipim1-camera3-clk";
		mipim1_camera4_clk = "/pinctrl/mipi/mipim1-camera4-clk";
		mipi_te0 = "/pinctrl/mipi/mipi-te0";
		mipi_te1 = "/pinctrl/mipi/mipi-te1";
		npu_pins = "/pinctrl/npu/npu-pins";
		pcie20x1m0_clkreqn = "/pinctrl/pcie20x1/pcie20x1m0-clkreqn";
		pcie20x1m0_perstn = "/pinctrl/pcie20x1/pcie20x1m0-perstn";
		pcie20x1m0_waken = "/pinctrl/pcie20x1/pcie20x1m0-waken";
		pcie20x1m1_clkreqn = "/pinctrl/pcie20x1/pcie20x1m1-clkreqn";
		pcie20x1m1_perstn = "/pinctrl/pcie20x1/pcie20x1m1-perstn";
		pcie20x1m1_waken = "/pinctrl/pcie20x1/pcie20x1m1-waken";
		pcie20x1_2_button_rstn = "/pinctrl/pcie20x1/pcie20x1-2-button-rstn";
		pcie30phy_pins = "/pinctrl/pcie30phy/pcie30phy-pins";
		pcie30x1m0_0_clkreqn = "/pinctrl/pcie30x1/pcie30x1m0-0-clkreqn";
		pcie30x1m0_0_perstn = "/pinctrl/pcie30x1/pcie30x1m0-0-perstn";
		pcie30x1m0_0_waken = "/pinctrl/pcie30x1/pcie30x1m0-0-waken";
		pcie30x1m0_1_clkreqn = "/pinctrl/pcie30x1/pcie30x1m0-1-clkreqn";
		pcie30x1m0_1_perstn = "/pinctrl/pcie30x1/pcie30x1m0-1-perstn";
		pcie30x1m0_1_waken = "/pinctrl/pcie30x1/pcie30x1m0-1-waken";
		pcie30x1m1_0_clkreqn = "/pinctrl/pcie30x1/pcie30x1m1-0-clkreqn";
		pcie30x1m1_0_perstn = "/pinctrl/pcie30x1/pcie30x1m1-0-perstn";
		pcie30x1m1_0_waken = "/pinctrl/pcie30x1/pcie30x1m1-0-waken";
		pcie30x1m1_1_clkreqn = "/pinctrl/pcie30x1/pcie30x1m1-1-clkreqn";
		pcie30x1m1_1_perstn = "/pinctrl/pcie30x1/pcie30x1m1-1-perstn";
		pcie30x1m1_1_waken = "/pinctrl/pcie30x1/pcie30x1m1-1-waken";
		pcie30x1m2_0_clkreqn = "/pinctrl/pcie30x1/pcie30x1m2-0-clkreqn";
		pcie30x1m2_0_perstn = "/pinctrl/pcie30x1/pcie30x1m2-0-perstn";
		pcie30x1m2_0_waken = "/pinctrl/pcie30x1/pcie30x1m2-0-waken";
		pcie30x1m2_1_clkreqn = "/pinctrl/pcie30x1/pcie30x1m2-1-clkreqn";
		pcie30x1m2_1_perstn = "/pinctrl/pcie30x1/pcie30x1m2-1-perstn";
		pcie30x1m2_1_waken = "/pinctrl/pcie30x1/pcie30x1m2-1-waken";
		pcie30x1_0_button_rstn = "/pinctrl/pcie30x1/pcie30x1-0-button-rstn";
		pcie30x1_1_button_rstn = "/pinctrl/pcie30x1/pcie30x1-1-button-rstn";
		pcie30x2m0_clkreqn = "/pinctrl/pcie30x2/pcie30x2m0-clkreqn";
		pcie30x2m0_perstn = "/pinctrl/pcie30x2/pcie30x2m0-perstn";
		pcie30x2m0_waken = "/pinctrl/pcie30x2/pcie30x2m0-waken";
		pcie30x2m1_clkreqn = "/pinctrl/pcie30x2/pcie30x2m1-clkreqn";
		pcie30x2m1_perstn = "/pinctrl/pcie30x2/pcie30x2m1-perstn";
		pcie30x2m1_waken = "/pinctrl/pcie30x2/pcie30x2m1-waken";
		pcie30x2m2_clkreqn = "/pinctrl/pcie30x2/pcie30x2m2-clkreqn";
		pcie30x2m2_perstn = "/pinctrl/pcie30x2/pcie30x2m2-perstn";
		pcie30x2m2_waken = "/pinctrl/pcie30x2/pcie30x2m2-waken";
		pcie30x2m3_clkreqn = "/pinctrl/pcie30x2/pcie30x2m3-clkreqn";
		pcie30x2m3_perstn = "/pinctrl/pcie30x2/pcie30x2m3-perstn";
		pcie30x2m3_waken = "/pinctrl/pcie30x2/pcie30x2m3-waken";
		pcie30x2_button_rstn = "/pinctrl/pcie30x2/pcie30x2-button-rstn";
		pcie30x4m0_clkreqn = "/pinctrl/pcie30x4/pcie30x4m0-clkreqn";
		pcie30x4m0_perstn = "/pinctrl/pcie30x4/pcie30x4m0-perstn";
		pcie30x4m0_waken = "/pinctrl/pcie30x4/pcie30x4m0-waken";
		pcie30x4m1_clkreqn = "/pinctrl/pcie30x4/pcie30x4m1-clkreqn";
		pcie30x4m1_perstn = "/pinctrl/pcie30x4/pcie30x4m1-perstn";
		pcie30x4m1_waken = "/pinctrl/pcie30x4/pcie30x4m1-waken";
		pcie30x4m2_clkreqn = "/pinctrl/pcie30x4/pcie30x4m2-clkreqn";
		pcie30x4m2_perstn = "/pinctrl/pcie30x4/pcie30x4m2-perstn";
		pcie30x4m2_waken = "/pinctrl/pcie30x4/pcie30x4m2-waken";
		pcie30x4m3_clkreqn = "/pinctrl/pcie30x4/pcie30x4m3-clkreqn";
		pcie30x4m3_perstn = "/pinctrl/pcie30x4/pcie30x4m3-perstn";
		pcie30x4m3_waken = "/pinctrl/pcie30x4/pcie30x4m3-waken";
		pcie30x4_button_rstn = "/pinctrl/pcie30x4/pcie30x4-button-rstn";
		pdm0m0_clk = "/pinctrl/pdm0/pdm0m0-clk";
		pdm0m0_clk1 = "/pinctrl/pdm0/pdm0m0-clk1";
		pdm0m0_sdi0 = "/pinctrl/pdm0/pdm0m0-sdi0";
		pdm0m0_sdi1 = "/pinctrl/pdm0/pdm0m0-sdi1";
		pdm0m0_sdi2 = "/pinctrl/pdm0/pdm0m0-sdi2";
		pdm0m0_sdi3 = "/pinctrl/pdm0/pdm0m0-sdi3";
		pdm0m1_clk = "/pinctrl/pdm0/pdm0m1-clk";
		pdm0m1_clk1 = "/pinctrl/pdm0/pdm0m1-clk1";
		pdm0m1_sdi0 = "/pinctrl/pdm0/pdm0m1-sdi0";
		pdm0m1_sdi1 = "/pinctrl/pdm0/pdm0m1-sdi1";
		pdm0m1_sdi2 = "/pinctrl/pdm0/pdm0m1-sdi2";
		pdm0m1_sdi3 = "/pinctrl/pdm0/pdm0m1-sdi3";
		pdm1m0_clk = "/pinctrl/pdm1/pdm1m0-clk";
		pdm1m0_clk1 = "/pinctrl/pdm1/pdm1m0-clk1";
		pdm1m0_sdi0 = "/pinctrl/pdm1/pdm1m0-sdi0";
		pdm1m0_sdi1 = "/pinctrl/pdm1/pdm1m0-sdi1";
		pdm1m0_sdi2 = "/pinctrl/pdm1/pdm1m0-sdi2";
		pdm1m0_sdi3 = "/pinctrl/pdm1/pdm1m0-sdi3";
		pdm1m1_clk = "/pinctrl/pdm1/pdm1m1-clk";
		pdm1m1_clk1 = "/pinctrl/pdm1/pdm1m1-clk1";
		pdm1m1_sdi0 = "/pinctrl/pdm1/pdm1m1-sdi0";
		pdm1m1_sdi1 = "/pinctrl/pdm1/pdm1m1-sdi1";
		pdm1m1_sdi2 = "/pinctrl/pdm1/pdm1m1-sdi2";
		pdm1m1_sdi3 = "/pinctrl/pdm1/pdm1m1-sdi3";
		pmic_pins = "/pinctrl/pmic/pmic-pins";
		pmu_pins = "/pinctrl/pmu/pmu-pins";
		pwm0m0_pins = "/pinctrl/pwm0/pwm0m0-pins";
		pwm0m1_pins = "/pinctrl/pwm0/pwm0m1-pins";
		pwm0m2_pins = "/pinctrl/pwm0/pwm0m2-pins";
		pwm1m0_pins = "/pinctrl/pwm1/pwm1m0-pins";
		pwm1m1_pins = "/pinctrl/pwm1/pwm1m1-pins";
		pwm1m2_pins = "/pinctrl/pwm1/pwm1m2-pins";
		pwm2m0_pins = "/pinctrl/pwm2/pwm2m0-pins";
		pwm2m1_pins = "/pinctrl/pwm2/pwm2m1-pins";
		pwm2m2_pins = "/pinctrl/pwm2/pwm2m2-pins";
		pwm3m0_pins = "/pinctrl/pwm3/pwm3m0-pins";
		pwm3m1_pins = "/pinctrl/pwm3/pwm3m1-pins";
		pwm3m2_pins = "/pinctrl/pwm3/pwm3m2-pins";
		pwm3m3_pins = "/pinctrl/pwm3/pwm3m3-pins";
		pwm4m0_pins = "/pinctrl/pwm4/pwm4m0-pins";
		pwm4m1_pins = "/pinctrl/pwm4/pwm4m1-pins";
		pwm5m0_pins = "/pinctrl/pwm5/pwm5m0-pins";
		pwm5m1_pins = "/pinctrl/pwm5/pwm5m1-pins";
		pwm5m2_pins = "/pinctrl/pwm5/pwm5m2-pins";
		pwm6m0_pins = "/pinctrl/pwm6/pwm6m0-pins";
		pwm6m1_pins = "/pinctrl/pwm6/pwm6m1-pins";
		pwm6m2_pins = "/pinctrl/pwm6/pwm6m2-pins";
		pwm7m0_pins = "/pinctrl/pwm7/pwm7m0-pins";
		pwm7m1_pins = "/pinctrl/pwm7/pwm7m1-pins";
		pwm7m2_pins = "/pinctrl/pwm7/pwm7m2-pins";
		pwm7m3_pins = "/pinctrl/pwm7/pwm7m3-pins";
		pwm8m0_pins = "/pinctrl/pwm8/pwm8m0-pins";
		pwm8m1_pins = "/pinctrl/pwm8/pwm8m1-pins";
		pwm8m2_pins = "/pinctrl/pwm8/pwm8m2-pins";
		pwm9m0_pins = "/pinctrl/pwm9/pwm9m0-pins";
		pwm9m1_pins = "/pinctrl/pwm9/pwm9m1-pins";
		pwm9m2_pins = "/pinctrl/pwm9/pwm9m2-pins";
		pwm10m0_pins = "/pinctrl/pwm10/pwm10m0-pins";
		pwm10m1_pins = "/pinctrl/pwm10/pwm10m1-pins";
		pwm10m2_pins = "/pinctrl/pwm10/pwm10m2-pins";
		pwm11m0_pins = "/pinctrl/pwm11/pwm11m0-pins";
		pwm11m1_pins = "/pinctrl/pwm11/pwm11m1-pins";
		pwm11m2_pins = "/pinctrl/pwm11/pwm11m2-pins";
		pwm11m3_pins = "/pinctrl/pwm11/pwm11m3-pins";
		pwm12m0_pins = "/pinctrl/pwm12/pwm12m0-pins";
		pwm12m1_pins = "/pinctrl/pwm12/pwm12m1-pins";
		pwm13m0_pins = "/pinctrl/pwm13/pwm13m0-pins";
		pwm13m1_pins = "/pinctrl/pwm13/pwm13m1-pins";
		pwm13m2_pins = "/pinctrl/pwm13/pwm13m2-pins";
		pwm14m0_pins = "/pinctrl/pwm14/pwm14m0-pins";
		pwm14m1_pins = "/pinctrl/pwm14/pwm14m1-pins";
		pwm14m2_pins = "/pinctrl/pwm14/pwm14m2-pins";
		pwm15m0_pins = "/pinctrl/pwm15/pwm15m0-pins";
		pwm15m1_pins = "/pinctrl/pwm15/pwm15m1-pins";
		pwm15m2_pins = "/pinctrl/pwm15/pwm15m2-pins";
		pwm15m3_pins = "/pinctrl/pwm15/pwm15m3-pins";
		refclk_pins = "/pinctrl/refclk/refclk-pins";
		sata_pins = "/pinctrl/sata/sata-pins";
		sata0m0_pins = "/pinctrl/sata0/sata0m0-pins";
		sata0m1_pins = "/pinctrl/sata0/sata0m1-pins";
		sata1m0_pins = "/pinctrl/sata1/sata1m0-pins";
		sata1m1_pins = "/pinctrl/sata1/sata1m1-pins";
		sata2m0_pins = "/pinctrl/sata2/sata2m0-pins";
		sata2m1_pins = "/pinctrl/sata2/sata2m1-pins";
		sdiom1_pins = "/pinctrl/sdio/sdiom1-pins";
		sdiom0_pins = "/pinctrl/sdio/sdiom0-pins";
		sdmmc_bus4 = "/pinctrl/sdmmc/sdmmc-bus4";
		sdmmc_clk = "/pinctrl/sdmmc/sdmmc-clk";
		sdmmc_cmd = "/pinctrl/sdmmc/sdmmc-cmd";
		sdmmc_det = "/pinctrl/sdmmc/sdmmc-det";
		sdmmc_pwren = "/pinctrl/sdmmc/sdmmc-pwren";
		sd_s0_pwr = "/pinctrl/sdmmc/sd-s0-pwr";
		spdif0m0_tx = "/pinctrl/spdif0/spdif0m0-tx";
		spdif0m1_tx = "/pinctrl/spdif0/spdif0m1-tx";
		spdif1m0_tx = "/pinctrl/spdif1/spdif1m0-tx";
		spdif1m1_tx = "/pinctrl/spdif1/spdif1m1-tx";
		spdif1m2_tx = "/pinctrl/spdif1/spdif1m2-tx";
		spi0m0_pins = "/pinctrl/spi0/spi0m0-pins";
		spi0m0_cs0 = "/pinctrl/spi0/spi0m0-cs0";
		spi0m0_cs1 = "/pinctrl/spi0/spi0m0-cs1";
		spi0m1_pins = "/pinctrl/spi0/spi0m1-pins";
		spi0m1_cs0 = "/pinctrl/spi0/spi0m1-cs0";
		spi0m1_cs1 = "/pinctrl/spi0/spi0m1-cs1";
		spi0m2_pins = "/pinctrl/spi0/spi0m2-pins";
		spi0m2_cs0 = "/pinctrl/spi0/spi0m2-cs0";
		spi0m2_cs1 = "/pinctrl/spi0/spi0m2-cs1";
		spi0m3_pins = "/pinctrl/spi0/spi0m3-pins";
		spi0m3_cs0 = "/pinctrl/spi0/spi0m3-cs0";
		spi0m3_cs1 = "/pinctrl/spi0/spi0m3-cs1";
		spi1m1_pins = "/pinctrl/spi1/spi1m1-pins";
		spi1m1_cs0 = "/pinctrl/spi1/spi1m1-cs0";
		spi1m1_cs1 = "/pinctrl/spi1/spi1m1-cs1";
		spi1m2_pins = "/pinctrl/spi1/spi1m2-pins";
		spi1m2_cs0 = "/pinctrl/spi1/spi1m2-cs0";
		spi1m2_cs1 = "/pinctrl/spi1/spi1m2-cs1";
		spi1m0_pins = "/pinctrl/spi1/spi1m0-pins";
		spi1m0_cs0 = "/pinctrl/spi1/spi1m0-cs0";
		spi1m0_cs1 = "/pinctrl/spi1/spi1m0-cs1";
		spi2m0_pins = "/pinctrl/spi2/spi2m0-pins";
		spi2m0_cs0 = "/pinctrl/spi2/spi2m0-cs0";
		spi2m0_cs1 = "/pinctrl/spi2/spi2m0-cs1";
		spi2m1_pins = "/pinctrl/spi2/spi2m1-pins";
		spi2m1_cs0 = "/pinctrl/spi2/spi2m1-cs0";
		spi2m1_cs1 = "/pinctrl/spi2/spi2m1-cs1";
		spi2m2_pins = "/pinctrl/spi2/spi2m2-pins";
		spi2m2_cs0 = "/pinctrl/spi2/spi2m2-cs0";
		spi2m2_cs1 = "/pinctrl/spi2/spi2m2-cs1";
		spi3m1_pins = "/pinctrl/spi3/spi3m1-pins";
		spi3m1_cs0 = "/pinctrl/spi3/spi3m1-cs0";
		spi3m1_cs1 = "/pinctrl/spi3/spi3m1-cs1";
		spi3m2_pins = "/pinctrl/spi3/spi3m2-pins";
		spi3m2_cs0 = "/pinctrl/spi3/spi3m2-cs0";
		spi3m2_cs1 = "/pinctrl/spi3/spi3m2-cs1";
		spi3m3_pins = "/pinctrl/spi3/spi3m3-pins";
		spi3m3_cs0 = "/pinctrl/spi3/spi3m3-cs0";
		spi3m3_cs1 = "/pinctrl/spi3/spi3m3-cs1";
		spi3m0_pins = "/pinctrl/spi3/spi3m0-pins";
		spi3m0_cs0 = "/pinctrl/spi3/spi3m0-cs0";
		spi3m0_cs1 = "/pinctrl/spi3/spi3m0-cs1";
		spi4m0_pins = "/pinctrl/spi4/spi4m0-pins";
		spi4m0_cs0 = "/pinctrl/spi4/spi4m0-cs0";
		spi4m0_cs1 = "/pinctrl/spi4/spi4m0-cs1";
		spi4m1_pins = "/pinctrl/spi4/spi4m1-pins";
		spi4m1_cs0 = "/pinctrl/spi4/spi4m1-cs0";
		spi4m1_cs1 = "/pinctrl/spi4/spi4m1-cs1";
		spi4m2_pins = "/pinctrl/spi4/spi4m2-pins";
		spi4m2_cs0 = "/pinctrl/spi4/spi4m2-cs0";
		tsadcm1_shut = "/pinctrl/tsadc/tsadcm1-shut";
		tsadc_shut = "/pinctrl/tsadc/tsadc-shut";
		tsadc_shut_org = "/pinctrl/tsadc/tsadc-shut-org";
		uart0m0_xfer = "/pinctrl/uart0/uart0m0-xfer";
		uart0m1_xfer = "/pinctrl/uart0/uart0m1-xfer";
		uart0m2_xfer = "/pinctrl/uart0/uart0m2-xfer";
		uart0_ctsn = "/pinctrl/uart0/uart0-ctsn";
		uart0_rtsn = "/pinctrl/uart0/uart0-rtsn";
		uart1m1_xfer = "/pinctrl/uart1/uart1m1-xfer";
		uart1m1_ctsn = "/pinctrl/uart1/uart1m1-ctsn";
		uart1m1_rtsn = "/pinctrl/uart1/uart1m1-rtsn";
		uart1m2_xfer = "/pinctrl/uart1/uart1m2-xfer";
		uart1m2_ctsn = "/pinctrl/uart1/uart1m2-ctsn";
		uart1m2_rtsn = "/pinctrl/uart1/uart1m2-rtsn";
		uart1m0_xfer = "/pinctrl/uart1/uart1m0-xfer";
		uart1m0_ctsn = "/pinctrl/uart1/uart1m0-ctsn";
		uart1m0_rtsn = "/pinctrl/uart1/uart1m0-rtsn";
		uart2m0_xfer = "/pinctrl/uart2/uart2m0-xfer";
		uart2m1_xfer = "/pinctrl/uart2/uart2m1-xfer";
		uart2m2_xfer = "/pinctrl/uart2/uart2m2-xfer";
		uart2_ctsn = "/pinctrl/uart2/uart2-ctsn";
		uart2_rtsn = "/pinctrl/uart2/uart2-rtsn";
		uart3m0_xfer = "/pinctrl/uart3/uart3m0-xfer";
		uart3m1_xfer = "/pinctrl/uart3/uart3m1-xfer";
		uart3m2_xfer = "/pinctrl/uart3/uart3m2-xfer";
		uart3_ctsn = "/pinctrl/uart3/uart3-ctsn";
		uart3_rtsn = "/pinctrl/uart3/uart3-rtsn";
		uart4m0_xfer = "/pinctrl/uart4/uart4m0-xfer";
		uart4m1_xfer = "/pinctrl/uart4/uart4m1-xfer";
		uart4m2_xfer = "/pinctrl/uart4/uart4m2-xfer";
		uart4_ctsn = "/pinctrl/uart4/uart4-ctsn";
		uart4_rtsn = "/pinctrl/uart4/uart4-rtsn";
		uart5m0_xfer = "/pinctrl/uart5/uart5m0-xfer";
		uart5m0_ctsn = "/pinctrl/uart5/uart5m0-ctsn";
		uart5m0_rtsn = "/pinctrl/uart5/uart5m0-rtsn";
		uart5m1_xfer = "/pinctrl/uart5/uart5m1-xfer";
		uart5m1_ctsn = "/pinctrl/uart5/uart5m1-ctsn";
		uart5m1_rtsn = "/pinctrl/uart5/uart5m1-rtsn";
		uart5m2_xfer = "/pinctrl/uart5/uart5m2-xfer";
		uart6m1_xfer = "/pinctrl/uart6/uart6m1-xfer";
		uart6m1_ctsn = "/pinctrl/uart6/uart6m1-ctsn";
		uart6m1_rtsn = "/pinctrl/uart6/uart6m1-rtsn";
		uart6m2_xfer = "/pinctrl/uart6/uart6m2-xfer";
		uart6m0_xfer = "/pinctrl/uart6/uart6m0-xfer";
		uart6m0_ctsn = "/pinctrl/uart6/uart6m0-ctsn";
		uart6m0_rtsn = "/pinctrl/uart6/uart6m0-rtsn";
		uart7m1_xfer = "/pinctrl/uart7/uart7m1-xfer";
		uart7m1_ctsn = "/pinctrl/uart7/uart7m1-ctsn";
		uart7m1_rtsn = "/pinctrl/uart7/uart7m1-rtsn";
		uart7m2_xfer = "/pinctrl/uart7/uart7m2-xfer";
		uart7m0_xfer = "/pinctrl/uart7/uart7m0-xfer";
		uart7m0_ctsn = "/pinctrl/uart7/uart7m0-ctsn";
		uart7m0_rtsn = "/pinctrl/uart7/uart7m0-rtsn";
		uart8m0_xfer = "/pinctrl/uart8/uart8m0-xfer";
		uart8m0_ctsn = "/pinctrl/uart8/uart8m0-ctsn";
		uart8m0_rtsn = "/pinctrl/uart8/uart8m0-rtsn";
		uart8m1_xfer = "/pinctrl/uart8/uart8m1-xfer";
		uart8m1_ctsn = "/pinctrl/uart8/uart8m1-ctsn";
		uart8m1_rtsn = "/pinctrl/uart8/uart8m1-rtsn";
		uart8_xfer = "/pinctrl/uart8/uart8-xfer";
		uart9m0_xfer = "/pinctrl/uart9/uart9m0-xfer";
		uart9m1_xfer = "/pinctrl/uart9/uart9m1-xfer";
		uart9m1_ctsn = "/pinctrl/uart9/uart9m1-ctsn";
		uart9m1_rtsn = "/pinctrl/uart9/uart9m1-rtsn";
		uart9m2_xfer = "/pinctrl/uart9/uart9m2-xfer";
		uart9m2_ctsn = "/pinctrl/uart9/uart9m2-ctsn";
		uart9m2_rtsn = "/pinctrl/uart9/uart9m2-rtsn";
		uart9m0_ctsn = "/pinctrl/uart9/uart9m0-ctsn";
		uart9m0_rtsn = "/pinctrl/uart9/uart9m0-rtsn";
		vop_pins = "/pinctrl/vop/vop-pins";
		bt656_pins = "/pinctrl/bt656/bt656-pins";
		tsadc_gpio_func = "/pinctrl/gpio-func/tsadc-gpio-func";
		eth0_pins = "/pinctrl/eth0/eth0-pins";
		gmac0_miim = "/pinctrl/gmac0/gmac0-miim";
		gmac0_clkinout = "/pinctrl/gmac0/gmac0-clkinout";
		gmac0_rx_bus2 = "/pinctrl/gmac0/gmac0-rx-bus2";
		gmac0_tx_bus2 = "/pinctrl/gmac0/gmac0-tx-bus2";
		gmac0_rgmii_clk = "/pinctrl/gmac0/gmac0-rgmii-clk";
		gmac0_rgmii_bus = "/pinctrl/gmac0/gmac0-rgmii-bus";
		gmac0_ppsclk = "/pinctrl/gmac0/gmac0-ppsclk";
		gmac0_ppstring = "/pinctrl/gmac0/gmac0-ppstring";
		gmac0_ptp_refclk = "/pinctrl/gmac0/gmac0-ptp-refclk";
		gmac0_txer = "/pinctrl/gmac0/gmac0-txer";
		led_sys_pin = "/pinctrl/gpio-leds/led-sys-pin";
		led_usr_pin = "/pinctrl/gpio-leds/led-usr-pin";
		hym8563_int = "/pinctrl/hym8563/rtc-int";
		pcie2_2_rst = "/pinctrl/pcie/pcie2-2-rst";
		pcie2_0_rst = "/pinctrl/pcie/pcie2-0-rst";
		pcie2_1_rst = "/pinctrl/pcie/pcie2-1-rst";
		pcie3x2_rst = "/pinctrl/pcie/pcie3x2-rst";
		pcie3x4_rst = "/pinctrl/pcie/pcie3x4-rst";
		headphone_detect = "/pinctrl/audio/headphone-detect";
		key1_pin = "/pinctrl/gpio-key/key1-pin";
		hdmirx_hpd = "/pinctrl/hdmirx/hdmirx-5v-detection";
		vcc_5v0_host20_en = "/pinctrl/usb/vcc-5v0-host20-en";
		vcc_5v0_host30p1_en = "/pinctrl/usb/vcc-5v0-host30p1-en";
		vcc_5v0_host30p2_en = "/pinctrl/usb/vcc-5v0-host30p2-en";
		usbc0_int = "/pinctrl/usb-typec/usbc0-int";
		typec_5v_pwr_en = "/pinctrl/usb-typec/typec-5v-pwr-en";
		vdec0 = "/video-decoder@fdc38000";
		vdec1 = "/video-decoder@fdc40000";
		hdmi1_sound = "/hdmi1-sound";
		hdmi_receiver_cma = "/reserved-memory/hdmi-receiver-cma";
		usb_host1_xhci = "/usb@fc400000";
		pcie30_phy_grf = "/syscon@fd5b8000";
		pipe_phy1_grf = "/syscon@fd5c0000";
		usbdpphy1_grf = "/syscon@fd5cc000";
		usb2phy1_grf = "/syscon@fd5d4000";
		u2phy1 = "/syscon@fd5d4000/usb2phy@4000";
		u2phy1_otg = "/syscon@fd5d4000/usb2phy@4000/otg-port";
		hdptxphy1_grf = "/syscon@fd5e4000";
		spdif_tx5 = "/spdif-tx@fddb8000";
		i2s8_8ch = "/i2s@fddc8000";
		spdif_tx4 = "/spdif-tx@fdde8000";
		i2s6_8ch = "/i2s@fddf4000";
		i2s7_8ch = "/i2s@fddf8000";
		i2s10_8ch = "/i2s@fde00000";
		hdmi1 = "/hdmi@fdea0000";
		hdmi1_in = "/hdmi@fdea0000/ports/port@0";
		hdmi1_out = "/hdmi@fdea0000/ports/port@1";
		hdmi_receiver = "/hdmi_receiver@fdee0000";
		pcie3x4 = "/pcie@fe150000";
		pcie3x4_intc = "/pcie@fe150000/legacy-interrupt-controller";
		pcie3x4_ep = "/pcie-ep@fe150000";
		pcie3x2 = "/pcie@fe160000";
		pcie3x2_intc = "/pcie@fe160000/legacy-interrupt-controller";
		pcie2x1l0 = "/pcie@fe170000";
		pcie2x1l0_intc = "/pcie@fe170000/legacy-interrupt-controller";
		gmac0 = "/ethernet@fe1b0000";
		mdio0 = "/ethernet@fe1b0000/mdio";
		gmac0_stmmac_axi_setup = "/ethernet@fe1b0000/stmmac-axi-config";
		gmac0_mtl_rx_setup = "/ethernet@fe1b0000/rx-queues-config";
		gmac0_mtl_tx_setup = "/ethernet@fe1b0000/tx-queues-config";
		sata1 = "/sata@fe220000";
		hdptxphy1 = "/phy@fed70000";
		usbdp_phy1 = "/phy@fed90000";
		combphy1_ps = "/phy@fee10000";
		pcie30phy = "/phy@fee80000";
		cluster0_opp_table = "/opp-table-cluster0";
		cluster1_opp_table = "/opp-table-cluster1";
		cluster2_opp_table = "/opp-table-cluster2";
		gpu_opp_table = "/opp-table";
		led_sys = "/leds/led-0";
		led_usr = "/leds/led-1";
		vcc_4v0_sys = "/regulator-vcc-4v0-sys";
		vcc_3v3_pcie20 = "/regulator-vcc-3v3-pcie20";
		vcc_3v3_sd_s0 = "/regulator-vcc-3v3-sd-s0";
		vcc_1v1_nldo_s3 = "/regulator-vcc-1v1-nldo-s3";
		adc_key_recovery = "/adc-key-recovery";
		buzzer = "/pwm-beeper";
		fan = "/pwm-fan";
		gpio_keys = "/gpio-keys";
		hdmi0_con_in = "/hdmi0-con/port/endpoint";
		vcc_12v_dcin = "/regulator-vcc-12v-dcin";
		vcc_3v3_m2_a = "/regulator-vcc-3v3-m2-a";
		vcc_3v3_m2_b = "/regulator-vcc-3v3-m2-b";
		vcc_3v3_m2_c = "/regulator-vcc-3v3-m2-c";
		vcc_3v3_m2_d = "/regulator-vcc-3v3-m2-d";
		vcc_5v0_sys = "/regulator-vcc-5v0-sys";
		vcc_5v0_host_20 = "/regulator-vcc-5v0-host-20";
		vcc_5v0_host_30_p1 = "/regulator-vcc-5v0-host-30-p1";
		vcc_5v0_host_30_p2 = "/regulator-vcc-5v0-host-30-p2";
		vbus_5v0_typec = "/regulator-vbus-5v0-typec";
	};
};
