module alu (
    input a[32],
    input b[32],
    input alufn[6],
    output out[32],
    output z,
    output v,
    output n
) {
    
    always {
        // implement alu logic here
        out = 0 
        z = 0
        v = 0 
        n = 0    
    }
}