{"vcs1":{"timestamp_begin":1681475300.211993666, "rt":1.01, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681475301.251481989, "rt":1.09, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681475302.366750052, "rt":0.71, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681475299.919774078}
{"VCS_COMP_START_TIME": 1681475299.919774078}
{"VCS_COMP_END_TIME": 1681475303.625459690}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 238988}}
