Version 4
SHEET 1 880 680
WIRE -1664 -1104 -1696 -1104
WIRE -1696 -1056 -1696 -1104
WIRE -1696 -960 -1696 -976
WIRE -544 -752 -576 -752
WIRE -1168 -720 -1232 -720
WIRE -1168 -704 -1248 -704
WIRE -1104 -704 -1120 -704
WIRE -1168 -688 -1264 -688
WIRE -1120 -688 -1136 -688
WIRE -1088 -688 -1120 -688
FLAG -544 -752 +5V
FLAG -1696 -960 0
FLAG -1664 -1104 clk
IOPIN -1664 -1104 Out
FLAG -1232 -720 clk
IOPIN -1232 -720 Out
SYMBOL source-Vmarker -576 -752 R0
SYMATTR InstName U10
SYMBOL source-V -1696 -1072 R0
WINDOW 3 -2 186 Left 2
SYMATTR Value PULSE({VDIG} 0 {DELAY} 10n 10n {1/(2*fclk)} {1/fclk})
SYMATTR InstName V1
SYMBOL EIT_Digital\\level-high -1248 -704 R0
SYMATTR InstName U2
SYMBOL EIT_Digital\\level-high -1264 -688 R0
SYMATTR InstName U3
SYMBOL MDB_sym\\isoR0 -1120 -672 R0
SYMATTR InstName U4
SYMBOL MDB_sym\\isoR0 -1120 -720 M180
SYMATTR InstName U5
SYMBOL MDB_sym\\AND3sRin -1152 -704 R0
SYMATTR InstName U1
TEXT -1408 -1024 Left 2 !.tran {8*1/fclk+DELAY} startup
TEXT -1408 -976 Left 2 !.lib cd4000.lib
TEXT -648 -1024 Left 2 !.param fclk = 2k\n.param N = 32\n.param NN = 8\n.param DELAY = 1m\n.param vpwr$_digital=5V\n.param VDIG = 5V
