begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2017-2018 Cavium, Inc.   * All rights reserved.  *  *  Redistribution and use in source and binary forms, with or without  *  modification, are permitted provided that the following conditions  *  are met:  *  *  1. Redistributions of source code must retain the above copyright  *     notice, this list of conditions and the following disclaimer.  *  2. Redistributions in binary form must reproduce the above copyright  *     notice, this list of conditions and the following disclaimer in the  *     documentation and/or other materials provided with the distribution.  *  *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  *  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  *  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  *  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE  *  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR  *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  *  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  *  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN  *  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  *  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  *  POSSIBILITY OF SUCH DAMAGE.  *  * $FreeBSD$  *  */
end_comment

begin_comment
comment|/****************************************************************************  *  * Name:        nvm_cfg.h  *  * Description: NVM config file - Generated file from nvm cfg excel.  *              DO NOT MODIFY !!!  *  * Created:     3/15/2017  *  ****************************************************************************/
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|NVM_CFG_H
end_ifndef

begin_define
define|#
directive|define
name|NVM_CFG_H
end_define

begin_define
define|#
directive|define
name|NVM_CFG_version
value|0x83000
end_define

begin_define
define|#
directive|define
name|NVM_CFG_new_option_seq
value|22
end_define

begin_define
define|#
directive|define
name|NVM_CFG_removed_option_seq
value|1
end_define

begin_define
define|#
directive|define
name|NVM_CFG_updated_value_seq
value|4
end_define

begin_struct
struct|struct
name|nvm_cfg_mac_address
block|{
name|u32
name|mac_addr_hi
decl_stmt|;
define|#
directive|define
name|NVM_CFG_MAC_ADDRESS_HI_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG_MAC_ADDRESS_HI_OFFSET
value|0
name|u32
name|mac_addr_lo
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/******************************************  * nvm_cfg1 structs  ******************************************/
end_comment

begin_struct
struct|struct
name|nvm_cfg1_glob
block|{
name|u32
name|generic_cont0
decl_stmt|;
comment|/* 0x0 */
define|#
directive|define
name|NVM_CFG1_GLOB_BOARD_SWAP_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_GLOB_BOARD_SWAP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_BOARD_SWAP_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_BOARD_SWAP_PATH
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_BOARD_SWAP_PORT
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_BOARD_SWAP_BOTH
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_MASK
value|0x00000FF0
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_MF_ALLOWED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_DEFAULT
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_SPIO4
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_NPAR1_0
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_NPAR1_5
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_NPAR2_0
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_BD
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_MF_MODE_UFP
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_MASK
value|0x00001000
define|#
directive|define
name|NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_OFFSET
value|12
define|#
directive|define
name|NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_FAN_FAILURE_ENFORCEMENT_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MARGIN_LOW_MASK
value|0x001FE000
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MARGIN_LOW_OFFSET
value|13
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MARGIN_HIGH_MASK
value|0x1FE00000
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MARGIN_HIGH_OFFSET
value|21
define|#
directive|define
name|NVM_CFG1_GLOB_ENABLE_SRIOV_MASK
value|0x20000000
define|#
directive|define
name|NVM_CFG1_GLOB_ENABLE_SRIOV_OFFSET
value|29
define|#
directive|define
name|NVM_CFG1_GLOB_ENABLE_SRIOV_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_ENABLE_SRIOV_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_ENABLE_ATC_MASK
value|0x40000000
define|#
directive|define
name|NVM_CFG1_GLOB_ENABLE_ATC_OFFSET
value|30
define|#
directive|define
name|NVM_CFG1_GLOB_ENABLE_ATC_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_ENABLE_ATC_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_MASK
value|0x80000000
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_OFFSET
value|31
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED__M_WAS_CLOCK_SLOWDOWN_ENABLED
value|0x1
name|u32
name|engineering_change
index|[
literal|3
index|]
decl_stmt|;
comment|/* 0x4 */
name|u32
name|manufacturing_id
decl_stmt|;
comment|/* 0x10 */
name|u32
name|serial_number
index|[
literal|4
index|]
decl_stmt|;
comment|/* 0x14 */
name|u32
name|pcie_cfg
decl_stmt|;
comment|/* 0x24 */
define|#
directive|define
name|NVM_CFG1_GLOB_PCI_GEN_MASK
value|0x00000003
define|#
directive|define
name|NVM_CFG1_GLOB_PCI_GEN_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_PCI_GEN_PCI_GEN1
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_PCI_GEN_PCI_GEN2
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_PCI_GEN_PCI_GEN3
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_BEACON_WOL_ENABLED_MASK
value|0x00000004
define|#
directive|define
name|NVM_CFG1_GLOB_BEACON_WOL_ENABLED_OFFSET
value|2
define|#
directive|define
name|NVM_CFG1_GLOB_BEACON_WOL_ENABLED_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_BEACON_WOL_ENABLED_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_SUPPORT_MASK
value|0x00000018
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_SUPPORT_OFFSET
value|3
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_L1_ENABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_DISABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_SUPPORT_L1_DISABLED
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_SUPPORT_L0S_L1_DISABLED
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED_MPREVENT_PCIE_L1_MENTRY_MASK
value|0x00000020
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED_MPREVENT_PCIE_L1_MENTRY_OFFSET
value|5
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_G2_TX_AMPLITUDE_MASK
value|0x000003C0
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_G2_TX_AMPLITUDE_OFFSET
value|6
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_PREEMPHASIS_MASK
value|0x00001C00
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_PREEMPHASIS_OFFSET
value|10
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_PREEMPHASIS_HW
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_PREEMPHASIS_0DB
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_PREEMPHASIS_3_5DB
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_PREEMPHASIS_6_0DB
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_WWN_NODE_PREFIX0_MASK
value|0x001FE000
define|#
directive|define
name|NVM_CFG1_GLOB_WWN_NODE_PREFIX0_OFFSET
value|13
define|#
directive|define
name|NVM_CFG1_GLOB_WWN_NODE_PREFIX1_MASK
value|0x1FE00000
define|#
directive|define
name|NVM_CFG1_GLOB_WWN_NODE_PREFIX1_OFFSET
value|21
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_PACKAGE_ID_MASK
value|0x60000000
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_PACKAGE_ID_OFFSET
value|29
comment|/*  Set the duration, in seconds, fan failure signal should be           sampled */
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED_FAN_FAILURE_DURATION_MASK
value|0x80000000
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED_FAN_FAILURE_DURATION_OFFSET
value|31
name|u32
name|mgmt_traffic
decl_stmt|;
comment|/* 0x28 */
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED60_MASK
value|0x00000001
define|#
directive|define
name|NVM_CFG1_GLOB_RESERVED60_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_WWN_PORT_PREFIX0_MASK
value|0x000001FE
define|#
directive|define
name|NVM_CFG1_GLOB_WWN_PORT_PREFIX0_OFFSET
value|1
define|#
directive|define
name|NVM_CFG1_GLOB_WWN_PORT_PREFIX1_MASK
value|0x0001FE00
define|#
directive|define
name|NVM_CFG1_GLOB_WWN_PORT_PREFIX1_OFFSET
value|9
define|#
directive|define
name|NVM_CFG1_GLOB_SMBUS_ADDRESS_MASK
value|0x01FE0000
define|#
directive|define
name|NVM_CFG1_GLOB_SMBUS_ADDRESS_OFFSET
value|17
define|#
directive|define
name|NVM_CFG1_GLOB_SIDEBAND_MODE_MASK
value|0x06000000
define|#
directive|define
name|NVM_CFG1_GLOB_SIDEBAND_MODE_OFFSET
value|25
define|#
directive|define
name|NVM_CFG1_GLOB_SIDEBAND_MODE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_SIDEBAND_MODE_RMII
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_SIDEBAND_MODE_SGMII
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_AUX_MODE_MASK
value|0x78000000
define|#
directive|define
name|NVM_CFG1_GLOB_AUX_MODE_OFFSET
value|27
define|#
directive|define
name|NVM_CFG1_GLOB_AUX_MODE_DEFAULT
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_AUX_MODE_SMBUS_ONLY
value|0x1
comment|/*  Indicates whether external thermal sonsor is available */
define|#
directive|define
name|NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_MASK
value|0x80000000
define|#
directive|define
name|NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_OFFSET
value|31
define|#
directive|define
name|NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ENABLED
value|0x1
name|u32
name|core_cfg
decl_stmt|;
comment|/* 0x2C */
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_2X40G
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X50G
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_1X100G
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X10G_F
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X10G_E
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X20G
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X40G
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X25G
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X25G
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X25G
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X10G
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_MASK
value|0x00000100
define|#
directive|define
name|NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_MPS10_ENFORCE_TX_FIR_CFG_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_MASK
value|0x00000200
define|#
directive|define
name|NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_OFFSET
value|9
define|#
directive|define
name|NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_MPS25_ENFORCE_TX_FIR_CFG_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_MPS10_CORE_ADDR_MASK
value|0x0003FC00
define|#
directive|define
name|NVM_CFG1_GLOB_MPS10_CORE_ADDR_OFFSET
value|10
define|#
directive|define
name|NVM_CFG1_GLOB_MPS25_CORE_ADDR_MASK
value|0x03FC0000
define|#
directive|define
name|NVM_CFG1_GLOB_MPS25_CORE_ADDR_OFFSET
value|18
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MODE_MASK
value|0x1C000000
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MODE_OFFSET
value|26
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MODE_CLOSE_LOOP
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MODE_OPEN_LOOP_CFG
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MODE_OPEN_LOOP_OTP
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_MODE_DISABLED
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_MASK
value|0x60000000
define|#
directive|define
name|NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_OFFSET
value|29
define|#
directive|define
name|NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_OVERRIDE_SECURE_MODE_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_DCI_SUPPORT_MASK
value|0x80000000
define|#
directive|define
name|NVM_CFG1_GLOB_DCI_SUPPORT_OFFSET
value|31
define|#
directive|define
name|NVM_CFG1_GLOB_DCI_SUPPORT_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_DCI_SUPPORT_ENABLED
value|0x1
name|u32
name|e_lane_cfg1
decl_stmt|;
comment|/* 0x30 */
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE0_SWAP_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE0_SWAP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE1_SWAP_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE1_SWAP_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE2_SWAP_MASK
value|0x00000F00
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE2_SWAP_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE3_SWAP_MASK
value|0x0000F000
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE3_SWAP_OFFSET
value|12
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE0_SWAP_MASK
value|0x000F0000
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE0_SWAP_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE1_SWAP_MASK
value|0x00F00000
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE1_SWAP_OFFSET
value|20
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE2_SWAP_MASK
value|0x0F000000
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE2_SWAP_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE3_SWAP_MASK
value|0xF0000000
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE3_SWAP_OFFSET
value|28
name|u32
name|e_lane_cfg2
decl_stmt|;
comment|/* 0x34 */
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_MASK
value|0x00000001
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_MASK
value|0x00000002
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_OFFSET
value|1
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_MASK
value|0x00000004
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_OFFSET
value|2
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_MASK
value|0x00000008
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_OFFSET
value|3
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_MASK
value|0x00000010
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_MASK
value|0x00000020
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_OFFSET
value|5
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_MASK
value|0x00000040
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_OFFSET
value|6
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_MASK
value|0x00000080
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_OFFSET
value|7
define|#
directive|define
name|NVM_CFG1_GLOB_SMBUS_MODE_MASK
value|0x00000F00
define|#
directive|define
name|NVM_CFG1_GLOB_SMBUS_MODE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_SMBUS_MODE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_SMBUS_MODE_100KHZ
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_SMBUS_MODE_400KHZ
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_MASK
value|0x0000F000
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_OFFSET
value|12
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_ENABLED
value|0x1
comment|/*  Maximum advertised pcie link width */
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_LINK_WIDTH_MASK
value|0x000F0000
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_LINK_WIDTH_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_LINK_WIDTH_BB_16_LANES
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_LINK_WIDTH_1_LANE
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_LINK_WIDTH_2_LANES
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_LINK_WIDTH_4_LANES
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_LINK_WIDTH_8_LANES
value|0x4
comment|/*  ASPM L1 mode */
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_L1_MODE_MASK
value|0x00300000
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_L1_MODE_OFFSET
value|20
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_L1_MODE_FORCED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_ASPM_L1_MODE_DYNAMIC_LOW_LATENCY
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_MASK
value|0x01C00000
define|#
directive|define
name|NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_OFFSET
value|22
define|#
directive|define
name|NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_EXT_I2C
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_ONLY
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_ON_CHIP_SENSOR_MODE_INT_EXT_SMBUS
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_MASK
value|0x06000000
define|#
directive|define
name|NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_OFFSET
value|25
define|#
directive|define
name|NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_DISABLE
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_INTERNAL
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_EXTERNAL
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_TEMPERATURE_MONITORING_MODE_BOTH
value|0x3
comment|/*  Set the PLDM sensor modes */
define|#
directive|define
name|NVM_CFG1_GLOB_PLDM_SENSOR_MODE_MASK
value|0x38000000
define|#
directive|define
name|NVM_CFG1_GLOB_PLDM_SENSOR_MODE_OFFSET
value|27
define|#
directive|define
name|NVM_CFG1_GLOB_PLDM_SENSOR_MODE_INTERNAL
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_PLDM_SENSOR_MODE_EXTERNAL
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_PLDM_SENSOR_MODE_BOTH
value|0x2
comment|/*  Enable VDM interface */
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_VDM_ENABLED_MASK
value|0x40000000
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_VDM_ENABLED_OFFSET
value|30
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_VDM_ENABLED_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_VDM_ENABLED_ENABLED
value|0x1
comment|/*  ROL enable */
define|#
directive|define
name|NVM_CFG1_GLOB_RESET_ON_LAN_MASK
value|0x80000000
define|#
directive|define
name|NVM_CFG1_GLOB_RESET_ON_LAN_OFFSET
value|31
define|#
directive|define
name|NVM_CFG1_GLOB_RESET_ON_LAN_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_RESET_ON_LAN_ENABLED
value|0x1
name|u32
name|f_lane_cfg1
decl_stmt|;
comment|/* 0x38 */
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE0_SWAP_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE0_SWAP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE1_SWAP_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE1_SWAP_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE2_SWAP_MASK
value|0x00000F00
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE2_SWAP_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE3_SWAP_MASK
value|0x0000F000
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE3_SWAP_OFFSET
value|12
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE0_SWAP_MASK
value|0x000F0000
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE0_SWAP_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE1_SWAP_MASK
value|0x00F00000
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE1_SWAP_OFFSET
value|20
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE2_SWAP_MASK
value|0x0F000000
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE2_SWAP_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE3_SWAP_MASK
value|0xF0000000
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE3_SWAP_OFFSET
value|28
name|u32
name|f_lane_cfg2
decl_stmt|;
comment|/* 0x3C */
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_MASK
value|0x00000001
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE0_POL_FLIP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_MASK
value|0x00000002
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE1_POL_FLIP_OFFSET
value|1
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_MASK
value|0x00000004
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE2_POL_FLIP_OFFSET
value|2
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_MASK
value|0x00000008
define|#
directive|define
name|NVM_CFG1_GLOB_RX_LANE3_POL_FLIP_OFFSET
value|3
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_MASK
value|0x00000010
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE0_POL_FLIP_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_MASK
value|0x00000020
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE1_POL_FLIP_OFFSET
value|5
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_MASK
value|0x00000040
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE2_POL_FLIP_OFFSET
value|6
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_MASK
value|0x00000080
define|#
directive|define
name|NVM_CFG1_GLOB_TX_LANE3_POL_FLIP_OFFSET
value|7
comment|/*  Control the period between two successive checks */
define|#
directive|define
name|NVM_CFG1_GLOB_TEMPERATURE_PERIOD_BETWEEN_CHECKS_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_TEMPERATURE_PERIOD_BETWEEN_CHECKS_OFFSET
value|8
comment|/*  Set shutdown temperature */
define|#
directive|define
name|NVM_CFG1_GLOB_SHUTDOWN_THRESHOLD_TEMPERATURE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_SHUTDOWN_THRESHOLD_TEMPERATURE_OFFSET
value|16
comment|/*  Set max. count for over operational temperature */
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_COUNT_OPER_THRESHOLD_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_COUNT_OPER_THRESHOLD_OFFSET
value|24
name|u32
name|mps10_preemphasis
decl_stmt|;
comment|/* 0x40 */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_PREEMP_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_PREEMP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_PREEMP_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_PREEMP_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_PREEMP_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_PREEMP_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_PREEMP_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_PREEMP_OFFSET
value|24
name|u32
name|mps10_driver_current
decl_stmt|;
comment|/* 0x44 */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_AMP_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_AMP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_AMP_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_AMP_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_AMP_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_AMP_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_AMP_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_AMP_OFFSET
value|24
name|u32
name|mps25_preemphasis
decl_stmt|;
comment|/* 0x48 */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_PREEMP_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_PREEMP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_PREEMP_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_PREEMP_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_PREEMP_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_PREEMP_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_PREEMP_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_PREEMP_OFFSET
value|24
name|u32
name|mps25_driver_current
decl_stmt|;
comment|/* 0x4C */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_AMP_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_AMP_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_AMP_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_AMP_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_AMP_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_AMP_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_AMP_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_AMP_OFFSET
value|24
name|u32
name|pci_id
decl_stmt|;
comment|/* 0x50 */
define|#
directive|define
name|NVM_CFG1_GLOB_VENDOR_ID_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_GLOB_VENDOR_ID_OFFSET
value|0
comment|/*  Set caution temperature */
define|#
directive|define
name|NVM_CFG1_GLOB_CAUTION_THRESHOLD_TEMPERATURE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_CAUTION_THRESHOLD_TEMPERATURE_OFFSET
value|16
comment|/*  Set external thermal sensor I2C address */
define|#
directive|define
name|NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ADDRESS_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_EXTERNAL_THERMAL_SENSOR_ADDRESS_OFFSET
value|24
name|u32
name|pci_subsys_id
decl_stmt|;
comment|/* 0x54 */
define|#
directive|define
name|NVM_CFG1_GLOB_SUBSYSTEM_VENDOR_ID_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_GLOB_SUBSYSTEM_VENDOR_ID_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_SUBSYSTEM_DEVICE_ID_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_GLOB_SUBSYSTEM_DEVICE_ID_OFFSET
value|16
name|u32
name|bar
decl_stmt|;
comment|/* 0x58 */
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_2K
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_4K
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_8K
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_16K
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_32K
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_64K
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_128K
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_256K
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_512K
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_1M
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_2M
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_4M
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_8M
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_16M
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_EXPANSION_ROM_SIZE_32M
value|0xF
comment|/*  BB VF BAR2 size */
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_4K
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_8K
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_16K
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_32K
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_64K
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_128K
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_256K
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_512K
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_1M
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_2M
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_4M
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_8M
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_16M
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_32M
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_VF_PCI_BAR2_SIZE_64M
value|0xF
comment|/*  BB BAR2 size (global) */
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_MASK
value|0x00000F00
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_64K
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_128K
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_256K
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_512K
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_1M
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_2M
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_4M
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_8M
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_16M
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_32M
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_64M
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_128M
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_256M
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_512M
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_SIZE_1G
value|0xF
comment|/*  Set the duration, in seconds, fan failure signal should be           sampled */
define|#
directive|define
name|NVM_CFG1_GLOB_FAN_FAILURE_DURATION_MASK
value|0x0000F000
define|#
directive|define
name|NVM_CFG1_GLOB_FAN_FAILURE_DURATION_OFFSET
value|12
comment|/*  This field defines the board total budget  for bar2 when disabled           the regular bar size is used. */
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_64K
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_128K
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_256K
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_512K
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_1M
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_2M
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_4M
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_8M
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_16M
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_32M
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_64M
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_128M
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_256M
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_512M
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_BAR2_TOTAL_BUDGET_1G
value|0xF
comment|/*  Enable/Disable Crash dump triggers */
define|#
directive|define
name|NVM_CFG1_GLOB_CRASH_DUMP_TRIGGER_ENABLE_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_CRASH_DUMP_TRIGGER_ENABLE_OFFSET
value|24
name|u32
name|mps10_txfir_main
decl_stmt|;
comment|/* 0x5C */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_OFFSET
value|24
name|u32
name|mps10_txfir_post
decl_stmt|;
comment|/* 0x60 */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_TXFIR_POST_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_TXFIR_POST_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_TXFIR_POST_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_TXFIR_POST_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_TXFIR_POST_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_TXFIR_POST_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_TXFIR_POST_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_TXFIR_POST_OFFSET
value|24
name|u32
name|mps25_txfir_main
decl_stmt|;
comment|/* 0x64 */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_TXFIR_MAIN_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_TXFIR_MAIN_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_TXFIR_MAIN_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_TXFIR_MAIN_OFFSET
value|24
name|u32
name|mps25_txfir_post
decl_stmt|;
comment|/* 0x68 */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_TXFIR_POST_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_TXFIR_POST_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_TXFIR_POST_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_TXFIR_POST_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_TXFIR_POST_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_TXFIR_POST_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_TXFIR_POST_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_TXFIR_POST_OFFSET
value|24
name|u32
name|manufacture_ver
decl_stmt|;
comment|/* 0x6C */
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF0_VER_MASK
value|0x0000003F
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF0_VER_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF1_VER_MASK
value|0x00000FC0
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF1_VER_OFFSET
value|6
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF2_VER_MASK
value|0x0003F000
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF2_VER_OFFSET
value|12
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF3_VER_MASK
value|0x00FC0000
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF3_VER_OFFSET
value|18
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF4_VER_MASK
value|0x3F000000
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF4_VER_OFFSET
value|24
comment|/*  Select package id method */
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_MASK
value|0x40000000
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_OFFSET
value|30
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_NVRAM
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_NCSI_PACKAGE_ID_IO_IO_PINS
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_RECOVERY_MODE_MASK
value|0x80000000
define|#
directive|define
name|NVM_CFG1_GLOB_RECOVERY_MODE_OFFSET
value|31
define|#
directive|define
name|NVM_CFG1_GLOB_RECOVERY_MODE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_RECOVERY_MODE_ENABLED
value|0x1
name|u32
name|manufacture_time
decl_stmt|;
comment|/* 0x70 */
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF0_TIME_MASK
value|0x0000003F
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF0_TIME_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF1_TIME_MASK
value|0x00000FC0
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF1_TIME_OFFSET
value|6
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF2_TIME_MASK
value|0x0003F000
define|#
directive|define
name|NVM_CFG1_GLOB_MANUF2_TIME_OFFSET
value|12
comment|/*  Max MSIX for Ethernet in default mode */
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_MSIX_MASK
value|0x03FC0000
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_MSIX_OFFSET
value|18
comment|/*  PF Mapping */
define|#
directive|define
name|NVM_CFG1_GLOB_PF_MAPPING_MASK
value|0x0C000000
define|#
directive|define
name|NVM_CFG1_GLOB_PF_MAPPING_OFFSET
value|26
define|#
directive|define
name|NVM_CFG1_GLOB_PF_MAPPING_CONTINUOUS
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_PF_MAPPING_FIXED
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_MASK
value|0x30000000
define|#
directive|define
name|NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_OFFSET
value|28
define|#
directive|define
name|NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_VOLTAGE_REGULATOR_TYPE_TI
value|0x1
name|u32
name|led_global_settings
decl_stmt|;
comment|/* 0x74 */
define|#
directive|define
name|NVM_CFG1_GLOB_LED_SWAP_0_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_GLOB_LED_SWAP_0_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LED_SWAP_1_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_GLOB_LED_SWAP_1_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_GLOB_LED_SWAP_2_MASK
value|0x00000F00
define|#
directive|define
name|NVM_CFG1_GLOB_LED_SWAP_2_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LED_SWAP_3_MASK
value|0x0000F000
define|#
directive|define
name|NVM_CFG1_GLOB_LED_SWAP_3_OFFSET
value|12
comment|/*  Max. continues operating temperature */
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_CONT_OPERATING_TEMP_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_MAX_CONT_OPERATING_TEMP_OFFSET
value|16
comment|/*  GPIO which triggers run-time port swap according to the map           specified in option 205 */
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT_SWAP_GPIO_GPIO31
value|0x20
name|u32
name|generic_cont1
decl_stmt|;
comment|/* 0x78 */
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_DAC_CODE_MASK
value|0x000003FF
define|#
directive|define
name|NVM_CFG1_GLOB_AVS_DAC_CODE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_SWAP_MASK
value|0x00000C00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_SWAP_OFFSET
value|10
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_SWAP_MASK
value|0x00003000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_SWAP_OFFSET
value|12
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_SWAP_MASK
value|0x0000C000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_SWAP_OFFSET
value|14
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_SWAP_MASK
value|0x00030000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_SWAP_OFFSET
value|16
comment|/*  Enable option 195 - Overriding the PCIe Preset value */
define|#
directive|define
name|NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_MASK
value|0x00040000
define|#
directive|define
name|NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_OFFSET
value|18
define|#
directive|define
name|NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_OVERRIDE_PCIE_PRESET_EQUAL_ENABLED
value|0x1
comment|/*  PCIe Preset value - applies only if option 194 is enabled */
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_PRESET_VALUE_MASK
value|0x00780000
define|#
directive|define
name|NVM_CFG1_GLOB_PCIE_PRESET_VALUE_OFFSET
value|19
comment|/*  Port mapping to be used when the run-time GPIO for port-swap is           defined and set. */
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT0_SWAP_MAP_MASK
value|0x01800000
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT0_SWAP_MAP_OFFSET
value|23
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT1_SWAP_MAP_MASK
value|0x06000000
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT1_SWAP_MAP_OFFSET
value|25
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT2_SWAP_MAP_MASK
value|0x18000000
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT2_SWAP_MAP_OFFSET
value|27
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT3_SWAP_MAP_MASK
value|0x60000000
define|#
directive|define
name|NVM_CFG1_GLOB_RUNTIME_PORT3_SWAP_MAP_OFFSET
value|29
name|u32
name|mbi_version
decl_stmt|;
comment|/* 0x7C */
define|#
directive|define
name|NVM_CFG1_GLOB_MBI_VERSION_0_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_MBI_VERSION_0_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_MBI_VERSION_1_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_MBI_VERSION_1_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_MBI_VERSION_2_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_MBI_VERSION_2_OFFSET
value|16
comment|/*  If set to other than NA, 0 - Normal operation, 1 - Thermal event           occurred */
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_EVENT_GPIO_GPIO31
value|0x20
name|u32
name|mbi_date
decl_stmt|;
comment|/* 0x80 */
name|u32
name|misc_sig
decl_stmt|;
comment|/* 0x84 */
comment|/*  Define the GPIO mapping to switch i2c mux */
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_0_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_0_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_1_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO_1_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_MUX_SEL_GPIO__GPIO31
value|0x20
comment|/*  Interrupt signal used for SMBus/I2C management interface                     0 = Interrupt event occurred           1 = Normal            */
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_I2C_INTERRUPT_GPIO_GPIO31
value|0x20
comment|/*  Set aLOM FAN on GPIO */
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_GPIO_GPIO31
value|0x20
name|u32
name|device_capabilities
decl_stmt|;
comment|/* 0x88 */
define|#
directive|define
name|NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ETHERNET
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_DEVICE_CAPABILITIES_FCOE
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ISCSI
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ROCE
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_DEVICE_CAPABILITIES_IWARP
value|0x10
name|u32
name|power_dissipated
decl_stmt|;
comment|/* 0x8C */
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_DIS_D0_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_DIS_D0_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_DIS_D1_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_DIS_D1_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_DIS_D2_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_DIS_D2_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_DIS_D3_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_DIS_D3_OFFSET
value|24
name|u32
name|power_consumed
decl_stmt|;
comment|/* 0x90 */
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_CONS_D0_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_CONS_D0_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_CONS_D1_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_CONS_D1_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_CONS_D2_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_CONS_D2_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_CONS_D3_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_POWER_CONS_D3_OFFSET
value|24
name|u32
name|efi_version
decl_stmt|;
comment|/* 0x94 */
name|u32
name|multi_network_modes_capability
decl_stmt|;
comment|/* 0x98 */
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_4X10G
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_1X25G
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X25G
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_4X25G
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_1X40G
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X40G
value|0x20
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X50G
value|0x40
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_BB_1X100G
value|0x80
define|#
directive|define
name|NVM_CFG1_GLOB_MULTI_NETWORK_MODES_CAPABILITY_2X10G
value|0x100
name|u32
name|nvm_cfg_version
decl_stmt|;
comment|/* 0x9C */
name|u32
name|nvm_cfg_new_option_seq
decl_stmt|;
comment|/* 0xA0 */
name|u32
name|nvm_cfg_removed_option_seq
decl_stmt|;
comment|/* 0xA4 */
name|u32
name|nvm_cfg_updated_value_seq
decl_stmt|;
comment|/* 0xA8 */
name|u32
name|extended_serial_number
index|[
literal|8
index|]
decl_stmt|;
comment|/* 0xAC */
name|u32
name|oem1_number
index|[
literal|8
index|]
decl_stmt|;
comment|/* 0xCC */
name|u32
name|oem2_number
index|[
literal|8
index|]
decl_stmt|;
comment|/* 0xEC */
name|u32
name|mps25_active_txfir_pre
decl_stmt|;
comment|/* 0x10C */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_ACT_TXFIR_PRE_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_ACT_TXFIR_PRE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_ACT_TXFIR_PRE_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_ACT_TXFIR_PRE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_ACT_TXFIR_PRE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_ACT_TXFIR_PRE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_ACT_TXFIR_PRE_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_ACT_TXFIR_PRE_OFFSET
value|24
name|u32
name|mps25_active_txfir_main
decl_stmt|;
comment|/* 0x110 */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_ACT_TXFIR_MAIN_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_ACT_TXFIR_MAIN_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_ACT_TXFIR_MAIN_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_ACT_TXFIR_MAIN_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_ACT_TXFIR_MAIN_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_ACT_TXFIR_MAIN_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_ACT_TXFIR_MAIN_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_ACT_TXFIR_MAIN_OFFSET
value|24
name|u32
name|mps25_active_txfir_post
decl_stmt|;
comment|/* 0x114 */
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_ACT_TXFIR_POST_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_LANE0_ACT_TXFIR_POST_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_ACT_TXFIR_POST_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_LANE1_ACT_TXFIR_POST_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_ACT_TXFIR_POST_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE2_ACT_TXFIR_POST_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_ACT_TXFIR_POST_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_LANE3_ACT_TXFIR_POST_OFFSET
value|24
name|u32
name|features
decl_stmt|;
comment|/* 0x118 */
comment|/*  Set the Aux Fan on temperature  */
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_VALUE_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_ALOM_FAN_ON_AUX_VALUE_OFFSET
value|0
comment|/*  Set NC-SI package ID */
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_SLOT_ID_GPIO_GPIO31
value|0x20
comment|/*  PMBUS Clock GPIO */
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SCL_GPIO_GPIO31
value|0x20
comment|/*  PMBUS Data GPIO */
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_PMBUS_SDA_GPIO_GPIO31
value|0x20
name|u32
name|tx_rx_eq_25g_hlpc
decl_stmt|;
comment|/* 0x11C */
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_HLPC_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_HLPC_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_HLPC_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_HLPC_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_HLPC_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_HLPC_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_HLPC_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_HLPC_OFFSET
value|24
name|u32
name|tx_rx_eq_25g_llpc
decl_stmt|;
comment|/* 0x120 */
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_LLPC_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_LLPC_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_LLPC_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_LLPC_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_LLPC_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_LLPC_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_LLPC_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_LLPC_OFFSET
value|24
name|u32
name|tx_rx_eq_25g_ac
decl_stmt|;
comment|/* 0x124 */
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_AC_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_AC_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_AC_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_AC_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_AC_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_AC_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_AC_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_AC_OFFSET
value|24
name|u32
name|tx_rx_eq_10g_pc
decl_stmt|;
comment|/* 0x128 */
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_PC_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_PC_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_PC_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_PC_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_PC_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_PC_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_PC_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_PC_OFFSET
value|24
name|u32
name|tx_rx_eq_10g_ac
decl_stmt|;
comment|/* 0x12C */
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_AC_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_AC_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_AC_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_AC_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_AC_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_AC_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_AC_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_AC_OFFSET
value|24
name|u32
name|tx_rx_eq_1g
decl_stmt|;
comment|/* 0x130 */
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_1G_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_1G_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_1G_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_1G_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_1G_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_1G_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_1G_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_1G_OFFSET
value|24
name|u32
name|tx_rx_eq_25g_bt
decl_stmt|;
comment|/* 0x134 */
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_BT_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_25G_BT_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_BT_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_25G_BT_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_BT_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_25G_BT_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_BT_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_25G_BT_OFFSET
value|24
name|u32
name|tx_rx_eq_10g_bt
decl_stmt|;
comment|/* 0x138 */
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_BT_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX0_RX_TX_EQ_10G_BT_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_BT_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX1_RX_TX_EQ_10G_BT_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_BT_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX2_RX_TX_EQ_10G_BT_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_BT_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_GLOB_INDEX3_RX_TX_EQ_10G_BT_OFFSET
value|24
name|u32
name|generic_cont4
decl_stmt|;
comment|/* 0x13C */
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_GLOB_THERMAL_ALARM_GPIO_GPIO31
value|0x20
name|u32
name|preboot_debug_mode_std
decl_stmt|;
comment|/* 0x140 */
name|u32
name|preboot_debug_mode_ext
decl_stmt|;
comment|/* 0x144 */
name|u32
name|reserved
index|[
literal|56
index|]
decl_stmt|;
comment|/* 0x148 */
block|}
struct|;
end_struct

begin_struct
struct|struct
name|nvm_cfg1_path
block|{
name|u32
name|reserved
index|[
literal|1
index|]
decl_stmt|;
comment|/* 0x0 */
block|}
struct|;
end_struct

begin_struct
struct|struct
name|nvm_cfg1_port
block|{
name|u32
name|reserved__m_relocated_to_option_123
decl_stmt|;
comment|/* 0x0 */
name|u32
name|reserved__m_relocated_to_option_124
decl_stmt|;
comment|/* 0x4 */
name|u32
name|generic_cont0
decl_stmt|;
comment|/* 0x8 */
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_MAC1
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY1
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY2
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY3
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_MAC2
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY4
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY5
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY6
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_MAC3
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY7
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY8
value|0xA
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY9
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_MAC4
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY10
value|0xD
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY11
value|0xE
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_PHY12
value|0xF
define|#
directive|define
name|NVM_CFG1_PORT_LED_MODE_BREAKOUT
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_ROCE_PRIORITY_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_ROCE_PRIORITY_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_DCBX_MODE_MASK
value|0x000F0000
define|#
directive|define
name|NVM_CFG1_PORT_DCBX_MODE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_DCBX_MODE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_DCBX_MODE_IEEE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_DCBX_MODE_CEE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_DCBX_MODE_DYNAMIC
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_MASK
value|0x00F00000
define|#
directive|define
name|NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_OFFSET
value|20
define|#
directive|define
name|NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ETHERNET
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_FCOE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ISCSI
value|0x4
comment|/*  GPIO for HW reset the PHY. In case it is the same for all ports,           need to set same value for all ports */
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_PORT_EXT_PHY_RESET_GPIO31
value|0x20
name|u32
name|pcie_cfg
decl_stmt|;
comment|/* 0xC */
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED15_MASK
value|0x00000007
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED15_OFFSET
value|0
name|u32
name|features
decl_stmt|;
comment|/* 0x10 */
define|#
directive|define
name|NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_MASK
value|0x00000001
define|#
directive|define
name|NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_ENABLE_WOL_ON_ACPI_PATTERN_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MAGIC_PACKET_WOL_MASK
value|0x00000002
define|#
directive|define
name|NVM_CFG1_PORT_MAGIC_PACKET_WOL_OFFSET
value|1
define|#
directive|define
name|NVM_CFG1_PORT_MAGIC_PACKET_WOL_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MAGIC_PACKET_WOL_ENABLED
value|0x1
name|u32
name|speed_cap_mask
decl_stmt|;
comment|/* 0x14 */
define|#
directive|define
name|NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
define|#
directive|define
name|NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MFW_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
name|u32
name|link_settings
decl_stmt|;
comment|/* 0x18 */
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_DRV_LINK_SPEED_BB_100G
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_DRV_FLOW_CONTROL_MASK
value|0x00000070
define|#
directive|define
name|NVM_CFG1_PORT_DRV_FLOW_CONTROL_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_PORT_DRV_FLOW_CONTROL_AUTONEG
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_DRV_FLOW_CONTROL_RX
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_DRV_FLOW_CONTROL_TX
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_MASK
value|0x00000780
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_OFFSET
value|7
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MFW_LINK_SPEED_BB_100G
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_MFW_FLOW_CONTROL_MASK
value|0x00003800
define|#
directive|define
name|NVM_CFG1_PORT_MFW_FLOW_CONTROL_OFFSET
value|11
define|#
directive|define
name|NVM_CFG1_PORT_MFW_FLOW_CONTROL_AUTONEG
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MFW_FLOW_CONTROL_RX
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MFW_FLOW_CONTROL_TX
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_MASK
value|0x00004000
define|#
directive|define
name|NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_OFFSET
value|14
define|#
directive|define
name|NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_OPTIC_MODULE_VENDOR_ENFORCEMENT_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_AN_25G_50G_OUI_MASK
value|0x00018000
define|#
directive|define
name|NVM_CFG1_PORT_AN_25G_50G_OUI_OFFSET
value|15
define|#
directive|define
name|NVM_CFG1_PORT_AN_25G_50G_OUI_CONSORTIUM
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_AN_25G_50G_OUI_BAM
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_FEC_FORCE_MODE_MASK
value|0x000E0000
define|#
directive|define
name|NVM_CFG1_PORT_FEC_FORCE_MODE_OFFSET
value|17
define|#
directive|define
name|NVM_CFG1_PORT_FEC_FORCE_MODE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_FEC_FORCE_MODE_FIRECODE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_FEC_FORCE_MODE_RS
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_FEC_FORCE_MODE_AUTO
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_MASK
value|0x00700000
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_OFFSET
value|20
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_10G_FIRECODE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_25G_FIRECODE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_10G_AND_25G_FIRECODE
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_25G_RS
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_25G_FIRECODE_AND_RS
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_FEC_AN_MODE_ALL
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_SMARTLINQ_MODE_MASK
value|0x00800000
define|#
directive|define
name|NVM_CFG1_PORT_SMARTLINQ_MODE_OFFSET
value|23
define|#
directive|define
name|NVM_CFG1_PORT_SMARTLINQ_MODE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_SMARTLINQ_MODE_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_MASK
value|0x01000000
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_WAS_MFW_SMARTLINQ_ENABLED
value|0x1
name|u32
name|phy_cfg
decl_stmt|;
comment|/* 0x1C */
define|#
directive|define
name|NVM_CFG1_PORT_OPTIONAL_LINK_MODES_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_OPTIONAL_LINK_MODES_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_OPTIONAL_LINK_MODES_HIGIG
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_OPTIONAL_LINK_MODES_SCRAMBLER
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_OPTIONAL_LINK_MODES_FIBER
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_OPTIONAL_LINK_MODES_DISABLE_CL72_AN
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_OPTIONAL_LINK_MODES_DISABLE_FEC_AN
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_BYPASS
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_KR4
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_XFI
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_SFI
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_1000X
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_SGMII
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_XLAUI
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_XLPPI
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_CAUI
value|0x21
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_CPPI
value|0x22
define|#
directive|define
name|NVM_CFG1_PORT_SERDES_NET_INTERFACE_25GAUI
value|0x31
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_CL73
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_CL37
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_CL73_BAM
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_BB_CL37_BAM
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_BB_HPAM
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_AN_MODE_BB_SGMII
value|0x6
name|u32
name|mgmt_traffic
decl_stmt|;
comment|/* 0x20 */
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED61_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED61_OFFSET
value|0
name|u32
name|ext_phy
decl_stmt|;
comment|/* 0x24 */
define|#
directive|define
name|NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_EXTERNAL_PHY_TYPE_BCM8485X
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_EXTERNAL_PHY_ADDRESS_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_EXTERNAL_PHY_ADDRESS_OFFSET
value|8
comment|/*  EEE power saving mode */
define|#
directive|define
name|NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_BALANCED
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_AGGRESSIVE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_LOW_LATENCY
value|0x3
name|u32
name|mba_cfg1
decl_stmt|;
comment|/* 0x28 */
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_OPROM_MASK
value|0x00000001
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_OPROM_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_OPROM_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_OPROM_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_TYPE_MASK
value|0x00000006
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_TYPE_OFFSET
value|1
define|#
directive|define
name|NVM_CFG1_PORT_MBA_DELAY_TIME_MASK
value|0x00000078
define|#
directive|define
name|NVM_CFG1_PORT_MBA_DELAY_TIME_OFFSET
value|3
define|#
directive|define
name|NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_MASK
value|0x00000080
define|#
directive|define
name|NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_OFFSET
value|7
define|#
directive|define
name|NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_CTRL_S
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MBA_SETUP_HOT_KEY_CTRL_B
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_MASK
value|0x00000100
define|#
directive|define
name|NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MBA_HIDE_SETUP_PROMPT_ENABLED
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED5_MASK
value|0x0001FE00
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED5_OFFSET
value|9
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_MASK
value|0x001E0000
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_OFFSET
value|17
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_SPEED_BB_100G
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_RETRY_COUNT_MASK
value|0x00E00000
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED__M_MBA_BOOT_RETRY_COUNT_OFFSET
value|21
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_MASK
value|0x01000000
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_OFFSET
value|24
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_WAS_PREBOOT_SMARTLINQ_ENABLED
value|0x1
name|u32
name|mba_cfg2
decl_stmt|;
comment|/* 0x2C */
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED65_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED65_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED66_MASK
value|0x00010000
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED66_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_UP_DELAY_MASK
value|0x01FE0000
define|#
directive|define
name|NVM_CFG1_PORT_PREBOOT_LINK_UP_DELAY_OFFSET
value|17
name|u32
name|vf_cfg
decl_stmt|;
comment|/* 0x30 */
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED8_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED8_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED6_MASK
value|0x000F0000
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED6_OFFSET
value|16
name|struct
name|nvm_cfg_mac_address
name|lldp_mac_address
decl_stmt|;
comment|/* 0x34 */
name|u32
name|led_port_settings
decl_stmt|;
comment|/* 0x3C */
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD_0_SEL_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD_0_SEL_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD_1_SEL_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD_1_SEL_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD_2_SEL_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD_2_SEL_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_40G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_AH_50G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_LANE_LED_SPD__SEL_BB_100G
value|0x40
name|u32
name|transceiver_00
decl_stmt|;
comment|/* 0x40 */
comment|/*  Define for mapping of transceiver signal module absent */
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_PORT_TRANS_MODULE_ABS_GPIO31
value|0x20
comment|/*  Define the GPIO mux settings  to switch i2c mux to this port */
define|#
directive|define
name|NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_0_MASK
value|0x00000F00
define|#
directive|define
name|NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_0_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_1_MASK
value|0x0000F000
define|#
directive|define
name|NVM_CFG1_PORT_I2C_MUX_SEL_VALUE_1_OFFSET
value|12
name|u32
name|device_ids
decl_stmt|;
comment|/* 0x44 */
define|#
directive|define
name|NVM_CFG1_PORT_ETH_DID_SUFFIX_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_PORT_ETH_DID_SUFFIX_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_FCOE_DID_SUFFIX_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_FCOE_DID_SUFFIX_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_ISCSI_DID_SUFFIX_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_ISCSI_DID_SUFFIX_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_DID_SUFFIX_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_PORT_RESERVED_DID_SUFFIX_OFFSET
value|24
name|u32
name|board_cfg
decl_stmt|;
comment|/* 0x48 */
comment|/*  This field defines the board technology           (backpane,transceiver,external PHY) */
define|#
directive|define
name|NVM_CFG1_PORT_PORT_TYPE_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_PORT_PORT_TYPE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_PORT_TYPE_UNDEFINED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_PORT_TYPE_MODULE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_PORT_TYPE_BACKPLANE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_PORT_TYPE_EXT_PHY
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_PORT_TYPE_MODULE_SLAVE
value|0x4
comment|/*  This field defines the GPIO mapped to tx_disable signal in SFP */
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_NA
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO0
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO1
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO3
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO4
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO5
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO6
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO7
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO8
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO9
value|0xA
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO10
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO11
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO12
value|0xD
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO13
value|0xE
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO14
value|0xF
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO15
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO16
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO17
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO18
value|0x13
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO19
value|0x14
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO20
value|0x15
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO21
value|0x16
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO22
value|0x17
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO23
value|0x18
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO24
value|0x19
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO25
value|0x1A
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO26
value|0x1B
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO27
value|0x1C
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO28
value|0x1D
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO29
value|0x1E
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO30
value|0x1F
define|#
directive|define
name|NVM_CFG1_PORT_TX_DISABLE_GPIO31
value|0x20
name|u32
name|mnm_10g_cap
decl_stmt|;
comment|/* 0x4C */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
name|u32
name|mnm_10g_ctrl
decl_stmt|;
comment|/* 0x50 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_DRV_LINK_SPEED_BB_100G
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_MFW_LINK_SPEED_BB_100G
value|0x7
comment|/*  This field defines the board technology           (backpane,transceiver,external PHY) */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_PORT_TYPE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_PORT_TYPE_UNDEFINED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MODULE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_PORT_TYPE_BACKPLANE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_PORT_TYPE_EXT_PHY
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_PORT_TYPE_MODULE_SLAVE
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_BYPASS
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_KR4
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XFI
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_SFI
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_1000X
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_SGMII
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XLAUI
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_XLPPI
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_CAUI
value|0x21
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_CPPI
value|0x22
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_SERDES_NET_INTERFACE_25GAUI
value|0x31
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_ETH_DID_SUFFIX_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_ETH_DID_SUFFIX_OFFSET
value|24
name|u32
name|mnm_10g_misc
decl_stmt|;
comment|/* 0x54 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_MASK
value|0x00000007
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_FIRECODE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_RS
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_10G_FEC_FORCE_MODE_AUTO
value|0x7
name|u32
name|mnm_25g_cap
decl_stmt|;
comment|/* 0x58 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
name|u32
name|mnm_25g_ctrl
decl_stmt|;
comment|/* 0x5C */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_DRV_LINK_SPEED_BB_100G
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_MFW_LINK_SPEED_BB_100G
value|0x7
comment|/*  This field defines the board technology           (backpane,transceiver,external PHY) */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_PORT_TYPE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_PORT_TYPE_UNDEFINED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MODULE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_PORT_TYPE_BACKPLANE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_PORT_TYPE_EXT_PHY
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_PORT_TYPE_MODULE_SLAVE
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_BYPASS
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_KR4
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XFI
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_SFI
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_1000X
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_SGMII
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XLAUI
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_XLPPI
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_CAUI
value|0x21
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_CPPI
value|0x22
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_SERDES_NET_INTERFACE_25GAUI
value|0x31
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_ETH_DID_SUFFIX_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_ETH_DID_SUFFIX_OFFSET
value|24
name|u32
name|mnm_25g_misc
decl_stmt|;
comment|/* 0x60 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_MASK
value|0x00000007
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_FIRECODE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_RS
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_25G_FEC_FORCE_MODE_AUTO
value|0x7
name|u32
name|mnm_40g_cap
decl_stmt|;
comment|/* 0x64 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
name|u32
name|mnm_40g_ctrl
decl_stmt|;
comment|/* 0x68 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_DRV_LINK_SPEED_BB_100G
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_MFW_LINK_SPEED_BB_100G
value|0x7
comment|/*  This field defines the board technology           (backpane,transceiver,external PHY) */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_PORT_TYPE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_PORT_TYPE_UNDEFINED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MODULE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_PORT_TYPE_BACKPLANE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_PORT_TYPE_EXT_PHY
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_PORT_TYPE_MODULE_SLAVE
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_BYPASS
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_KR4
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XFI
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_SFI
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_1000X
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_SGMII
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XLAUI
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_XLPPI
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_CAUI
value|0x21
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_CPPI
value|0x22
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_SERDES_NET_INTERFACE_25GAUI
value|0x31
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_ETH_DID_SUFFIX_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_ETH_DID_SUFFIX_OFFSET
value|24
name|u32
name|mnm_40g_misc
decl_stmt|;
comment|/* 0x6C */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_MASK
value|0x00000007
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_FIRECODE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_RS
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_40G_FEC_FORCE_MODE_AUTO
value|0x7
name|u32
name|mnm_50g_cap
decl_stmt|;
comment|/* 0x70 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_SPEED_CAPABILITY_MASK_BB_100G
value|0x40
name|u32
name|mnm_50g_ctrl
decl_stmt|;
comment|/* 0x74 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_DRV_LINK_SPEED_BB_100G
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_MFW_LINK_SPEED_BB_100G
value|0x7
comment|/*  This field defines the board technology           (backpane,transceiver,external PHY) */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_PORT_TYPE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_PORT_TYPE_UNDEFINED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MODULE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_PORT_TYPE_BACKPLANE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_PORT_TYPE_EXT_PHY
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_PORT_TYPE_MODULE_SLAVE
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_BYPASS
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_KR4
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XFI
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_SFI
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_1000X
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_SGMII
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XLAUI
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_XLPPI
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_CAUI
value|0x21
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_CPPI
value|0x22
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_SERDES_NET_INTERFACE_25GAUI
value|0x31
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_ETH_DID_SUFFIX_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_ETH_DID_SUFFIX_OFFSET
value|24
name|u32
name|mnm_50g_misc
decl_stmt|;
comment|/* 0x78 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_MASK
value|0x00000007
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_FIRECODE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_RS
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_50G_FEC_FORCE_MODE_AUTO
value|0x7
name|u32
name|mnm_100g_cap
decl_stmt|;
comment|/* 0x7C */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_SPEED_CAP_MASK_BB_100G
value|0x40
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_25G
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_40G
value|0x10
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_50G
value|0x20
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_SPEED_CAP_MASK_BB_100G
value|0x40
name|u32
name|mnm_100g_ctrl
decl_stmt|;
comment|/* 0x80 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_MASK
value|0x0000000F
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_DRV_LINK_SPEED_BB_100G
value|0x7
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_MASK
value|0x000000F0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_OFFSET
value|4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_AUTONEG
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_1G
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_10G
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_25G
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_40G
value|0x5
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_50G
value|0x6
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_MFW_LINK_SPEED_BB_100G
value|0x7
comment|/*  This field defines the board technology           (backpane,transceiver,external PHY) */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_PORT_TYPE_OFFSET
value|8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_PORT_TYPE_UNDEFINED
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MODULE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_PORT_TYPE_BACKPLANE
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_PORT_TYPE_EXT_PHY
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_PORT_TYPE_MODULE_SLAVE
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_MASK
value|0x00FF0000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_BYPASS
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR2
value|0x3
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_KR4
value|0x4
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XFI
value|0x8
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_SFI
value|0x9
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_1000X
value|0xB
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_SGMII
value|0xC
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XLAUI
value|0x11
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_XLPPI
value|0x12
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_CAUI
value|0x21
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_CPPI
value|0x22
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_SERDES_NET_INTERFACE_25GAUI
value|0x31
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_ETH_DID_SUFFIX_MASK
value|0xFF000000
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_ETH_DID_SUFFIX_OFFSET
value|24
name|u32
name|mnm_100g_misc
decl_stmt|;
comment|/* 0x84 */
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_MASK
value|0x00000007
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_FIRECODE
value|0x1
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_RS
value|0x2
define|#
directive|define
name|NVM_CFG1_PORT_MNM_100G_FEC_FORCE_MODE_AUTO
value|0x7
name|u32
name|temperature
decl_stmt|;
comment|/* 0x88 */
define|#
directive|define
name|NVM_CFG1_PORT_PHY_MODULE_DEAD_TEMP_TH_MASK
value|0x000000FF
define|#
directive|define
name|NVM_CFG1_PORT_PHY_MODULE_DEAD_TEMP_TH_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_PORT_PHY_MODULE_ALOM_FAN_ON_TEMP_TH_MASK
value|0x0000FF00
define|#
directive|define
name|NVM_CFG1_PORT_PHY_MODULE_ALOM_FAN_ON_TEMP_TH_OFFSET
value|8
name|u32
name|reserved
index|[
literal|115
index|]
decl_stmt|;
comment|/* 0x8C */
block|}
struct|;
end_struct

begin_struct
struct|struct
name|nvm_cfg1_func
block|{
name|struct
name|nvm_cfg_mac_address
name|mac_address
decl_stmt|;
comment|/* 0x0 */
name|u32
name|rsrv1
decl_stmt|;
comment|/* 0x8 */
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED1_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED1_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED2_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED2_OFFSET
value|16
name|u32
name|rsrv2
decl_stmt|;
comment|/* 0xC */
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED3_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED3_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED4_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED4_OFFSET
value|16
name|u32
name|device_id
decl_stmt|;
comment|/* 0x10 */
define|#
directive|define
name|NVM_CFG1_FUNC_MF_VENDOR_DEVICE_ID_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_FUNC_MF_VENDOR_DEVICE_ID_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED77_MASK
value|0xFFFF0000
define|#
directive|define
name|NVM_CFG1_FUNC_RESERVED77_OFFSET
value|16
name|u32
name|cmn_cfg
decl_stmt|;
comment|/* 0x14 */
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_MASK
value|0x00000007
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_PXE
value|0x0
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_ISCSI_BOOT
value|0x3
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_FCOE_BOOT
value|0x4
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_BOOT_PROTOCOL_NONE
value|0x7
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_DEVICE_ID_MASK
value|0x0007FFF8
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_DEVICE_ID_OFFSET
value|3
define|#
directive|define
name|NVM_CFG1_FUNC_PERSONALITY_MASK
value|0x00780000
define|#
directive|define
name|NVM_CFG1_FUNC_PERSONALITY_OFFSET
value|19
define|#
directive|define
name|NVM_CFG1_FUNC_PERSONALITY_ETHERNET
value|0x0
define|#
directive|define
name|NVM_CFG1_FUNC_PERSONALITY_ISCSI
value|0x1
define|#
directive|define
name|NVM_CFG1_FUNC_PERSONALITY_FCOE
value|0x2
define|#
directive|define
name|NVM_CFG1_FUNC_PERSONALITY_ROCE
value|0x3
define|#
directive|define
name|NVM_CFG1_FUNC_BANDWIDTH_WEIGHT_MASK
value|0x7F800000
define|#
directive|define
name|NVM_CFG1_FUNC_BANDWIDTH_WEIGHT_OFFSET
value|23
define|#
directive|define
name|NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_MASK
value|0x80000000
define|#
directive|define
name|NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_OFFSET
value|31
define|#
directive|define
name|NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_FUNC_PAUSE_ON_HOST_RING_ENABLED
value|0x1
name|u32
name|pci_cfg
decl_stmt|;
comment|/* 0x18 */
define|#
directive|define
name|NVM_CFG1_FUNC_NUMBER_OF_VFS_PER_PF_MASK
value|0x0000007F
define|#
directive|define
name|NVM_CFG1_FUNC_NUMBER_OF_VFS_PER_PF_OFFSET
value|0
comment|/*  AH VF BAR2 size */
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_MASK
value|0x00003F80
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_OFFSET
value|7
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_4K
value|0x1
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_8K
value|0x2
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_16K
value|0x3
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_32K
value|0x4
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_64K
value|0x5
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_128K
value|0x6
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_256K
value|0x7
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_512K
value|0x8
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_1M
value|0x9
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_2M
value|0xA
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_4M
value|0xB
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_8M
value|0xC
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_16M
value|0xD
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_32M
value|0xE
define|#
directive|define
name|NVM_CFG1_FUNC_VF_PCI_BAR2_SIZE_64M
value|0xF
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_MASK
value|0x0003C000
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_OFFSET
value|14
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_64K
value|0x1
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_128K
value|0x2
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_256K
value|0x3
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_512K
value|0x4
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_1M
value|0x5
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_2M
value|0x6
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_4M
value|0x7
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_8M
value|0x8
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_16M
value|0x9
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_32M
value|0xA
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_64M
value|0xB
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_128M
value|0xC
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_256M
value|0xD
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_512M
value|0xE
define|#
directive|define
name|NVM_CFG1_FUNC_BAR1_SIZE_1G
value|0xF
define|#
directive|define
name|NVM_CFG1_FUNC_MAX_BANDWIDTH_MASK
value|0x03FC0000
define|#
directive|define
name|NVM_CFG1_FUNC_MAX_BANDWIDTH_OFFSET
value|18
comment|/*  Hide function in npar mode */
define|#
directive|define
name|NVM_CFG1_FUNC_FUNCTION_HIDE_MASK
value|0x04000000
define|#
directive|define
name|NVM_CFG1_FUNC_FUNCTION_HIDE_OFFSET
value|26
define|#
directive|define
name|NVM_CFG1_FUNC_FUNCTION_HIDE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_FUNC_FUNCTION_HIDE_ENABLED
value|0x1
comment|/*  AH BAR2 size (per function) */
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_MASK
value|0x78000000
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_OFFSET
value|27
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_DISABLED
value|0x0
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_1M
value|0x5
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_2M
value|0x6
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_4M
value|0x7
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_8M
value|0x8
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_16M
value|0x9
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_32M
value|0xA
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_64M
value|0xB
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_128M
value|0xC
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_256M
value|0xD
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_512M
value|0xE
define|#
directive|define
name|NVM_CFG1_FUNC_BAR2_SIZE_1G
value|0xF
name|struct
name|nvm_cfg_mac_address
name|fcoe_node_wwn_mac_addr
decl_stmt|;
comment|/* 0x1C */
name|struct
name|nvm_cfg_mac_address
name|fcoe_port_wwn_mac_addr
decl_stmt|;
comment|/* 0x24 */
name|u32
name|preboot_generic_cfg
decl_stmt|;
comment|/* 0x2C */
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_VLAN_VALUE_MASK
value|0x0000FFFF
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_VLAN_VALUE_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_VLAN_MASK
value|0x00010000
define|#
directive|define
name|NVM_CFG1_FUNC_PREBOOT_VLAN_OFFSET
value|16
define|#
directive|define
name|NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_MASK
value|0x001E0000
define|#
directive|define
name|NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_OFFSET
value|17
define|#
directive|define
name|NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_ETHERNET
value|0x1
define|#
directive|define
name|NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_FCOE
value|0x2
define|#
directive|define
name|NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_ISCSI
value|0x4
define|#
directive|define
name|NVM_CFG1_FUNC_NPAR_ENABLED_PROTOCOL_RDMA
value|0x8
name|u32
name|features
decl_stmt|;
comment|/* 0x30 */
comment|/*  RDMA protocol enablement  */
define|#
directive|define
name|NVM_CFG1_FUNC_RDMA_ENABLEMENT_MASK
value|0x00000003
define|#
directive|define
name|NVM_CFG1_FUNC_RDMA_ENABLEMENT_OFFSET
value|0
define|#
directive|define
name|NVM_CFG1_FUNC_RDMA_ENABLEMENT_NONE
value|0x0
define|#
directive|define
name|NVM_CFG1_FUNC_RDMA_ENABLEMENT_ROCE
value|0x1
define|#
directive|define
name|NVM_CFG1_FUNC_RDMA_ENABLEMENT_IWARP
value|0x2
define|#
directive|define
name|NVM_CFG1_FUNC_RDMA_ENABLEMENT_BOTH
value|0x3
name|u32
name|reserved
index|[
literal|7
index|]
decl_stmt|;
comment|/* 0x34 */
block|}
struct|;
end_struct

begin_struct
struct|struct
name|nvm_cfg1
block|{
name|struct
name|nvm_cfg1_glob
name|glob
decl_stmt|;
comment|/* 0x0 */
name|struct
name|nvm_cfg1_path
name|path
index|[
name|MCP_GLOB_PATH_MAX
index|]
decl_stmt|;
comment|/* 0x228 */
name|struct
name|nvm_cfg1_port
name|port
index|[
name|MCP_GLOB_PORT_MAX
index|]
decl_stmt|;
comment|/* 0x230 */
name|struct
name|nvm_cfg1_func
name|func
index|[
name|MCP_GLOB_FUNC_MAX
index|]
decl_stmt|;
comment|/* 0xB90 */
block|}
struct|;
end_struct

begin_comment
comment|/******************************************  * nvm_cfg structs  ******************************************/
end_comment

begin_enum
enum|enum
name|nvm_cfg_sections
block|{
name|NVM_CFG_SECTION_NVM_CFG1
block|,
name|NVM_CFG_SECTION_MAX
block|}
enum|;
end_enum

begin_struct
struct|struct
name|nvm_cfg
block|{
name|u32
name|num_sections
decl_stmt|;
name|u32
name|sections_offset
index|[
name|NVM_CFG_SECTION_MAX
index|]
decl_stmt|;
name|struct
name|nvm_cfg1
name|cfg1
decl_stmt|;
block|}
struct|;
end_struct

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* NVM_CFG_H */
end_comment

end_unit

