// Seed: 3999572991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wor id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign id_5#(
      .id_4(-1),
      .id_3(-1),
      .id_4(1),
      .id_3(1),
      .id_3(1 - 1)
  ) = -1;
  wire [-1 : -1] id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd89
) (
    input supply0 id_0,
    input wand id_1,
    output wire id_2,
    output wire _id_3,
    input supply0 id_4
);
  parameter id_6 = 1'h0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic id_7[id_3 : 1] = -1'b0;
endmodule
