

================================================================
== Vivado HLS Report for 'Testbench_add'
================================================================
* Date:           Tue Jan 19 07:40:53 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-add
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.913 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_AddStreams_fu_83  |AddStreams  |        7|        7| 35.000 ns | 35.000 ns |    7|    7|   none  |
        +----------------------+------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         9|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     59|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     203|   1897|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      68|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     271|   2013|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+-----+------+-----+
    |       Instance       |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------+------------+---------+-------+-----+------+-----+
    |grp_AddStreams_fu_83  |AddStreams  |        0|      0|  203|  1897|    0|
    +----------------------+------------+---------+-------+-----+------+-----+
    |Total                 |            |        0|      0|  203|  1897|    0|
    +----------------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |image_fu_98_p2       |     +    |      0|  0|  39|          32|           1|
    |icmp_ln718_fu_93_p2  |   icmp   |      0|  0|  20|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  59|          64|          33|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |image_0_i_reg_72  |   9|          2|   32|         64|
    |in1_V_V_read      |   9|          2|    1|          2|
    |in2_V_V_read      |   9|          2|    1|          2|
    |out_V_V_write     |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  57|         12|   36|         74|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |grp_AddStreams_fu_83_ap_start_reg  |   1|   0|    1|          0|
    |image_0_i_reg_72                   |  32|   0|   32|          0|
    |image_reg_112                      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  68|   0|   68|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_start         |  in |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_done          | out |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_idle          | out |    1| ap_ctrl_hs | Testbench_add | return value |
|ap_ready         | out |    1| ap_ctrl_hs | Testbench_add | return value |
|in1_V_V_dout     |  in |  128|   ap_fifo  |    in1_V_V    |    pointer   |
|in1_V_V_empty_n  |  in |    1|   ap_fifo  |    in1_V_V    |    pointer   |
|in1_V_V_read     | out |    1|   ap_fifo  |    in1_V_V    |    pointer   |
|in2_V_V_dout     |  in |  128|   ap_fifo  |    in2_V_V    |    pointer   |
|in2_V_V_empty_n  |  in |    1|   ap_fifo  |    in2_V_V    |    pointer   |
|in2_V_V_read     | out |    1|   ap_fifo  |    in2_V_V    |    pointer   |
|out_V_V_din      | out |  128|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
|numReps          |  in |   32|   ap_none  |    numReps    |    scalar    |
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)"   --->   Operation 5 'specinterface' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecInterface(i128* %in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str23, [1 x i8]* @p_str24, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str25, [1 x i8]* @p_str26)"   --->   Operation 6 'specinterface' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %in1_V_V), !map !86"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %in2_V_V), !map !90"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %out_V_V), !map !94"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %numReps), !map !98"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @Testbench_add_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)" [add_top.cpp:9]   --->   Operation 12 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "br label %1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%image_0_i = phi i32 [ 0, %0 ], [ %image, %2 ]"   --->   Operation 14 'phi' 'image_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.11ns)   --->   "%icmp_ln718 = icmp eq i32 %image_0_i, %numReps_read" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 15 'icmp' 'icmp_ln718' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.20ns)   --->   "%image = add i32 %image_0_i, 1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 16 'add' 'image' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln718, label %"AddStreams_Batch<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, 0, 0, 0>, 4u, 2>.exit", label %2" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @AddStreams(i128* %in1_V_V, i128* %in2_V_V, i128* %out_V_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:719->add_top.cpp:14]   --->   Operation 18 'call' <Predicate = (!icmp_ln718)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [add_top.cpp:15]   --->   Operation 19 'ret' <Predicate = (icmp_ln718)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @AddStreams(i128* %in1_V_V, i128* %in2_V_V, i128* %out_V_V)" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:719->add_top.cpp:14]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %1" [/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/streamtools.h:718->add_top.cpp:14]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface) [ 0000]
empty_132         (specinterface) [ 0000]
empty_133         (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
spectopmodule_ln0 (spectopmodule) [ 0000]
numReps_read      (read         ) [ 0011]
br_ln718          (br           ) [ 0111]
image_0_i         (phi          ) [ 0010]
icmp_ln718        (icmp         ) [ 0011]
image             (add          ) [ 0111]
br_ln718          (br           ) [ 0000]
ret_ln15          (ret          ) [ 0000]
call_ln719        (call         ) [ 0000]
br_ln718          (br           ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Testbench_add_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddStreams"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="numReps_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="image_0_i_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_0_i (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="image_0_i_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="image_0_i/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_AddStreams_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="128" slack="0"/>
<pin id="86" dir="0" index="2" bw="128" slack="0"/>
<pin id="87" dir="0" index="3" bw="128" slack="0"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln719/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln718_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln718/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="image_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="numReps_read_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="112" class="1005" name="image_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="image "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="60" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="89"><net_src comp="64" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="97"><net_src comp="76" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="76" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="66" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="115"><net_src comp="98" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {2 3 }
 - Input state : 
	Port: Testbench_add : in1_V_V | {2 3 }
	Port: Testbench_add : in2_V_V | {2 3 }
	Port: Testbench_add : numReps | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln718 : 1
		image : 1
		br_ln718 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   call   |   grp_AddStreams_fu_83  |   199   |   1716  |
|----------|-------------------------|---------|---------|
|    add   |       image_fu_98       |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln718_fu_93    |    0    |    20   |
|----------|-------------------------|---------|---------|
|   read   | numReps_read_read_fu_66 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |   199   |   1775  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  image_0_i_reg_72  |   32   |
|    image_reg_112   |   32   |
|numReps_read_reg_104|   32   |
+--------------------+--------+
|        Total       |   96   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   199  |  1775  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   96   |    -   |
+-----------+--------+--------+
|   Total   |   295  |  1775  |
+-----------+--------+--------+
