{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653070402441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653070402442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 15:13:22 2022 " "Processing started: Fri May 20 15:13:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653070402442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653070402442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off loopback -c loopback " "Command: quartus_map --read_settings_files=on --write_settings_files=off loopback -c loopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653070402442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653070402559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653070402559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653070407716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653070407716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653070407717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653070407717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_testbench " "Found entity 1: uart_testbench" {  } { { "uart_testbench.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_testbench.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653070407717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653070407717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653070407718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653070407718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_receiver uart_receiver.v(21) " "Verilog HDL Parameter Declaration warning at uart_receiver.v(21): Parameter Declaration in module \"uart_receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_receiver uart_receiver.v(22) " "Verilog HDL Parameter Declaration warning at uart_receiver.v(22): Parameter Declaration in module \"uart_receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_receiver uart_receiver.v(23) " "Verilog HDL Parameter Declaration warning at uart_receiver.v(23): Parameter Declaration in module \"uart_receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_receiver uart_receiver.v(24) " "Verilog HDL Parameter Declaration warning at uart_receiver.v(24): Parameter Declaration in module \"uart_receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_receiver uart_receiver.v(25) " "Verilog HDL Parameter Declaration warning at uart_receiver.v(25): Parameter Declaration in module \"uart_receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_transmitter uart_transmitter.v(22) " "Verilog HDL Parameter Declaration warning at uart_transmitter.v(22): Parameter Declaration in module \"uart_transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_transmitter uart_transmitter.v(23) " "Verilog HDL Parameter Declaration warning at uart_transmitter.v(23): Parameter Declaration in module \"uart_transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_transmitter uart_transmitter.v(24) " "Verilog HDL Parameter Declaration warning at uart_transmitter.v(24): Parameter Declaration in module \"uart_transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_transmitter uart_transmitter.v(25) " "Verilog HDL Parameter Declaration warning at uart_transmitter.v(25): Parameter Declaration in module \"uart_transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_transmitter uart_transmitter.v(26) " "Verilog HDL Parameter Declaration warning at uart_transmitter.v(26): Parameter Declaration in module \"uart_transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653070407719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653070407748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Tx_DV uart.v(21) " "Verilog HDL or VHDL warning at uart.v(21): object \"r_Tx_DV\" assigned a value but never read" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653070407749 "|uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Tx_Byte uart.v(25) " "Verilog HDL or VHDL warning at uart.v(25): object \"r_Tx_Byte\" assigned a value but never read" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653070407749 "|uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_receiver:UART_RX_INST " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_receiver:UART_RX_INST\"" {  } { { "uart.v" "UART_RX_INST" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653070407749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(78) " "Verilog HDL assignment warning at uart_receiver.v(78): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653070407750 "|uart|uart_receiver:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(89) " "Verilog HDL assignment warning at uart_receiver.v(89): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653070407750 "|uart|uart_receiver:UART_RX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(118) " "Verilog HDL assignment warning at uart_receiver.v(118): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_receiver.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653070407750 "|uart|uart_receiver:UART_RX_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_transmitter:UART_TX_INST " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_transmitter:UART_TX_INST\"" {  } { { "uart.v" "UART_TX_INST" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653070407750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_transmitter.v(65) " "Verilog HDL assignment warning at uart_transmitter.v(65): truncated value with size 32 to match size of target (8)" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653070407750 "|uart|uart_transmitter:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_transmitter.v(83) " "Verilog HDL assignment warning at uart_transmitter.v(83): truncated value with size 32 to match size of target (8)" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653070407750 "|uart|uart_transmitter:UART_TX_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_transmitter.v(113) " "Verilog HDL assignment warning at uart_transmitter.v(113): truncated value with size 32 to match size of target (8)" {  } { { "uart_transmitter.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart_transmitter.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653070407750 "|uart|uart_transmitter:UART_TX_INST"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Tx_Active GND " "Pin \"o_Tx_Active\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Tx_Active"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Tx_Serial VCC " "Pin \"o_Tx_Serial\" is stuck at VCC" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Tx_Serial"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Tx_Done GND " "Pin \"o_Tx_Done\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Tx_Done"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Byte\[0\] GND " "Pin \"o_Rx_Byte\[0\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Byte[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Byte\[1\] GND " "Pin \"o_Rx_Byte\[1\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Byte[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Byte\[2\] GND " "Pin \"o_Rx_Byte\[2\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Byte[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Byte\[3\] GND " "Pin \"o_Rx_Byte\[3\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Byte[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Byte\[4\] GND " "Pin \"o_Rx_Byte\[4\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Byte[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Byte\[5\] GND " "Pin \"o_Rx_Byte\[5\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Byte[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Byte\[6\] GND " "Pin \"o_Rx_Byte\[6\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Byte[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Byte\[7\] GND " "Pin \"o_Rx_Byte\[7\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Byte[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_gnd GND " "Pin \"o_gnd\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_gnd"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_DV GND " "Pin \"o_Rx_DV\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_DV"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LG VCC " "Pin \"o_LG\" is stuck at VCC" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_LG"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LR GND " "Pin \"o_LR\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_LR"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Main\[1\] GND " "Pin \"o_Rx_Main\[1\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Main[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Main\[2\] GND " "Pin \"o_Rx_Main\[2\]\" is stuck at GND" {  } { { "uart.v" "" { Text "/home/aluno/Documentos/Tec499/tp01/G01/SD-22.1-main/src/fpga/old/uart.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653070408072 "|uart|o_Rx_Main[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653070408072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653070408138 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653070408420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653070408477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653070408477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653070408498 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653070408498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653070408498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653070408498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653070408502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 15:13:28 2022 " "Processing ended: Fri May 20 15:13:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653070408502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653070408502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653070408502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653070408502 ""}
