0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Steven/Desktop/Verilog/Lab1/Half_Adder/Half_Adder.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab1/Half_Adder/Half_Adder.srcs/sim_1/new/HA_Test.v,1642801387,verilog,,,,HA_Test,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab1/Half_Adder/Half_Adder.srcs/sources_1/new/HA.v,1642800638,verilog,,C:/Users/Steven/Desktop/Verilog/Lab1/Half_Adder/Half_Adder.srcs/sim_1/new/HA_Test.v,,HA,,,,,,,,
