INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sources_1/new/010detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detector
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sources_1/new/010detector.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sim_1/imports/lab02_verilog/010_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detector_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
