<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: include/arch/arm/atmel/at91_ssc.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('at91__ssc_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">at91_ssc.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="at91__ssc_8h__dep__incl.png" border="0" usemap="#include_2arch_2arm_2atmel_2at91__ssc_8hdep" alt=""/></div>
<map name="include_2arch_2arm_2atmel_2at91__ssc_8hdep" id="include_2arch_2arm_2atmel_2at91__ssc_8hdep">
<area shape="rect" id="node3" href="at91sam7s_8h.html" title="include/arch/arm/atmel/at91sam7s.h" alt="" coords="5,81,229,106"/><area shape="rect" id="node5" href="at91sam7se_8h.html" title="include/arch/arm/atmel/at91sam7se.h" alt="" coords="254,81,484,106"/><area shape="rect" id="node7" href="at91sam7x_8h.html" title="include/arch/arm/atmel/at91sam7x.h" alt="" coords="509,81,731,106"/><area shape="rect" id="node9" href="at91sam9260_8h.html" title="include/arch/arm/atmel/at91sam9260.h" alt="" coords="755,81,993,106"/><area shape="rect" id="node11" href="at91sam9g45_8h.html" title="include/arch/arm/atmel/at91sam9g45.h" alt="" coords="1018,81,1256,106"/><area shape="rect" id="node13" href="at91sam9xe_8h.html" title="include/arch/arm/atmel/at91sam9xe.h" alt="" coords="1281,81,1511,106"/></map>
</div>
</div>
<p><a href="at91__ssc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Control Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6aacf35e5d6f3efab170f10a5d531a7e">SSC_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga6aacf35e5d6f3efab170f10a5d531a7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8333a0d563246b070743867d7ee973be">SSC_CR</a>&#160;&#160;&#160;(SSC_BASE + SSC_CR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga8333a0d563246b070743867d7ee973be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga0aaa14e1ef1ae878da79db18a78d3b8d">SSC_RXEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga0aaa14e1ef1ae878da79db18a78d3b8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga570d1e6135bb8d91e04391bc574b4b5b">SSC_RXDIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive disable.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga570d1e6135bb8d91e04391bc574b4b5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga52971a900b884e14ec1b05b9db293a9e">SSC_TXEN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga52971a900b884e14ec1b05b9db293a9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9a8d978d3ed119f0ccd8961a1b6266dd">SSC_TXDIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit disable.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga9a8d978d3ed119f0ccd8961a1b6266dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa73f76a4cffadbedc4a637a34aa14b26">SSC_SWRST</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaa73f76a4cffadbedc4a637a34aa14b26"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Clock Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8215bb4aad3c82618e879b2266ae9f8f">SSC_CMR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock mode register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga8215bb4aad3c82618e879b2266ae9f8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad3108df745eed38dbacdf7af537e1e8b">SSC_CMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_CMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock mode register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gad3108df745eed38dbacdf7af537e1e8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gab0ec0b1c7ac67fafa1c7506c85b1e7ab">SSC_DIV_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of clock divider.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gab0ec0b1c7ac67fafa1c7506c85b1e7ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga74bae5cea5d06b28a9079c7771073631">SSC_DIV</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga74bae5cea5d06b28a9079c7771073631"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive/Transmit Clock Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga79860da6d4db8ce3108a11b52e618b51">SSC_RCMR_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock mode register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga79860da6d4db8ce3108a11b52e618b51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga340d3b36fc4244bf799b45439e66c995">SSC_RCMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_RCMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock mode register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga340d3b36fc4244bf799b45439e66c995"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga58d93a433657d26c133adf3397f50a2c">SSC_TCMR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit clock mode register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga58d93a433657d26c133adf3397f50a2c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga3ee6649e3943ba66a740c5210e81c40a">SSC_TCMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_TCMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit clock mode register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga3ee6649e3943ba66a740c5210e81c40a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gac479f243f391f005748c327e8c27d6d8">SSC_CKS</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock selection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gac479f243f391f005748c327e8c27d6d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5e4731a2181099d48e440e5289eac33b">SSC_CKS_DIV</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divided clock.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga5e4731a2181099d48e440e5289eac33b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gadc110505897fbd3e9936888cb737fcd2">SSC_CKS_CLK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RK/TK clock signal.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gadc110505897fbd3e9936888cb737fcd2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga29173072383f4b056671fff7179c4000">SSC_CKS_PIN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TK/RK pin.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga29173072383f4b056671fff7179c4000"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga2d6e1bc6fb01740797458d4755febf7a">SSC_CKO</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock output mode selection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga2d6e1bc6fb01740797458d4755febf7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gafc0f2c099a9fcf9fa4123ee68388c6c5">SSC_CKO_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gafc0f2c099a9fcf9fa4123ee68388c6c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaed78a72d80324bbf3284b858e0955ba3">SSC_CKO_CONT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continous receive clock.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaed78a72d80324bbf3284b858e0955ba3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaf3da4d734311e451325d232895ff5bd6">SSC_CKO_TRAN</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock only during data transfers.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaf3da4d734311e451325d232895ff5bd6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaf5aaf1688e3bf2708ff1f4a66e32b06e">SSC_CKI</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock inversion.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaf5aaf1688e3bf2708ff1f4a66e32b06e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5f57af541aca23bb80a1142559b4b31f">SSC_CKG</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock gating selection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga5f57af541aca23bb80a1142559b4b31f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga75a7d42e7e9cf9f932ec86f428d21723">SSC_CKG_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None, continous clock.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga75a7d42e7e9cf9f932ec86f428d21723"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga95b0640ed4073c37bd6c6b841bdd5ecd">SSC_CKG_RFL</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continous receive clock.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga95b0640ed4073c37bd6c6b841bdd5ecd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga315914e755359eeeb96666ee8671cc3b">SSC_CKG_RFH</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock only during data transfers.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga315914e755359eeeb96666ee8671cc3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaf80f53afb4068ae98a80e7b3511a1c2f">SSC_START</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start selection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaf80f53afb4068ae98a80e7b3511a1c2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad01c9d1ec238621a04f962ddd622ced5">SSC_START_CONT</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start as soon as enabled.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gad01c9d1ec238621a04f962ddd622ced5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gacbda0bd9f70d932b74c4b528fc96f113">SSC_START_TX</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on transmit start.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gacbda0bd9f70d932b74c4b528fc96f113"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga87bb6a6a7dd4ebe683027424bfa3a97b">SSC_START_LOW_RF</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on low level RF.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga87bb6a6a7dd4ebe683027424bfa3a97b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gabb4864b06958fb24b92555890c7d26e4">SSC_START_HIGH_RF</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on high level RF.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gabb4864b06958fb24b92555890c7d26e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga58b5e49b1e36d2dcc05681130b328c12">SSC_START_FALL_RF</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on falling edge RF.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga58b5e49b1e36d2dcc05681130b328c12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad1834ca0035c9e3940e004e5058b1b1f">SSC_START_RISE_RF</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on rising edge RF.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gad1834ca0035c9e3940e004e5058b1b1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga57ce4f0446c2c6f988eea3d5232d6a7d">SSC_START_LEVEL_RF</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on any RF level change.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga57ce4f0446c2c6f988eea3d5232d6a7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga66337136ab755cc0e1d93e9402c11429">SSC_START_EDGE_RF</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on any RF edge.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga66337136ab755cc0e1d93e9402c11429"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5187494b1c4c3c71d7f44c1b6b39226e">SSC_START_COMP0</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive on compare 0.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga5187494b1c4c3c71d7f44c1b6b39226e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga668efa00200c6abe449132f40d05cc0c">SSC_STOP</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive stop selection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga668efa00200c6abe449132f40d05cc0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga1d388cf9327452038fe3c91cf57d0db8">SSC_STTDLY</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start delay.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga1d388cf9327452038fe3c91cf57d0db8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga4a3868e6472a007177e0c1a5cb9e4a00">SSC_STTDLY_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive start delay.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga4a3868e6472a007177e0c1a5cb9e4a00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa27478c2cab83f48f0ce0c62a4652008">SSC_PERIOD</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive period divider selection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaa27478c2cab83f48f0ce0c62a4652008"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga845d575ed9353973559cbaf14b0b9b63">SSC_PERIOD_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive period divider selection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga845d575ed9353973559cbaf14b0b9b63"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive/Transmit Frame Mode Registers</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga19ee82176a13c868184f8b413d4a6497">SSC_RFMR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame mode register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga19ee82176a13c868184f8b413d4a6497"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga3fb128790d1d6b4e9be45f80e8b201e7">SSC_RFMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_RFMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame mode register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga3fb128790d1d6b4e9be45f80e8b201e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gae68c712617521aee7562c189ab091f98">SSC_TFMR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit frame mode register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gae68c712617521aee7562c189ab091f98"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa862d4063504db595007b721590dd8a2">SSC_TFMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_TFMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit frame mode register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaa862d4063504db595007b721590dd8a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gacbd7e58697e0f15802a86043770fe55d">SSC_DATLEN</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data length.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gacbd7e58697e0f15802a86043770fe55d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga0e1059eb41dfc1ee4ad527a32f5d3bd2">SSC_DATLEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of data length.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga0e1059eb41dfc1ee4ad527a32f5d3bd2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gabb4e9af44b414c8d166961056e042631">SSC_LOOP</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver loop mode.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gabb4e9af44b414c8d166961056e042631"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6ca7d91cb2fffd52c376e401e3c77a34">SSC_DATDEF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit default value.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga6ca7d91cb2fffd52c376e401e3c77a34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga4b1513ef77f139e9ca9550c1180e54e5">SSC_MSBF</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Most significant bit first.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga4b1513ef77f139e9ca9550c1180e54e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa337129678e50d71f409ff7be373ced3">SSC_DATNB</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data number per frame.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaa337129678e50d71f409ff7be373ced3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga4fb978e5ac00dd492d1b6901aa46a7cc">SSC_DATNB_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of data number per frame.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga4fb978e5ac00dd492d1b6901aa46a7cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga7e9509bfa0e4cd433afd1478cc8a5192">SSC_FSLEN</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame sync. length.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga7e9509bfa0e4cd433afd1478cc8a5192"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga18222685aee302ebfda0fa7e299edd1c">SSC_FSLEN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive frame sync. length.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga18222685aee302ebfda0fa7e299edd1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga3e269aa6a51e4c7f4c823318c8925a61">SSC_FSOS</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame sync. output selection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga3e269aa6a51e4c7f4c823318c8925a61"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5e6c04499b3306980c78baefb04fc3c8">SSC_FSOS_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No frame sync. Line set to input.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga5e6c04499b3306980c78baefb04fc3c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9b3f2bc75d759f4779adaa67b6893bbf">SSC_FSOS_NEGATIVE</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Negative pulse.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga9b3f2bc75d759f4779adaa67b6893bbf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8da7bc47a9d9e5131961ca5034c6ed2c">SSC_FSOS_POSITIVE</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Positive pulse.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga8da7bc47a9d9e5131961ca5034c6ed2c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad9631a52af3051a8953311b5d502baa7">SSC_FSOS_LOW</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low during transfer.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gad9631a52af3051a8953311b5d502baa7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5e4ddbffd672e392c495078e199d3e50">SSC_FSOS_HIGH</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High during transfer.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga5e4ddbffd672e392c495078e199d3e50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga062cb2f6780c9d3c01e2f900ccc03e5f">SSC_FSOS_TOGGLE</a>&#160;&#160;&#160;0x00500000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggling at each start.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga062cb2f6780c9d3c01e2f900ccc03e5f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9febbc7f8ed4e1886f7e68bff7bf66d6">SSC_FSDEN</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame sync. data enable.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga9febbc7f8ed4e1886f7e68bff7bf66d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5f8285f0f3107a59f88b2f649dc30e38">SSC_FSEDGE</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame sync. edge detection.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga5f8285f0f3107a59f88b2f649dc30e38"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive Holding Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9186e64ace4a829ebbe7851a34da15f2">SSC_RHR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive holding register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga9186e64ace4a829ebbe7851a34da15f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga475d96e9865411e21d337f1dfd56b059">SSC_RHR</a>&#160;&#160;&#160;(SSC_BASE + SSC_RHR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive holding register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga475d96e9865411e21d337f1dfd56b059"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Transmit Holding Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8d029edc335fb271cb2d1f518e0d2b69">SSC_THR_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit holding register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga8d029edc335fb271cb2d1f518e0d2b69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5c51880f2cfda70338156a555eed1e16">SSC_THR</a>&#160;&#160;&#160;(SSC_BASE + SSC_THR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit holding register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga5c51880f2cfda70338156a555eed1e16"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive Sync. Holding Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8614e27b24a78ea9c1b42c99b2aaff10">SSC_RSHR_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive sync. holding register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga8614e27b24a78ea9c1b42c99b2aaff10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga631c19db5d36a13277cc8ba4b757e3e3">SSC_RSHR</a>&#160;&#160;&#160;(SSC_BASE + SSC_RSHR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive sync. holding register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga631c19db5d36a13277cc8ba4b757e3e3"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Transmit Sync. Holding Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8f280bab4f43ddc8dc509338dc418214">SSC_TSHR_OFF</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit sync. holding register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga8f280bab4f43ddc8dc509338dc418214"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga48081c1fa5413fd00f11f627fc97eb64">SSC_TSHR</a>&#160;&#160;&#160;(SSC_BASE + SSC_TSHR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit sync. holding register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga48081c1fa5413fd00f11f627fc97eb64"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive Compare 0 Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga905cc8104fc9eae6cca32bd42f4cd55d">SSC_RC0R_OFF</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive compare 0 register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga905cc8104fc9eae6cca32bd42f4cd55d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga11e477004e4dc8f8d3dcec399fc1a05b">SSC_RC0R</a>&#160;&#160;&#160;(SSC_BASE + SSC_RC0R_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive compare 0 register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga11e477004e4dc8f8d3dcec399fc1a05b"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive Compare 1 Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad7a6967237022f39d46c86210092f479">SSC_RC1R_OFF</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive compare 1 register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gad7a6967237022f39d46c86210092f479"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga692eff5becda7034b185f1edc62f670f">SSC_RC1R</a>&#160;&#160;&#160;(SSC_BASE + SSC_RC1R_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive compare 1 register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga692eff5becda7034b185f1edc62f670f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Status Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gada71618740c141381f4b3b60f48ba07a">SSC_SR_OFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gada71618740c141381f4b3b60f48ba07a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga90a127c193bd864152a396f6b71218ae">SSC_SR</a>&#160;&#160;&#160;(SSC_BASE + SSC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga90a127c193bd864152a396f6b71218ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gadd11b7405f12280b809d371ff26aa562">SSC_TXRDY</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit ready.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gadd11b7405f12280b809d371ff26aa562"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad53ad83d87bae56877d7b86503f9c709">SSC_TXEMPTY</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit empty.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gad53ad83d87bae56877d7b86503f9c709"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga009be0cb90377d74c0ff17bb918396f6">SSC_ENDTX</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of transmission.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga009be0cb90377d74c0ff17bb918396f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga08cadb85da7ab9081686aa86a4a0d7de">SSC_TXBUFE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit buffer empty.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga08cadb85da7ab9081686aa86a4a0d7de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6b85b99746e616d1e2b0552fbd86f229">SSC_RXRDY</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive ready.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga6b85b99746e616d1e2b0552fbd86f229"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa8de75989b8d4b2af01ef87b45109f49">SSC_OVRUN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaa8de75989b8d4b2af01ef87b45109f49"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gac2507ee4feca56dea888a2fa08935802">SSC_ENDRX</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of receiption.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gac2507ee4feca56dea888a2fa08935802"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga1f58318d5073aded24db1f74488959ac">SSC_RXBUFF</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive buffer full.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga1f58318d5073aded24db1f74488959ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga0fd7b51c4c3ec4d998c41669fa706271">SSC_CP0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga0fd7b51c4c3ec4d998c41669fa706271"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga27f716f7c680a5e2cccff49092a60152">SSC_CP1</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga27f716f7c680a5e2cccff49092a60152"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga68ec31d33e0ca50707ae12b1f576e231">SSC_TXSYN</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit sync.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga68ec31d33e0ca50707ae12b1f576e231"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga79ff5e7db825bec924c7b905ad813419">SSC_RXSYN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive sync.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga79ff5e7db825bec924c7b905ad813419"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga549d2fb3efab6bc07721315aec9eafb3">SSC_TXENA</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga549d2fb3efab6bc07721315aec9eafb3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gab95bfdfbb1dcf4062e8cad042d759a3b">SSC_RXENA</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gab95bfdfbb1dcf4062e8cad042d759a3b"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Interrupt Enable Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga0a440a9e8eee74ebd00bc5320458bbfa">SSC_IER_OFF</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga0a440a9e8eee74ebd00bc5320458bbfa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9c4f7e1ade47bc88ab797dd56d863075">SSC_IER</a>&#160;&#160;&#160;(SSC_BASE + SSC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga9c4f7e1ade47bc88ab797dd56d863075"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Interrupt Disable Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6a4d83ecb255ee8736d90c13f03fc4c4">SSC_IDR_OFF</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga6a4d83ecb255ee8736d90c13f03fc4c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga808b994115af005bf8529aae4cc4b3fd">SSC_IDR</a>&#160;&#160;&#160;(SSC_BASE + SSC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga808b994115af005bf8529aae4cc4b3fd"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Interrupt Mask Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaf33ee3add1d99ad2acf85e442e2831d2">SSC_IMR_OFF</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_ssc.html#gaf33ee3add1d99ad2acf85e442e2831d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6b93450dd7362357ec0043f85c9cc56c">SSC_IMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_ssc.html#ga6b93450dd7362357ec0043f85c9cc56c"></a><br/></td></tr>
</table>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="at91__ssc_8h.html">at91_ssc.h</a>      </li>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
