read -sv run_verilog_mid/adder_32b_8_87_11c70a7c312db0d5ceec922a09336d02.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_11c70a7c312db0d5ceec922a09336d02_yosys.v
