
simuladorRODA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000069d4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004069d4  004069d4  000169d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  004069dc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000288  204009c0  0040739c  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400c48  00407624  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402c48  00409624  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001d948  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003e1a  00000000  00000000  0003e38f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008a01  00000000  00000000  000421a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e20  00000000  00000000  0004abaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000fb0  00000000  00000000  0004b9ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021b88  00000000  00000000  0004c97a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010603  00000000  00000000  0006e502  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009449c  00000000  00000000  0007eb05  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002f98  00000000  00000000  00112fa4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 2c 40 20 01 0a 40 00 ff 09 40 00 ff 09 40 00     H,@ ..@...@...@.
  400010:	ff 09 40 00 ff 09 40 00 ff 09 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d9 0d 40 00 ff 09 40 00 00 00 00 00 79 0e 40 00     ..@...@.....y.@.
  40003c:	e1 0e 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40004c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40005c:	ff 09 40 00 ff 09 40 00 00 00 00 00 f1 06 40 00     ..@...@.......@.
  40006c:	05 07 40 00 19 07 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40007c:	ff 09 40 00 2d 07 40 00 41 07 40 00 ff 09 40 00     ..@.-.@.A.@...@.
  40008c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40009c:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000ac:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000bc:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000cc:	ff 09 40 00 00 00 00 00 ff 09 40 00 00 00 00 00     ..@.......@.....
  4000dc:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000ec:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  4000fc:	ff 09 40 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ..@...@...@...@.
  40010c:	ff 09 40 00 ff 09 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 ff 09 40 00 ff 09 40 00 ff 09 40 00     ......@...@...@.
  40012c:	ff 09 40 00 ff 09 40 00 00 00 00 00 ff 09 40 00     ..@...@.......@.
  40013c:	ff 09 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	004069dc 	.word	0x004069dc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004069dc 	.word	0x004069dc
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	004069dc 	.word	0x004069dc
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400bd5 	.word	0x00400bd5
  4001f8:	004007f1 	.word	0x004007f1
  4001fc:	00400845 	.word	0x00400845
  400200:	00400855 	.word	0x00400855
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400865 	.word	0x00400865
  400210:	00400755 	.word	0x00400755
  400214:	0040078d 	.word	0x0040078d
  400218:	00400ac9 	.word	0x00400ac9

0040021c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40021c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400220:	b980      	cbnz	r0, 400244 <_read+0x28>
  400222:	460c      	mov	r4, r1
  400224:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400226:	2a00      	cmp	r2, #0
  400228:	dd0f      	ble.n	40024a <_read+0x2e>
  40022a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40022c:	4e08      	ldr	r6, [pc, #32]	; (400250 <_read+0x34>)
  40022e:	4d09      	ldr	r5, [pc, #36]	; (400254 <_read+0x38>)
  400230:	6830      	ldr	r0, [r6, #0]
  400232:	4621      	mov	r1, r4
  400234:	682b      	ldr	r3, [r5, #0]
  400236:	4798      	blx	r3
		ptr++;
  400238:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40023a:	42bc      	cmp	r4, r7
  40023c:	d1f8      	bne.n	400230 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40023e:	4640      	mov	r0, r8
  400240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400244:	f04f 38ff 	mov.w	r8, #4294967295
  400248:	e7f9      	b.n	40023e <_read+0x22>
	for (; len > 0; --len) {
  40024a:	4680      	mov	r8, r0
  40024c:	e7f7      	b.n	40023e <_read+0x22>
  40024e:	bf00      	nop
  400250:	20400bd4 	.word	0x20400bd4
  400254:	20400bcc 	.word	0x20400bcc

00400258 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400258:	3801      	subs	r0, #1
  40025a:	2802      	cmp	r0, #2
  40025c:	d815      	bhi.n	40028a <_write+0x32>
{
  40025e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400262:	460e      	mov	r6, r1
  400264:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400266:	b19a      	cbz	r2, 400290 <_write+0x38>
  400268:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40026a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002a4 <_write+0x4c>
  40026e:	4f0c      	ldr	r7, [pc, #48]	; (4002a0 <_write+0x48>)
  400270:	f8d8 0000 	ldr.w	r0, [r8]
  400274:	f815 1b01 	ldrb.w	r1, [r5], #1
  400278:	683b      	ldr	r3, [r7, #0]
  40027a:	4798      	blx	r3
  40027c:	2800      	cmp	r0, #0
  40027e:	db0a      	blt.n	400296 <_write+0x3e>
  400280:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400282:	3c01      	subs	r4, #1
  400284:	d1f4      	bne.n	400270 <_write+0x18>
  400286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40028a:	f04f 30ff 	mov.w	r0, #4294967295
  40028e:	4770      	bx	lr
	for (; len != 0; --len) {
  400290:	4610      	mov	r0, r2
  400292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400296:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40029a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40029e:	bf00      	nop
  4002a0:	20400bd0 	.word	0x20400bd0
  4002a4:	20400bd4 	.word	0x20400bd4

004002a8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002aa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002ae:	4b5c      	ldr	r3, [pc, #368]	; (400420 <board_init+0x178>)
  4002b0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002b6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4002ba:	4b5a      	ldr	r3, [pc, #360]	; (400424 <board_init+0x17c>)
  4002bc:	2200      	movs	r2, #0
  4002be:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4002c2:	695a      	ldr	r2, [r3, #20]
  4002c4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4002c8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4002ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002ce:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4002d2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4002d6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4002da:	f007 0007 	and.w	r0, r7, #7
  4002de:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4002e0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4002e4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4002e8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4002ec:	f3bf 8f4f 	dsb	sy
  4002f0:	f04f 34ff 	mov.w	r4, #4294967295
  4002f4:	fa04 fc00 	lsl.w	ip, r4, r0
  4002f8:	fa06 f000 	lsl.w	r0, r6, r0
  4002fc:	fa04 f40e 	lsl.w	r4, r4, lr
  400300:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400304:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400306:	463a      	mov	r2, r7
  400308:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40030a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40030e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400312:	3a01      	subs	r2, #1
  400314:	4423      	add	r3, r4
  400316:	f1b2 3fff 	cmp.w	r2, #4294967295
  40031a:	d1f6      	bne.n	40030a <board_init+0x62>
        } while(sets--);
  40031c:	3e01      	subs	r6, #1
  40031e:	4460      	add	r0, ip
  400320:	f1b6 3fff 	cmp.w	r6, #4294967295
  400324:	d1ef      	bne.n	400306 <board_init+0x5e>
  400326:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40032a:	4b3e      	ldr	r3, [pc, #248]	; (400424 <board_init+0x17c>)
  40032c:	695a      	ldr	r2, [r3, #20]
  40032e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400332:	615a      	str	r2, [r3, #20]
  400334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400338:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40033c:	4a3a      	ldr	r2, [pc, #232]	; (400428 <board_init+0x180>)
  40033e:	493b      	ldr	r1, [pc, #236]	; (40042c <board_init+0x184>)
  400340:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400342:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400346:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400348:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40034c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400350:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400354:	f022 0201 	bic.w	r2, r2, #1
  400358:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40035c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400360:	f022 0201 	bic.w	r2, r2, #1
  400364:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400368:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40036c:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400370:	200a      	movs	r0, #10
  400372:	4c2f      	ldr	r4, [pc, #188]	; (400430 <board_init+0x188>)
  400374:	47a0      	blx	r4
  400376:	200b      	movs	r0, #11
  400378:	47a0      	blx	r4
  40037a:	200c      	movs	r0, #12
  40037c:	47a0      	blx	r4
  40037e:	2010      	movs	r0, #16
  400380:	47a0      	blx	r4
  400382:	2011      	movs	r0, #17
  400384:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400386:	4b2b      	ldr	r3, [pc, #172]	; (400434 <board_init+0x18c>)
  400388:	f44f 7280 	mov.w	r2, #256	; 0x100
  40038c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40038e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400392:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400394:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400398:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40039c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40039e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4003a2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4003a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003a8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4003aa:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4003ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4003b0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003b2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4003b6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003b8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003ba:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4003be:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4003c0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003c4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003c8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4003cc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003d0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003d6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003d8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003de:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003e0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003e4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003e6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003e8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003ec:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ee:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4003f0:	4a11      	ldr	r2, [pc, #68]	; (400438 <board_init+0x190>)
  4003f2:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4003f6:	f043 0310 	orr.w	r3, r3, #16
  4003fa:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4003fe:	4b0f      	ldr	r3, [pc, #60]	; (40043c <board_init+0x194>)
  400400:	2210      	movs	r2, #16
  400402:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400404:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400408:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40040a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40040c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400410:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400412:	4311      	orrs	r1, r2
  400414:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400416:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400418:	4311      	orrs	r1, r2
  40041a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40041c:	605a      	str	r2, [r3, #4]
  40041e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400420:	400e1850 	.word	0x400e1850
  400424:	e000ed00 	.word	0xe000ed00
  400428:	400e0c00 	.word	0x400e0c00
  40042c:	5a00080c 	.word	0x5a00080c
  400430:	00400875 	.word	0x00400875
  400434:	400e1200 	.word	0x400e1200
  400438:	40088000 	.word	0x40088000
  40043c:	400e1000 	.word	0x400e1000

00400440 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400440:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400444:	0053      	lsls	r3, r2, #1
  400446:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40044a:	fbb2 f2f3 	udiv	r2, r2, r3
  40044e:	3a01      	subs	r2, #1
  400450:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400454:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400458:	4770      	bx	lr

0040045a <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40045a:	6301      	str	r1, [r0, #48]	; 0x30
  40045c:	4770      	bx	lr

0040045e <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  40045e:	6341      	str	r1, [r0, #52]	; 0x34
  400460:	4770      	bx	lr

00400462 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400462:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400464:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400468:	d03a      	beq.n	4004e0 <pio_set_peripheral+0x7e>
  40046a:	d813      	bhi.n	400494 <pio_set_peripheral+0x32>
  40046c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400470:	d025      	beq.n	4004be <pio_set_peripheral+0x5c>
  400472:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400476:	d10a      	bne.n	40048e <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400478:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40047a:	4313      	orrs	r3, r2
  40047c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40047e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400480:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400482:	400b      	ands	r3, r1
  400484:	ea23 0302 	bic.w	r3, r3, r2
  400488:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40048a:	6042      	str	r2, [r0, #4]
  40048c:	4770      	bx	lr
	switch (ul_type) {
  40048e:	2900      	cmp	r1, #0
  400490:	d1fb      	bne.n	40048a <pio_set_peripheral+0x28>
  400492:	4770      	bx	lr
  400494:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400498:	d021      	beq.n	4004de <pio_set_peripheral+0x7c>
  40049a:	d809      	bhi.n	4004b0 <pio_set_peripheral+0x4e>
  40049c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4004a0:	d1f3      	bne.n	40048a <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4004a2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4004a4:	4313      	orrs	r3, r2
  4004a6:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4004a8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4004aa:	4313      	orrs	r3, r2
  4004ac:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4004ae:	e7ec      	b.n	40048a <pio_set_peripheral+0x28>
	switch (ul_type) {
  4004b0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4004b4:	d013      	beq.n	4004de <pio_set_peripheral+0x7c>
  4004b6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4004ba:	d010      	beq.n	4004de <pio_set_peripheral+0x7c>
  4004bc:	e7e5      	b.n	40048a <pio_set_peripheral+0x28>
{
  4004be:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4004c0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4004c2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4004c4:	43d3      	mvns	r3, r2
  4004c6:	4021      	ands	r1, r4
  4004c8:	461c      	mov	r4, r3
  4004ca:	4019      	ands	r1, r3
  4004cc:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4004ce:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4004d0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4004d2:	400b      	ands	r3, r1
  4004d4:	4023      	ands	r3, r4
  4004d6:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4004d8:	6042      	str	r2, [r0, #4]
}
  4004da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004de:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4004e0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4004e2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4004e4:	400b      	ands	r3, r1
  4004e6:	ea23 0302 	bic.w	r3, r3, r2
  4004ea:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4004ec:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4004ee:	4313      	orrs	r3, r2
  4004f0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4004f2:	e7ca      	b.n	40048a <pio_set_peripheral+0x28>

004004f4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4004f4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4004f6:	f012 0f01 	tst.w	r2, #1
  4004fa:	d10d      	bne.n	400518 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4004fc:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4004fe:	f012 0f0a 	tst.w	r2, #10
  400502:	d00b      	beq.n	40051c <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400504:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400506:	f012 0f02 	tst.w	r2, #2
  40050a:	d109      	bne.n	400520 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40050c:	f012 0f08 	tst.w	r2, #8
  400510:	d008      	beq.n	400524 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400512:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400516:	e005      	b.n	400524 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400518:	6641      	str	r1, [r0, #100]	; 0x64
  40051a:	e7f0      	b.n	4004fe <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40051c:	6241      	str	r1, [r0, #36]	; 0x24
  40051e:	e7f2      	b.n	400506 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400520:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400524:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400526:	6001      	str	r1, [r0, #0]
  400528:	4770      	bx	lr

0040052a <pio_set_output>:
{
  40052a:	b410      	push	{r4}
  40052c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40052e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400530:	b94c      	cbnz	r4, 400546 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400532:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400534:	b14b      	cbz	r3, 40054a <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400536:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400538:	b94a      	cbnz	r2, 40054e <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40053a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40053c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40053e:	6001      	str	r1, [r0, #0]
}
  400540:	f85d 4b04 	ldr.w	r4, [sp], #4
  400544:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400546:	6641      	str	r1, [r0, #100]	; 0x64
  400548:	e7f4      	b.n	400534 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40054a:	6541      	str	r1, [r0, #84]	; 0x54
  40054c:	e7f4      	b.n	400538 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40054e:	6301      	str	r1, [r0, #48]	; 0x30
  400550:	e7f4      	b.n	40053c <pio_set_output+0x12>
	...

00400554 <pio_configure>:
{
  400554:	b570      	push	{r4, r5, r6, lr}
  400556:	b082      	sub	sp, #8
  400558:	4605      	mov	r5, r0
  40055a:	4616      	mov	r6, r2
  40055c:	461c      	mov	r4, r3
	switch (ul_type) {
  40055e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400562:	d014      	beq.n	40058e <pio_configure+0x3a>
  400564:	d90a      	bls.n	40057c <pio_configure+0x28>
  400566:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40056a:	d024      	beq.n	4005b6 <pio_configure+0x62>
  40056c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400570:	d021      	beq.n	4005b6 <pio_configure+0x62>
  400572:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400576:	d017      	beq.n	4005a8 <pio_configure+0x54>
		return 0;
  400578:	2000      	movs	r0, #0
  40057a:	e01a      	b.n	4005b2 <pio_configure+0x5e>
	switch (ul_type) {
  40057c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400580:	d005      	beq.n	40058e <pio_configure+0x3a>
  400582:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400586:	d002      	beq.n	40058e <pio_configure+0x3a>
  400588:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40058c:	d1f4      	bne.n	400578 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40058e:	4632      	mov	r2, r6
  400590:	4628      	mov	r0, r5
  400592:	4b11      	ldr	r3, [pc, #68]	; (4005d8 <pio_configure+0x84>)
  400594:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400596:	f014 0f01 	tst.w	r4, #1
  40059a:	d102      	bne.n	4005a2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  40059c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  40059e:	2001      	movs	r0, #1
  4005a0:	e007      	b.n	4005b2 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4005a2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4005a4:	2001      	movs	r0, #1
  4005a6:	e004      	b.n	4005b2 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4005a8:	461a      	mov	r2, r3
  4005aa:	4631      	mov	r1, r6
  4005ac:	4b0b      	ldr	r3, [pc, #44]	; (4005dc <pio_configure+0x88>)
  4005ae:	4798      	blx	r3
	return 1;
  4005b0:	2001      	movs	r0, #1
}
  4005b2:	b002      	add	sp, #8
  4005b4:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4005b6:	f004 0301 	and.w	r3, r4, #1
  4005ba:	9300      	str	r3, [sp, #0]
  4005bc:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4005c0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4005c4:	bf14      	ite	ne
  4005c6:	2200      	movne	r2, #0
  4005c8:	2201      	moveq	r2, #1
  4005ca:	4631      	mov	r1, r6
  4005cc:	4628      	mov	r0, r5
  4005ce:	4c04      	ldr	r4, [pc, #16]	; (4005e0 <pio_configure+0x8c>)
  4005d0:	47a0      	blx	r4
	return 1;
  4005d2:	2001      	movs	r0, #1
		break;
  4005d4:	e7ed      	b.n	4005b2 <pio_configure+0x5e>
  4005d6:	bf00      	nop
  4005d8:	00400463 	.word	0x00400463
  4005dc:	004004f5 	.word	0x004004f5
  4005e0:	0040052b 	.word	0x0040052b

004005e4 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  4005e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4005e6:	420b      	tst	r3, r1
}
  4005e8:	bf14      	ite	ne
  4005ea:	2001      	movne	r0, #1
  4005ec:	2000      	moveq	r0, #0
  4005ee:	4770      	bx	lr

004005f0 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4005f0:	f012 0f10 	tst.w	r2, #16
  4005f4:	d012      	beq.n	40061c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4005f6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4005fa:	f012 0f20 	tst.w	r2, #32
  4005fe:	d007      	beq.n	400610 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400600:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400604:	f012 0f40 	tst.w	r2, #64	; 0x40
  400608:	d005      	beq.n	400616 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  40060a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40060e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400610:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400614:	e7f6      	b.n	400604 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400616:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40061a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  40061c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400620:	4770      	bx	lr

00400622 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400622:	6401      	str	r1, [r0, #64]	; 0x40
  400624:	4770      	bx	lr

00400626 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400626:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400628:	4770      	bx	lr

0040062a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40062a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40062c:	4770      	bx	lr
	...

00400630 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400634:	4604      	mov	r4, r0
  400636:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400638:	4b0e      	ldr	r3, [pc, #56]	; (400674 <pio_handler_process+0x44>)
  40063a:	4798      	blx	r3
  40063c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40063e:	4620      	mov	r0, r4
  400640:	4b0d      	ldr	r3, [pc, #52]	; (400678 <pio_handler_process+0x48>)
  400642:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400644:	4005      	ands	r5, r0
  400646:	d013      	beq.n	400670 <pio_handler_process+0x40>
  400648:	4c0c      	ldr	r4, [pc, #48]	; (40067c <pio_handler_process+0x4c>)
  40064a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40064e:	e003      	b.n	400658 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400650:	42b4      	cmp	r4, r6
  400652:	d00d      	beq.n	400670 <pio_handler_process+0x40>
  400654:	3410      	adds	r4, #16
		while (status != 0) {
  400656:	b15d      	cbz	r5, 400670 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400658:	6820      	ldr	r0, [r4, #0]
  40065a:	4540      	cmp	r0, r8
  40065c:	d1f8      	bne.n	400650 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40065e:	6861      	ldr	r1, [r4, #4]
  400660:	4229      	tst	r1, r5
  400662:	d0f5      	beq.n	400650 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400664:	68e3      	ldr	r3, [r4, #12]
  400666:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400668:	6863      	ldr	r3, [r4, #4]
  40066a:	ea25 0503 	bic.w	r5, r5, r3
  40066e:	e7ef      	b.n	400650 <pio_handler_process+0x20>
  400670:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400674:	00400627 	.word	0x00400627
  400678:	0040062b 	.word	0x0040062b
  40067c:	204009dc 	.word	0x204009dc

00400680 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400682:	4c18      	ldr	r4, [pc, #96]	; (4006e4 <pio_handler_set+0x64>)
  400684:	6826      	ldr	r6, [r4, #0]
  400686:	2e06      	cmp	r6, #6
  400688:	d82a      	bhi.n	4006e0 <pio_handler_set+0x60>
  40068a:	f04f 0c00 	mov.w	ip, #0
  40068e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400690:	4f15      	ldr	r7, [pc, #84]	; (4006e8 <pio_handler_set+0x68>)
  400692:	e004      	b.n	40069e <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400694:	3401      	adds	r4, #1
  400696:	b2e4      	uxtb	r4, r4
  400698:	46a4      	mov	ip, r4
  40069a:	42a6      	cmp	r6, r4
  40069c:	d309      	bcc.n	4006b2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  40069e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4006a0:	0125      	lsls	r5, r4, #4
  4006a2:	597d      	ldr	r5, [r7, r5]
  4006a4:	428d      	cmp	r5, r1
  4006a6:	d1f5      	bne.n	400694 <pio_handler_set+0x14>
  4006a8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4006ac:	686d      	ldr	r5, [r5, #4]
  4006ae:	4295      	cmp	r5, r2
  4006b0:	d1f0      	bne.n	400694 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4006b2:	4d0d      	ldr	r5, [pc, #52]	; (4006e8 <pio_handler_set+0x68>)
  4006b4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4006b8:	eb05 040e 	add.w	r4, r5, lr
  4006bc:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4006c0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4006c2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4006c4:	9906      	ldr	r1, [sp, #24]
  4006c6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4006c8:	3601      	adds	r6, #1
  4006ca:	4566      	cmp	r6, ip
  4006cc:	d005      	beq.n	4006da <pio_handler_set+0x5a>
  4006ce:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4006d0:	461a      	mov	r2, r3
  4006d2:	4b06      	ldr	r3, [pc, #24]	; (4006ec <pio_handler_set+0x6c>)
  4006d4:	4798      	blx	r3

	return 0;
  4006d6:	2000      	movs	r0, #0
  4006d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4006da:	4902      	ldr	r1, [pc, #8]	; (4006e4 <pio_handler_set+0x64>)
  4006dc:	600e      	str	r6, [r1, #0]
  4006de:	e7f6      	b.n	4006ce <pio_handler_set+0x4e>
		return 1;
  4006e0:	2001      	movs	r0, #1
}
  4006e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4006e4:	20400a4c 	.word	0x20400a4c
  4006e8:	204009dc 	.word	0x204009dc
  4006ec:	004005f1 	.word	0x004005f1

004006f0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4006f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4006f2:	210a      	movs	r1, #10
  4006f4:	4801      	ldr	r0, [pc, #4]	; (4006fc <PIOA_Handler+0xc>)
  4006f6:	4b02      	ldr	r3, [pc, #8]	; (400700 <PIOA_Handler+0x10>)
  4006f8:	4798      	blx	r3
  4006fa:	bd08      	pop	{r3, pc}
  4006fc:	400e0e00 	.word	0x400e0e00
  400700:	00400631 	.word	0x00400631

00400704 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400704:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400706:	210b      	movs	r1, #11
  400708:	4801      	ldr	r0, [pc, #4]	; (400710 <PIOB_Handler+0xc>)
  40070a:	4b02      	ldr	r3, [pc, #8]	; (400714 <PIOB_Handler+0x10>)
  40070c:	4798      	blx	r3
  40070e:	bd08      	pop	{r3, pc}
  400710:	400e1000 	.word	0x400e1000
  400714:	00400631 	.word	0x00400631

00400718 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400718:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40071a:	210c      	movs	r1, #12
  40071c:	4801      	ldr	r0, [pc, #4]	; (400724 <PIOC_Handler+0xc>)
  40071e:	4b02      	ldr	r3, [pc, #8]	; (400728 <PIOC_Handler+0x10>)
  400720:	4798      	blx	r3
  400722:	bd08      	pop	{r3, pc}
  400724:	400e1200 	.word	0x400e1200
  400728:	00400631 	.word	0x00400631

0040072c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40072c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40072e:	2110      	movs	r1, #16
  400730:	4801      	ldr	r0, [pc, #4]	; (400738 <PIOD_Handler+0xc>)
  400732:	4b02      	ldr	r3, [pc, #8]	; (40073c <PIOD_Handler+0x10>)
  400734:	4798      	blx	r3
  400736:	bd08      	pop	{r3, pc}
  400738:	400e1400 	.word	0x400e1400
  40073c:	00400631 	.word	0x00400631

00400740 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400740:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400742:	2111      	movs	r1, #17
  400744:	4801      	ldr	r0, [pc, #4]	; (40074c <PIOE_Handler+0xc>)
  400746:	4b02      	ldr	r3, [pc, #8]	; (400750 <PIOE_Handler+0x10>)
  400748:	4798      	blx	r3
  40074a:	bd08      	pop	{r3, pc}
  40074c:	400e1600 	.word	0x400e1600
  400750:	00400631 	.word	0x00400631

00400754 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400754:	2803      	cmp	r0, #3
  400756:	d011      	beq.n	40077c <pmc_mck_set_division+0x28>
  400758:	2804      	cmp	r0, #4
  40075a:	d012      	beq.n	400782 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40075c:	2802      	cmp	r0, #2
  40075e:	bf0c      	ite	eq
  400760:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400764:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400766:	4a08      	ldr	r2, [pc, #32]	; (400788 <pmc_mck_set_division+0x34>)
  400768:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40076a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40076e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400770:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400772:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400774:	f013 0f08 	tst.w	r3, #8
  400778:	d0fb      	beq.n	400772 <pmc_mck_set_division+0x1e>
}
  40077a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40077c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400780:	e7f1      	b.n	400766 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400782:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400786:	e7ee      	b.n	400766 <pmc_mck_set_division+0x12>
  400788:	400e0600 	.word	0x400e0600

0040078c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40078c:	4a17      	ldr	r2, [pc, #92]	; (4007ec <pmc_switch_mck_to_pllack+0x60>)
  40078e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400794:	4318      	orrs	r0, r3
  400796:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400798:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40079a:	f013 0f08 	tst.w	r3, #8
  40079e:	d10a      	bne.n	4007b6 <pmc_switch_mck_to_pllack+0x2a>
  4007a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4007a4:	4911      	ldr	r1, [pc, #68]	; (4007ec <pmc_switch_mck_to_pllack+0x60>)
  4007a6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007a8:	f012 0f08 	tst.w	r2, #8
  4007ac:	d103      	bne.n	4007b6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007ae:	3b01      	subs	r3, #1
  4007b0:	d1f9      	bne.n	4007a6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4007b2:	2001      	movs	r0, #1
  4007b4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4007b6:	4a0d      	ldr	r2, [pc, #52]	; (4007ec <pmc_switch_mck_to_pllack+0x60>)
  4007b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4007ba:	f023 0303 	bic.w	r3, r3, #3
  4007be:	f043 0302 	orr.w	r3, r3, #2
  4007c2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4007c4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007c6:	f013 0f08 	tst.w	r3, #8
  4007ca:	d10a      	bne.n	4007e2 <pmc_switch_mck_to_pllack+0x56>
  4007cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4007d0:	4906      	ldr	r1, [pc, #24]	; (4007ec <pmc_switch_mck_to_pllack+0x60>)
  4007d2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4007d4:	f012 0f08 	tst.w	r2, #8
  4007d8:	d105      	bne.n	4007e6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4007da:	3b01      	subs	r3, #1
  4007dc:	d1f9      	bne.n	4007d2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4007de:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4007e0:	4770      	bx	lr
	return 0;
  4007e2:	2000      	movs	r0, #0
  4007e4:	4770      	bx	lr
  4007e6:	2000      	movs	r0, #0
  4007e8:	4770      	bx	lr
  4007ea:	bf00      	nop
  4007ec:	400e0600 	.word	0x400e0600

004007f0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4007f0:	b9a0      	cbnz	r0, 40081c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4007f2:	480e      	ldr	r0, [pc, #56]	; (40082c <pmc_switch_mainck_to_xtal+0x3c>)
  4007f4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4007f6:	0209      	lsls	r1, r1, #8
  4007f8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4007fa:	4a0d      	ldr	r2, [pc, #52]	; (400830 <pmc_switch_mainck_to_xtal+0x40>)
  4007fc:	401a      	ands	r2, r3
  4007fe:	4b0d      	ldr	r3, [pc, #52]	; (400834 <pmc_switch_mainck_to_xtal+0x44>)
  400800:	4313      	orrs	r3, r2
  400802:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400804:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400806:	4602      	mov	r2, r0
  400808:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40080a:	f013 0f01 	tst.w	r3, #1
  40080e:	d0fb      	beq.n	400808 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400810:	4a06      	ldr	r2, [pc, #24]	; (40082c <pmc_switch_mainck_to_xtal+0x3c>)
  400812:	6a11      	ldr	r1, [r2, #32]
  400814:	4b08      	ldr	r3, [pc, #32]	; (400838 <pmc_switch_mainck_to_xtal+0x48>)
  400816:	430b      	orrs	r3, r1
  400818:	6213      	str	r3, [r2, #32]
  40081a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40081c:	4903      	ldr	r1, [pc, #12]	; (40082c <pmc_switch_mainck_to_xtal+0x3c>)
  40081e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400820:	4a06      	ldr	r2, [pc, #24]	; (40083c <pmc_switch_mainck_to_xtal+0x4c>)
  400822:	401a      	ands	r2, r3
  400824:	4b06      	ldr	r3, [pc, #24]	; (400840 <pmc_switch_mainck_to_xtal+0x50>)
  400826:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400828:	620b      	str	r3, [r1, #32]
  40082a:	4770      	bx	lr
  40082c:	400e0600 	.word	0x400e0600
  400830:	ffc8fffc 	.word	0xffc8fffc
  400834:	00370001 	.word	0x00370001
  400838:	01370000 	.word	0x01370000
  40083c:	fec8fffc 	.word	0xfec8fffc
  400840:	01370002 	.word	0x01370002

00400844 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400844:	4b02      	ldr	r3, [pc, #8]	; (400850 <pmc_osc_is_ready_mainck+0xc>)
  400846:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400848:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40084c:	4770      	bx	lr
  40084e:	bf00      	nop
  400850:	400e0600 	.word	0x400e0600

00400854 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400854:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400858:	4b01      	ldr	r3, [pc, #4]	; (400860 <pmc_disable_pllack+0xc>)
  40085a:	629a      	str	r2, [r3, #40]	; 0x28
  40085c:	4770      	bx	lr
  40085e:	bf00      	nop
  400860:	400e0600 	.word	0x400e0600

00400864 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400864:	4b02      	ldr	r3, [pc, #8]	; (400870 <pmc_is_locked_pllack+0xc>)
  400866:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400868:	f000 0002 	and.w	r0, r0, #2
  40086c:	4770      	bx	lr
  40086e:	bf00      	nop
  400870:	400e0600 	.word	0x400e0600

00400874 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400874:	283f      	cmp	r0, #63	; 0x3f
  400876:	d81e      	bhi.n	4008b6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400878:	281f      	cmp	r0, #31
  40087a:	d80c      	bhi.n	400896 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40087c:	4b11      	ldr	r3, [pc, #68]	; (4008c4 <pmc_enable_periph_clk+0x50>)
  40087e:	699a      	ldr	r2, [r3, #24]
  400880:	2301      	movs	r3, #1
  400882:	4083      	lsls	r3, r0
  400884:	4393      	bics	r3, r2
  400886:	d018      	beq.n	4008ba <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400888:	2301      	movs	r3, #1
  40088a:	fa03 f000 	lsl.w	r0, r3, r0
  40088e:	4b0d      	ldr	r3, [pc, #52]	; (4008c4 <pmc_enable_periph_clk+0x50>)
  400890:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400892:	2000      	movs	r0, #0
  400894:	4770      	bx	lr
		ul_id -= 32;
  400896:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400898:	4b0a      	ldr	r3, [pc, #40]	; (4008c4 <pmc_enable_periph_clk+0x50>)
  40089a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40089e:	2301      	movs	r3, #1
  4008a0:	4083      	lsls	r3, r0
  4008a2:	4393      	bics	r3, r2
  4008a4:	d00b      	beq.n	4008be <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4008a6:	2301      	movs	r3, #1
  4008a8:	fa03 f000 	lsl.w	r0, r3, r0
  4008ac:	4b05      	ldr	r3, [pc, #20]	; (4008c4 <pmc_enable_periph_clk+0x50>)
  4008ae:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4008b2:	2000      	movs	r0, #0
  4008b4:	4770      	bx	lr
		return 1;
  4008b6:	2001      	movs	r0, #1
  4008b8:	4770      	bx	lr
	return 0;
  4008ba:	2000      	movs	r0, #0
  4008bc:	4770      	bx	lr
  4008be:	2000      	movs	r0, #0
}
  4008c0:	4770      	bx	lr
  4008c2:	bf00      	nop
  4008c4:	400e0600 	.word	0x400e0600

004008c8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4008c8:	6943      	ldr	r3, [r0, #20]
  4008ca:	f013 0f02 	tst.w	r3, #2
  4008ce:	d002      	beq.n	4008d6 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4008d0:	61c1      	str	r1, [r0, #28]
	return 0;
  4008d2:	2000      	movs	r0, #0
  4008d4:	4770      	bx	lr
		return 1;
  4008d6:	2001      	movs	r0, #1
}
  4008d8:	4770      	bx	lr

004008da <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4008da:	6943      	ldr	r3, [r0, #20]
  4008dc:	f013 0f01 	tst.w	r3, #1
  4008e0:	d003      	beq.n	4008ea <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4008e2:	6983      	ldr	r3, [r0, #24]
  4008e4:	700b      	strb	r3, [r1, #0]
	return 0;
  4008e6:	2000      	movs	r0, #0
  4008e8:	4770      	bx	lr
		return 1;
  4008ea:	2001      	movs	r0, #1
}
  4008ec:	4770      	bx	lr

004008ee <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4008ee:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4008f0:	010b      	lsls	r3, r1, #4
  4008f2:	4293      	cmp	r3, r2
  4008f4:	d914      	bls.n	400920 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4008f6:	00c9      	lsls	r1, r1, #3
  4008f8:	084b      	lsrs	r3, r1, #1
  4008fa:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4008fe:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400902:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400904:	1e5c      	subs	r4, r3, #1
  400906:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40090a:	428c      	cmp	r4, r1
  40090c:	d901      	bls.n	400912 <usart_set_async_baudrate+0x24>
		return 1;
  40090e:	2001      	movs	r0, #1
  400910:	e017      	b.n	400942 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400912:	6841      	ldr	r1, [r0, #4]
  400914:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400918:	6041      	str	r1, [r0, #4]
  40091a:	e00c      	b.n	400936 <usart_set_async_baudrate+0x48>
		return 1;
  40091c:	2001      	movs	r0, #1
  40091e:	e010      	b.n	400942 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400920:	0859      	lsrs	r1, r3, #1
  400922:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400926:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40092a:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40092c:	1e5c      	subs	r4, r3, #1
  40092e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400932:	428c      	cmp	r4, r1
  400934:	d8f2      	bhi.n	40091c <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400936:	0412      	lsls	r2, r2, #16
  400938:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40093c:	431a      	orrs	r2, r3
  40093e:	6202      	str	r2, [r0, #32]

	return 0;
  400940:	2000      	movs	r0, #0
}
  400942:	f85d 4b04 	ldr.w	r4, [sp], #4
  400946:	4770      	bx	lr

00400948 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400948:	4b08      	ldr	r3, [pc, #32]	; (40096c <usart_reset+0x24>)
  40094a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40094e:	2300      	movs	r3, #0
  400950:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400952:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400954:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400956:	2388      	movs	r3, #136	; 0x88
  400958:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40095a:	2324      	movs	r3, #36	; 0x24
  40095c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40095e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400962:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400964:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400968:	6003      	str	r3, [r0, #0]
  40096a:	4770      	bx	lr
  40096c:	55534100 	.word	0x55534100

00400970 <usart_init_rs232>:
{
  400970:	b570      	push	{r4, r5, r6, lr}
  400972:	4605      	mov	r5, r0
  400974:	460c      	mov	r4, r1
  400976:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400978:	4b0f      	ldr	r3, [pc, #60]	; (4009b8 <usart_init_rs232+0x48>)
  40097a:	4798      	blx	r3
	ul_reg_val = 0;
  40097c:	2200      	movs	r2, #0
  40097e:	4b0f      	ldr	r3, [pc, #60]	; (4009bc <usart_init_rs232+0x4c>)
  400980:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400982:	b1a4      	cbz	r4, 4009ae <usart_init_rs232+0x3e>
  400984:	4632      	mov	r2, r6
  400986:	6821      	ldr	r1, [r4, #0]
  400988:	4628      	mov	r0, r5
  40098a:	4b0d      	ldr	r3, [pc, #52]	; (4009c0 <usart_init_rs232+0x50>)
  40098c:	4798      	blx	r3
  40098e:	4602      	mov	r2, r0
  400990:	b978      	cbnz	r0, 4009b2 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400992:	6863      	ldr	r3, [r4, #4]
  400994:	68a1      	ldr	r1, [r4, #8]
  400996:	430b      	orrs	r3, r1
  400998:	6921      	ldr	r1, [r4, #16]
  40099a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40099c:	68e1      	ldr	r1, [r4, #12]
  40099e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4009a0:	4906      	ldr	r1, [pc, #24]	; (4009bc <usart_init_rs232+0x4c>)
  4009a2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4009a4:	6869      	ldr	r1, [r5, #4]
  4009a6:	430b      	orrs	r3, r1
  4009a8:	606b      	str	r3, [r5, #4]
}
  4009aa:	4610      	mov	r0, r2
  4009ac:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4009ae:	2201      	movs	r2, #1
  4009b0:	e7fb      	b.n	4009aa <usart_init_rs232+0x3a>
  4009b2:	2201      	movs	r2, #1
  4009b4:	e7f9      	b.n	4009aa <usart_init_rs232+0x3a>
  4009b6:	bf00      	nop
  4009b8:	00400949 	.word	0x00400949
  4009bc:	20400a50 	.word	0x20400a50
  4009c0:	004008ef 	.word	0x004008ef

004009c4 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4009c4:	2340      	movs	r3, #64	; 0x40
  4009c6:	6003      	str	r3, [r0, #0]
  4009c8:	4770      	bx	lr

004009ca <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4009ca:	2310      	movs	r3, #16
  4009cc:	6003      	str	r3, [r0, #0]
  4009ce:	4770      	bx	lr

004009d0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4009d0:	6943      	ldr	r3, [r0, #20]
  4009d2:	f013 0f02 	tst.w	r3, #2
  4009d6:	d004      	beq.n	4009e2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4009d8:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4009dc:	61c1      	str	r1, [r0, #28]
	return 0;
  4009de:	2000      	movs	r0, #0
  4009e0:	4770      	bx	lr
		return 1;
  4009e2:	2001      	movs	r0, #1
}
  4009e4:	4770      	bx	lr

004009e6 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4009e6:	6943      	ldr	r3, [r0, #20]
  4009e8:	f013 0f01 	tst.w	r3, #1
  4009ec:	d005      	beq.n	4009fa <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4009ee:	6983      	ldr	r3, [r0, #24]
  4009f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4009f4:	600b      	str	r3, [r1, #0]
	return 0;
  4009f6:	2000      	movs	r0, #0
  4009f8:	4770      	bx	lr
		return 1;
  4009fa:	2001      	movs	r0, #1
}
  4009fc:	4770      	bx	lr

004009fe <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4009fe:	e7fe      	b.n	4009fe <Dummy_Handler>

00400a00 <Reset_Handler>:
{
  400a00:	b500      	push	{lr}
  400a02:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400a04:	4b25      	ldr	r3, [pc, #148]	; (400a9c <Reset_Handler+0x9c>)
  400a06:	4a26      	ldr	r2, [pc, #152]	; (400aa0 <Reset_Handler+0xa0>)
  400a08:	429a      	cmp	r2, r3
  400a0a:	d010      	beq.n	400a2e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400a0c:	4b25      	ldr	r3, [pc, #148]	; (400aa4 <Reset_Handler+0xa4>)
  400a0e:	4a23      	ldr	r2, [pc, #140]	; (400a9c <Reset_Handler+0x9c>)
  400a10:	429a      	cmp	r2, r3
  400a12:	d20c      	bcs.n	400a2e <Reset_Handler+0x2e>
  400a14:	3b01      	subs	r3, #1
  400a16:	1a9b      	subs	r3, r3, r2
  400a18:	f023 0303 	bic.w	r3, r3, #3
  400a1c:	3304      	adds	r3, #4
  400a1e:	4413      	add	r3, r2
  400a20:	491f      	ldr	r1, [pc, #124]	; (400aa0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400a22:	f851 0b04 	ldr.w	r0, [r1], #4
  400a26:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400a2a:	429a      	cmp	r2, r3
  400a2c:	d1f9      	bne.n	400a22 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400a2e:	4b1e      	ldr	r3, [pc, #120]	; (400aa8 <Reset_Handler+0xa8>)
  400a30:	4a1e      	ldr	r2, [pc, #120]	; (400aac <Reset_Handler+0xac>)
  400a32:	429a      	cmp	r2, r3
  400a34:	d20a      	bcs.n	400a4c <Reset_Handler+0x4c>
  400a36:	3b01      	subs	r3, #1
  400a38:	1a9b      	subs	r3, r3, r2
  400a3a:	f023 0303 	bic.w	r3, r3, #3
  400a3e:	3304      	adds	r3, #4
  400a40:	4413      	add	r3, r2
                *pDest++ = 0;
  400a42:	2100      	movs	r1, #0
  400a44:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400a48:	4293      	cmp	r3, r2
  400a4a:	d1fb      	bne.n	400a44 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400a4c:	4a18      	ldr	r2, [pc, #96]	; (400ab0 <Reset_Handler+0xb0>)
  400a4e:	4b19      	ldr	r3, [pc, #100]	; (400ab4 <Reset_Handler+0xb4>)
  400a50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400a54:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400a56:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400a5a:	fab3 f383 	clz	r3, r3
  400a5e:	095b      	lsrs	r3, r3, #5
  400a60:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400a62:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400a64:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400a68:	2200      	movs	r2, #0
  400a6a:	4b13      	ldr	r3, [pc, #76]	; (400ab8 <Reset_Handler+0xb8>)
  400a6c:	701a      	strb	r2, [r3, #0]
	return flags;
  400a6e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400a70:	4a12      	ldr	r2, [pc, #72]	; (400abc <Reset_Handler+0xbc>)
  400a72:	6813      	ldr	r3, [r2, #0]
  400a74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400a78:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400a7a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a7e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400a82:	b129      	cbz	r1, 400a90 <Reset_Handler+0x90>
		cpu_irq_enable();
  400a84:	2201      	movs	r2, #1
  400a86:	4b0c      	ldr	r3, [pc, #48]	; (400ab8 <Reset_Handler+0xb8>)
  400a88:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400a8a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400a8e:	b662      	cpsie	i
        __libc_init_array();
  400a90:	4b0b      	ldr	r3, [pc, #44]	; (400ac0 <Reset_Handler+0xc0>)
  400a92:	4798      	blx	r3
        main();
  400a94:	4b0b      	ldr	r3, [pc, #44]	; (400ac4 <Reset_Handler+0xc4>)
  400a96:	4798      	blx	r3
  400a98:	e7fe      	b.n	400a98 <Reset_Handler+0x98>
  400a9a:	bf00      	nop
  400a9c:	20400000 	.word	0x20400000
  400aa0:	004069dc 	.word	0x004069dc
  400aa4:	204009c0 	.word	0x204009c0
  400aa8:	20400c48 	.word	0x20400c48
  400aac:	204009c0 	.word	0x204009c0
  400ab0:	e000ed00 	.word	0xe000ed00
  400ab4:	00400000 	.word	0x00400000
  400ab8:	2040000a 	.word	0x2040000a
  400abc:	e000ed88 	.word	0xe000ed88
  400ac0:	00403b15 	.word	0x00403b15
  400ac4:	00402e25 	.word	0x00402e25

00400ac8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400ac8:	4b3b      	ldr	r3, [pc, #236]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400acc:	f003 0303 	and.w	r3, r3, #3
  400ad0:	2b01      	cmp	r3, #1
  400ad2:	d01d      	beq.n	400b10 <SystemCoreClockUpdate+0x48>
  400ad4:	b183      	cbz	r3, 400af8 <SystemCoreClockUpdate+0x30>
  400ad6:	2b02      	cmp	r3, #2
  400ad8:	d036      	beq.n	400b48 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400ada:	4b37      	ldr	r3, [pc, #220]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ade:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ae2:	2b70      	cmp	r3, #112	; 0x70
  400ae4:	d05f      	beq.n	400ba6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400ae6:	4b34      	ldr	r3, [pc, #208]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400aea:	4934      	ldr	r1, [pc, #208]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400aec:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400af0:	680b      	ldr	r3, [r1, #0]
  400af2:	40d3      	lsrs	r3, r2
  400af4:	600b      	str	r3, [r1, #0]
  400af6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400af8:	4b31      	ldr	r3, [pc, #196]	; (400bc0 <SystemCoreClockUpdate+0xf8>)
  400afa:	695b      	ldr	r3, [r3, #20]
  400afc:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400b00:	bf14      	ite	ne
  400b02:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400b06:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400b0a:	4b2c      	ldr	r3, [pc, #176]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b0c:	601a      	str	r2, [r3, #0]
  400b0e:	e7e4      	b.n	400ada <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400b10:	4b29      	ldr	r3, [pc, #164]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b12:	6a1b      	ldr	r3, [r3, #32]
  400b14:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b18:	d003      	beq.n	400b22 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400b1a:	4a2a      	ldr	r2, [pc, #168]	; (400bc4 <SystemCoreClockUpdate+0xfc>)
  400b1c:	4b27      	ldr	r3, [pc, #156]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b1e:	601a      	str	r2, [r3, #0]
  400b20:	e7db      	b.n	400ada <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b22:	4a29      	ldr	r2, [pc, #164]	; (400bc8 <SystemCoreClockUpdate+0x100>)
  400b24:	4b25      	ldr	r3, [pc, #148]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b26:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400b28:	4b23      	ldr	r3, [pc, #140]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b2a:	6a1b      	ldr	r3, [r3, #32]
  400b2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b30:	2b10      	cmp	r3, #16
  400b32:	d005      	beq.n	400b40 <SystemCoreClockUpdate+0x78>
  400b34:	2b20      	cmp	r3, #32
  400b36:	d1d0      	bne.n	400ada <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400b38:	4a22      	ldr	r2, [pc, #136]	; (400bc4 <SystemCoreClockUpdate+0xfc>)
  400b3a:	4b20      	ldr	r3, [pc, #128]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b3c:	601a      	str	r2, [r3, #0]
          break;
  400b3e:	e7cc      	b.n	400ada <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400b40:	4a22      	ldr	r2, [pc, #136]	; (400bcc <SystemCoreClockUpdate+0x104>)
  400b42:	4b1e      	ldr	r3, [pc, #120]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b44:	601a      	str	r2, [r3, #0]
          break;
  400b46:	e7c8      	b.n	400ada <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400b48:	4b1b      	ldr	r3, [pc, #108]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b4a:	6a1b      	ldr	r3, [r3, #32]
  400b4c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b50:	d016      	beq.n	400b80 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400b52:	4a1c      	ldr	r2, [pc, #112]	; (400bc4 <SystemCoreClockUpdate+0xfc>)
  400b54:	4b19      	ldr	r3, [pc, #100]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b56:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400b58:	4b17      	ldr	r3, [pc, #92]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b5c:	f003 0303 	and.w	r3, r3, #3
  400b60:	2b02      	cmp	r3, #2
  400b62:	d1ba      	bne.n	400ada <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400b64:	4a14      	ldr	r2, [pc, #80]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b66:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400b68:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400b6a:	4814      	ldr	r0, [pc, #80]	; (400bbc <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400b6c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400b70:	6803      	ldr	r3, [r0, #0]
  400b72:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400b76:	b2d2      	uxtb	r2, r2
  400b78:	fbb3 f3f2 	udiv	r3, r3, r2
  400b7c:	6003      	str	r3, [r0, #0]
  400b7e:	e7ac      	b.n	400ada <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b80:	4a11      	ldr	r2, [pc, #68]	; (400bc8 <SystemCoreClockUpdate+0x100>)
  400b82:	4b0e      	ldr	r3, [pc, #56]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b84:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400b86:	4b0c      	ldr	r3, [pc, #48]	; (400bb8 <SystemCoreClockUpdate+0xf0>)
  400b88:	6a1b      	ldr	r3, [r3, #32]
  400b8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b8e:	2b10      	cmp	r3, #16
  400b90:	d005      	beq.n	400b9e <SystemCoreClockUpdate+0xd6>
  400b92:	2b20      	cmp	r3, #32
  400b94:	d1e0      	bne.n	400b58 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400b96:	4a0b      	ldr	r2, [pc, #44]	; (400bc4 <SystemCoreClockUpdate+0xfc>)
  400b98:	4b08      	ldr	r3, [pc, #32]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400b9a:	601a      	str	r2, [r3, #0]
          break;
  400b9c:	e7dc      	b.n	400b58 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400b9e:	4a0b      	ldr	r2, [pc, #44]	; (400bcc <SystemCoreClockUpdate+0x104>)
  400ba0:	4b06      	ldr	r3, [pc, #24]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400ba2:	601a      	str	r2, [r3, #0]
          break;
  400ba4:	e7d8      	b.n	400b58 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400ba6:	4a05      	ldr	r2, [pc, #20]	; (400bbc <SystemCoreClockUpdate+0xf4>)
  400ba8:	6813      	ldr	r3, [r2, #0]
  400baa:	4909      	ldr	r1, [pc, #36]	; (400bd0 <SystemCoreClockUpdate+0x108>)
  400bac:	fba1 1303 	umull	r1, r3, r1, r3
  400bb0:	085b      	lsrs	r3, r3, #1
  400bb2:	6013      	str	r3, [r2, #0]
  400bb4:	4770      	bx	lr
  400bb6:	bf00      	nop
  400bb8:	400e0600 	.word	0x400e0600
  400bbc:	2040000c 	.word	0x2040000c
  400bc0:	400e1810 	.word	0x400e1810
  400bc4:	00b71b00 	.word	0x00b71b00
  400bc8:	003d0900 	.word	0x003d0900
  400bcc:	007a1200 	.word	0x007a1200
  400bd0:	aaaaaaab 	.word	0xaaaaaaab

00400bd4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400bd4:	4b16      	ldr	r3, [pc, #88]	; (400c30 <system_init_flash+0x5c>)
  400bd6:	4298      	cmp	r0, r3
  400bd8:	d913      	bls.n	400c02 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400bda:	4b16      	ldr	r3, [pc, #88]	; (400c34 <system_init_flash+0x60>)
  400bdc:	4298      	cmp	r0, r3
  400bde:	d915      	bls.n	400c0c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400be0:	4b15      	ldr	r3, [pc, #84]	; (400c38 <system_init_flash+0x64>)
  400be2:	4298      	cmp	r0, r3
  400be4:	d916      	bls.n	400c14 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400be6:	4b15      	ldr	r3, [pc, #84]	; (400c3c <system_init_flash+0x68>)
  400be8:	4298      	cmp	r0, r3
  400bea:	d917      	bls.n	400c1c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400bec:	4b14      	ldr	r3, [pc, #80]	; (400c40 <system_init_flash+0x6c>)
  400bee:	4298      	cmp	r0, r3
  400bf0:	d918      	bls.n	400c24 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400bf2:	4b14      	ldr	r3, [pc, #80]	; (400c44 <system_init_flash+0x70>)
  400bf4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400bf6:	bf94      	ite	ls
  400bf8:	4a13      	ldrls	r2, [pc, #76]	; (400c48 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400bfa:	4a14      	ldrhi	r2, [pc, #80]	; (400c4c <system_init_flash+0x78>)
  400bfc:	4b14      	ldr	r3, [pc, #80]	; (400c50 <system_init_flash+0x7c>)
  400bfe:	601a      	str	r2, [r3, #0]
  400c00:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c02:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400c06:	4b12      	ldr	r3, [pc, #72]	; (400c50 <system_init_flash+0x7c>)
  400c08:	601a      	str	r2, [r3, #0]
  400c0a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c0c:	4a11      	ldr	r2, [pc, #68]	; (400c54 <system_init_flash+0x80>)
  400c0e:	4b10      	ldr	r3, [pc, #64]	; (400c50 <system_init_flash+0x7c>)
  400c10:	601a      	str	r2, [r3, #0]
  400c12:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400c14:	4a10      	ldr	r2, [pc, #64]	; (400c58 <system_init_flash+0x84>)
  400c16:	4b0e      	ldr	r3, [pc, #56]	; (400c50 <system_init_flash+0x7c>)
  400c18:	601a      	str	r2, [r3, #0]
  400c1a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400c1c:	4a0f      	ldr	r2, [pc, #60]	; (400c5c <system_init_flash+0x88>)
  400c1e:	4b0c      	ldr	r3, [pc, #48]	; (400c50 <system_init_flash+0x7c>)
  400c20:	601a      	str	r2, [r3, #0]
  400c22:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400c24:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400c28:	4b09      	ldr	r3, [pc, #36]	; (400c50 <system_init_flash+0x7c>)
  400c2a:	601a      	str	r2, [r3, #0]
  400c2c:	4770      	bx	lr
  400c2e:	bf00      	nop
  400c30:	015ef3bf 	.word	0x015ef3bf
  400c34:	02bde77f 	.word	0x02bde77f
  400c38:	041cdb3f 	.word	0x041cdb3f
  400c3c:	057bceff 	.word	0x057bceff
  400c40:	06dac2bf 	.word	0x06dac2bf
  400c44:	0839b67f 	.word	0x0839b67f
  400c48:	04000500 	.word	0x04000500
  400c4c:	04000600 	.word	0x04000600
  400c50:	400e0c00 	.word	0x400e0c00
  400c54:	04000100 	.word	0x04000100
  400c58:	04000200 	.word	0x04000200
  400c5c:	04000300 	.word	0x04000300

00400c60 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400c60:	4b0a      	ldr	r3, [pc, #40]	; (400c8c <_sbrk+0x2c>)
  400c62:	681b      	ldr	r3, [r3, #0]
  400c64:	b153      	cbz	r3, 400c7c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400c66:	4b09      	ldr	r3, [pc, #36]	; (400c8c <_sbrk+0x2c>)
  400c68:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400c6a:	181a      	adds	r2, r3, r0
  400c6c:	4908      	ldr	r1, [pc, #32]	; (400c90 <_sbrk+0x30>)
  400c6e:	4291      	cmp	r1, r2
  400c70:	db08      	blt.n	400c84 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400c72:	4610      	mov	r0, r2
  400c74:	4a05      	ldr	r2, [pc, #20]	; (400c8c <_sbrk+0x2c>)
  400c76:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400c78:	4618      	mov	r0, r3
  400c7a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400c7c:	4a05      	ldr	r2, [pc, #20]	; (400c94 <_sbrk+0x34>)
  400c7e:	4b03      	ldr	r3, [pc, #12]	; (400c8c <_sbrk+0x2c>)
  400c80:	601a      	str	r2, [r3, #0]
  400c82:	e7f0      	b.n	400c66 <_sbrk+0x6>
		return (caddr_t) -1;	
  400c84:	f04f 30ff 	mov.w	r0, #4294967295
}
  400c88:	4770      	bx	lr
  400c8a:	bf00      	nop
  400c8c:	20400a54 	.word	0x20400a54
  400c90:	2045fffc 	.word	0x2045fffc
  400c94:	20402e48 	.word	0x20402e48

00400c98 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400c98:	f04f 30ff 	mov.w	r0, #4294967295
  400c9c:	4770      	bx	lr

00400c9e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400c9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400ca2:	604b      	str	r3, [r1, #4]

	return 0;
}
  400ca4:	2000      	movs	r0, #0
  400ca6:	4770      	bx	lr

00400ca8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400ca8:	2001      	movs	r0, #1
  400caa:	4770      	bx	lr

00400cac <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400cac:	2000      	movs	r0, #0
  400cae:	4770      	bx	lr

00400cb0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400cb0:	f100 0308 	add.w	r3, r0, #8
  400cb4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400cb6:	f04f 32ff 	mov.w	r2, #4294967295
  400cba:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400cbc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400cbe:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400cc0:	2300      	movs	r3, #0
  400cc2:	6003      	str	r3, [r0, #0]
  400cc4:	4770      	bx	lr

00400cc6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400cc6:	2300      	movs	r3, #0
  400cc8:	6103      	str	r3, [r0, #16]
  400cca:	4770      	bx	lr

00400ccc <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400ccc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  400cce:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400cd0:	689a      	ldr	r2, [r3, #8]
  400cd2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400cd4:	689a      	ldr	r2, [r3, #8]
  400cd6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400cd8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400cda:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400cdc:	6803      	ldr	r3, [r0, #0]
  400cde:	3301      	adds	r3, #1
  400ce0:	6003      	str	r3, [r0, #0]
  400ce2:	4770      	bx	lr

00400ce4 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400ce4:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400ce6:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400ce8:	f1b5 3fff 	cmp.w	r5, #4294967295
  400cec:	d002      	beq.n	400cf4 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400cee:	f100 0208 	add.w	r2, r0, #8
  400cf2:	e002      	b.n	400cfa <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  400cf4:	6902      	ldr	r2, [r0, #16]
  400cf6:	e004      	b.n	400d02 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400cf8:	461a      	mov	r2, r3
  400cfa:	6853      	ldr	r3, [r2, #4]
  400cfc:	681c      	ldr	r4, [r3, #0]
  400cfe:	42a5      	cmp	r5, r4
  400d00:	d2fa      	bcs.n	400cf8 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400d02:	6853      	ldr	r3, [r2, #4]
  400d04:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400d06:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400d08:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400d0a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400d0c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400d0e:	6803      	ldr	r3, [r0, #0]
  400d10:	3301      	adds	r3, #1
  400d12:	6003      	str	r3, [r0, #0]
}
  400d14:	bc30      	pop	{r4, r5}
  400d16:	4770      	bx	lr

00400d18 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400d18:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400d1a:	6842      	ldr	r2, [r0, #4]
  400d1c:	6881      	ldr	r1, [r0, #8]
  400d1e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400d20:	6882      	ldr	r2, [r0, #8]
  400d22:	6841      	ldr	r1, [r0, #4]
  400d24:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400d26:	685a      	ldr	r2, [r3, #4]
  400d28:	4290      	cmp	r0, r2
  400d2a:	d005      	beq.n	400d38 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400d2c:	2200      	movs	r2, #0
  400d2e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400d30:	6818      	ldr	r0, [r3, #0]
  400d32:	3801      	subs	r0, #1
  400d34:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  400d36:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400d38:	6882      	ldr	r2, [r0, #8]
  400d3a:	605a      	str	r2, [r3, #4]
  400d3c:	e7f6      	b.n	400d2c <uxListRemove+0x14>
	...

00400d40 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400d40:	4b0d      	ldr	r3, [pc, #52]	; (400d78 <prvTaskExitError+0x38>)
  400d42:	681b      	ldr	r3, [r3, #0]
  400d44:	f1b3 3fff 	cmp.w	r3, #4294967295
  400d48:	d00a      	beq.n	400d60 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400d4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  400d4e:	b672      	cpsid	i
  400d50:	f383 8811 	msr	BASEPRI, r3
  400d54:	f3bf 8f6f 	isb	sy
  400d58:	f3bf 8f4f 	dsb	sy
  400d5c:	b662      	cpsie	i
  400d5e:	e7fe      	b.n	400d5e <prvTaskExitError+0x1e>
  400d60:	f04f 0380 	mov.w	r3, #128	; 0x80
  400d64:	b672      	cpsid	i
  400d66:	f383 8811 	msr	BASEPRI, r3
  400d6a:	f3bf 8f6f 	isb	sy
  400d6e:	f3bf 8f4f 	dsb	sy
  400d72:	b662      	cpsie	i
  400d74:	e7fe      	b.n	400d74 <prvTaskExitError+0x34>
  400d76:	bf00      	nop
  400d78:	20400010 	.word	0x20400010

00400d7c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400d7c:	4806      	ldr	r0, [pc, #24]	; (400d98 <prvPortStartFirstTask+0x1c>)
  400d7e:	6800      	ldr	r0, [r0, #0]
  400d80:	6800      	ldr	r0, [r0, #0]
  400d82:	f380 8808 	msr	MSP, r0
  400d86:	b662      	cpsie	i
  400d88:	b661      	cpsie	f
  400d8a:	f3bf 8f4f 	dsb	sy
  400d8e:	f3bf 8f6f 	isb	sy
  400d92:	df00      	svc	0
  400d94:	bf00      	nop
  400d96:	0000      	.short	0x0000
  400d98:	e000ed08 	.word	0xe000ed08

00400d9c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400d9c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400dac <vPortEnableVFP+0x10>
  400da0:	6801      	ldr	r1, [r0, #0]
  400da2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400da6:	6001      	str	r1, [r0, #0]
  400da8:	4770      	bx	lr
  400daa:	0000      	.short	0x0000
  400dac:	e000ed88 	.word	0xe000ed88

00400db0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400db0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400db4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  400db8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400dbc:	4b05      	ldr	r3, [pc, #20]	; (400dd4 <pxPortInitialiseStack+0x24>)
  400dbe:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400dc2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400dc6:	f06f 0302 	mvn.w	r3, #2
  400dca:	f840 3c24 	str.w	r3, [r0, #-36]
}
  400dce:	3844      	subs	r0, #68	; 0x44
  400dd0:	4770      	bx	lr
  400dd2:	bf00      	nop
  400dd4:	00400d41 	.word	0x00400d41

00400dd8 <SVC_Handler>:
	__asm volatile (
  400dd8:	4b06      	ldr	r3, [pc, #24]	; (400df4 <pxCurrentTCBConst2>)
  400dda:	6819      	ldr	r1, [r3, #0]
  400ddc:	6808      	ldr	r0, [r1, #0]
  400dde:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400de2:	f380 8809 	msr	PSP, r0
  400de6:	f3bf 8f6f 	isb	sy
  400dea:	f04f 0000 	mov.w	r0, #0
  400dee:	f380 8811 	msr	BASEPRI, r0
  400df2:	4770      	bx	lr

00400df4 <pxCurrentTCBConst2>:
  400df4:	20400a60 	.word	0x20400a60
  400df8:	4770      	bx	lr
  400dfa:	bf00      	nop

00400dfc <vPortEnterCritical>:
  400dfc:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e00:	b672      	cpsid	i
  400e02:	f383 8811 	msr	BASEPRI, r3
  400e06:	f3bf 8f6f 	isb	sy
  400e0a:	f3bf 8f4f 	dsb	sy
  400e0e:	b662      	cpsie	i
	uxCriticalNesting++;
  400e10:	4a0b      	ldr	r2, [pc, #44]	; (400e40 <vPortEnterCritical+0x44>)
  400e12:	6813      	ldr	r3, [r2, #0]
  400e14:	3301      	adds	r3, #1
  400e16:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  400e18:	2b01      	cmp	r3, #1
  400e1a:	d10f      	bne.n	400e3c <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  400e1c:	4b09      	ldr	r3, [pc, #36]	; (400e44 <vPortEnterCritical+0x48>)
  400e1e:	681b      	ldr	r3, [r3, #0]
  400e20:	f013 0fff 	tst.w	r3, #255	; 0xff
  400e24:	d00a      	beq.n	400e3c <vPortEnterCritical+0x40>
  400e26:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e2a:	b672      	cpsid	i
  400e2c:	f383 8811 	msr	BASEPRI, r3
  400e30:	f3bf 8f6f 	isb	sy
  400e34:	f3bf 8f4f 	dsb	sy
  400e38:	b662      	cpsie	i
  400e3a:	e7fe      	b.n	400e3a <vPortEnterCritical+0x3e>
  400e3c:	4770      	bx	lr
  400e3e:	bf00      	nop
  400e40:	20400010 	.word	0x20400010
  400e44:	e000ed04 	.word	0xe000ed04

00400e48 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  400e48:	4b0a      	ldr	r3, [pc, #40]	; (400e74 <vPortExitCritical+0x2c>)
  400e4a:	681b      	ldr	r3, [r3, #0]
  400e4c:	b953      	cbnz	r3, 400e64 <vPortExitCritical+0x1c>
  400e4e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e52:	b672      	cpsid	i
  400e54:	f383 8811 	msr	BASEPRI, r3
  400e58:	f3bf 8f6f 	isb	sy
  400e5c:	f3bf 8f4f 	dsb	sy
  400e60:	b662      	cpsie	i
  400e62:	e7fe      	b.n	400e62 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400e64:	3b01      	subs	r3, #1
  400e66:	4a03      	ldr	r2, [pc, #12]	; (400e74 <vPortExitCritical+0x2c>)
  400e68:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  400e6a:	b90b      	cbnz	r3, 400e70 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400e6c:	f383 8811 	msr	BASEPRI, r3
  400e70:	4770      	bx	lr
  400e72:	bf00      	nop
  400e74:	20400010 	.word	0x20400010

00400e78 <PendSV_Handler>:
	__asm volatile
  400e78:	f3ef 8009 	mrs	r0, PSP
  400e7c:	f3bf 8f6f 	isb	sy
  400e80:	4b15      	ldr	r3, [pc, #84]	; (400ed8 <pxCurrentTCBConst>)
  400e82:	681a      	ldr	r2, [r3, #0]
  400e84:	f01e 0f10 	tst.w	lr, #16
  400e88:	bf08      	it	eq
  400e8a:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400e8e:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e92:	6010      	str	r0, [r2, #0]
  400e94:	f84d 3d04 	str.w	r3, [sp, #-4]!
  400e98:	f04f 0080 	mov.w	r0, #128	; 0x80
  400e9c:	b672      	cpsid	i
  400e9e:	f380 8811 	msr	BASEPRI, r0
  400ea2:	f3bf 8f4f 	dsb	sy
  400ea6:	f3bf 8f6f 	isb	sy
  400eaa:	b662      	cpsie	i
  400eac:	f001 f8b8 	bl	402020 <vTaskSwitchContext>
  400eb0:	f04f 0000 	mov.w	r0, #0
  400eb4:	f380 8811 	msr	BASEPRI, r0
  400eb8:	bc08      	pop	{r3}
  400eba:	6819      	ldr	r1, [r3, #0]
  400ebc:	6808      	ldr	r0, [r1, #0]
  400ebe:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ec2:	f01e 0f10 	tst.w	lr, #16
  400ec6:	bf08      	it	eq
  400ec8:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400ecc:	f380 8809 	msr	PSP, r0
  400ed0:	f3bf 8f6f 	isb	sy
  400ed4:	4770      	bx	lr
  400ed6:	bf00      	nop

00400ed8 <pxCurrentTCBConst>:
  400ed8:	20400a60 	.word	0x20400a60
  400edc:	4770      	bx	lr
  400ede:	bf00      	nop

00400ee0 <SysTick_Handler>:
{
  400ee0:	b508      	push	{r3, lr}
	__asm volatile
  400ee2:	f3ef 8311 	mrs	r3, BASEPRI
  400ee6:	f04f 0280 	mov.w	r2, #128	; 0x80
  400eea:	b672      	cpsid	i
  400eec:	f382 8811 	msr	BASEPRI, r2
  400ef0:	f3bf 8f6f 	isb	sy
  400ef4:	f3bf 8f4f 	dsb	sy
  400ef8:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  400efa:	4b05      	ldr	r3, [pc, #20]	; (400f10 <SysTick_Handler+0x30>)
  400efc:	4798      	blx	r3
  400efe:	b118      	cbz	r0, 400f08 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f04:	4b03      	ldr	r3, [pc, #12]	; (400f14 <SysTick_Handler+0x34>)
  400f06:	601a      	str	r2, [r3, #0]
	__asm volatile
  400f08:	2300      	movs	r3, #0
  400f0a:	f383 8811 	msr	BASEPRI, r3
  400f0e:	bd08      	pop	{r3, pc}
  400f10:	00401d1d 	.word	0x00401d1d
  400f14:	e000ed04 	.word	0xe000ed04

00400f18 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400f18:	4a03      	ldr	r2, [pc, #12]	; (400f28 <vPortSetupTimerInterrupt+0x10>)
  400f1a:	4b04      	ldr	r3, [pc, #16]	; (400f2c <vPortSetupTimerInterrupt+0x14>)
  400f1c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400f1e:	2207      	movs	r2, #7
  400f20:	3b04      	subs	r3, #4
  400f22:	601a      	str	r2, [r3, #0]
  400f24:	4770      	bx	lr
  400f26:	bf00      	nop
  400f28:	000927bf 	.word	0x000927bf
  400f2c:	e000e014 	.word	0xe000e014

00400f30 <xPortStartScheduler>:
{
  400f30:	b500      	push	{lr}
  400f32:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400f34:	4b25      	ldr	r3, [pc, #148]	; (400fcc <xPortStartScheduler+0x9c>)
  400f36:	781a      	ldrb	r2, [r3, #0]
  400f38:	b2d2      	uxtb	r2, r2
  400f3a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  400f3c:	22ff      	movs	r2, #255	; 0xff
  400f3e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  400f40:	781b      	ldrb	r3, [r3, #0]
  400f42:	b2db      	uxtb	r3, r3
  400f44:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  400f48:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400f50:	4a1f      	ldr	r2, [pc, #124]	; (400fd0 <xPortStartScheduler+0xa0>)
  400f52:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400f54:	2207      	movs	r2, #7
  400f56:	4b1f      	ldr	r3, [pc, #124]	; (400fd4 <xPortStartScheduler+0xa4>)
  400f58:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400f5a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400f5e:	f013 0f80 	tst.w	r3, #128	; 0x80
  400f62:	d010      	beq.n	400f86 <xPortStartScheduler+0x56>
  400f64:	2206      	movs	r2, #6
  400f66:	e000      	b.n	400f6a <xPortStartScheduler+0x3a>
  400f68:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  400f6a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400f6e:	005b      	lsls	r3, r3, #1
  400f70:	b2db      	uxtb	r3, r3
  400f72:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  400f76:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400f7a:	1e51      	subs	r1, r2, #1
  400f7c:	f013 0f80 	tst.w	r3, #128	; 0x80
  400f80:	d1f2      	bne.n	400f68 <xPortStartScheduler+0x38>
  400f82:	4b14      	ldr	r3, [pc, #80]	; (400fd4 <xPortStartScheduler+0xa4>)
  400f84:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  400f86:	4a13      	ldr	r2, [pc, #76]	; (400fd4 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  400f88:	6813      	ldr	r3, [r2, #0]
  400f8a:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  400f8c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400f90:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  400f92:	9b01      	ldr	r3, [sp, #4]
  400f94:	b2db      	uxtb	r3, r3
  400f96:	4a0d      	ldr	r2, [pc, #52]	; (400fcc <xPortStartScheduler+0x9c>)
  400f98:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  400f9a:	4b0f      	ldr	r3, [pc, #60]	; (400fd8 <xPortStartScheduler+0xa8>)
  400f9c:	681a      	ldr	r2, [r3, #0]
  400f9e:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  400fa2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400fa4:	681a      	ldr	r2, [r3, #0]
  400fa6:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  400faa:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  400fac:	4b0b      	ldr	r3, [pc, #44]	; (400fdc <xPortStartScheduler+0xac>)
  400fae:	4798      	blx	r3
	uxCriticalNesting = 0;
  400fb0:	2200      	movs	r2, #0
  400fb2:	4b0b      	ldr	r3, [pc, #44]	; (400fe0 <xPortStartScheduler+0xb0>)
  400fb4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  400fb6:	4b0b      	ldr	r3, [pc, #44]	; (400fe4 <xPortStartScheduler+0xb4>)
  400fb8:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  400fba:	4a0b      	ldr	r2, [pc, #44]	; (400fe8 <xPortStartScheduler+0xb8>)
  400fbc:	6813      	ldr	r3, [r2, #0]
  400fbe:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400fc2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  400fc4:	4b09      	ldr	r3, [pc, #36]	; (400fec <xPortStartScheduler+0xbc>)
  400fc6:	4798      	blx	r3
	prvTaskExitError();
  400fc8:	4b09      	ldr	r3, [pc, #36]	; (400ff0 <xPortStartScheduler+0xc0>)
  400fca:	4798      	blx	r3
  400fcc:	e000e400 	.word	0xe000e400
  400fd0:	20400a58 	.word	0x20400a58
  400fd4:	20400a5c 	.word	0x20400a5c
  400fd8:	e000ed20 	.word	0xe000ed20
  400fdc:	00400f19 	.word	0x00400f19
  400fe0:	20400010 	.word	0x20400010
  400fe4:	00400d9d 	.word	0x00400d9d
  400fe8:	e000ef34 	.word	0xe000ef34
  400fec:	00400d7d 	.word	0x00400d7d
  400ff0:	00400d41 	.word	0x00400d41

00400ff4 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  400ff4:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  400ff8:	2b0f      	cmp	r3, #15
  400ffa:	d911      	bls.n	401020 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  400ffc:	4a12      	ldr	r2, [pc, #72]	; (401048 <vPortValidateInterruptPriority+0x54>)
  400ffe:	5c9b      	ldrb	r3, [r3, r2]
  401000:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401002:	4a12      	ldr	r2, [pc, #72]	; (40104c <vPortValidateInterruptPriority+0x58>)
  401004:	7812      	ldrb	r2, [r2, #0]
  401006:	429a      	cmp	r2, r3
  401008:	d90a      	bls.n	401020 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40100a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40100e:	b672      	cpsid	i
  401010:	f383 8811 	msr	BASEPRI, r3
  401014:	f3bf 8f6f 	isb	sy
  401018:	f3bf 8f4f 	dsb	sy
  40101c:	b662      	cpsie	i
  40101e:	e7fe      	b.n	40101e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401020:	4b0b      	ldr	r3, [pc, #44]	; (401050 <vPortValidateInterruptPriority+0x5c>)
  401022:	681b      	ldr	r3, [r3, #0]
  401024:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401028:	4a0a      	ldr	r2, [pc, #40]	; (401054 <vPortValidateInterruptPriority+0x60>)
  40102a:	6812      	ldr	r2, [r2, #0]
  40102c:	4293      	cmp	r3, r2
  40102e:	d90a      	bls.n	401046 <vPortValidateInterruptPriority+0x52>
  401030:	f04f 0380 	mov.w	r3, #128	; 0x80
  401034:	b672      	cpsid	i
  401036:	f383 8811 	msr	BASEPRI, r3
  40103a:	f3bf 8f6f 	isb	sy
  40103e:	f3bf 8f4f 	dsb	sy
  401042:	b662      	cpsie	i
  401044:	e7fe      	b.n	401044 <vPortValidateInterruptPriority+0x50>
  401046:	4770      	bx	lr
  401048:	e000e3f0 	.word	0xe000e3f0
  40104c:	20400a58 	.word	0x20400a58
  401050:	e000ed0c 	.word	0xe000ed0c
  401054:	20400a5c 	.word	0x20400a5c

00401058 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401058:	b510      	push	{r4, lr}
  40105a:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  40105c:	4b06      	ldr	r3, [pc, #24]	; (401078 <pvPortMalloc+0x20>)
  40105e:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401060:	4620      	mov	r0, r4
  401062:	4b06      	ldr	r3, [pc, #24]	; (40107c <pvPortMalloc+0x24>)
  401064:	4798      	blx	r3
  401066:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401068:	4b05      	ldr	r3, [pc, #20]	; (401080 <pvPortMalloc+0x28>)
  40106a:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  40106c:	b10c      	cbz	r4, 401072 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  40106e:	4620      	mov	r0, r4
  401070:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401072:	4b04      	ldr	r3, [pc, #16]	; (401084 <pvPortMalloc+0x2c>)
  401074:	4798      	blx	r3
	return pvReturn;
  401076:	e7fa      	b.n	40106e <pvPortMalloc+0x16>
  401078:	00401d01 	.word	0x00401d01
  40107c:	00403b8d 	.word	0x00403b8d
  401080:	00401e69 	.word	0x00401e69
  401084:	00402cff 	.word	0x00402cff

00401088 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401088:	b148      	cbz	r0, 40109e <vPortFree+0x16>
{
  40108a:	b510      	push	{r4, lr}
  40108c:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  40108e:	4b04      	ldr	r3, [pc, #16]	; (4010a0 <vPortFree+0x18>)
  401090:	4798      	blx	r3
		{
			free( pv );
  401092:	4620      	mov	r0, r4
  401094:	4b03      	ldr	r3, [pc, #12]	; (4010a4 <vPortFree+0x1c>)
  401096:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401098:	4b03      	ldr	r3, [pc, #12]	; (4010a8 <vPortFree+0x20>)
  40109a:	4798      	blx	r3
  40109c:	bd10      	pop	{r4, pc}
  40109e:	4770      	bx	lr
  4010a0:	00401d01 	.word	0x00401d01
  4010a4:	00403b9d 	.word	0x00403b9d
  4010a8:	00401e69 	.word	0x00401e69

004010ac <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4010ac:	b538      	push	{r3, r4, r5, lr}
  4010ae:	4604      	mov	r4, r0
  4010b0:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4010b2:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4010b4:	b95a      	cbnz	r2, 4010ce <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4010b6:	6803      	ldr	r3, [r0, #0]
  4010b8:	2b00      	cmp	r3, #0
  4010ba:	d12e      	bne.n	40111a <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4010bc:	6840      	ldr	r0, [r0, #4]
  4010be:	4b1b      	ldr	r3, [pc, #108]	; (40112c <prvCopyDataToQueue+0x80>)
  4010c0:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4010c2:	2300      	movs	r3, #0
  4010c4:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4010c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4010c8:	3301      	adds	r3, #1
  4010ca:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4010cc:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  4010ce:	b96d      	cbnz	r5, 4010ec <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  4010d0:	6880      	ldr	r0, [r0, #8]
  4010d2:	4b17      	ldr	r3, [pc, #92]	; (401130 <prvCopyDataToQueue+0x84>)
  4010d4:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4010d6:	68a3      	ldr	r3, [r4, #8]
  4010d8:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4010da:	4413      	add	r3, r2
  4010dc:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4010de:	6862      	ldr	r2, [r4, #4]
  4010e0:	4293      	cmp	r3, r2
  4010e2:	d31c      	bcc.n	40111e <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4010e4:	6823      	ldr	r3, [r4, #0]
  4010e6:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4010e8:	2000      	movs	r0, #0
  4010ea:	e7ec      	b.n	4010c6 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4010ec:	68c0      	ldr	r0, [r0, #12]
  4010ee:	4b10      	ldr	r3, [pc, #64]	; (401130 <prvCopyDataToQueue+0x84>)
  4010f0:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4010f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4010f4:	425b      	negs	r3, r3
  4010f6:	68e2      	ldr	r2, [r4, #12]
  4010f8:	441a      	add	r2, r3
  4010fa:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4010fc:	6821      	ldr	r1, [r4, #0]
  4010fe:	428a      	cmp	r2, r1
  401100:	d202      	bcs.n	401108 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401102:	6862      	ldr	r2, [r4, #4]
  401104:	4413      	add	r3, r2
  401106:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401108:	2d02      	cmp	r5, #2
  40110a:	d10a      	bne.n	401122 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  40110c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40110e:	b153      	cbz	r3, 401126 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401110:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401112:	3b01      	subs	r3, #1
  401114:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  401116:	2000      	movs	r0, #0
  401118:	e7d5      	b.n	4010c6 <prvCopyDataToQueue+0x1a>
  40111a:	2000      	movs	r0, #0
  40111c:	e7d3      	b.n	4010c6 <prvCopyDataToQueue+0x1a>
  40111e:	2000      	movs	r0, #0
  401120:	e7d1      	b.n	4010c6 <prvCopyDataToQueue+0x1a>
  401122:	2000      	movs	r0, #0
  401124:	e7cf      	b.n	4010c6 <prvCopyDataToQueue+0x1a>
  401126:	2000      	movs	r0, #0
  401128:	e7cd      	b.n	4010c6 <prvCopyDataToQueue+0x1a>
  40112a:	bf00      	nop
  40112c:	00402421 	.word	0x00402421
  401130:	0040410d 	.word	0x0040410d

00401134 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  401134:	b530      	push	{r4, r5, lr}
  401136:	b083      	sub	sp, #12
  401138:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  40113a:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  40113c:	b174      	cbz	r4, 40115c <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  40113e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401140:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401142:	429a      	cmp	r2, r3
  401144:	d315      	bcc.n	401172 <prvNotifyQueueSetContainer+0x3e>
  401146:	f04f 0380 	mov.w	r3, #128	; 0x80
  40114a:	b672      	cpsid	i
  40114c:	f383 8811 	msr	BASEPRI, r3
  401150:	f3bf 8f6f 	isb	sy
  401154:	f3bf 8f4f 	dsb	sy
  401158:	b662      	cpsie	i
  40115a:	e7fe      	b.n	40115a <prvNotifyQueueSetContainer+0x26>
  40115c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401160:	b672      	cpsid	i
  401162:	f383 8811 	msr	BASEPRI, r3
  401166:	f3bf 8f6f 	isb	sy
  40116a:	f3bf 8f4f 	dsb	sy
  40116e:	b662      	cpsie	i
  401170:	e7fe      	b.n	401170 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401172:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401174:	4293      	cmp	r3, r2
  401176:	d803      	bhi.n	401180 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401178:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40117a:	4628      	mov	r0, r5
  40117c:	b003      	add	sp, #12
  40117e:	bd30      	pop	{r4, r5, pc}
  401180:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401182:	a901      	add	r1, sp, #4
  401184:	4620      	mov	r0, r4
  401186:	4b0b      	ldr	r3, [pc, #44]	; (4011b4 <prvNotifyQueueSetContainer+0x80>)
  401188:	4798      	blx	r3
  40118a:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  40118c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40118e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401192:	d10a      	bne.n	4011aa <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401194:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401196:	2b00      	cmp	r3, #0
  401198:	d0ef      	beq.n	40117a <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40119a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40119e:	4b06      	ldr	r3, [pc, #24]	; (4011b8 <prvNotifyQueueSetContainer+0x84>)
  4011a0:	4798      	blx	r3
  4011a2:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  4011a4:	bf18      	it	ne
  4011a6:	2501      	movne	r5, #1
  4011a8:	e7e7      	b.n	40117a <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  4011aa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4011ac:	3301      	adds	r3, #1
  4011ae:	64a3      	str	r3, [r4, #72]	; 0x48
  4011b0:	e7e3      	b.n	40117a <prvNotifyQueueSetContainer+0x46>
  4011b2:	bf00      	nop
  4011b4:	004010ad 	.word	0x004010ad
  4011b8:	004021f5 	.word	0x004021f5

004011bc <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  4011bc:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4011be:	b172      	cbz	r2, 4011de <prvCopyDataFromQueue+0x22>
{
  4011c0:	b510      	push	{r4, lr}
  4011c2:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  4011c4:	68c4      	ldr	r4, [r0, #12]
  4011c6:	4414      	add	r4, r2
  4011c8:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  4011ca:	6840      	ldr	r0, [r0, #4]
  4011cc:	4284      	cmp	r4, r0
  4011ce:	d301      	bcc.n	4011d4 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  4011d0:	6818      	ldr	r0, [r3, #0]
  4011d2:	60d8      	str	r0, [r3, #12]
  4011d4:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  4011d6:	68d9      	ldr	r1, [r3, #12]
  4011d8:	4b01      	ldr	r3, [pc, #4]	; (4011e0 <prvCopyDataFromQueue+0x24>)
  4011da:	4798      	blx	r3
  4011dc:	bd10      	pop	{r4, pc}
  4011de:	4770      	bx	lr
  4011e0:	0040410d 	.word	0x0040410d

004011e4 <prvUnlockQueue>:
{
  4011e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4011e6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4011e8:	4b22      	ldr	r3, [pc, #136]	; (401274 <prvUnlockQueue+0x90>)
  4011ea:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4011ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4011ee:	2b00      	cmp	r3, #0
  4011f0:	dd1b      	ble.n	40122a <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4011f2:	4d21      	ldr	r5, [pc, #132]	; (401278 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4011f4:	4f21      	ldr	r7, [pc, #132]	; (40127c <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4011f6:	4e22      	ldr	r6, [pc, #136]	; (401280 <prvUnlockQueue+0x9c>)
  4011f8:	e00b      	b.n	401212 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4011fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4011fc:	b1ab      	cbz	r3, 40122a <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4011fe:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401202:	47b0      	blx	r6
  401204:	b978      	cbnz	r0, 401226 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401206:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401208:	3b01      	subs	r3, #1
  40120a:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40120c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40120e:	2b00      	cmp	r3, #0
  401210:	dd0b      	ble.n	40122a <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  401212:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401214:	2b00      	cmp	r3, #0
  401216:	d0f0      	beq.n	4011fa <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401218:	2100      	movs	r1, #0
  40121a:	4620      	mov	r0, r4
  40121c:	47a8      	blx	r5
  40121e:	2801      	cmp	r0, #1
  401220:	d1f1      	bne.n	401206 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  401222:	47b8      	blx	r7
  401224:	e7ef      	b.n	401206 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  401226:	47b8      	blx	r7
  401228:	e7ed      	b.n	401206 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  40122a:	f04f 33ff 	mov.w	r3, #4294967295
  40122e:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401230:	4b14      	ldr	r3, [pc, #80]	; (401284 <prvUnlockQueue+0xa0>)
  401232:	4798      	blx	r3
	taskENTER_CRITICAL();
  401234:	4b0f      	ldr	r3, [pc, #60]	; (401274 <prvUnlockQueue+0x90>)
  401236:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401238:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40123a:	2b00      	cmp	r3, #0
  40123c:	dd14      	ble.n	401268 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40123e:	6923      	ldr	r3, [r4, #16]
  401240:	b193      	cbz	r3, 401268 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401242:	f104 0610 	add.w	r6, r4, #16
  401246:	4d0e      	ldr	r5, [pc, #56]	; (401280 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401248:	4f0c      	ldr	r7, [pc, #48]	; (40127c <prvUnlockQueue+0x98>)
  40124a:	e007      	b.n	40125c <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  40124c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40124e:	3b01      	subs	r3, #1
  401250:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401252:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401254:	2b00      	cmp	r3, #0
  401256:	dd07      	ble.n	401268 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401258:	6923      	ldr	r3, [r4, #16]
  40125a:	b12b      	cbz	r3, 401268 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40125c:	4630      	mov	r0, r6
  40125e:	47a8      	blx	r5
  401260:	2800      	cmp	r0, #0
  401262:	d0f3      	beq.n	40124c <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401264:	47b8      	blx	r7
  401266:	e7f1      	b.n	40124c <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401268:	f04f 33ff 	mov.w	r3, #4294967295
  40126c:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  40126e:	4b05      	ldr	r3, [pc, #20]	; (401284 <prvUnlockQueue+0xa0>)
  401270:	4798      	blx	r3
  401272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401274:	00400dfd 	.word	0x00400dfd
  401278:	00401135 	.word	0x00401135
  40127c:	00402351 	.word	0x00402351
  401280:	004021f5 	.word	0x004021f5
  401284:	00400e49 	.word	0x00400e49

00401288 <xQueueGenericReset>:
{
  401288:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  40128a:	b308      	cbz	r0, 4012d0 <xQueueGenericReset+0x48>
  40128c:	4604      	mov	r4, r0
  40128e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401290:	4b1d      	ldr	r3, [pc, #116]	; (401308 <xQueueGenericReset+0x80>)
  401292:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401294:	6822      	ldr	r2, [r4, #0]
  401296:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401298:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40129a:	fb03 f301 	mul.w	r3, r3, r1
  40129e:	18d0      	adds	r0, r2, r3
  4012a0:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  4012a2:	2000      	movs	r0, #0
  4012a4:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4012a6:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  4012a8:	1a5b      	subs	r3, r3, r1
  4012aa:	4413      	add	r3, r2
  4012ac:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4012ae:	f04f 33ff 	mov.w	r3, #4294967295
  4012b2:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4012b4:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  4012b6:	b9fd      	cbnz	r5, 4012f8 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4012b8:	6923      	ldr	r3, [r4, #16]
  4012ba:	b12b      	cbz	r3, 4012c8 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4012bc:	f104 0010 	add.w	r0, r4, #16
  4012c0:	4b12      	ldr	r3, [pc, #72]	; (40130c <xQueueGenericReset+0x84>)
  4012c2:	4798      	blx	r3
  4012c4:	2801      	cmp	r0, #1
  4012c6:	d00e      	beq.n	4012e6 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  4012c8:	4b11      	ldr	r3, [pc, #68]	; (401310 <xQueueGenericReset+0x88>)
  4012ca:	4798      	blx	r3
}
  4012cc:	2001      	movs	r0, #1
  4012ce:	bd38      	pop	{r3, r4, r5, pc}
  4012d0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4012d4:	b672      	cpsid	i
  4012d6:	f383 8811 	msr	BASEPRI, r3
  4012da:	f3bf 8f6f 	isb	sy
  4012de:	f3bf 8f4f 	dsb	sy
  4012e2:	b662      	cpsie	i
  4012e4:	e7fe      	b.n	4012e4 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  4012e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4012ea:	4b0a      	ldr	r3, [pc, #40]	; (401314 <xQueueGenericReset+0x8c>)
  4012ec:	601a      	str	r2, [r3, #0]
  4012ee:	f3bf 8f4f 	dsb	sy
  4012f2:	f3bf 8f6f 	isb	sy
  4012f6:	e7e7      	b.n	4012c8 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4012f8:	f104 0010 	add.w	r0, r4, #16
  4012fc:	4d06      	ldr	r5, [pc, #24]	; (401318 <xQueueGenericReset+0x90>)
  4012fe:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401300:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401304:	47a8      	blx	r5
  401306:	e7df      	b.n	4012c8 <xQueueGenericReset+0x40>
  401308:	00400dfd 	.word	0x00400dfd
  40130c:	004021f5 	.word	0x004021f5
  401310:	00400e49 	.word	0x00400e49
  401314:	e000ed04 	.word	0xe000ed04
  401318:	00400cb1 	.word	0x00400cb1

0040131c <xQueueGenericCreate>:
{
  40131c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  40131e:	b950      	cbnz	r0, 401336 <xQueueGenericCreate+0x1a>
  401320:	f04f 0380 	mov.w	r3, #128	; 0x80
  401324:	b672      	cpsid	i
  401326:	f383 8811 	msr	BASEPRI, r3
  40132a:	f3bf 8f6f 	isb	sy
  40132e:	f3bf 8f4f 	dsb	sy
  401332:	b662      	cpsie	i
  401334:	e7fe      	b.n	401334 <xQueueGenericCreate+0x18>
  401336:	4606      	mov	r6, r0
  401338:	4617      	mov	r7, r2
  40133a:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  40133c:	b189      	cbz	r1, 401362 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40133e:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401342:	3059      	adds	r0, #89	; 0x59
  401344:	4b12      	ldr	r3, [pc, #72]	; (401390 <xQueueGenericCreate+0x74>)
  401346:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401348:	4604      	mov	r4, r0
  40134a:	b9e8      	cbnz	r0, 401388 <xQueueGenericCreate+0x6c>
  40134c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401350:	b672      	cpsid	i
  401352:	f383 8811 	msr	BASEPRI, r3
  401356:	f3bf 8f6f 	isb	sy
  40135a:	f3bf 8f4f 	dsb	sy
  40135e:	b662      	cpsie	i
  401360:	e7fe      	b.n	401360 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401362:	2058      	movs	r0, #88	; 0x58
  401364:	4b0a      	ldr	r3, [pc, #40]	; (401390 <xQueueGenericCreate+0x74>)
  401366:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401368:	4604      	mov	r4, r0
  40136a:	2800      	cmp	r0, #0
  40136c:	d0ee      	beq.n	40134c <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40136e:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401370:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401372:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401374:	2101      	movs	r1, #1
  401376:	4620      	mov	r0, r4
  401378:	4b06      	ldr	r3, [pc, #24]	; (401394 <xQueueGenericCreate+0x78>)
  40137a:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  40137c:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401380:	2300      	movs	r3, #0
  401382:	6563      	str	r3, [r4, #84]	; 0x54
}
  401384:	4620      	mov	r0, r4
  401386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401388:	f100 0358 	add.w	r3, r0, #88	; 0x58
  40138c:	6003      	str	r3, [r0, #0]
  40138e:	e7ef      	b.n	401370 <xQueueGenericCreate+0x54>
  401390:	00401059 	.word	0x00401059
  401394:	00401289 	.word	0x00401289

00401398 <xQueueGenericSend>:
{
  401398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40139c:	b085      	sub	sp, #20
  40139e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4013a0:	b1b8      	cbz	r0, 4013d2 <xQueueGenericSend+0x3a>
  4013a2:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4013a4:	b301      	cbz	r1, 4013e8 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4013a6:	2b02      	cmp	r3, #2
  4013a8:	d02c      	beq.n	401404 <xQueueGenericSend+0x6c>
  4013aa:	461d      	mov	r5, r3
  4013ac:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4013ae:	4b66      	ldr	r3, [pc, #408]	; (401548 <xQueueGenericSend+0x1b0>)
  4013b0:	4798      	blx	r3
  4013b2:	2800      	cmp	r0, #0
  4013b4:	d134      	bne.n	401420 <xQueueGenericSend+0x88>
  4013b6:	9b01      	ldr	r3, [sp, #4]
  4013b8:	2b00      	cmp	r3, #0
  4013ba:	d038      	beq.n	40142e <xQueueGenericSend+0x96>
  4013bc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013c0:	b672      	cpsid	i
  4013c2:	f383 8811 	msr	BASEPRI, r3
  4013c6:	f3bf 8f6f 	isb	sy
  4013ca:	f3bf 8f4f 	dsb	sy
  4013ce:	b662      	cpsie	i
  4013d0:	e7fe      	b.n	4013d0 <xQueueGenericSend+0x38>
  4013d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013d6:	b672      	cpsid	i
  4013d8:	f383 8811 	msr	BASEPRI, r3
  4013dc:	f3bf 8f6f 	isb	sy
  4013e0:	f3bf 8f4f 	dsb	sy
  4013e4:	b662      	cpsie	i
  4013e6:	e7fe      	b.n	4013e6 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4013e8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4013ea:	2a00      	cmp	r2, #0
  4013ec:	d0db      	beq.n	4013a6 <xQueueGenericSend+0xe>
  4013ee:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013f2:	b672      	cpsid	i
  4013f4:	f383 8811 	msr	BASEPRI, r3
  4013f8:	f3bf 8f6f 	isb	sy
  4013fc:	f3bf 8f4f 	dsb	sy
  401400:	b662      	cpsie	i
  401402:	e7fe      	b.n	401402 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401404:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  401406:	2a01      	cmp	r2, #1
  401408:	d0cf      	beq.n	4013aa <xQueueGenericSend+0x12>
  40140a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40140e:	b672      	cpsid	i
  401410:	f383 8811 	msr	BASEPRI, r3
  401414:	f3bf 8f6f 	isb	sy
  401418:	f3bf 8f4f 	dsb	sy
  40141c:	b662      	cpsie	i
  40141e:	e7fe      	b.n	40141e <xQueueGenericSend+0x86>
  401420:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401422:	4e4a      	ldr	r6, [pc, #296]	; (40154c <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  401424:	f8df a150 	ldr.w	sl, [pc, #336]	; 401578 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  401428:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401558 <xQueueGenericSend+0x1c0>
  40142c:	e042      	b.n	4014b4 <xQueueGenericSend+0x11c>
  40142e:	2700      	movs	r7, #0
  401430:	e7f7      	b.n	401422 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401432:	462a      	mov	r2, r5
  401434:	4641      	mov	r1, r8
  401436:	4620      	mov	r0, r4
  401438:	4b45      	ldr	r3, [pc, #276]	; (401550 <xQueueGenericSend+0x1b8>)
  40143a:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  40143c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40143e:	b19b      	cbz	r3, 401468 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401440:	4629      	mov	r1, r5
  401442:	4620      	mov	r0, r4
  401444:	4b43      	ldr	r3, [pc, #268]	; (401554 <xQueueGenericSend+0x1bc>)
  401446:	4798      	blx	r3
  401448:	2801      	cmp	r0, #1
  40144a:	d107      	bne.n	40145c <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40144c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401450:	4b41      	ldr	r3, [pc, #260]	; (401558 <xQueueGenericSend+0x1c0>)
  401452:	601a      	str	r2, [r3, #0]
  401454:	f3bf 8f4f 	dsb	sy
  401458:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  40145c:	4b3f      	ldr	r3, [pc, #252]	; (40155c <xQueueGenericSend+0x1c4>)
  40145e:	4798      	blx	r3
				return pdPASS;
  401460:	2001      	movs	r0, #1
}
  401462:	b005      	add	sp, #20
  401464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401468:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40146a:	b173      	cbz	r3, 40148a <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  40146c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401470:	4b3b      	ldr	r3, [pc, #236]	; (401560 <xQueueGenericSend+0x1c8>)
  401472:	4798      	blx	r3
  401474:	2801      	cmp	r0, #1
  401476:	d1f1      	bne.n	40145c <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401478:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40147c:	4b36      	ldr	r3, [pc, #216]	; (401558 <xQueueGenericSend+0x1c0>)
  40147e:	601a      	str	r2, [r3, #0]
  401480:	f3bf 8f4f 	dsb	sy
  401484:	f3bf 8f6f 	isb	sy
  401488:	e7e8      	b.n	40145c <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  40148a:	2800      	cmp	r0, #0
  40148c:	d0e6      	beq.n	40145c <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40148e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401492:	4b31      	ldr	r3, [pc, #196]	; (401558 <xQueueGenericSend+0x1c0>)
  401494:	601a      	str	r2, [r3, #0]
  401496:	f3bf 8f4f 	dsb	sy
  40149a:	f3bf 8f6f 	isb	sy
  40149e:	e7dd      	b.n	40145c <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  4014a0:	4b2e      	ldr	r3, [pc, #184]	; (40155c <xQueueGenericSend+0x1c4>)
  4014a2:	4798      	blx	r3
					return errQUEUE_FULL;
  4014a4:	2000      	movs	r0, #0
  4014a6:	e7dc      	b.n	401462 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  4014a8:	4620      	mov	r0, r4
  4014aa:	4b2e      	ldr	r3, [pc, #184]	; (401564 <xQueueGenericSend+0x1cc>)
  4014ac:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4014ae:	4b2e      	ldr	r3, [pc, #184]	; (401568 <xQueueGenericSend+0x1d0>)
  4014b0:	4798      	blx	r3
  4014b2:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  4014b4:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4014b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4014b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4014ba:	429a      	cmp	r2, r3
  4014bc:	d3b9      	bcc.n	401432 <xQueueGenericSend+0x9a>
  4014be:	2d02      	cmp	r5, #2
  4014c0:	d0b7      	beq.n	401432 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  4014c2:	9b01      	ldr	r3, [sp, #4]
  4014c4:	2b00      	cmp	r3, #0
  4014c6:	d0eb      	beq.n	4014a0 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  4014c8:	b90f      	cbnz	r7, 4014ce <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  4014ca:	a802      	add	r0, sp, #8
  4014cc:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  4014ce:	4b23      	ldr	r3, [pc, #140]	; (40155c <xQueueGenericSend+0x1c4>)
  4014d0:	4798      	blx	r3
		vTaskSuspendAll();
  4014d2:	4b26      	ldr	r3, [pc, #152]	; (40156c <xQueueGenericSend+0x1d4>)
  4014d4:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4014d6:	47b0      	blx	r6
  4014d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4014da:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014de:	d101      	bne.n	4014e4 <xQueueGenericSend+0x14c>
  4014e0:	2300      	movs	r3, #0
  4014e2:	6463      	str	r3, [r4, #68]	; 0x44
  4014e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4014e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014ea:	d101      	bne.n	4014f0 <xQueueGenericSend+0x158>
  4014ec:	2300      	movs	r3, #0
  4014ee:	64a3      	str	r3, [r4, #72]	; 0x48
  4014f0:	4b1a      	ldr	r3, [pc, #104]	; (40155c <xQueueGenericSend+0x1c4>)
  4014f2:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4014f4:	a901      	add	r1, sp, #4
  4014f6:	a802      	add	r0, sp, #8
  4014f8:	4b1d      	ldr	r3, [pc, #116]	; (401570 <xQueueGenericSend+0x1d8>)
  4014fa:	4798      	blx	r3
  4014fc:	b9e0      	cbnz	r0, 401538 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  4014fe:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401500:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  401504:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401506:	4b15      	ldr	r3, [pc, #84]	; (40155c <xQueueGenericSend+0x1c4>)
  401508:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  40150a:	45bb      	cmp	fp, r7
  40150c:	d1cc      	bne.n	4014a8 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40150e:	9901      	ldr	r1, [sp, #4]
  401510:	f104 0010 	add.w	r0, r4, #16
  401514:	4b17      	ldr	r3, [pc, #92]	; (401574 <xQueueGenericSend+0x1dc>)
  401516:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401518:	4620      	mov	r0, r4
  40151a:	4b12      	ldr	r3, [pc, #72]	; (401564 <xQueueGenericSend+0x1cc>)
  40151c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40151e:	4b12      	ldr	r3, [pc, #72]	; (401568 <xQueueGenericSend+0x1d0>)
  401520:	4798      	blx	r3
  401522:	2800      	cmp	r0, #0
  401524:	d1c5      	bne.n	4014b2 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  401526:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40152a:	f8c9 3000 	str.w	r3, [r9]
  40152e:	f3bf 8f4f 	dsb	sy
  401532:	f3bf 8f6f 	isb	sy
  401536:	e7bc      	b.n	4014b2 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  401538:	4620      	mov	r0, r4
  40153a:	4b0a      	ldr	r3, [pc, #40]	; (401564 <xQueueGenericSend+0x1cc>)
  40153c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40153e:	4b0a      	ldr	r3, [pc, #40]	; (401568 <xQueueGenericSend+0x1d0>)
  401540:	4798      	blx	r3
			return errQUEUE_FULL;
  401542:	2000      	movs	r0, #0
  401544:	e78d      	b.n	401462 <xQueueGenericSend+0xca>
  401546:	bf00      	nop
  401548:	0040235d 	.word	0x0040235d
  40154c:	00400dfd 	.word	0x00400dfd
  401550:	004010ad 	.word	0x004010ad
  401554:	00401135 	.word	0x00401135
  401558:	e000ed04 	.word	0xe000ed04
  40155c:	00400e49 	.word	0x00400e49
  401560:	004021f5 	.word	0x004021f5
  401564:	004011e5 	.word	0x004011e5
  401568:	00401e69 	.word	0x00401e69
  40156c:	00401d01 	.word	0x00401d01
  401570:	004022bd 	.word	0x004022bd
  401574:	004020f1 	.word	0x004020f1
  401578:	0040228d 	.word	0x0040228d

0040157c <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  40157c:	2800      	cmp	r0, #0
  40157e:	d036      	beq.n	4015ee <xQueueGenericSendFromISR+0x72>
{
  401580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401584:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401586:	2900      	cmp	r1, #0
  401588:	d03c      	beq.n	401604 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40158a:	2b02      	cmp	r3, #2
  40158c:	d048      	beq.n	401620 <xQueueGenericSendFromISR+0xa4>
  40158e:	461e      	mov	r6, r3
  401590:	4615      	mov	r5, r2
  401592:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401594:	4b35      	ldr	r3, [pc, #212]	; (40166c <xQueueGenericSendFromISR+0xf0>)
  401596:	4798      	blx	r3
	__asm volatile
  401598:	f3ef 8711 	mrs	r7, BASEPRI
  40159c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015a0:	b672      	cpsid	i
  4015a2:	f383 8811 	msr	BASEPRI, r3
  4015a6:	f3bf 8f6f 	isb	sy
  4015aa:	f3bf 8f4f 	dsb	sy
  4015ae:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4015b0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4015b2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4015b4:	429a      	cmp	r2, r3
  4015b6:	d301      	bcc.n	4015bc <xQueueGenericSendFromISR+0x40>
  4015b8:	2e02      	cmp	r6, #2
  4015ba:	d14f      	bne.n	40165c <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4015bc:	4632      	mov	r2, r6
  4015be:	4641      	mov	r1, r8
  4015c0:	4620      	mov	r0, r4
  4015c2:	4b2b      	ldr	r3, [pc, #172]	; (401670 <xQueueGenericSendFromISR+0xf4>)
  4015c4:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  4015c6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4015c8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4015cc:	d141      	bne.n	401652 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  4015ce:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4015d0:	2b00      	cmp	r3, #0
  4015d2:	d033      	beq.n	40163c <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4015d4:	4631      	mov	r1, r6
  4015d6:	4620      	mov	r0, r4
  4015d8:	4b26      	ldr	r3, [pc, #152]	; (401674 <xQueueGenericSendFromISR+0xf8>)
  4015da:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  4015dc:	2d00      	cmp	r5, #0
  4015de:	d03f      	beq.n	401660 <xQueueGenericSendFromISR+0xe4>
  4015e0:	2801      	cmp	r0, #1
  4015e2:	d13d      	bne.n	401660 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4015e4:	6028      	str	r0, [r5, #0]
	__asm volatile
  4015e6:	f387 8811 	msr	BASEPRI, r7
}
  4015ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  4015ee:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015f2:	b672      	cpsid	i
  4015f4:	f383 8811 	msr	BASEPRI, r3
  4015f8:	f3bf 8f6f 	isb	sy
  4015fc:	f3bf 8f4f 	dsb	sy
  401600:	b662      	cpsie	i
  401602:	e7fe      	b.n	401602 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401604:	6c00      	ldr	r0, [r0, #64]	; 0x40
  401606:	2800      	cmp	r0, #0
  401608:	d0bf      	beq.n	40158a <xQueueGenericSendFromISR+0xe>
  40160a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40160e:	b672      	cpsid	i
  401610:	f383 8811 	msr	BASEPRI, r3
  401614:	f3bf 8f6f 	isb	sy
  401618:	f3bf 8f4f 	dsb	sy
  40161c:	b662      	cpsie	i
  40161e:	e7fe      	b.n	40161e <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401620:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401622:	2801      	cmp	r0, #1
  401624:	d0b3      	beq.n	40158e <xQueueGenericSendFromISR+0x12>
  401626:	f04f 0380 	mov.w	r3, #128	; 0x80
  40162a:	b672      	cpsid	i
  40162c:	f383 8811 	msr	BASEPRI, r3
  401630:	f3bf 8f6f 	isb	sy
  401634:	f3bf 8f4f 	dsb	sy
  401638:	b662      	cpsie	i
  40163a:	e7fe      	b.n	40163a <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40163c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40163e:	b18b      	cbz	r3, 401664 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401640:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401644:	4b0c      	ldr	r3, [pc, #48]	; (401678 <xQueueGenericSendFromISR+0xfc>)
  401646:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401648:	b175      	cbz	r5, 401668 <xQueueGenericSendFromISR+0xec>
  40164a:	b168      	cbz	r0, 401668 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  40164c:	2001      	movs	r0, #1
  40164e:	6028      	str	r0, [r5, #0]
  401650:	e7c9      	b.n	4015e6 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  401652:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401654:	3301      	adds	r3, #1
  401656:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401658:	2001      	movs	r0, #1
  40165a:	e7c4      	b.n	4015e6 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  40165c:	2000      	movs	r0, #0
  40165e:	e7c2      	b.n	4015e6 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401660:	2001      	movs	r0, #1
  401662:	e7c0      	b.n	4015e6 <xQueueGenericSendFromISR+0x6a>
  401664:	2001      	movs	r0, #1
  401666:	e7be      	b.n	4015e6 <xQueueGenericSendFromISR+0x6a>
  401668:	2001      	movs	r0, #1
  40166a:	e7bc      	b.n	4015e6 <xQueueGenericSendFromISR+0x6a>
  40166c:	00400ff5 	.word	0x00400ff5
  401670:	004010ad 	.word	0x004010ad
  401674:	00401135 	.word	0x00401135
  401678:	004021f5 	.word	0x004021f5

0040167c <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  40167c:	b170      	cbz	r0, 40169c <xQueueGiveFromISR+0x20>
{
  40167e:	b570      	push	{r4, r5, r6, lr}
  401680:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  401682:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401684:	b1ab      	cbz	r3, 4016b2 <xQueueGiveFromISR+0x36>
  401686:	f04f 0380 	mov.w	r3, #128	; 0x80
  40168a:	b672      	cpsid	i
  40168c:	f383 8811 	msr	BASEPRI, r3
  401690:	f3bf 8f6f 	isb	sy
  401694:	f3bf 8f4f 	dsb	sy
  401698:	b662      	cpsie	i
  40169a:	e7fe      	b.n	40169a <xQueueGiveFromISR+0x1e>
  40169c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016a0:	b672      	cpsid	i
  4016a2:	f383 8811 	msr	BASEPRI, r3
  4016a6:	f3bf 8f6f 	isb	sy
  4016aa:	f3bf 8f4f 	dsb	sy
  4016ae:	b662      	cpsie	i
  4016b0:	e7fe      	b.n	4016b0 <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  4016b2:	6803      	ldr	r3, [r0, #0]
  4016b4:	b333      	cbz	r3, 401704 <xQueueGiveFromISR+0x88>
  4016b6:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4016b8:	4b25      	ldr	r3, [pc, #148]	; (401750 <xQueueGiveFromISR+0xd4>)
  4016ba:	4798      	blx	r3
	__asm volatile
  4016bc:	f3ef 8611 	mrs	r6, BASEPRI
  4016c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016c4:	b672      	cpsid	i
  4016c6:	f383 8811 	msr	BASEPRI, r3
  4016ca:	f3bf 8f6f 	isb	sy
  4016ce:	f3bf 8f4f 	dsb	sy
  4016d2:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4016d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4016d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4016d8:	429a      	cmp	r2, r3
  4016da:	d231      	bcs.n	401740 <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  4016dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4016de:	3301      	adds	r3, #1
  4016e0:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  4016e2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4016e4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4016e8:	d125      	bne.n	401736 <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  4016ea:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4016ec:	b1c3      	cbz	r3, 401720 <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4016ee:	2100      	movs	r1, #0
  4016f0:	4620      	mov	r0, r4
  4016f2:	4b18      	ldr	r3, [pc, #96]	; (401754 <xQueueGiveFromISR+0xd8>)
  4016f4:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  4016f6:	b32d      	cbz	r5, 401744 <xQueueGiveFromISR+0xc8>
  4016f8:	2801      	cmp	r0, #1
  4016fa:	d123      	bne.n	401744 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  4016fc:	6028      	str	r0, [r5, #0]
	__asm volatile
  4016fe:	f386 8811 	msr	BASEPRI, r6
}
  401702:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401704:	6843      	ldr	r3, [r0, #4]
  401706:	2b00      	cmp	r3, #0
  401708:	d0d5      	beq.n	4016b6 <xQueueGiveFromISR+0x3a>
	__asm volatile
  40170a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40170e:	b672      	cpsid	i
  401710:	f383 8811 	msr	BASEPRI, r3
  401714:	f3bf 8f6f 	isb	sy
  401718:	f3bf 8f4f 	dsb	sy
  40171c:	b662      	cpsie	i
  40171e:	e7fe      	b.n	40171e <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401720:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401722:	b18b      	cbz	r3, 401748 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401724:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401728:	4b0b      	ldr	r3, [pc, #44]	; (401758 <xQueueGiveFromISR+0xdc>)
  40172a:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  40172c:	b175      	cbz	r5, 40174c <xQueueGiveFromISR+0xd0>
  40172e:	b168      	cbz	r0, 40174c <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401730:	2001      	movs	r0, #1
  401732:	6028      	str	r0, [r5, #0]
  401734:	e7e3      	b.n	4016fe <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  401736:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401738:	3301      	adds	r3, #1
  40173a:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  40173c:	2001      	movs	r0, #1
  40173e:	e7de      	b.n	4016fe <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  401740:	2000      	movs	r0, #0
  401742:	e7dc      	b.n	4016fe <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  401744:	2001      	movs	r0, #1
  401746:	e7da      	b.n	4016fe <xQueueGiveFromISR+0x82>
  401748:	2001      	movs	r0, #1
  40174a:	e7d8      	b.n	4016fe <xQueueGiveFromISR+0x82>
  40174c:	2001      	movs	r0, #1
  40174e:	e7d6      	b.n	4016fe <xQueueGiveFromISR+0x82>
  401750:	00400ff5 	.word	0x00400ff5
  401754:	00401135 	.word	0x00401135
  401758:	004021f5 	.word	0x004021f5

0040175c <xQueueGenericReceive>:
{
  40175c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401760:	b084      	sub	sp, #16
  401762:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401764:	b198      	cbz	r0, 40178e <xQueueGenericReceive+0x32>
  401766:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401768:	b1e1      	cbz	r1, 4017a4 <xQueueGenericReceive+0x48>
  40176a:	4698      	mov	r8, r3
  40176c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40176e:	4b61      	ldr	r3, [pc, #388]	; (4018f4 <xQueueGenericReceive+0x198>)
  401770:	4798      	blx	r3
  401772:	bb28      	cbnz	r0, 4017c0 <xQueueGenericReceive+0x64>
  401774:	9b01      	ldr	r3, [sp, #4]
  401776:	b353      	cbz	r3, 4017ce <xQueueGenericReceive+0x72>
  401778:	f04f 0380 	mov.w	r3, #128	; 0x80
  40177c:	b672      	cpsid	i
  40177e:	f383 8811 	msr	BASEPRI, r3
  401782:	f3bf 8f6f 	isb	sy
  401786:	f3bf 8f4f 	dsb	sy
  40178a:	b662      	cpsie	i
  40178c:	e7fe      	b.n	40178c <xQueueGenericReceive+0x30>
  40178e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401792:	b672      	cpsid	i
  401794:	f383 8811 	msr	BASEPRI, r3
  401798:	f3bf 8f6f 	isb	sy
  40179c:	f3bf 8f4f 	dsb	sy
  4017a0:	b662      	cpsie	i
  4017a2:	e7fe      	b.n	4017a2 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4017a4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4017a6:	2a00      	cmp	r2, #0
  4017a8:	d0df      	beq.n	40176a <xQueueGenericReceive+0xe>
  4017aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017ae:	b672      	cpsid	i
  4017b0:	f383 8811 	msr	BASEPRI, r3
  4017b4:	f3bf 8f6f 	isb	sy
  4017b8:	f3bf 8f4f 	dsb	sy
  4017bc:	b662      	cpsie	i
  4017be:	e7fe      	b.n	4017be <xQueueGenericReceive+0x62>
  4017c0:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  4017c2:	4d4d      	ldr	r5, [pc, #308]	; (4018f8 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  4017c4:	f8df a160 	ldr.w	sl, [pc, #352]	; 401928 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  4017c8:	f8df 913c 	ldr.w	r9, [pc, #316]	; 401908 <xQueueGenericReceive+0x1ac>
  4017cc:	e04b      	b.n	401866 <xQueueGenericReceive+0x10a>
  4017ce:	2600      	movs	r6, #0
  4017d0:	e7f7      	b.n	4017c2 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  4017d2:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4017d4:	4639      	mov	r1, r7
  4017d6:	4620      	mov	r0, r4
  4017d8:	4b48      	ldr	r3, [pc, #288]	; (4018fc <xQueueGenericReceive+0x1a0>)
  4017da:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  4017dc:	f1b8 0f00 	cmp.w	r8, #0
  4017e0:	d11d      	bne.n	40181e <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  4017e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4017e4:	3b01      	subs	r3, #1
  4017e6:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4017e8:	6823      	ldr	r3, [r4, #0]
  4017ea:	b913      	cbnz	r3, 4017f2 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  4017ec:	4b44      	ldr	r3, [pc, #272]	; (401900 <xQueueGenericReceive+0x1a4>)
  4017ee:	4798      	blx	r3
  4017f0:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4017f2:	6923      	ldr	r3, [r4, #16]
  4017f4:	b16b      	cbz	r3, 401812 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4017f6:	f104 0010 	add.w	r0, r4, #16
  4017fa:	4b42      	ldr	r3, [pc, #264]	; (401904 <xQueueGenericReceive+0x1a8>)
  4017fc:	4798      	blx	r3
  4017fe:	2801      	cmp	r0, #1
  401800:	d107      	bne.n	401812 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401802:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401806:	4b40      	ldr	r3, [pc, #256]	; (401908 <xQueueGenericReceive+0x1ac>)
  401808:	601a      	str	r2, [r3, #0]
  40180a:	f3bf 8f4f 	dsb	sy
  40180e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401812:	4b3e      	ldr	r3, [pc, #248]	; (40190c <xQueueGenericReceive+0x1b0>)
  401814:	4798      	blx	r3
				return pdPASS;
  401816:	2001      	movs	r0, #1
}
  401818:	b004      	add	sp, #16
  40181a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  40181e:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401820:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401822:	2b00      	cmp	r3, #0
  401824:	d0f5      	beq.n	401812 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401826:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40182a:	4b36      	ldr	r3, [pc, #216]	; (401904 <xQueueGenericReceive+0x1a8>)
  40182c:	4798      	blx	r3
  40182e:	2800      	cmp	r0, #0
  401830:	d0ef      	beq.n	401812 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401836:	4b34      	ldr	r3, [pc, #208]	; (401908 <xQueueGenericReceive+0x1ac>)
  401838:	601a      	str	r2, [r3, #0]
  40183a:	f3bf 8f4f 	dsb	sy
  40183e:	f3bf 8f6f 	isb	sy
  401842:	e7e6      	b.n	401812 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  401844:	4b31      	ldr	r3, [pc, #196]	; (40190c <xQueueGenericReceive+0x1b0>)
  401846:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401848:	2000      	movs	r0, #0
  40184a:	e7e5      	b.n	401818 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  40184c:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40184e:	6860      	ldr	r0, [r4, #4]
  401850:	4b2f      	ldr	r3, [pc, #188]	; (401910 <xQueueGenericReceive+0x1b4>)
  401852:	4798      	blx	r3
						taskEXIT_CRITICAL();
  401854:	4b2d      	ldr	r3, [pc, #180]	; (40190c <xQueueGenericReceive+0x1b0>)
  401856:	4798      	blx	r3
  401858:	e030      	b.n	4018bc <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  40185a:	4620      	mov	r0, r4
  40185c:	4b2d      	ldr	r3, [pc, #180]	; (401914 <xQueueGenericReceive+0x1b8>)
  40185e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401860:	4b2d      	ldr	r3, [pc, #180]	; (401918 <xQueueGenericReceive+0x1bc>)
  401862:	4798      	blx	r3
  401864:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  401866:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401868:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40186a:	2b00      	cmp	r3, #0
  40186c:	d1b1      	bne.n	4017d2 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  40186e:	9b01      	ldr	r3, [sp, #4]
  401870:	2b00      	cmp	r3, #0
  401872:	d0e7      	beq.n	401844 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  401874:	b90e      	cbnz	r6, 40187a <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  401876:	a802      	add	r0, sp, #8
  401878:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40187a:	4b24      	ldr	r3, [pc, #144]	; (40190c <xQueueGenericReceive+0x1b0>)
  40187c:	4798      	blx	r3
		vTaskSuspendAll();
  40187e:	4b27      	ldr	r3, [pc, #156]	; (40191c <xQueueGenericReceive+0x1c0>)
  401880:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401882:	47a8      	blx	r5
  401884:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401886:	f1b3 3fff 	cmp.w	r3, #4294967295
  40188a:	d101      	bne.n	401890 <xQueueGenericReceive+0x134>
  40188c:	2300      	movs	r3, #0
  40188e:	6463      	str	r3, [r4, #68]	; 0x44
  401890:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401892:	f1b3 3fff 	cmp.w	r3, #4294967295
  401896:	d101      	bne.n	40189c <xQueueGenericReceive+0x140>
  401898:	2300      	movs	r3, #0
  40189a:	64a3      	str	r3, [r4, #72]	; 0x48
  40189c:	4b1b      	ldr	r3, [pc, #108]	; (40190c <xQueueGenericReceive+0x1b0>)
  40189e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4018a0:	a901      	add	r1, sp, #4
  4018a2:	a802      	add	r0, sp, #8
  4018a4:	4b1e      	ldr	r3, [pc, #120]	; (401920 <xQueueGenericReceive+0x1c4>)
  4018a6:	4798      	blx	r3
  4018a8:	b9e8      	cbnz	r0, 4018e6 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  4018aa:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  4018ac:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  4018ae:	4b17      	ldr	r3, [pc, #92]	; (40190c <xQueueGenericReceive+0x1b0>)
  4018b0:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4018b2:	2e00      	cmp	r6, #0
  4018b4:	d1d1      	bne.n	40185a <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4018b6:	6823      	ldr	r3, [r4, #0]
  4018b8:	2b00      	cmp	r3, #0
  4018ba:	d0c7      	beq.n	40184c <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4018bc:	9901      	ldr	r1, [sp, #4]
  4018be:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4018c2:	4b18      	ldr	r3, [pc, #96]	; (401924 <xQueueGenericReceive+0x1c8>)
  4018c4:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4018c6:	4620      	mov	r0, r4
  4018c8:	4b12      	ldr	r3, [pc, #72]	; (401914 <xQueueGenericReceive+0x1b8>)
  4018ca:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4018cc:	4b12      	ldr	r3, [pc, #72]	; (401918 <xQueueGenericReceive+0x1bc>)
  4018ce:	4798      	blx	r3
  4018d0:	2800      	cmp	r0, #0
  4018d2:	d1c7      	bne.n	401864 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  4018d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4018d8:	f8c9 3000 	str.w	r3, [r9]
  4018dc:	f3bf 8f4f 	dsb	sy
  4018e0:	f3bf 8f6f 	isb	sy
  4018e4:	e7be      	b.n	401864 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  4018e6:	4620      	mov	r0, r4
  4018e8:	4b0a      	ldr	r3, [pc, #40]	; (401914 <xQueueGenericReceive+0x1b8>)
  4018ea:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4018ec:	4b0a      	ldr	r3, [pc, #40]	; (401918 <xQueueGenericReceive+0x1bc>)
  4018ee:	4798      	blx	r3
			return errQUEUE_EMPTY;
  4018f0:	2000      	movs	r0, #0
  4018f2:	e791      	b.n	401818 <xQueueGenericReceive+0xbc>
  4018f4:	0040235d 	.word	0x0040235d
  4018f8:	00400dfd 	.word	0x00400dfd
  4018fc:	004011bd 	.word	0x004011bd
  401900:	004024dd 	.word	0x004024dd
  401904:	004021f5 	.word	0x004021f5
  401908:	e000ed04 	.word	0xe000ed04
  40190c:	00400e49 	.word	0x00400e49
  401910:	0040237d 	.word	0x0040237d
  401914:	004011e5 	.word	0x004011e5
  401918:	00401e69 	.word	0x00401e69
  40191c:	00401d01 	.word	0x00401d01
  401920:	004022bd 	.word	0x004022bd
  401924:	004020f1 	.word	0x004020f1
  401928:	0040228d 	.word	0x0040228d

0040192c <vQueueAddToRegistry>:
	{
  40192c:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40192e:	4b0b      	ldr	r3, [pc, #44]	; (40195c <vQueueAddToRegistry+0x30>)
  401930:	681b      	ldr	r3, [r3, #0]
  401932:	b153      	cbz	r3, 40194a <vQueueAddToRegistry+0x1e>
  401934:	2301      	movs	r3, #1
  401936:	4c09      	ldr	r4, [pc, #36]	; (40195c <vQueueAddToRegistry+0x30>)
  401938:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  40193c:	b132      	cbz	r2, 40194c <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40193e:	3301      	adds	r3, #1
  401940:	2b08      	cmp	r3, #8
  401942:	d1f9      	bne.n	401938 <vQueueAddToRegistry+0xc>
	}
  401944:	f85d 4b04 	ldr.w	r4, [sp], #4
  401948:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40194a:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  40194c:	4a03      	ldr	r2, [pc, #12]	; (40195c <vQueueAddToRegistry+0x30>)
  40194e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  401952:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401956:	6058      	str	r0, [r3, #4]
				break;
  401958:	e7f4      	b.n	401944 <vQueueAddToRegistry+0x18>
  40195a:	bf00      	nop
  40195c:	20400bd8 	.word	0x20400bd8

00401960 <vQueueWaitForMessageRestricted>:
	{
  401960:	b570      	push	{r4, r5, r6, lr}
  401962:	4604      	mov	r4, r0
  401964:	460d      	mov	r5, r1
  401966:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  401968:	4b0f      	ldr	r3, [pc, #60]	; (4019a8 <vQueueWaitForMessageRestricted+0x48>)
  40196a:	4798      	blx	r3
  40196c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40196e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401972:	d00b      	beq.n	40198c <vQueueWaitForMessageRestricted+0x2c>
  401974:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401976:	f1b3 3fff 	cmp.w	r3, #4294967295
  40197a:	d00a      	beq.n	401992 <vQueueWaitForMessageRestricted+0x32>
  40197c:	4b0b      	ldr	r3, [pc, #44]	; (4019ac <vQueueWaitForMessageRestricted+0x4c>)
  40197e:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401980:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401982:	b14b      	cbz	r3, 401998 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  401984:	4620      	mov	r0, r4
  401986:	4b0a      	ldr	r3, [pc, #40]	; (4019b0 <vQueueWaitForMessageRestricted+0x50>)
  401988:	4798      	blx	r3
  40198a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  40198c:	2300      	movs	r3, #0
  40198e:	6463      	str	r3, [r4, #68]	; 0x44
  401990:	e7f0      	b.n	401974 <vQueueWaitForMessageRestricted+0x14>
  401992:	2300      	movs	r3, #0
  401994:	64a3      	str	r3, [r4, #72]	; 0x48
  401996:	e7f1      	b.n	40197c <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401998:	4632      	mov	r2, r6
  40199a:	4629      	mov	r1, r5
  40199c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4019a0:	4b04      	ldr	r3, [pc, #16]	; (4019b4 <vQueueWaitForMessageRestricted+0x54>)
  4019a2:	4798      	blx	r3
  4019a4:	e7ee      	b.n	401984 <vQueueWaitForMessageRestricted+0x24>
  4019a6:	bf00      	nop
  4019a8:	00400dfd 	.word	0x00400dfd
  4019ac:	00400e49 	.word	0x00400e49
  4019b0:	004011e5 	.word	0x004011e5
  4019b4:	00402175 	.word	0x00402175

004019b8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4019b8:	4b08      	ldr	r3, [pc, #32]	; (4019dc <prvResetNextTaskUnblockTime+0x24>)
  4019ba:	681b      	ldr	r3, [r3, #0]
  4019bc:	681b      	ldr	r3, [r3, #0]
  4019be:	b13b      	cbz	r3, 4019d0 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4019c0:	4b06      	ldr	r3, [pc, #24]	; (4019dc <prvResetNextTaskUnblockTime+0x24>)
  4019c2:	681b      	ldr	r3, [r3, #0]
  4019c4:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4019c6:	68db      	ldr	r3, [r3, #12]
  4019c8:	685a      	ldr	r2, [r3, #4]
  4019ca:	4b05      	ldr	r3, [pc, #20]	; (4019e0 <prvResetNextTaskUnblockTime+0x28>)
  4019cc:	601a      	str	r2, [r3, #0]
  4019ce:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  4019d0:	f04f 32ff 	mov.w	r2, #4294967295
  4019d4:	4b02      	ldr	r3, [pc, #8]	; (4019e0 <prvResetNextTaskUnblockTime+0x28>)
  4019d6:	601a      	str	r2, [r3, #0]
  4019d8:	4770      	bx	lr
  4019da:	bf00      	nop
  4019dc:	20400a64 	.word	0x20400a64
  4019e0:	20400b10 	.word	0x20400b10

004019e4 <prvAddCurrentTaskToDelayedList>:
{
  4019e4:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4019e6:	4b0f      	ldr	r3, [pc, #60]	; (401a24 <prvAddCurrentTaskToDelayedList+0x40>)
  4019e8:	681b      	ldr	r3, [r3, #0]
  4019ea:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  4019ec:	4b0e      	ldr	r3, [pc, #56]	; (401a28 <prvAddCurrentTaskToDelayedList+0x44>)
  4019ee:	681b      	ldr	r3, [r3, #0]
  4019f0:	4298      	cmp	r0, r3
  4019f2:	d30e      	bcc.n	401a12 <prvAddCurrentTaskToDelayedList+0x2e>
  4019f4:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4019f6:	4b0d      	ldr	r3, [pc, #52]	; (401a2c <prvAddCurrentTaskToDelayedList+0x48>)
  4019f8:	6818      	ldr	r0, [r3, #0]
  4019fa:	4b0a      	ldr	r3, [pc, #40]	; (401a24 <prvAddCurrentTaskToDelayedList+0x40>)
  4019fc:	6819      	ldr	r1, [r3, #0]
  4019fe:	3104      	adds	r1, #4
  401a00:	4b0b      	ldr	r3, [pc, #44]	; (401a30 <prvAddCurrentTaskToDelayedList+0x4c>)
  401a02:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401a04:	4b0b      	ldr	r3, [pc, #44]	; (401a34 <prvAddCurrentTaskToDelayedList+0x50>)
  401a06:	681b      	ldr	r3, [r3, #0]
  401a08:	429c      	cmp	r4, r3
  401a0a:	d201      	bcs.n	401a10 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  401a0c:	4b09      	ldr	r3, [pc, #36]	; (401a34 <prvAddCurrentTaskToDelayedList+0x50>)
  401a0e:	601c      	str	r4, [r3, #0]
  401a10:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401a12:	4b09      	ldr	r3, [pc, #36]	; (401a38 <prvAddCurrentTaskToDelayedList+0x54>)
  401a14:	6818      	ldr	r0, [r3, #0]
  401a16:	4b03      	ldr	r3, [pc, #12]	; (401a24 <prvAddCurrentTaskToDelayedList+0x40>)
  401a18:	6819      	ldr	r1, [r3, #0]
  401a1a:	3104      	adds	r1, #4
  401a1c:	4b04      	ldr	r3, [pc, #16]	; (401a30 <prvAddCurrentTaskToDelayedList+0x4c>)
  401a1e:	4798      	blx	r3
  401a20:	bd10      	pop	{r4, pc}
  401a22:	bf00      	nop
  401a24:	20400a60 	.word	0x20400a60
  401a28:	20400b58 	.word	0x20400b58
  401a2c:	20400a64 	.word	0x20400a64
  401a30:	00400ce5 	.word	0x00400ce5
  401a34:	20400b10 	.word	0x20400b10
  401a38:	20400a68 	.word	0x20400a68

00401a3c <xTaskGenericCreate>:
{
  401a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a40:	b083      	sub	sp, #12
  401a42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  401a44:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401a48:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  401a4a:	b160      	cbz	r0, 401a66 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  401a4c:	2d04      	cmp	r5, #4
  401a4e:	d915      	bls.n	401a7c <xTaskGenericCreate+0x40>
  401a50:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a54:	b672      	cpsid	i
  401a56:	f383 8811 	msr	BASEPRI, r3
  401a5a:	f3bf 8f6f 	isb	sy
  401a5e:	f3bf 8f4f 	dsb	sy
  401a62:	b662      	cpsie	i
  401a64:	e7fe      	b.n	401a64 <xTaskGenericCreate+0x28>
  401a66:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a6a:	b672      	cpsid	i
  401a6c:	f383 8811 	msr	BASEPRI, r3
  401a70:	f3bf 8f6f 	isb	sy
  401a74:	f3bf 8f4f 	dsb	sy
  401a78:	b662      	cpsie	i
  401a7a:	e7fe      	b.n	401a7a <xTaskGenericCreate+0x3e>
  401a7c:	9001      	str	r0, [sp, #4]
  401a7e:	4698      	mov	r8, r3
  401a80:	4691      	mov	r9, r2
  401a82:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401a84:	b936      	cbnz	r6, 401a94 <xTaskGenericCreate+0x58>
  401a86:	0090      	lsls	r0, r2, #2
  401a88:	4b62      	ldr	r3, [pc, #392]	; (401c14 <xTaskGenericCreate+0x1d8>)
  401a8a:	4798      	blx	r3
		if( pxStack != NULL )
  401a8c:	4606      	mov	r6, r0
  401a8e:	2800      	cmp	r0, #0
  401a90:	f000 809e 	beq.w	401bd0 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401a94:	2058      	movs	r0, #88	; 0x58
  401a96:	4b5f      	ldr	r3, [pc, #380]	; (401c14 <xTaskGenericCreate+0x1d8>)
  401a98:	4798      	blx	r3
			if( pxNewTCB != NULL )
  401a9a:	4604      	mov	r4, r0
  401a9c:	2800      	cmp	r0, #0
  401a9e:	f000 8094 	beq.w	401bca <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  401aa2:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401aa4:	ea4f 0289 	mov.w	r2, r9, lsl #2
  401aa8:	21a5      	movs	r1, #165	; 0xa5
  401aaa:	4630      	mov	r0, r6
  401aac:	4b5a      	ldr	r3, [pc, #360]	; (401c18 <xTaskGenericCreate+0x1dc>)
  401aae:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  401ab0:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  401ab4:	444e      	add	r6, r9
  401ab6:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401ab8:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401abc:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401ac0:	783b      	ldrb	r3, [r7, #0]
  401ac2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  401ac6:	783b      	ldrb	r3, [r7, #0]
  401ac8:	2b00      	cmp	r3, #0
  401aca:	f040 8084 	bne.w	401bd6 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401ace:	2700      	movs	r7, #0
  401ad0:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  401ad4:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401ad6:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401ad8:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401ada:	f104 0904 	add.w	r9, r4, #4
  401ade:	4648      	mov	r0, r9
  401ae0:	f8df b184 	ldr.w	fp, [pc, #388]	; 401c68 <xTaskGenericCreate+0x22c>
  401ae4:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401ae6:	f104 0018 	add.w	r0, r4, #24
  401aea:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401aec:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401aee:	f1c5 0305 	rsb	r3, r5, #5
  401af2:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401af4:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  401af6:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401af8:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401afc:	4642      	mov	r2, r8
  401afe:	9901      	ldr	r1, [sp, #4]
  401b00:	4630      	mov	r0, r6
  401b02:	4b46      	ldr	r3, [pc, #280]	; (401c1c <xTaskGenericCreate+0x1e0>)
  401b04:	4798      	blx	r3
  401b06:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401b08:	f1ba 0f00 	cmp.w	sl, #0
  401b0c:	d001      	beq.n	401b12 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401b0e:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  401b12:	4b43      	ldr	r3, [pc, #268]	; (401c20 <xTaskGenericCreate+0x1e4>)
  401b14:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401b16:	4a43      	ldr	r2, [pc, #268]	; (401c24 <xTaskGenericCreate+0x1e8>)
  401b18:	6813      	ldr	r3, [r2, #0]
  401b1a:	3301      	adds	r3, #1
  401b1c:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401b1e:	4b42      	ldr	r3, [pc, #264]	; (401c28 <xTaskGenericCreate+0x1ec>)
  401b20:	681b      	ldr	r3, [r3, #0]
  401b22:	2b00      	cmp	r3, #0
  401b24:	d166      	bne.n	401bf4 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  401b26:	4b40      	ldr	r3, [pc, #256]	; (401c28 <xTaskGenericCreate+0x1ec>)
  401b28:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401b2a:	6813      	ldr	r3, [r2, #0]
  401b2c:	2b01      	cmp	r3, #1
  401b2e:	d121      	bne.n	401b74 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401b30:	4f3e      	ldr	r7, [pc, #248]	; (401c2c <xTaskGenericCreate+0x1f0>)
  401b32:	4638      	mov	r0, r7
  401b34:	4e3e      	ldr	r6, [pc, #248]	; (401c30 <xTaskGenericCreate+0x1f4>)
  401b36:	47b0      	blx	r6
  401b38:	f107 0014 	add.w	r0, r7, #20
  401b3c:	47b0      	blx	r6
  401b3e:	f107 0028 	add.w	r0, r7, #40	; 0x28
  401b42:	47b0      	blx	r6
  401b44:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  401b48:	47b0      	blx	r6
  401b4a:	f107 0050 	add.w	r0, r7, #80	; 0x50
  401b4e:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  401b50:	f8df 8118 	ldr.w	r8, [pc, #280]	; 401c6c <xTaskGenericCreate+0x230>
  401b54:	4640      	mov	r0, r8
  401b56:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  401b58:	4f36      	ldr	r7, [pc, #216]	; (401c34 <xTaskGenericCreate+0x1f8>)
  401b5a:	4638      	mov	r0, r7
  401b5c:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  401b5e:	4836      	ldr	r0, [pc, #216]	; (401c38 <xTaskGenericCreate+0x1fc>)
  401b60:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  401b62:	4836      	ldr	r0, [pc, #216]	; (401c3c <xTaskGenericCreate+0x200>)
  401b64:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  401b66:	4836      	ldr	r0, [pc, #216]	; (401c40 <xTaskGenericCreate+0x204>)
  401b68:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  401b6a:	4b36      	ldr	r3, [pc, #216]	; (401c44 <xTaskGenericCreate+0x208>)
  401b6c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401b70:	4b35      	ldr	r3, [pc, #212]	; (401c48 <xTaskGenericCreate+0x20c>)
  401b72:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  401b74:	4a35      	ldr	r2, [pc, #212]	; (401c4c <xTaskGenericCreate+0x210>)
  401b76:	6813      	ldr	r3, [r2, #0]
  401b78:	3301      	adds	r3, #1
  401b7a:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401b7c:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  401b7e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401b80:	4a33      	ldr	r2, [pc, #204]	; (401c50 <xTaskGenericCreate+0x214>)
  401b82:	6811      	ldr	r1, [r2, #0]
  401b84:	2301      	movs	r3, #1
  401b86:	4083      	lsls	r3, r0
  401b88:	430b      	orrs	r3, r1
  401b8a:	6013      	str	r3, [r2, #0]
  401b8c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401b90:	4649      	mov	r1, r9
  401b92:	4b26      	ldr	r3, [pc, #152]	; (401c2c <xTaskGenericCreate+0x1f0>)
  401b94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401b98:	4b2e      	ldr	r3, [pc, #184]	; (401c54 <xTaskGenericCreate+0x218>)
  401b9a:	4798      	blx	r3
		taskEXIT_CRITICAL();
  401b9c:	4b2e      	ldr	r3, [pc, #184]	; (401c58 <xTaskGenericCreate+0x21c>)
  401b9e:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  401ba0:	4b2e      	ldr	r3, [pc, #184]	; (401c5c <xTaskGenericCreate+0x220>)
  401ba2:	681b      	ldr	r3, [r3, #0]
  401ba4:	2b00      	cmp	r3, #0
  401ba6:	d031      	beq.n	401c0c <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  401ba8:	4b1f      	ldr	r3, [pc, #124]	; (401c28 <xTaskGenericCreate+0x1ec>)
  401baa:	681b      	ldr	r3, [r3, #0]
  401bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401bae:	429d      	cmp	r5, r3
  401bb0:	d92e      	bls.n	401c10 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  401bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401bb6:	4b2a      	ldr	r3, [pc, #168]	; (401c60 <xTaskGenericCreate+0x224>)
  401bb8:	601a      	str	r2, [r3, #0]
  401bba:	f3bf 8f4f 	dsb	sy
  401bbe:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  401bc2:	2001      	movs	r0, #1
}
  401bc4:	b003      	add	sp, #12
  401bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  401bca:	4630      	mov	r0, r6
  401bcc:	4b25      	ldr	r3, [pc, #148]	; (401c64 <xTaskGenericCreate+0x228>)
  401bce:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401bd0:	f04f 30ff 	mov.w	r0, #4294967295
  401bd4:	e7f6      	b.n	401bc4 <xTaskGenericCreate+0x188>
  401bd6:	463b      	mov	r3, r7
  401bd8:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401bdc:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401bde:	7859      	ldrb	r1, [r3, #1]
  401be0:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401be4:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401be8:	2900      	cmp	r1, #0
  401bea:	f43f af70 	beq.w	401ace <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401bee:	42bb      	cmp	r3, r7
  401bf0:	d1f5      	bne.n	401bde <xTaskGenericCreate+0x1a2>
  401bf2:	e76c      	b.n	401ace <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  401bf4:	4b19      	ldr	r3, [pc, #100]	; (401c5c <xTaskGenericCreate+0x220>)
  401bf6:	681b      	ldr	r3, [r3, #0]
  401bf8:	2b00      	cmp	r3, #0
  401bfa:	d1bb      	bne.n	401b74 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401bfc:	4b0a      	ldr	r3, [pc, #40]	; (401c28 <xTaskGenericCreate+0x1ec>)
  401bfe:	681b      	ldr	r3, [r3, #0]
  401c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c02:	429d      	cmp	r5, r3
  401c04:	d3b6      	bcc.n	401b74 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  401c06:	4b08      	ldr	r3, [pc, #32]	; (401c28 <xTaskGenericCreate+0x1ec>)
  401c08:	601c      	str	r4, [r3, #0]
  401c0a:	e7b3      	b.n	401b74 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  401c0c:	2001      	movs	r0, #1
  401c0e:	e7d9      	b.n	401bc4 <xTaskGenericCreate+0x188>
  401c10:	2001      	movs	r0, #1
	return xReturn;
  401c12:	e7d7      	b.n	401bc4 <xTaskGenericCreate+0x188>
  401c14:	00401059 	.word	0x00401059
  401c18:	00404241 	.word	0x00404241
  401c1c:	00400db1 	.word	0x00400db1
  401c20:	00400dfd 	.word	0x00400dfd
  401c24:	20400ad0 	.word	0x20400ad0
  401c28:	20400a60 	.word	0x20400a60
  401c2c:	20400a6c 	.word	0x20400a6c
  401c30:	00400cb1 	.word	0x00400cb1
  401c34:	20400afc 	.word	0x20400afc
  401c38:	20400b18 	.word	0x20400b18
  401c3c:	20400b44 	.word	0x20400b44
  401c40:	20400b30 	.word	0x20400b30
  401c44:	20400a64 	.word	0x20400a64
  401c48:	20400a68 	.word	0x20400a68
  401c4c:	20400adc 	.word	0x20400adc
  401c50:	20400ae4 	.word	0x20400ae4
  401c54:	00400ccd 	.word	0x00400ccd
  401c58:	00400e49 	.word	0x00400e49
  401c5c:	20400b2c 	.word	0x20400b2c
  401c60:	e000ed04 	.word	0xe000ed04
  401c64:	00401089 	.word	0x00401089
  401c68:	00400cc7 	.word	0x00400cc7
  401c6c:	20400ae8 	.word	0x20400ae8

00401c70 <vTaskStartScheduler>:
{
  401c70:	b510      	push	{r4, lr}
  401c72:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  401c74:	2300      	movs	r3, #0
  401c76:	9303      	str	r3, [sp, #12]
  401c78:	9302      	str	r3, [sp, #8]
  401c7a:	9301      	str	r3, [sp, #4]
  401c7c:	9300      	str	r3, [sp, #0]
  401c7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c82:	4917      	ldr	r1, [pc, #92]	; (401ce0 <vTaskStartScheduler+0x70>)
  401c84:	4817      	ldr	r0, [pc, #92]	; (401ce4 <vTaskStartScheduler+0x74>)
  401c86:	4c18      	ldr	r4, [pc, #96]	; (401ce8 <vTaskStartScheduler+0x78>)
  401c88:	47a0      	blx	r4
		if( xReturn == pdPASS )
  401c8a:	2801      	cmp	r0, #1
  401c8c:	d00b      	beq.n	401ca6 <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  401c8e:	bb20      	cbnz	r0, 401cda <vTaskStartScheduler+0x6a>
  401c90:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c94:	b672      	cpsid	i
  401c96:	f383 8811 	msr	BASEPRI, r3
  401c9a:	f3bf 8f6f 	isb	sy
  401c9e:	f3bf 8f4f 	dsb	sy
  401ca2:	b662      	cpsie	i
  401ca4:	e7fe      	b.n	401ca4 <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  401ca6:	4b11      	ldr	r3, [pc, #68]	; (401cec <vTaskStartScheduler+0x7c>)
  401ca8:	4798      	blx	r3
	if( xReturn == pdPASS )
  401caa:	2801      	cmp	r0, #1
  401cac:	d1ef      	bne.n	401c8e <vTaskStartScheduler+0x1e>
  401cae:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cb2:	b672      	cpsid	i
  401cb4:	f383 8811 	msr	BASEPRI, r3
  401cb8:	f3bf 8f6f 	isb	sy
  401cbc:	f3bf 8f4f 	dsb	sy
  401cc0:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  401cc2:	f04f 32ff 	mov.w	r2, #4294967295
  401cc6:	4b0a      	ldr	r3, [pc, #40]	; (401cf0 <vTaskStartScheduler+0x80>)
  401cc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401cca:	2201      	movs	r2, #1
  401ccc:	4b09      	ldr	r3, [pc, #36]	; (401cf4 <vTaskStartScheduler+0x84>)
  401cce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  401cd0:	2200      	movs	r2, #0
  401cd2:	4b09      	ldr	r3, [pc, #36]	; (401cf8 <vTaskStartScheduler+0x88>)
  401cd4:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  401cd6:	4b09      	ldr	r3, [pc, #36]	; (401cfc <vTaskStartScheduler+0x8c>)
  401cd8:	4798      	blx	r3
}
  401cda:	b004      	add	sp, #16
  401cdc:	bd10      	pop	{r4, pc}
  401cde:	bf00      	nop
  401ce0:	00406788 	.word	0x00406788
  401ce4:	00401f89 	.word	0x00401f89
  401ce8:	00401a3d 	.word	0x00401a3d
  401cec:	004025c9 	.word	0x004025c9
  401cf0:	20400b10 	.word	0x20400b10
  401cf4:	20400b2c 	.word	0x20400b2c
  401cf8:	20400b58 	.word	0x20400b58
  401cfc:	00400f31 	.word	0x00400f31

00401d00 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401d00:	4a02      	ldr	r2, [pc, #8]	; (401d0c <vTaskSuspendAll+0xc>)
  401d02:	6813      	ldr	r3, [r2, #0]
  401d04:	3301      	adds	r3, #1
  401d06:	6013      	str	r3, [r2, #0]
  401d08:	4770      	bx	lr
  401d0a:	bf00      	nop
  401d0c:	20400ad8 	.word	0x20400ad8

00401d10 <xTaskGetTickCount>:
		xTicks = xTickCount;
  401d10:	4b01      	ldr	r3, [pc, #4]	; (401d18 <xTaskGetTickCount+0x8>)
  401d12:	6818      	ldr	r0, [r3, #0]
}
  401d14:	4770      	bx	lr
  401d16:	bf00      	nop
  401d18:	20400b58 	.word	0x20400b58

00401d1c <xTaskIncrementTick>:
{
  401d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401d20:	4b42      	ldr	r3, [pc, #264]	; (401e2c <xTaskIncrementTick+0x110>)
  401d22:	681b      	ldr	r3, [r3, #0]
  401d24:	2b00      	cmp	r3, #0
  401d26:	d178      	bne.n	401e1a <xTaskIncrementTick+0xfe>
		++xTickCount;
  401d28:	4b41      	ldr	r3, [pc, #260]	; (401e30 <xTaskIncrementTick+0x114>)
  401d2a:	681a      	ldr	r2, [r3, #0]
  401d2c:	3201      	adds	r2, #1
  401d2e:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  401d30:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  401d32:	b9d6      	cbnz	r6, 401d6a <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  401d34:	4b3f      	ldr	r3, [pc, #252]	; (401e34 <xTaskIncrementTick+0x118>)
  401d36:	681b      	ldr	r3, [r3, #0]
  401d38:	681b      	ldr	r3, [r3, #0]
  401d3a:	b153      	cbz	r3, 401d52 <xTaskIncrementTick+0x36>
  401d3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d40:	b672      	cpsid	i
  401d42:	f383 8811 	msr	BASEPRI, r3
  401d46:	f3bf 8f6f 	isb	sy
  401d4a:	f3bf 8f4f 	dsb	sy
  401d4e:	b662      	cpsie	i
  401d50:	e7fe      	b.n	401d50 <xTaskIncrementTick+0x34>
  401d52:	4a38      	ldr	r2, [pc, #224]	; (401e34 <xTaskIncrementTick+0x118>)
  401d54:	6811      	ldr	r1, [r2, #0]
  401d56:	4b38      	ldr	r3, [pc, #224]	; (401e38 <xTaskIncrementTick+0x11c>)
  401d58:	6818      	ldr	r0, [r3, #0]
  401d5a:	6010      	str	r0, [r2, #0]
  401d5c:	6019      	str	r1, [r3, #0]
  401d5e:	4a37      	ldr	r2, [pc, #220]	; (401e3c <xTaskIncrementTick+0x120>)
  401d60:	6813      	ldr	r3, [r2, #0]
  401d62:	3301      	adds	r3, #1
  401d64:	6013      	str	r3, [r2, #0]
  401d66:	4b36      	ldr	r3, [pc, #216]	; (401e40 <xTaskIncrementTick+0x124>)
  401d68:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  401d6a:	4b36      	ldr	r3, [pc, #216]	; (401e44 <xTaskIncrementTick+0x128>)
  401d6c:	681b      	ldr	r3, [r3, #0]
  401d6e:	429e      	cmp	r6, r3
  401d70:	d218      	bcs.n	401da4 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  401d72:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401d74:	4b34      	ldr	r3, [pc, #208]	; (401e48 <xTaskIncrementTick+0x12c>)
  401d76:	681b      	ldr	r3, [r3, #0]
  401d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401d7a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401d7e:	4a33      	ldr	r2, [pc, #204]	; (401e4c <xTaskIncrementTick+0x130>)
  401d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  401d84:	2b02      	cmp	r3, #2
  401d86:	bf28      	it	cs
  401d88:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401d8a:	4b31      	ldr	r3, [pc, #196]	; (401e50 <xTaskIncrementTick+0x134>)
  401d8c:	681b      	ldr	r3, [r3, #0]
  401d8e:	b90b      	cbnz	r3, 401d94 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  401d90:	4b30      	ldr	r3, [pc, #192]	; (401e54 <xTaskIncrementTick+0x138>)
  401d92:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  401d94:	4b30      	ldr	r3, [pc, #192]	; (401e58 <xTaskIncrementTick+0x13c>)
  401d96:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  401d98:	2b00      	cmp	r3, #0
}
  401d9a:	bf0c      	ite	eq
  401d9c:	4620      	moveq	r0, r4
  401d9e:	2001      	movne	r0, #1
  401da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401da4:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401da6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401e34 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401daa:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 401e64 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  401dae:	4f2b      	ldr	r7, [pc, #172]	; (401e5c <xTaskIncrementTick+0x140>)
  401db0:	e01f      	b.n	401df2 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  401db2:	f04f 32ff 	mov.w	r2, #4294967295
  401db6:	4b23      	ldr	r3, [pc, #140]	; (401e44 <xTaskIncrementTick+0x128>)
  401db8:	601a      	str	r2, [r3, #0]
						break;
  401dba:	e7db      	b.n	401d74 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  401dbc:	4a21      	ldr	r2, [pc, #132]	; (401e44 <xTaskIncrementTick+0x128>)
  401dbe:	6013      	str	r3, [r2, #0]
							break;
  401dc0:	e7d8      	b.n	401d74 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401dc2:	f105 0018 	add.w	r0, r5, #24
  401dc6:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  401dc8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  401dca:	683a      	ldr	r2, [r7, #0]
  401dcc:	2301      	movs	r3, #1
  401dce:	4083      	lsls	r3, r0
  401dd0:	4313      	orrs	r3, r2
  401dd2:	603b      	str	r3, [r7, #0]
  401dd4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401dd8:	4651      	mov	r1, sl
  401dda:	4b1c      	ldr	r3, [pc, #112]	; (401e4c <xTaskIncrementTick+0x130>)
  401ddc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401de0:	4b1f      	ldr	r3, [pc, #124]	; (401e60 <xTaskIncrementTick+0x144>)
  401de2:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401de4:	4b18      	ldr	r3, [pc, #96]	; (401e48 <xTaskIncrementTick+0x12c>)
  401de6:	681b      	ldr	r3, [r3, #0]
  401de8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  401dec:	429a      	cmp	r2, r3
  401dee:	bf28      	it	cs
  401df0:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401df2:	f8d9 3000 	ldr.w	r3, [r9]
  401df6:	681b      	ldr	r3, [r3, #0]
  401df8:	2b00      	cmp	r3, #0
  401dfa:	d0da      	beq.n	401db2 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401dfc:	f8d9 3000 	ldr.w	r3, [r9]
  401e00:	68db      	ldr	r3, [r3, #12]
  401e02:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401e04:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  401e06:	429e      	cmp	r6, r3
  401e08:	d3d8      	bcc.n	401dbc <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401e0a:	f105 0a04 	add.w	sl, r5, #4
  401e0e:	4650      	mov	r0, sl
  401e10:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401e12:	6aab      	ldr	r3, [r5, #40]	; 0x28
  401e14:	2b00      	cmp	r3, #0
  401e16:	d1d4      	bne.n	401dc2 <xTaskIncrementTick+0xa6>
  401e18:	e7d6      	b.n	401dc8 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  401e1a:	4a0d      	ldr	r2, [pc, #52]	; (401e50 <xTaskIncrementTick+0x134>)
  401e1c:	6813      	ldr	r3, [r2, #0]
  401e1e:	3301      	adds	r3, #1
  401e20:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401e22:	4b0c      	ldr	r3, [pc, #48]	; (401e54 <xTaskIncrementTick+0x138>)
  401e24:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  401e26:	2400      	movs	r4, #0
  401e28:	e7b4      	b.n	401d94 <xTaskIncrementTick+0x78>
  401e2a:	bf00      	nop
  401e2c:	20400ad8 	.word	0x20400ad8
  401e30:	20400b58 	.word	0x20400b58
  401e34:	20400a64 	.word	0x20400a64
  401e38:	20400a68 	.word	0x20400a68
  401e3c:	20400b14 	.word	0x20400b14
  401e40:	004019b9 	.word	0x004019b9
  401e44:	20400b10 	.word	0x20400b10
  401e48:	20400a60 	.word	0x20400a60
  401e4c:	20400a6c 	.word	0x20400a6c
  401e50:	20400ad4 	.word	0x20400ad4
  401e54:	00402cfd 	.word	0x00402cfd
  401e58:	20400b5c 	.word	0x20400b5c
  401e5c:	20400ae4 	.word	0x20400ae4
  401e60:	00400ccd 	.word	0x00400ccd
  401e64:	00400d19 	.word	0x00400d19

00401e68 <xTaskResumeAll>:
{
  401e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  401e6c:	4b38      	ldr	r3, [pc, #224]	; (401f50 <xTaskResumeAll+0xe8>)
  401e6e:	681b      	ldr	r3, [r3, #0]
  401e70:	b953      	cbnz	r3, 401e88 <xTaskResumeAll+0x20>
  401e72:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e76:	b672      	cpsid	i
  401e78:	f383 8811 	msr	BASEPRI, r3
  401e7c:	f3bf 8f6f 	isb	sy
  401e80:	f3bf 8f4f 	dsb	sy
  401e84:	b662      	cpsie	i
  401e86:	e7fe      	b.n	401e86 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  401e88:	4b32      	ldr	r3, [pc, #200]	; (401f54 <xTaskResumeAll+0xec>)
  401e8a:	4798      	blx	r3
		--uxSchedulerSuspended;
  401e8c:	4b30      	ldr	r3, [pc, #192]	; (401f50 <xTaskResumeAll+0xe8>)
  401e8e:	681a      	ldr	r2, [r3, #0]
  401e90:	3a01      	subs	r2, #1
  401e92:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401e94:	681b      	ldr	r3, [r3, #0]
  401e96:	2b00      	cmp	r3, #0
  401e98:	d155      	bne.n	401f46 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401e9a:	4b2f      	ldr	r3, [pc, #188]	; (401f58 <xTaskResumeAll+0xf0>)
  401e9c:	681b      	ldr	r3, [r3, #0]
  401e9e:	2b00      	cmp	r3, #0
  401ea0:	d132      	bne.n	401f08 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  401ea2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401ea4:	4b2d      	ldr	r3, [pc, #180]	; (401f5c <xTaskResumeAll+0xf4>)
  401ea6:	4798      	blx	r3
}
  401ea8:	4620      	mov	r0, r4
  401eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  401eae:	68fb      	ldr	r3, [r7, #12]
  401eb0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401eb2:	f104 0018 	add.w	r0, r4, #24
  401eb6:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401eb8:	f104 0804 	add.w	r8, r4, #4
  401ebc:	4640      	mov	r0, r8
  401ebe:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401ec0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ec2:	682a      	ldr	r2, [r5, #0]
  401ec4:	2301      	movs	r3, #1
  401ec6:	4083      	lsls	r3, r0
  401ec8:	4313      	orrs	r3, r2
  401eca:	602b      	str	r3, [r5, #0]
  401ecc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401ed0:	4641      	mov	r1, r8
  401ed2:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  401ed6:	4b22      	ldr	r3, [pc, #136]	; (401f60 <xTaskResumeAll+0xf8>)
  401ed8:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401eda:	4b22      	ldr	r3, [pc, #136]	; (401f64 <xTaskResumeAll+0xfc>)
  401edc:	681b      	ldr	r3, [r3, #0]
  401ede:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401ee2:	429a      	cmp	r2, r3
  401ee4:	d20c      	bcs.n	401f00 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401ee6:	683b      	ldr	r3, [r7, #0]
  401ee8:	2b00      	cmp	r3, #0
  401eea:	d1e0      	bne.n	401eae <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401eec:	4b1e      	ldr	r3, [pc, #120]	; (401f68 <xTaskResumeAll+0x100>)
  401eee:	681b      	ldr	r3, [r3, #0]
  401ef0:	b1db      	cbz	r3, 401f2a <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401ef2:	4b1d      	ldr	r3, [pc, #116]	; (401f68 <xTaskResumeAll+0x100>)
  401ef4:	681b      	ldr	r3, [r3, #0]
  401ef6:	b1c3      	cbz	r3, 401f2a <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  401ef8:	4e1c      	ldr	r6, [pc, #112]	; (401f6c <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  401efa:	4d1d      	ldr	r5, [pc, #116]	; (401f70 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  401efc:	4c1a      	ldr	r4, [pc, #104]	; (401f68 <xTaskResumeAll+0x100>)
  401efe:	e00e      	b.n	401f1e <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  401f00:	2201      	movs	r2, #1
  401f02:	4b1b      	ldr	r3, [pc, #108]	; (401f70 <xTaskResumeAll+0x108>)
  401f04:	601a      	str	r2, [r3, #0]
  401f06:	e7ee      	b.n	401ee6 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401f08:	4f1a      	ldr	r7, [pc, #104]	; (401f74 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401f0a:	4e1b      	ldr	r6, [pc, #108]	; (401f78 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  401f0c:	4d1b      	ldr	r5, [pc, #108]	; (401f7c <xTaskResumeAll+0x114>)
  401f0e:	f8df 9074 	ldr.w	r9, [pc, #116]	; 401f84 <xTaskResumeAll+0x11c>
  401f12:	e7e8      	b.n	401ee6 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  401f14:	6823      	ldr	r3, [r4, #0]
  401f16:	3b01      	subs	r3, #1
  401f18:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401f1a:	6823      	ldr	r3, [r4, #0]
  401f1c:	b12b      	cbz	r3, 401f2a <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  401f1e:	47b0      	blx	r6
  401f20:	2800      	cmp	r0, #0
  401f22:	d0f7      	beq.n	401f14 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  401f24:	2301      	movs	r3, #1
  401f26:	602b      	str	r3, [r5, #0]
  401f28:	e7f4      	b.n	401f14 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  401f2a:	4b11      	ldr	r3, [pc, #68]	; (401f70 <xTaskResumeAll+0x108>)
  401f2c:	681b      	ldr	r3, [r3, #0]
  401f2e:	2b01      	cmp	r3, #1
  401f30:	d10b      	bne.n	401f4a <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  401f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f36:	4b12      	ldr	r3, [pc, #72]	; (401f80 <xTaskResumeAll+0x118>)
  401f38:	601a      	str	r2, [r3, #0]
  401f3a:	f3bf 8f4f 	dsb	sy
  401f3e:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  401f42:	2401      	movs	r4, #1
  401f44:	e7ae      	b.n	401ea4 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  401f46:	2400      	movs	r4, #0
  401f48:	e7ac      	b.n	401ea4 <xTaskResumeAll+0x3c>
  401f4a:	2400      	movs	r4, #0
  401f4c:	e7aa      	b.n	401ea4 <xTaskResumeAll+0x3c>
  401f4e:	bf00      	nop
  401f50:	20400ad8 	.word	0x20400ad8
  401f54:	00400dfd 	.word	0x00400dfd
  401f58:	20400ad0 	.word	0x20400ad0
  401f5c:	00400e49 	.word	0x00400e49
  401f60:	00400ccd 	.word	0x00400ccd
  401f64:	20400a60 	.word	0x20400a60
  401f68:	20400ad4 	.word	0x20400ad4
  401f6c:	00401d1d 	.word	0x00401d1d
  401f70:	20400b5c 	.word	0x20400b5c
  401f74:	20400b18 	.word	0x20400b18
  401f78:	00400d19 	.word	0x00400d19
  401f7c:	20400ae4 	.word	0x20400ae4
  401f80:	e000ed04 	.word	0xe000ed04
  401f84:	20400a6c 	.word	0x20400a6c

00401f88 <prvIdleTask>:
{
  401f88:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  401f8a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402014 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401f8e:	4e19      	ldr	r6, [pc, #100]	; (401ff4 <prvIdleTask+0x6c>)
				taskYIELD();
  401f90:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402018 <prvIdleTask+0x90>
  401f94:	e02a      	b.n	401fec <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401f96:	4b18      	ldr	r3, [pc, #96]	; (401ff8 <prvIdleTask+0x70>)
  401f98:	681b      	ldr	r3, [r3, #0]
  401f9a:	2b01      	cmp	r3, #1
  401f9c:	d81e      	bhi.n	401fdc <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401f9e:	682b      	ldr	r3, [r5, #0]
  401fa0:	2b00      	cmp	r3, #0
  401fa2:	d0f8      	beq.n	401f96 <prvIdleTask+0xe>
			vTaskSuspendAll();
  401fa4:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401fa6:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  401fa8:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  401faa:	2c00      	cmp	r4, #0
  401fac:	d0f7      	beq.n	401f9e <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  401fae:	4b13      	ldr	r3, [pc, #76]	; (401ffc <prvIdleTask+0x74>)
  401fb0:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401fb2:	68f3      	ldr	r3, [r6, #12]
  401fb4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401fb6:	1d20      	adds	r0, r4, #4
  401fb8:	4b11      	ldr	r3, [pc, #68]	; (402000 <prvIdleTask+0x78>)
  401fba:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401fbc:	4a11      	ldr	r2, [pc, #68]	; (402004 <prvIdleTask+0x7c>)
  401fbe:	6813      	ldr	r3, [r2, #0]
  401fc0:	3b01      	subs	r3, #1
  401fc2:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401fc4:	682b      	ldr	r3, [r5, #0]
  401fc6:	3b01      	subs	r3, #1
  401fc8:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  401fca:	4b0f      	ldr	r3, [pc, #60]	; (402008 <prvIdleTask+0x80>)
  401fcc:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  401fce:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401fd0:	f8df a048 	ldr.w	sl, [pc, #72]	; 40201c <prvIdleTask+0x94>
  401fd4:	47d0      	blx	sl
		vPortFree( pxTCB );
  401fd6:	4620      	mov	r0, r4
  401fd8:	47d0      	blx	sl
  401fda:	e7e0      	b.n	401f9e <prvIdleTask+0x16>
				taskYIELD();
  401fdc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401fe0:	f8c9 3000 	str.w	r3, [r9]
  401fe4:	f3bf 8f4f 	dsb	sy
  401fe8:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401fec:	4d07      	ldr	r5, [pc, #28]	; (40200c <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  401fee:	4f08      	ldr	r7, [pc, #32]	; (402010 <prvIdleTask+0x88>)
  401ff0:	e7d5      	b.n	401f9e <prvIdleTask+0x16>
  401ff2:	bf00      	nop
  401ff4:	20400b44 	.word	0x20400b44
  401ff8:	20400a6c 	.word	0x20400a6c
  401ffc:	00400dfd 	.word	0x00400dfd
  402000:	00400d19 	.word	0x00400d19
  402004:	20400ad0 	.word	0x20400ad0
  402008:	00400e49 	.word	0x00400e49
  40200c:	20400ae0 	.word	0x20400ae0
  402010:	00401e69 	.word	0x00401e69
  402014:	00401d01 	.word	0x00401d01
  402018:	e000ed04 	.word	0xe000ed04
  40201c:	00401089 	.word	0x00401089

00402020 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402020:	4b2d      	ldr	r3, [pc, #180]	; (4020d8 <vTaskSwitchContext+0xb8>)
  402022:	681b      	ldr	r3, [r3, #0]
  402024:	2b00      	cmp	r3, #0
  402026:	d12c      	bne.n	402082 <vTaskSwitchContext+0x62>
{
  402028:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40202a:	2200      	movs	r2, #0
  40202c:	4b2b      	ldr	r3, [pc, #172]	; (4020dc <vTaskSwitchContext+0xbc>)
  40202e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402030:	4b2b      	ldr	r3, [pc, #172]	; (4020e0 <vTaskSwitchContext+0xc0>)
  402032:	681b      	ldr	r3, [r3, #0]
  402034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402036:	681a      	ldr	r2, [r3, #0]
  402038:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40203c:	d103      	bne.n	402046 <vTaskSwitchContext+0x26>
  40203e:	685a      	ldr	r2, [r3, #4]
  402040:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402044:	d021      	beq.n	40208a <vTaskSwitchContext+0x6a>
  402046:	4b26      	ldr	r3, [pc, #152]	; (4020e0 <vTaskSwitchContext+0xc0>)
  402048:	6818      	ldr	r0, [r3, #0]
  40204a:	6819      	ldr	r1, [r3, #0]
  40204c:	3134      	adds	r1, #52	; 0x34
  40204e:	4b25      	ldr	r3, [pc, #148]	; (4020e4 <vTaskSwitchContext+0xc4>)
  402050:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402052:	4b25      	ldr	r3, [pc, #148]	; (4020e8 <vTaskSwitchContext+0xc8>)
  402054:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402056:	fab3 f383 	clz	r3, r3
  40205a:	b2db      	uxtb	r3, r3
  40205c:	f1c3 031f 	rsb	r3, r3, #31
  402060:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402064:	4a21      	ldr	r2, [pc, #132]	; (4020ec <vTaskSwitchContext+0xcc>)
  402066:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40206a:	b9ba      	cbnz	r2, 40209c <vTaskSwitchContext+0x7c>
	__asm volatile
  40206c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402070:	b672      	cpsid	i
  402072:	f383 8811 	msr	BASEPRI, r3
  402076:	f3bf 8f6f 	isb	sy
  40207a:	f3bf 8f4f 	dsb	sy
  40207e:	b662      	cpsie	i
  402080:	e7fe      	b.n	402080 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  402082:	2201      	movs	r2, #1
  402084:	4b15      	ldr	r3, [pc, #84]	; (4020dc <vTaskSwitchContext+0xbc>)
  402086:	601a      	str	r2, [r3, #0]
  402088:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  40208a:	689a      	ldr	r2, [r3, #8]
  40208c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402090:	d1d9      	bne.n	402046 <vTaskSwitchContext+0x26>
  402092:	68db      	ldr	r3, [r3, #12]
  402094:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  402098:	d1d5      	bne.n	402046 <vTaskSwitchContext+0x26>
  40209a:	e7da      	b.n	402052 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40209c:	4a13      	ldr	r2, [pc, #76]	; (4020ec <vTaskSwitchContext+0xcc>)
  40209e:	0099      	lsls	r1, r3, #2
  4020a0:	18c8      	adds	r0, r1, r3
  4020a2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4020a6:	6844      	ldr	r4, [r0, #4]
  4020a8:	6864      	ldr	r4, [r4, #4]
  4020aa:	6044      	str	r4, [r0, #4]
  4020ac:	4419      	add	r1, r3
  4020ae:	4602      	mov	r2, r0
  4020b0:	3208      	adds	r2, #8
  4020b2:	4294      	cmp	r4, r2
  4020b4:	d009      	beq.n	4020ca <vTaskSwitchContext+0xaa>
  4020b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4020ba:	4a0c      	ldr	r2, [pc, #48]	; (4020ec <vTaskSwitchContext+0xcc>)
  4020bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4020c0:	685b      	ldr	r3, [r3, #4]
  4020c2:	68da      	ldr	r2, [r3, #12]
  4020c4:	4b06      	ldr	r3, [pc, #24]	; (4020e0 <vTaskSwitchContext+0xc0>)
  4020c6:	601a      	str	r2, [r3, #0]
  4020c8:	bd10      	pop	{r4, pc}
  4020ca:	6860      	ldr	r0, [r4, #4]
  4020cc:	4a07      	ldr	r2, [pc, #28]	; (4020ec <vTaskSwitchContext+0xcc>)
  4020ce:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4020d2:	6050      	str	r0, [r2, #4]
  4020d4:	e7ef      	b.n	4020b6 <vTaskSwitchContext+0x96>
  4020d6:	bf00      	nop
  4020d8:	20400ad8 	.word	0x20400ad8
  4020dc:	20400b5c 	.word	0x20400b5c
  4020e0:	20400a60 	.word	0x20400a60
  4020e4:	00402ce5 	.word	0x00402ce5
  4020e8:	20400ae4 	.word	0x20400ae4
  4020ec:	20400a6c 	.word	0x20400a6c

004020f0 <vTaskPlaceOnEventList>:
{
  4020f0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  4020f2:	b1e0      	cbz	r0, 40212e <vTaskPlaceOnEventList+0x3e>
  4020f4:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4020f6:	4d17      	ldr	r5, [pc, #92]	; (402154 <vTaskPlaceOnEventList+0x64>)
  4020f8:	6829      	ldr	r1, [r5, #0]
  4020fa:	3118      	adds	r1, #24
  4020fc:	4b16      	ldr	r3, [pc, #88]	; (402158 <vTaskPlaceOnEventList+0x68>)
  4020fe:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402100:	6828      	ldr	r0, [r5, #0]
  402102:	3004      	adds	r0, #4
  402104:	4b15      	ldr	r3, [pc, #84]	; (40215c <vTaskPlaceOnEventList+0x6c>)
  402106:	4798      	blx	r3
  402108:	b940      	cbnz	r0, 40211c <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40210a:	682a      	ldr	r2, [r5, #0]
  40210c:	4914      	ldr	r1, [pc, #80]	; (402160 <vTaskPlaceOnEventList+0x70>)
  40210e:	680b      	ldr	r3, [r1, #0]
  402110:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402112:	2201      	movs	r2, #1
  402114:	4082      	lsls	r2, r0
  402116:	ea23 0302 	bic.w	r3, r3, r2
  40211a:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  40211c:	f1b4 3fff 	cmp.w	r4, #4294967295
  402120:	d010      	beq.n	402144 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402122:	4b10      	ldr	r3, [pc, #64]	; (402164 <vTaskPlaceOnEventList+0x74>)
  402124:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402126:	4420      	add	r0, r4
  402128:	4b0f      	ldr	r3, [pc, #60]	; (402168 <vTaskPlaceOnEventList+0x78>)
  40212a:	4798      	blx	r3
  40212c:	bd38      	pop	{r3, r4, r5, pc}
  40212e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402132:	b672      	cpsid	i
  402134:	f383 8811 	msr	BASEPRI, r3
  402138:	f3bf 8f6f 	isb	sy
  40213c:	f3bf 8f4f 	dsb	sy
  402140:	b662      	cpsie	i
  402142:	e7fe      	b.n	402142 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402144:	4b03      	ldr	r3, [pc, #12]	; (402154 <vTaskPlaceOnEventList+0x64>)
  402146:	6819      	ldr	r1, [r3, #0]
  402148:	3104      	adds	r1, #4
  40214a:	4808      	ldr	r0, [pc, #32]	; (40216c <vTaskPlaceOnEventList+0x7c>)
  40214c:	4b08      	ldr	r3, [pc, #32]	; (402170 <vTaskPlaceOnEventList+0x80>)
  40214e:	4798      	blx	r3
  402150:	bd38      	pop	{r3, r4, r5, pc}
  402152:	bf00      	nop
  402154:	20400a60 	.word	0x20400a60
  402158:	00400ce5 	.word	0x00400ce5
  40215c:	00400d19 	.word	0x00400d19
  402160:	20400ae4 	.word	0x20400ae4
  402164:	20400b58 	.word	0x20400b58
  402168:	004019e5 	.word	0x004019e5
  40216c:	20400b30 	.word	0x20400b30
  402170:	00400ccd 	.word	0x00400ccd

00402174 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402174:	b1e8      	cbz	r0, 4021b2 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  402176:	b570      	push	{r4, r5, r6, lr}
  402178:	4615      	mov	r5, r2
  40217a:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40217c:	4e16      	ldr	r6, [pc, #88]	; (4021d8 <vTaskPlaceOnEventListRestricted+0x64>)
  40217e:	6831      	ldr	r1, [r6, #0]
  402180:	3118      	adds	r1, #24
  402182:	4b16      	ldr	r3, [pc, #88]	; (4021dc <vTaskPlaceOnEventListRestricted+0x68>)
  402184:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402186:	6830      	ldr	r0, [r6, #0]
  402188:	3004      	adds	r0, #4
  40218a:	4b15      	ldr	r3, [pc, #84]	; (4021e0 <vTaskPlaceOnEventListRestricted+0x6c>)
  40218c:	4798      	blx	r3
  40218e:	b940      	cbnz	r0, 4021a2 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402190:	6832      	ldr	r2, [r6, #0]
  402192:	4914      	ldr	r1, [pc, #80]	; (4021e4 <vTaskPlaceOnEventListRestricted+0x70>)
  402194:	680b      	ldr	r3, [r1, #0]
  402196:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402198:	2201      	movs	r2, #1
  40219a:	4082      	lsls	r2, r0
  40219c:	ea23 0302 	bic.w	r3, r3, r2
  4021a0:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4021a2:	2d01      	cmp	r5, #1
  4021a4:	d010      	beq.n	4021c8 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4021a6:	4b10      	ldr	r3, [pc, #64]	; (4021e8 <vTaskPlaceOnEventListRestricted+0x74>)
  4021a8:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4021aa:	4420      	add	r0, r4
  4021ac:	4b0f      	ldr	r3, [pc, #60]	; (4021ec <vTaskPlaceOnEventListRestricted+0x78>)
  4021ae:	4798      	blx	r3
  4021b0:	bd70      	pop	{r4, r5, r6, pc}
  4021b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021b6:	b672      	cpsid	i
  4021b8:	f383 8811 	msr	BASEPRI, r3
  4021bc:	f3bf 8f6f 	isb	sy
  4021c0:	f3bf 8f4f 	dsb	sy
  4021c4:	b662      	cpsie	i
  4021c6:	e7fe      	b.n	4021c6 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4021c8:	4b03      	ldr	r3, [pc, #12]	; (4021d8 <vTaskPlaceOnEventListRestricted+0x64>)
  4021ca:	6819      	ldr	r1, [r3, #0]
  4021cc:	3104      	adds	r1, #4
  4021ce:	4808      	ldr	r0, [pc, #32]	; (4021f0 <vTaskPlaceOnEventListRestricted+0x7c>)
  4021d0:	4b02      	ldr	r3, [pc, #8]	; (4021dc <vTaskPlaceOnEventListRestricted+0x68>)
  4021d2:	4798      	blx	r3
  4021d4:	bd70      	pop	{r4, r5, r6, pc}
  4021d6:	bf00      	nop
  4021d8:	20400a60 	.word	0x20400a60
  4021dc:	00400ccd 	.word	0x00400ccd
  4021e0:	00400d19 	.word	0x00400d19
  4021e4:	20400ae4 	.word	0x20400ae4
  4021e8:	20400b58 	.word	0x20400b58
  4021ec:	004019e5 	.word	0x004019e5
  4021f0:	20400b30 	.word	0x20400b30

004021f4 <xTaskRemoveFromEventList>:
{
  4021f4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4021f6:	68c3      	ldr	r3, [r0, #12]
  4021f8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4021fa:	b324      	cbz	r4, 402246 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4021fc:	f104 0518 	add.w	r5, r4, #24
  402200:	4628      	mov	r0, r5
  402202:	4b1a      	ldr	r3, [pc, #104]	; (40226c <xTaskRemoveFromEventList+0x78>)
  402204:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402206:	4b1a      	ldr	r3, [pc, #104]	; (402270 <xTaskRemoveFromEventList+0x7c>)
  402208:	681b      	ldr	r3, [r3, #0]
  40220a:	bb3b      	cbnz	r3, 40225c <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  40220c:	1d25      	adds	r5, r4, #4
  40220e:	4628      	mov	r0, r5
  402210:	4b16      	ldr	r3, [pc, #88]	; (40226c <xTaskRemoveFromEventList+0x78>)
  402212:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402214:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402216:	4a17      	ldr	r2, [pc, #92]	; (402274 <xTaskRemoveFromEventList+0x80>)
  402218:	6811      	ldr	r1, [r2, #0]
  40221a:	2301      	movs	r3, #1
  40221c:	4083      	lsls	r3, r0
  40221e:	430b      	orrs	r3, r1
  402220:	6013      	str	r3, [r2, #0]
  402222:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402226:	4629      	mov	r1, r5
  402228:	4b13      	ldr	r3, [pc, #76]	; (402278 <xTaskRemoveFromEventList+0x84>)
  40222a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40222e:	4b13      	ldr	r3, [pc, #76]	; (40227c <xTaskRemoveFromEventList+0x88>)
  402230:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402232:	4b13      	ldr	r3, [pc, #76]	; (402280 <xTaskRemoveFromEventList+0x8c>)
  402234:	681b      	ldr	r3, [r3, #0]
  402236:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40223a:	429a      	cmp	r2, r3
  40223c:	d913      	bls.n	402266 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  40223e:	2001      	movs	r0, #1
  402240:	4b10      	ldr	r3, [pc, #64]	; (402284 <xTaskRemoveFromEventList+0x90>)
  402242:	6018      	str	r0, [r3, #0]
  402244:	bd38      	pop	{r3, r4, r5, pc}
  402246:	f04f 0380 	mov.w	r3, #128	; 0x80
  40224a:	b672      	cpsid	i
  40224c:	f383 8811 	msr	BASEPRI, r3
  402250:	f3bf 8f6f 	isb	sy
  402254:	f3bf 8f4f 	dsb	sy
  402258:	b662      	cpsie	i
  40225a:	e7fe      	b.n	40225a <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40225c:	4629      	mov	r1, r5
  40225e:	480a      	ldr	r0, [pc, #40]	; (402288 <xTaskRemoveFromEventList+0x94>)
  402260:	4b06      	ldr	r3, [pc, #24]	; (40227c <xTaskRemoveFromEventList+0x88>)
  402262:	4798      	blx	r3
  402264:	e7e5      	b.n	402232 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402266:	2000      	movs	r0, #0
}
  402268:	bd38      	pop	{r3, r4, r5, pc}
  40226a:	bf00      	nop
  40226c:	00400d19 	.word	0x00400d19
  402270:	20400ad8 	.word	0x20400ad8
  402274:	20400ae4 	.word	0x20400ae4
  402278:	20400a6c 	.word	0x20400a6c
  40227c:	00400ccd 	.word	0x00400ccd
  402280:	20400a60 	.word	0x20400a60
  402284:	20400b5c 	.word	0x20400b5c
  402288:	20400b18 	.word	0x20400b18

0040228c <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  40228c:	b130      	cbz	r0, 40229c <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40228e:	4a09      	ldr	r2, [pc, #36]	; (4022b4 <vTaskSetTimeOutState+0x28>)
  402290:	6812      	ldr	r2, [r2, #0]
  402292:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402294:	4a08      	ldr	r2, [pc, #32]	; (4022b8 <vTaskSetTimeOutState+0x2c>)
  402296:	6812      	ldr	r2, [r2, #0]
  402298:	6042      	str	r2, [r0, #4]
  40229a:	4770      	bx	lr
  40229c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022a0:	b672      	cpsid	i
  4022a2:	f383 8811 	msr	BASEPRI, r3
  4022a6:	f3bf 8f6f 	isb	sy
  4022aa:	f3bf 8f4f 	dsb	sy
  4022ae:	b662      	cpsie	i
  4022b0:	e7fe      	b.n	4022b0 <vTaskSetTimeOutState+0x24>
  4022b2:	bf00      	nop
  4022b4:	20400b14 	.word	0x20400b14
  4022b8:	20400b58 	.word	0x20400b58

004022bc <xTaskCheckForTimeOut>:
{
  4022bc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  4022be:	b1c0      	cbz	r0, 4022f2 <xTaskCheckForTimeOut+0x36>
  4022c0:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  4022c2:	b309      	cbz	r1, 402308 <xTaskCheckForTimeOut+0x4c>
  4022c4:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4022c6:	4b1d      	ldr	r3, [pc, #116]	; (40233c <xTaskCheckForTimeOut+0x80>)
  4022c8:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  4022ca:	4b1d      	ldr	r3, [pc, #116]	; (402340 <xTaskCheckForTimeOut+0x84>)
  4022cc:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  4022ce:	682b      	ldr	r3, [r5, #0]
  4022d0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4022d4:	d02e      	beq.n	402334 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4022d6:	491b      	ldr	r1, [pc, #108]	; (402344 <xTaskCheckForTimeOut+0x88>)
  4022d8:	6809      	ldr	r1, [r1, #0]
  4022da:	6820      	ldr	r0, [r4, #0]
  4022dc:	4288      	cmp	r0, r1
  4022de:	d002      	beq.n	4022e6 <xTaskCheckForTimeOut+0x2a>
  4022e0:	6861      	ldr	r1, [r4, #4]
  4022e2:	428a      	cmp	r2, r1
  4022e4:	d228      	bcs.n	402338 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4022e6:	6861      	ldr	r1, [r4, #4]
  4022e8:	1a50      	subs	r0, r2, r1
  4022ea:	4283      	cmp	r3, r0
  4022ec:	d817      	bhi.n	40231e <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  4022ee:	2401      	movs	r4, #1
  4022f0:	e01c      	b.n	40232c <xTaskCheckForTimeOut+0x70>
  4022f2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022f6:	b672      	cpsid	i
  4022f8:	f383 8811 	msr	BASEPRI, r3
  4022fc:	f3bf 8f6f 	isb	sy
  402300:	f3bf 8f4f 	dsb	sy
  402304:	b662      	cpsie	i
  402306:	e7fe      	b.n	402306 <xTaskCheckForTimeOut+0x4a>
  402308:	f04f 0380 	mov.w	r3, #128	; 0x80
  40230c:	b672      	cpsid	i
  40230e:	f383 8811 	msr	BASEPRI, r3
  402312:	f3bf 8f6f 	isb	sy
  402316:	f3bf 8f4f 	dsb	sy
  40231a:	b662      	cpsie	i
  40231c:	e7fe      	b.n	40231c <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  40231e:	1a9b      	subs	r3, r3, r2
  402320:	440b      	add	r3, r1
  402322:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402324:	4620      	mov	r0, r4
  402326:	4b08      	ldr	r3, [pc, #32]	; (402348 <xTaskCheckForTimeOut+0x8c>)
  402328:	4798      	blx	r3
			xReturn = pdFALSE;
  40232a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  40232c:	4b07      	ldr	r3, [pc, #28]	; (40234c <xTaskCheckForTimeOut+0x90>)
  40232e:	4798      	blx	r3
}
  402330:	4620      	mov	r0, r4
  402332:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402334:	2400      	movs	r4, #0
  402336:	e7f9      	b.n	40232c <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402338:	2401      	movs	r4, #1
  40233a:	e7f7      	b.n	40232c <xTaskCheckForTimeOut+0x70>
  40233c:	00400dfd 	.word	0x00400dfd
  402340:	20400b58 	.word	0x20400b58
  402344:	20400b14 	.word	0x20400b14
  402348:	0040228d 	.word	0x0040228d
  40234c:	00400e49 	.word	0x00400e49

00402350 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402350:	2201      	movs	r2, #1
  402352:	4b01      	ldr	r3, [pc, #4]	; (402358 <vTaskMissedYield+0x8>)
  402354:	601a      	str	r2, [r3, #0]
  402356:	4770      	bx	lr
  402358:	20400b5c 	.word	0x20400b5c

0040235c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  40235c:	4b05      	ldr	r3, [pc, #20]	; (402374 <xTaskGetSchedulerState+0x18>)
  40235e:	681b      	ldr	r3, [r3, #0]
  402360:	b133      	cbz	r3, 402370 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402362:	4b05      	ldr	r3, [pc, #20]	; (402378 <xTaskGetSchedulerState+0x1c>)
  402364:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402366:	2b00      	cmp	r3, #0
  402368:	bf0c      	ite	eq
  40236a:	2002      	moveq	r0, #2
  40236c:	2000      	movne	r0, #0
  40236e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402370:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402372:	4770      	bx	lr
  402374:	20400b2c 	.word	0x20400b2c
  402378:	20400ad8 	.word	0x20400ad8

0040237c <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  40237c:	2800      	cmp	r0, #0
  40237e:	d044      	beq.n	40240a <vTaskPriorityInherit+0x8e>
	{
  402380:	b538      	push	{r3, r4, r5, lr}
  402382:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402384:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402386:	4921      	ldr	r1, [pc, #132]	; (40240c <vTaskPriorityInherit+0x90>)
  402388:	6809      	ldr	r1, [r1, #0]
  40238a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40238c:	428a      	cmp	r2, r1
  40238e:	d214      	bcs.n	4023ba <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402390:	6981      	ldr	r1, [r0, #24]
  402392:	2900      	cmp	r1, #0
  402394:	db05      	blt.n	4023a2 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402396:	491d      	ldr	r1, [pc, #116]	; (40240c <vTaskPriorityInherit+0x90>)
  402398:	6809      	ldr	r1, [r1, #0]
  40239a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40239c:	f1c1 0105 	rsb	r1, r1, #5
  4023a0:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4023a2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4023a6:	491a      	ldr	r1, [pc, #104]	; (402410 <vTaskPriorityInherit+0x94>)
  4023a8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4023ac:	6961      	ldr	r1, [r4, #20]
  4023ae:	4291      	cmp	r1, r2
  4023b0:	d004      	beq.n	4023bc <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4023b2:	4a16      	ldr	r2, [pc, #88]	; (40240c <vTaskPriorityInherit+0x90>)
  4023b4:	6812      	ldr	r2, [r2, #0]
  4023b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4023b8:	62e2      	str	r2, [r4, #44]	; 0x2c
  4023ba:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4023bc:	1d25      	adds	r5, r4, #4
  4023be:	4628      	mov	r0, r5
  4023c0:	4b14      	ldr	r3, [pc, #80]	; (402414 <vTaskPriorityInherit+0x98>)
  4023c2:	4798      	blx	r3
  4023c4:	b970      	cbnz	r0, 4023e4 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4023c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4023c8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4023cc:	4a10      	ldr	r2, [pc, #64]	; (402410 <vTaskPriorityInherit+0x94>)
  4023ce:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4023d2:	b93a      	cbnz	r2, 4023e4 <vTaskPriorityInherit+0x68>
  4023d4:	4810      	ldr	r0, [pc, #64]	; (402418 <vTaskPriorityInherit+0x9c>)
  4023d6:	6802      	ldr	r2, [r0, #0]
  4023d8:	2101      	movs	r1, #1
  4023da:	fa01 f303 	lsl.w	r3, r1, r3
  4023de:	ea22 0303 	bic.w	r3, r2, r3
  4023e2:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4023e4:	4b09      	ldr	r3, [pc, #36]	; (40240c <vTaskPriorityInherit+0x90>)
  4023e6:	681b      	ldr	r3, [r3, #0]
  4023e8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4023ea:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4023ec:	4a0a      	ldr	r2, [pc, #40]	; (402418 <vTaskPriorityInherit+0x9c>)
  4023ee:	6811      	ldr	r1, [r2, #0]
  4023f0:	2301      	movs	r3, #1
  4023f2:	4083      	lsls	r3, r0
  4023f4:	430b      	orrs	r3, r1
  4023f6:	6013      	str	r3, [r2, #0]
  4023f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4023fc:	4629      	mov	r1, r5
  4023fe:	4b04      	ldr	r3, [pc, #16]	; (402410 <vTaskPriorityInherit+0x94>)
  402400:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402404:	4b05      	ldr	r3, [pc, #20]	; (40241c <vTaskPriorityInherit+0xa0>)
  402406:	4798      	blx	r3
  402408:	bd38      	pop	{r3, r4, r5, pc}
  40240a:	4770      	bx	lr
  40240c:	20400a60 	.word	0x20400a60
  402410:	20400a6c 	.word	0x20400a6c
  402414:	00400d19 	.word	0x00400d19
  402418:	20400ae4 	.word	0x20400ae4
  40241c:	00400ccd 	.word	0x00400ccd

00402420 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402420:	2800      	cmp	r0, #0
  402422:	d04d      	beq.n	4024c0 <xTaskPriorityDisinherit+0xa0>
	{
  402424:	b538      	push	{r3, r4, r5, lr}
  402426:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402428:	4a27      	ldr	r2, [pc, #156]	; (4024c8 <xTaskPriorityDisinherit+0xa8>)
  40242a:	6812      	ldr	r2, [r2, #0]
  40242c:	4290      	cmp	r0, r2
  40242e:	d00a      	beq.n	402446 <xTaskPriorityDisinherit+0x26>
  402430:	f04f 0380 	mov.w	r3, #128	; 0x80
  402434:	b672      	cpsid	i
  402436:	f383 8811 	msr	BASEPRI, r3
  40243a:	f3bf 8f6f 	isb	sy
  40243e:	f3bf 8f4f 	dsb	sy
  402442:	b662      	cpsie	i
  402444:	e7fe      	b.n	402444 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402446:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402448:	b952      	cbnz	r2, 402460 <xTaskPriorityDisinherit+0x40>
  40244a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40244e:	b672      	cpsid	i
  402450:	f383 8811 	msr	BASEPRI, r3
  402454:	f3bf 8f6f 	isb	sy
  402458:	f3bf 8f4f 	dsb	sy
  40245c:	b662      	cpsie	i
  40245e:	e7fe      	b.n	40245e <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402460:	3a01      	subs	r2, #1
  402462:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402464:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402466:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402468:	4288      	cmp	r0, r1
  40246a:	d02b      	beq.n	4024c4 <xTaskPriorityDisinherit+0xa4>
  40246c:	bb52      	cbnz	r2, 4024c4 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40246e:	1d25      	adds	r5, r4, #4
  402470:	4628      	mov	r0, r5
  402472:	4b16      	ldr	r3, [pc, #88]	; (4024cc <xTaskPriorityDisinherit+0xac>)
  402474:	4798      	blx	r3
  402476:	b968      	cbnz	r0, 402494 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402478:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  40247a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40247e:	4b14      	ldr	r3, [pc, #80]	; (4024d0 <xTaskPriorityDisinherit+0xb0>)
  402480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402484:	b933      	cbnz	r3, 402494 <xTaskPriorityDisinherit+0x74>
  402486:	4813      	ldr	r0, [pc, #76]	; (4024d4 <xTaskPriorityDisinherit+0xb4>)
  402488:	6803      	ldr	r3, [r0, #0]
  40248a:	2201      	movs	r2, #1
  40248c:	408a      	lsls	r2, r1
  40248e:	ea23 0302 	bic.w	r3, r3, r2
  402492:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402494:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402496:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402498:	f1c0 0305 	rsb	r3, r0, #5
  40249c:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40249e:	4a0d      	ldr	r2, [pc, #52]	; (4024d4 <xTaskPriorityDisinherit+0xb4>)
  4024a0:	6811      	ldr	r1, [r2, #0]
  4024a2:	2401      	movs	r4, #1
  4024a4:	fa04 f300 	lsl.w	r3, r4, r0
  4024a8:	430b      	orrs	r3, r1
  4024aa:	6013      	str	r3, [r2, #0]
  4024ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4024b0:	4629      	mov	r1, r5
  4024b2:	4b07      	ldr	r3, [pc, #28]	; (4024d0 <xTaskPriorityDisinherit+0xb0>)
  4024b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4024b8:	4b07      	ldr	r3, [pc, #28]	; (4024d8 <xTaskPriorityDisinherit+0xb8>)
  4024ba:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4024bc:	4620      	mov	r0, r4
  4024be:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  4024c0:	2000      	movs	r0, #0
  4024c2:	4770      	bx	lr
  4024c4:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4024c6:	bd38      	pop	{r3, r4, r5, pc}
  4024c8:	20400a60 	.word	0x20400a60
  4024cc:	00400d19 	.word	0x00400d19
  4024d0:	20400a6c 	.word	0x20400a6c
  4024d4:	20400ae4 	.word	0x20400ae4
  4024d8:	00400ccd 	.word	0x00400ccd

004024dc <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4024dc:	4b05      	ldr	r3, [pc, #20]	; (4024f4 <pvTaskIncrementMutexHeldCount+0x18>)
  4024de:	681b      	ldr	r3, [r3, #0]
  4024e0:	b123      	cbz	r3, 4024ec <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4024e2:	4b04      	ldr	r3, [pc, #16]	; (4024f4 <pvTaskIncrementMutexHeldCount+0x18>)
  4024e4:	681a      	ldr	r2, [r3, #0]
  4024e6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4024e8:	3301      	adds	r3, #1
  4024ea:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4024ec:	4b01      	ldr	r3, [pc, #4]	; (4024f4 <pvTaskIncrementMutexHeldCount+0x18>)
  4024ee:	6818      	ldr	r0, [r3, #0]
	}
  4024f0:	4770      	bx	lr
  4024f2:	bf00      	nop
  4024f4:	20400a60 	.word	0x20400a60

004024f8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4024f8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4024fa:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4024fc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4024fe:	4291      	cmp	r1, r2
  402500:	d80c      	bhi.n	40251c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402502:	1ad2      	subs	r2, r2, r3
  402504:	6983      	ldr	r3, [r0, #24]
  402506:	429a      	cmp	r2, r3
  402508:	d301      	bcc.n	40250e <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40250a:	2001      	movs	r0, #1
  40250c:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40250e:	1d01      	adds	r1, r0, #4
  402510:	4b09      	ldr	r3, [pc, #36]	; (402538 <prvInsertTimerInActiveList+0x40>)
  402512:	6818      	ldr	r0, [r3, #0]
  402514:	4b09      	ldr	r3, [pc, #36]	; (40253c <prvInsertTimerInActiveList+0x44>)
  402516:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402518:	2000      	movs	r0, #0
  40251a:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  40251c:	429a      	cmp	r2, r3
  40251e:	d203      	bcs.n	402528 <prvInsertTimerInActiveList+0x30>
  402520:	4299      	cmp	r1, r3
  402522:	d301      	bcc.n	402528 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402524:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402526:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402528:	1d01      	adds	r1, r0, #4
  40252a:	4b05      	ldr	r3, [pc, #20]	; (402540 <prvInsertTimerInActiveList+0x48>)
  40252c:	6818      	ldr	r0, [r3, #0]
  40252e:	4b03      	ldr	r3, [pc, #12]	; (40253c <prvInsertTimerInActiveList+0x44>)
  402530:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402532:	2000      	movs	r0, #0
  402534:	bd08      	pop	{r3, pc}
  402536:	bf00      	nop
  402538:	20400b64 	.word	0x20400b64
  40253c:	00400ce5 	.word	0x00400ce5
  402540:	20400b60 	.word	0x20400b60

00402544 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402544:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402546:	4b15      	ldr	r3, [pc, #84]	; (40259c <prvCheckForValidListAndQueue+0x58>)
  402548:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40254a:	4b15      	ldr	r3, [pc, #84]	; (4025a0 <prvCheckForValidListAndQueue+0x5c>)
  40254c:	681b      	ldr	r3, [r3, #0]
  40254e:	b113      	cbz	r3, 402556 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402550:	4b14      	ldr	r3, [pc, #80]	; (4025a4 <prvCheckForValidListAndQueue+0x60>)
  402552:	4798      	blx	r3
  402554:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402556:	4d14      	ldr	r5, [pc, #80]	; (4025a8 <prvCheckForValidListAndQueue+0x64>)
  402558:	4628      	mov	r0, r5
  40255a:	4e14      	ldr	r6, [pc, #80]	; (4025ac <prvCheckForValidListAndQueue+0x68>)
  40255c:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  40255e:	4c14      	ldr	r4, [pc, #80]	; (4025b0 <prvCheckForValidListAndQueue+0x6c>)
  402560:	4620      	mov	r0, r4
  402562:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402564:	4b13      	ldr	r3, [pc, #76]	; (4025b4 <prvCheckForValidListAndQueue+0x70>)
  402566:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402568:	4b13      	ldr	r3, [pc, #76]	; (4025b8 <prvCheckForValidListAndQueue+0x74>)
  40256a:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  40256c:	2200      	movs	r2, #0
  40256e:	2110      	movs	r1, #16
  402570:	2005      	movs	r0, #5
  402572:	4b12      	ldr	r3, [pc, #72]	; (4025bc <prvCheckForValidListAndQueue+0x78>)
  402574:	4798      	blx	r3
  402576:	4b0a      	ldr	r3, [pc, #40]	; (4025a0 <prvCheckForValidListAndQueue+0x5c>)
  402578:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  40257a:	b118      	cbz	r0, 402584 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  40257c:	4910      	ldr	r1, [pc, #64]	; (4025c0 <prvCheckForValidListAndQueue+0x7c>)
  40257e:	4b11      	ldr	r3, [pc, #68]	; (4025c4 <prvCheckForValidListAndQueue+0x80>)
  402580:	4798      	blx	r3
  402582:	e7e5      	b.n	402550 <prvCheckForValidListAndQueue+0xc>
  402584:	f04f 0380 	mov.w	r3, #128	; 0x80
  402588:	b672      	cpsid	i
  40258a:	f383 8811 	msr	BASEPRI, r3
  40258e:	f3bf 8f6f 	isb	sy
  402592:	f3bf 8f4f 	dsb	sy
  402596:	b662      	cpsie	i
  402598:	e7fe      	b.n	402598 <prvCheckForValidListAndQueue+0x54>
  40259a:	bf00      	nop
  40259c:	00400dfd 	.word	0x00400dfd
  4025a0:	20400b94 	.word	0x20400b94
  4025a4:	00400e49 	.word	0x00400e49
  4025a8:	20400b68 	.word	0x20400b68
  4025ac:	00400cb1 	.word	0x00400cb1
  4025b0:	20400b7c 	.word	0x20400b7c
  4025b4:	20400b60 	.word	0x20400b60
  4025b8:	20400b64 	.word	0x20400b64
  4025bc:	0040131d 	.word	0x0040131d
  4025c0:	00406790 	.word	0x00406790
  4025c4:	0040192d 	.word	0x0040192d

004025c8 <xTimerCreateTimerTask>:
{
  4025c8:	b510      	push	{r4, lr}
  4025ca:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  4025cc:	4b0f      	ldr	r3, [pc, #60]	; (40260c <xTimerCreateTimerTask+0x44>)
  4025ce:	4798      	blx	r3
	if( xTimerQueue != NULL )
  4025d0:	4b0f      	ldr	r3, [pc, #60]	; (402610 <xTimerCreateTimerTask+0x48>)
  4025d2:	681b      	ldr	r3, [r3, #0]
  4025d4:	b173      	cbz	r3, 4025f4 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4025d6:	2300      	movs	r3, #0
  4025d8:	9303      	str	r3, [sp, #12]
  4025da:	9302      	str	r3, [sp, #8]
  4025dc:	9301      	str	r3, [sp, #4]
  4025de:	2204      	movs	r2, #4
  4025e0:	9200      	str	r2, [sp, #0]
  4025e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4025e6:	490b      	ldr	r1, [pc, #44]	; (402614 <xTimerCreateTimerTask+0x4c>)
  4025e8:	480b      	ldr	r0, [pc, #44]	; (402618 <xTimerCreateTimerTask+0x50>)
  4025ea:	4c0c      	ldr	r4, [pc, #48]	; (40261c <xTimerCreateTimerTask+0x54>)
  4025ec:	47a0      	blx	r4
	configASSERT( xReturn );
  4025ee:	b108      	cbz	r0, 4025f4 <xTimerCreateTimerTask+0x2c>
}
  4025f0:	b004      	add	sp, #16
  4025f2:	bd10      	pop	{r4, pc}
  4025f4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025f8:	b672      	cpsid	i
  4025fa:	f383 8811 	msr	BASEPRI, r3
  4025fe:	f3bf 8f6f 	isb	sy
  402602:	f3bf 8f4f 	dsb	sy
  402606:	b662      	cpsie	i
  402608:	e7fe      	b.n	402608 <xTimerCreateTimerTask+0x40>
  40260a:	bf00      	nop
  40260c:	00402545 	.word	0x00402545
  402610:	20400b94 	.word	0x20400b94
  402614:	00406798 	.word	0x00406798
  402618:	00402749 	.word	0x00402749
  40261c:	00401a3d 	.word	0x00401a3d

00402620 <xTimerGenericCommand>:
	configASSERT( xTimer );
  402620:	b1d8      	cbz	r0, 40265a <xTimerGenericCommand+0x3a>
{
  402622:	b530      	push	{r4, r5, lr}
  402624:	b085      	sub	sp, #20
  402626:	4615      	mov	r5, r2
  402628:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  40262a:	4a15      	ldr	r2, [pc, #84]	; (402680 <xTimerGenericCommand+0x60>)
  40262c:	6810      	ldr	r0, [r2, #0]
  40262e:	b320      	cbz	r0, 40267a <xTimerGenericCommand+0x5a>
  402630:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  402632:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402634:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402636:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402638:	2905      	cmp	r1, #5
  40263a:	dc19      	bgt.n	402670 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40263c:	4b11      	ldr	r3, [pc, #68]	; (402684 <xTimerGenericCommand+0x64>)
  40263e:	4798      	blx	r3
  402640:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402642:	f04f 0300 	mov.w	r3, #0
  402646:	bf0c      	ite	eq
  402648:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40264a:	461a      	movne	r2, r3
  40264c:	4669      	mov	r1, sp
  40264e:	480c      	ldr	r0, [pc, #48]	; (402680 <xTimerGenericCommand+0x60>)
  402650:	6800      	ldr	r0, [r0, #0]
  402652:	4c0d      	ldr	r4, [pc, #52]	; (402688 <xTimerGenericCommand+0x68>)
  402654:	47a0      	blx	r4
}
  402656:	b005      	add	sp, #20
  402658:	bd30      	pop	{r4, r5, pc}
  40265a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40265e:	b672      	cpsid	i
  402660:	f383 8811 	msr	BASEPRI, r3
  402664:	f3bf 8f6f 	isb	sy
  402668:	f3bf 8f4f 	dsb	sy
  40266c:	b662      	cpsie	i
  40266e:	e7fe      	b.n	40266e <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402670:	2300      	movs	r3, #0
  402672:	4669      	mov	r1, sp
  402674:	4c05      	ldr	r4, [pc, #20]	; (40268c <xTimerGenericCommand+0x6c>)
  402676:	47a0      	blx	r4
  402678:	e7ed      	b.n	402656 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  40267a:	2000      	movs	r0, #0
	return xReturn;
  40267c:	e7eb      	b.n	402656 <xTimerGenericCommand+0x36>
  40267e:	bf00      	nop
  402680:	20400b94 	.word	0x20400b94
  402684:	0040235d 	.word	0x0040235d
  402688:	00401399 	.word	0x00401399
  40268c:	0040157d 	.word	0x0040157d

00402690 <prvSampleTimeNow>:
{
  402690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402694:	b082      	sub	sp, #8
  402696:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402698:	4b24      	ldr	r3, [pc, #144]	; (40272c <prvSampleTimeNow+0x9c>)
  40269a:	4798      	blx	r3
  40269c:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  40269e:	4b24      	ldr	r3, [pc, #144]	; (402730 <prvSampleTimeNow+0xa0>)
  4026a0:	681b      	ldr	r3, [r3, #0]
  4026a2:	4298      	cmp	r0, r3
  4026a4:	d31b      	bcc.n	4026de <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  4026a6:	2300      	movs	r3, #0
  4026a8:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  4026ac:	4b20      	ldr	r3, [pc, #128]	; (402730 <prvSampleTimeNow+0xa0>)
  4026ae:	601f      	str	r7, [r3, #0]
}
  4026b0:	4638      	mov	r0, r7
  4026b2:	b002      	add	sp, #8
  4026b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4026b8:	2100      	movs	r1, #0
  4026ba:	9100      	str	r1, [sp, #0]
  4026bc:	460b      	mov	r3, r1
  4026be:	4652      	mov	r2, sl
  4026c0:	4620      	mov	r0, r4
  4026c2:	4c1c      	ldr	r4, [pc, #112]	; (402734 <prvSampleTimeNow+0xa4>)
  4026c4:	47a0      	blx	r4
				configASSERT( xResult );
  4026c6:	b960      	cbnz	r0, 4026e2 <prvSampleTimeNow+0x52>
  4026c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026cc:	b672      	cpsid	i
  4026ce:	f383 8811 	msr	BASEPRI, r3
  4026d2:	f3bf 8f6f 	isb	sy
  4026d6:	f3bf 8f4f 	dsb	sy
  4026da:	b662      	cpsie	i
  4026dc:	e7fe      	b.n	4026dc <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4026de:	4d16      	ldr	r5, [pc, #88]	; (402738 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4026e0:	4e16      	ldr	r6, [pc, #88]	; (40273c <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4026e2:	682b      	ldr	r3, [r5, #0]
  4026e4:	681a      	ldr	r2, [r3, #0]
  4026e6:	b1c2      	cbz	r2, 40271a <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4026e8:	68db      	ldr	r3, [r3, #12]
  4026ea:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4026ee:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4026f0:	f104 0904 	add.w	r9, r4, #4
  4026f4:	4648      	mov	r0, r9
  4026f6:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4026f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4026fa:	4620      	mov	r0, r4
  4026fc:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4026fe:	69e3      	ldr	r3, [r4, #28]
  402700:	2b01      	cmp	r3, #1
  402702:	d1ee      	bne.n	4026e2 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402704:	69a3      	ldr	r3, [r4, #24]
  402706:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402708:	459a      	cmp	sl, r3
  40270a:	d2d5      	bcs.n	4026b8 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40270c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40270e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402710:	4649      	mov	r1, r9
  402712:	6828      	ldr	r0, [r5, #0]
  402714:	4b0a      	ldr	r3, [pc, #40]	; (402740 <prvSampleTimeNow+0xb0>)
  402716:	4798      	blx	r3
  402718:	e7e3      	b.n	4026e2 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  40271a:	4a0a      	ldr	r2, [pc, #40]	; (402744 <prvSampleTimeNow+0xb4>)
  40271c:	6810      	ldr	r0, [r2, #0]
  40271e:	4906      	ldr	r1, [pc, #24]	; (402738 <prvSampleTimeNow+0xa8>)
  402720:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402722:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  402724:	2301      	movs	r3, #1
  402726:	f8c8 3000 	str.w	r3, [r8]
  40272a:	e7bf      	b.n	4026ac <prvSampleTimeNow+0x1c>
  40272c:	00401d11 	.word	0x00401d11
  402730:	20400b90 	.word	0x20400b90
  402734:	00402621 	.word	0x00402621
  402738:	20400b60 	.word	0x20400b60
  40273c:	00400d19 	.word	0x00400d19
  402740:	00400ce5 	.word	0x00400ce5
  402744:	20400b64 	.word	0x20400b64

00402748 <prvTimerTask>:
{
  402748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40274c:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40274e:	4e75      	ldr	r6, [pc, #468]	; (402924 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  402750:	4f75      	ldr	r7, [pc, #468]	; (402928 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  402752:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 402950 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402756:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 402954 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40275a:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  40275c:	681a      	ldr	r2, [r3, #0]
  40275e:	2a00      	cmp	r2, #0
  402760:	f000 80ce 	beq.w	402900 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402764:	68db      	ldr	r3, [r3, #12]
  402766:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  402768:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40276a:	a804      	add	r0, sp, #16
  40276c:	4b6f      	ldr	r3, [pc, #444]	; (40292c <prvTimerTask+0x1e4>)
  40276e:	4798      	blx	r3
  402770:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402772:	9b04      	ldr	r3, [sp, #16]
  402774:	2b00      	cmp	r3, #0
  402776:	d144      	bne.n	402802 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402778:	42a0      	cmp	r0, r4
  40277a:	d212      	bcs.n	4027a2 <prvTimerTask+0x5a>
  40277c:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40277e:	1b61      	subs	r1, r4, r5
  402780:	4b6b      	ldr	r3, [pc, #428]	; (402930 <prvTimerTask+0x1e8>)
  402782:	6818      	ldr	r0, [r3, #0]
  402784:	4b6b      	ldr	r3, [pc, #428]	; (402934 <prvTimerTask+0x1ec>)
  402786:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402788:	4b6b      	ldr	r3, [pc, #428]	; (402938 <prvTimerTask+0x1f0>)
  40278a:	4798      	blx	r3
  40278c:	2800      	cmp	r0, #0
  40278e:	d13a      	bne.n	402806 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  402790:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402794:	f8c9 3000 	str.w	r3, [r9]
  402798:	f3bf 8f4f 	dsb	sy
  40279c:	f3bf 8f6f 	isb	sy
  4027a0:	e031      	b.n	402806 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  4027a2:	4b65      	ldr	r3, [pc, #404]	; (402938 <prvTimerTask+0x1f0>)
  4027a4:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4027a6:	6833      	ldr	r3, [r6, #0]
  4027a8:	68db      	ldr	r3, [r3, #12]
  4027aa:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4027ae:	f10a 0004 	add.w	r0, sl, #4
  4027b2:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4027b4:	f8da 301c 	ldr.w	r3, [sl, #28]
  4027b8:	2b01      	cmp	r3, #1
  4027ba:	d004      	beq.n	4027c6 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4027bc:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4027c0:	4650      	mov	r0, sl
  4027c2:	4798      	blx	r3
  4027c4:	e01f      	b.n	402806 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4027c6:	f8da 1018 	ldr.w	r1, [sl, #24]
  4027ca:	4623      	mov	r3, r4
  4027cc:	462a      	mov	r2, r5
  4027ce:	4421      	add	r1, r4
  4027d0:	4650      	mov	r0, sl
  4027d2:	4d5a      	ldr	r5, [pc, #360]	; (40293c <prvTimerTask+0x1f4>)
  4027d4:	47a8      	blx	r5
  4027d6:	2801      	cmp	r0, #1
  4027d8:	d1f0      	bne.n	4027bc <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4027da:	2100      	movs	r1, #0
  4027dc:	9100      	str	r1, [sp, #0]
  4027de:	460b      	mov	r3, r1
  4027e0:	4622      	mov	r2, r4
  4027e2:	4650      	mov	r0, sl
  4027e4:	4c56      	ldr	r4, [pc, #344]	; (402940 <prvTimerTask+0x1f8>)
  4027e6:	47a0      	blx	r4
			configASSERT( xResult );
  4027e8:	2800      	cmp	r0, #0
  4027ea:	d1e7      	bne.n	4027bc <prvTimerTask+0x74>
  4027ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027f0:	b672      	cpsid	i
  4027f2:	f383 8811 	msr	BASEPRI, r3
  4027f6:	f3bf 8f6f 	isb	sy
  4027fa:	f3bf 8f4f 	dsb	sy
  4027fe:	b662      	cpsie	i
  402800:	e7fe      	b.n	402800 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  402802:	4b4d      	ldr	r3, [pc, #308]	; (402938 <prvTimerTask+0x1f0>)
  402804:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402806:	4d4a      	ldr	r5, [pc, #296]	; (402930 <prvTimerTask+0x1e8>)
  402808:	4c4e      	ldr	r4, [pc, #312]	; (402944 <prvTimerTask+0x1fc>)
  40280a:	e006      	b.n	40281a <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  40280c:	9907      	ldr	r1, [sp, #28]
  40280e:	9806      	ldr	r0, [sp, #24]
  402810:	9b05      	ldr	r3, [sp, #20]
  402812:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  402814:	9b04      	ldr	r3, [sp, #16]
  402816:	2b00      	cmp	r3, #0
  402818:	da09      	bge.n	40282e <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40281a:	2300      	movs	r3, #0
  40281c:	461a      	mov	r2, r3
  40281e:	a904      	add	r1, sp, #16
  402820:	6828      	ldr	r0, [r5, #0]
  402822:	47a0      	blx	r4
  402824:	2800      	cmp	r0, #0
  402826:	d098      	beq.n	40275a <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402828:	9b04      	ldr	r3, [sp, #16]
  40282a:	2b00      	cmp	r3, #0
  40282c:	dbee      	blt.n	40280c <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  40282e:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  402832:	f8da 3014 	ldr.w	r3, [sl, #20]
  402836:	b113      	cbz	r3, 40283e <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402838:	f10a 0004 	add.w	r0, sl, #4
  40283c:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40283e:	a803      	add	r0, sp, #12
  402840:	4b3a      	ldr	r3, [pc, #232]	; (40292c <prvTimerTask+0x1e4>)
  402842:	4798      	blx	r3
			switch( xMessage.xMessageID )
  402844:	9b04      	ldr	r3, [sp, #16]
  402846:	2b09      	cmp	r3, #9
  402848:	d8e7      	bhi.n	40281a <prvTimerTask+0xd2>
  40284a:	a201      	add	r2, pc, #4	; (adr r2, 402850 <prvTimerTask+0x108>)
  40284c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402850:	00402879 	.word	0x00402879
  402854:	00402879 	.word	0x00402879
  402858:	00402879 	.word	0x00402879
  40285c:	0040281b 	.word	0x0040281b
  402860:	004028cd 	.word	0x004028cd
  402864:	004028f9 	.word	0x004028f9
  402868:	00402879 	.word	0x00402879
  40286c:	00402879 	.word	0x00402879
  402870:	0040281b 	.word	0x0040281b
  402874:	004028cd 	.word	0x004028cd
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  402878:	9c05      	ldr	r4, [sp, #20]
  40287a:	f8da 1018 	ldr.w	r1, [sl, #24]
  40287e:	4623      	mov	r3, r4
  402880:	4602      	mov	r2, r0
  402882:	4421      	add	r1, r4
  402884:	4650      	mov	r0, sl
  402886:	4c2d      	ldr	r4, [pc, #180]	; (40293c <prvTimerTask+0x1f4>)
  402888:	47a0      	blx	r4
  40288a:	2801      	cmp	r0, #1
  40288c:	d1bc      	bne.n	402808 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40288e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402892:	4650      	mov	r0, sl
  402894:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402896:	f8da 301c 	ldr.w	r3, [sl, #28]
  40289a:	2b01      	cmp	r3, #1
  40289c:	d1b4      	bne.n	402808 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40289e:	f8da 2018 	ldr.w	r2, [sl, #24]
  4028a2:	2100      	movs	r1, #0
  4028a4:	9100      	str	r1, [sp, #0]
  4028a6:	460b      	mov	r3, r1
  4028a8:	9805      	ldr	r0, [sp, #20]
  4028aa:	4402      	add	r2, r0
  4028ac:	4650      	mov	r0, sl
  4028ae:	4c24      	ldr	r4, [pc, #144]	; (402940 <prvTimerTask+0x1f8>)
  4028b0:	47a0      	blx	r4
							configASSERT( xResult );
  4028b2:	2800      	cmp	r0, #0
  4028b4:	d1a8      	bne.n	402808 <prvTimerTask+0xc0>
  4028b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028ba:	b672      	cpsid	i
  4028bc:	f383 8811 	msr	BASEPRI, r3
  4028c0:	f3bf 8f6f 	isb	sy
  4028c4:	f3bf 8f4f 	dsb	sy
  4028c8:	b662      	cpsie	i
  4028ca:	e7fe      	b.n	4028ca <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4028cc:	9905      	ldr	r1, [sp, #20]
  4028ce:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4028d2:	b131      	cbz	r1, 4028e2 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4028d4:	4603      	mov	r3, r0
  4028d6:	4602      	mov	r2, r0
  4028d8:	4401      	add	r1, r0
  4028da:	4650      	mov	r0, sl
  4028dc:	4c17      	ldr	r4, [pc, #92]	; (40293c <prvTimerTask+0x1f4>)
  4028de:	47a0      	blx	r4
  4028e0:	e792      	b.n	402808 <prvTimerTask+0xc0>
  4028e2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028e6:	b672      	cpsid	i
  4028e8:	f383 8811 	msr	BASEPRI, r3
  4028ec:	f3bf 8f6f 	isb	sy
  4028f0:	f3bf 8f4f 	dsb	sy
  4028f4:	b662      	cpsie	i
  4028f6:	e7fe      	b.n	4028f6 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  4028f8:	4650      	mov	r0, sl
  4028fa:	4b13      	ldr	r3, [pc, #76]	; (402948 <prvTimerTask+0x200>)
  4028fc:	4798      	blx	r3
  4028fe:	e783      	b.n	402808 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  402900:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402902:	a804      	add	r0, sp, #16
  402904:	4b09      	ldr	r3, [pc, #36]	; (40292c <prvTimerTask+0x1e4>)
  402906:	4798      	blx	r3
  402908:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40290a:	9b04      	ldr	r3, [sp, #16]
  40290c:	2b00      	cmp	r3, #0
  40290e:	f47f af78 	bne.w	402802 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402912:	4b0e      	ldr	r3, [pc, #56]	; (40294c <prvTimerTask+0x204>)
  402914:	681b      	ldr	r3, [r3, #0]
  402916:	681a      	ldr	r2, [r3, #0]
  402918:	fab2 f282 	clz	r2, r2
  40291c:	0952      	lsrs	r2, r2, #5
  40291e:	2400      	movs	r4, #0
  402920:	e72d      	b.n	40277e <prvTimerTask+0x36>
  402922:	bf00      	nop
  402924:	20400b60 	.word	0x20400b60
  402928:	00401d01 	.word	0x00401d01
  40292c:	00402691 	.word	0x00402691
  402930:	20400b94 	.word	0x20400b94
  402934:	00401961 	.word	0x00401961
  402938:	00401e69 	.word	0x00401e69
  40293c:	004024f9 	.word	0x004024f9
  402940:	00402621 	.word	0x00402621
  402944:	0040175d 	.word	0x0040175d
  402948:	00401089 	.word	0x00401089
  40294c:	20400b64 	.word	0x20400b64
  402950:	e000ed04 	.word	0xe000ed04
  402954:	00400d19 	.word	0x00400d19

00402958 <but_RAMP_callback>:
/************************************************************************/
/* handlers / callbacks                                                 */
/************************************************************************/

void but_RAMP_callback(void)
{
  402958:	b500      	push	{lr}
  40295a:	b083      	sub	sp, #12
	 BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  40295c:	a902      	add	r1, sp, #8
  40295e:	2300      	movs	r3, #0
  402960:	f841 3d04 	str.w	r3, [r1, #-4]!
	 xSemaphoreGiveFromISR(xSemaphoreBut_RAMP, &xHigherPriorityTaskWoken);
  402964:	4b03      	ldr	r3, [pc, #12]	; (402974 <but_RAMP_callback+0x1c>)
  402966:	6818      	ldr	r0, [r3, #0]
  402968:	4b03      	ldr	r3, [pc, #12]	; (402978 <but_RAMP_callback+0x20>)
  40296a:	4798      	blx	r3
}
  40296c:	b003      	add	sp, #12
  40296e:	f85d fb04 	ldr.w	pc, [sp], #4
  402972:	bf00      	nop
  402974:	20400c1c 	.word	0x20400c1c
  402978:	0040167d 	.word	0x0040167d

0040297c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40297c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40297e:	b083      	sub	sp, #12
  402980:	4605      	mov	r5, r0
  402982:	460c      	mov	r4, r1
	uint32_t val = 0;
  402984:	2300      	movs	r3, #0
  402986:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402988:	4b2a      	ldr	r3, [pc, #168]	; (402a34 <usart_serial_getchar+0xb8>)
  40298a:	4298      	cmp	r0, r3
  40298c:	d013      	beq.n	4029b6 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40298e:	4b2a      	ldr	r3, [pc, #168]	; (402a38 <usart_serial_getchar+0xbc>)
  402990:	4298      	cmp	r0, r3
  402992:	d018      	beq.n	4029c6 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402994:	4b29      	ldr	r3, [pc, #164]	; (402a3c <usart_serial_getchar+0xc0>)
  402996:	4298      	cmp	r0, r3
  402998:	d01d      	beq.n	4029d6 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40299a:	4b29      	ldr	r3, [pc, #164]	; (402a40 <usart_serial_getchar+0xc4>)
  40299c:	429d      	cmp	r5, r3
  40299e:	d022      	beq.n	4029e6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4029a0:	4b28      	ldr	r3, [pc, #160]	; (402a44 <usart_serial_getchar+0xc8>)
  4029a2:	429d      	cmp	r5, r3
  4029a4:	d027      	beq.n	4029f6 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4029a6:	4b28      	ldr	r3, [pc, #160]	; (402a48 <usart_serial_getchar+0xcc>)
  4029a8:	429d      	cmp	r5, r3
  4029aa:	d02e      	beq.n	402a0a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4029ac:	4b27      	ldr	r3, [pc, #156]	; (402a4c <usart_serial_getchar+0xd0>)
  4029ae:	429d      	cmp	r5, r3
  4029b0:	d035      	beq.n	402a1e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4029b2:	b003      	add	sp, #12
  4029b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4029b6:	461f      	mov	r7, r3
  4029b8:	4e25      	ldr	r6, [pc, #148]	; (402a50 <usart_serial_getchar+0xd4>)
  4029ba:	4621      	mov	r1, r4
  4029bc:	4638      	mov	r0, r7
  4029be:	47b0      	blx	r6
  4029c0:	2800      	cmp	r0, #0
  4029c2:	d1fa      	bne.n	4029ba <usart_serial_getchar+0x3e>
  4029c4:	e7e9      	b.n	40299a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4029c6:	461f      	mov	r7, r3
  4029c8:	4e21      	ldr	r6, [pc, #132]	; (402a50 <usart_serial_getchar+0xd4>)
  4029ca:	4621      	mov	r1, r4
  4029cc:	4638      	mov	r0, r7
  4029ce:	47b0      	blx	r6
  4029d0:	2800      	cmp	r0, #0
  4029d2:	d1fa      	bne.n	4029ca <usart_serial_getchar+0x4e>
  4029d4:	e7e4      	b.n	4029a0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  4029d6:	461f      	mov	r7, r3
  4029d8:	4e1d      	ldr	r6, [pc, #116]	; (402a50 <usart_serial_getchar+0xd4>)
  4029da:	4621      	mov	r1, r4
  4029dc:	4638      	mov	r0, r7
  4029de:	47b0      	blx	r6
  4029e0:	2800      	cmp	r0, #0
  4029e2:	d1fa      	bne.n	4029da <usart_serial_getchar+0x5e>
  4029e4:	e7df      	b.n	4029a6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4029e6:	461f      	mov	r7, r3
  4029e8:	4e19      	ldr	r6, [pc, #100]	; (402a50 <usart_serial_getchar+0xd4>)
  4029ea:	4621      	mov	r1, r4
  4029ec:	4638      	mov	r0, r7
  4029ee:	47b0      	blx	r6
  4029f0:	2800      	cmp	r0, #0
  4029f2:	d1fa      	bne.n	4029ea <usart_serial_getchar+0x6e>
  4029f4:	e7da      	b.n	4029ac <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4029f6:	461e      	mov	r6, r3
  4029f8:	4d16      	ldr	r5, [pc, #88]	; (402a54 <usart_serial_getchar+0xd8>)
  4029fa:	a901      	add	r1, sp, #4
  4029fc:	4630      	mov	r0, r6
  4029fe:	47a8      	blx	r5
  402a00:	2800      	cmp	r0, #0
  402a02:	d1fa      	bne.n	4029fa <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  402a04:	9b01      	ldr	r3, [sp, #4]
  402a06:	7023      	strb	r3, [r4, #0]
  402a08:	e7d3      	b.n	4029b2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402a0a:	461e      	mov	r6, r3
  402a0c:	4d11      	ldr	r5, [pc, #68]	; (402a54 <usart_serial_getchar+0xd8>)
  402a0e:	a901      	add	r1, sp, #4
  402a10:	4630      	mov	r0, r6
  402a12:	47a8      	blx	r5
  402a14:	2800      	cmp	r0, #0
  402a16:	d1fa      	bne.n	402a0e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  402a18:	9b01      	ldr	r3, [sp, #4]
  402a1a:	7023      	strb	r3, [r4, #0]
  402a1c:	e7c9      	b.n	4029b2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402a1e:	461e      	mov	r6, r3
  402a20:	4d0c      	ldr	r5, [pc, #48]	; (402a54 <usart_serial_getchar+0xd8>)
  402a22:	a901      	add	r1, sp, #4
  402a24:	4630      	mov	r0, r6
  402a26:	47a8      	blx	r5
  402a28:	2800      	cmp	r0, #0
  402a2a:	d1fa      	bne.n	402a22 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  402a2c:	9b01      	ldr	r3, [sp, #4]
  402a2e:	7023      	strb	r3, [r4, #0]
}
  402a30:	e7bf      	b.n	4029b2 <usart_serial_getchar+0x36>
  402a32:	bf00      	nop
  402a34:	400e0800 	.word	0x400e0800
  402a38:	400e0a00 	.word	0x400e0a00
  402a3c:	400e1a00 	.word	0x400e1a00
  402a40:	400e1c00 	.word	0x400e1c00
  402a44:	40024000 	.word	0x40024000
  402a48:	40028000 	.word	0x40028000
  402a4c:	4002c000 	.word	0x4002c000
  402a50:	004008db 	.word	0x004008db
  402a54:	004009e7 	.word	0x004009e7

00402a58 <usart_serial_putchar>:
{
  402a58:	b570      	push	{r4, r5, r6, lr}
  402a5a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  402a5c:	4b2a      	ldr	r3, [pc, #168]	; (402b08 <usart_serial_putchar+0xb0>)
  402a5e:	4298      	cmp	r0, r3
  402a60:	d013      	beq.n	402a8a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  402a62:	4b2a      	ldr	r3, [pc, #168]	; (402b0c <usart_serial_putchar+0xb4>)
  402a64:	4298      	cmp	r0, r3
  402a66:	d019      	beq.n	402a9c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  402a68:	4b29      	ldr	r3, [pc, #164]	; (402b10 <usart_serial_putchar+0xb8>)
  402a6a:	4298      	cmp	r0, r3
  402a6c:	d01f      	beq.n	402aae <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  402a6e:	4b29      	ldr	r3, [pc, #164]	; (402b14 <usart_serial_putchar+0xbc>)
  402a70:	4298      	cmp	r0, r3
  402a72:	d025      	beq.n	402ac0 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402a74:	4b28      	ldr	r3, [pc, #160]	; (402b18 <usart_serial_putchar+0xc0>)
  402a76:	4298      	cmp	r0, r3
  402a78:	d02b      	beq.n	402ad2 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  402a7a:	4b28      	ldr	r3, [pc, #160]	; (402b1c <usart_serial_putchar+0xc4>)
  402a7c:	4298      	cmp	r0, r3
  402a7e:	d031      	beq.n	402ae4 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  402a80:	4b27      	ldr	r3, [pc, #156]	; (402b20 <usart_serial_putchar+0xc8>)
  402a82:	4298      	cmp	r0, r3
  402a84:	d037      	beq.n	402af6 <usart_serial_putchar+0x9e>
	return 0;
  402a86:	2000      	movs	r0, #0
}
  402a88:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402a8a:	461e      	mov	r6, r3
  402a8c:	4d25      	ldr	r5, [pc, #148]	; (402b24 <usart_serial_putchar+0xcc>)
  402a8e:	4621      	mov	r1, r4
  402a90:	4630      	mov	r0, r6
  402a92:	47a8      	blx	r5
  402a94:	2800      	cmp	r0, #0
  402a96:	d1fa      	bne.n	402a8e <usart_serial_putchar+0x36>
		return 1;
  402a98:	2001      	movs	r0, #1
  402a9a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402a9c:	461e      	mov	r6, r3
  402a9e:	4d21      	ldr	r5, [pc, #132]	; (402b24 <usart_serial_putchar+0xcc>)
  402aa0:	4621      	mov	r1, r4
  402aa2:	4630      	mov	r0, r6
  402aa4:	47a8      	blx	r5
  402aa6:	2800      	cmp	r0, #0
  402aa8:	d1fa      	bne.n	402aa0 <usart_serial_putchar+0x48>
		return 1;
  402aaa:	2001      	movs	r0, #1
  402aac:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402aae:	461e      	mov	r6, r3
  402ab0:	4d1c      	ldr	r5, [pc, #112]	; (402b24 <usart_serial_putchar+0xcc>)
  402ab2:	4621      	mov	r1, r4
  402ab4:	4630      	mov	r0, r6
  402ab6:	47a8      	blx	r5
  402ab8:	2800      	cmp	r0, #0
  402aba:	d1fa      	bne.n	402ab2 <usart_serial_putchar+0x5a>
		return 1;
  402abc:	2001      	movs	r0, #1
  402abe:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402ac0:	461e      	mov	r6, r3
  402ac2:	4d18      	ldr	r5, [pc, #96]	; (402b24 <usart_serial_putchar+0xcc>)
  402ac4:	4621      	mov	r1, r4
  402ac6:	4630      	mov	r0, r6
  402ac8:	47a8      	blx	r5
  402aca:	2800      	cmp	r0, #0
  402acc:	d1fa      	bne.n	402ac4 <usart_serial_putchar+0x6c>
		return 1;
  402ace:	2001      	movs	r0, #1
  402ad0:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402ad2:	461e      	mov	r6, r3
  402ad4:	4d14      	ldr	r5, [pc, #80]	; (402b28 <usart_serial_putchar+0xd0>)
  402ad6:	4621      	mov	r1, r4
  402ad8:	4630      	mov	r0, r6
  402ada:	47a8      	blx	r5
  402adc:	2800      	cmp	r0, #0
  402ade:	d1fa      	bne.n	402ad6 <usart_serial_putchar+0x7e>
		return 1;
  402ae0:	2001      	movs	r0, #1
  402ae2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402ae4:	461e      	mov	r6, r3
  402ae6:	4d10      	ldr	r5, [pc, #64]	; (402b28 <usart_serial_putchar+0xd0>)
  402ae8:	4621      	mov	r1, r4
  402aea:	4630      	mov	r0, r6
  402aec:	47a8      	blx	r5
  402aee:	2800      	cmp	r0, #0
  402af0:	d1fa      	bne.n	402ae8 <usart_serial_putchar+0x90>
		return 1;
  402af2:	2001      	movs	r0, #1
  402af4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402af6:	461e      	mov	r6, r3
  402af8:	4d0b      	ldr	r5, [pc, #44]	; (402b28 <usart_serial_putchar+0xd0>)
  402afa:	4621      	mov	r1, r4
  402afc:	4630      	mov	r0, r6
  402afe:	47a8      	blx	r5
  402b00:	2800      	cmp	r0, #0
  402b02:	d1fa      	bne.n	402afa <usart_serial_putchar+0xa2>
		return 1;
  402b04:	2001      	movs	r0, #1
  402b06:	bd70      	pop	{r4, r5, r6, pc}
  402b08:	400e0800 	.word	0x400e0800
  402b0c:	400e0a00 	.word	0x400e0a00
  402b10:	400e1a00 	.word	0x400e1a00
  402b14:	400e1c00 	.word	0x400e1c00
  402b18:	40024000 	.word	0x40024000
  402b1c:	40028000 	.word	0x40028000
  402b20:	4002c000 	.word	0x4002c000
  402b24:	004008c9 	.word	0x004008c9
  402b28:	004009d1 	.word	0x004009d1
  402b2c:	00000000 	.word	0x00000000

00402b30 <task_simulador>:

/************************************************************************/
/* TASKS                                                                */
/************************************************************************/

static void task_simulador(void *pvParameters) {
  402b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b34:	ed2d 8b02 	vpush	{d8}
  402b38:	b083      	sub	sp, #12


	pmc_enable_periph_clk(ID_PIOC);
  402b3a:	200c      	movs	r0, #12
  402b3c:	4b52      	ldr	r3, [pc, #328]	; (402c88 <task_simulador+0x158>)
  402b3e:	4798      	blx	r3
	pio_set_output(PIOC, PIO_PC31, 1, 0, 0);
  402b40:	2500      	movs	r5, #0
  402b42:	9500      	str	r5, [sp, #0]
  402b44:	462b      	mov	r3, r5
  402b46:	2201      	movs	r2, #1
  402b48:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402b4c:	484f      	ldr	r0, [pc, #316]	; (402c8c <task_simulador+0x15c>)
  402b4e:	4c50      	ldr	r4, [pc, #320]	; (402c90 <task_simulador+0x160>)
  402b50:	47a0      	blx	r4

	float vel = VEL_MAX_KMH;
	float f;
	int ramp_up = 1;
  402b52:	2601      	movs	r6, #1
	float vel = VEL_MAX_KMH;
  402b54:	ed9f 8a4f 	vldr	s16, [pc, #316]	; 402c94 <task_simulador+0x164>
		}
		
		f = kmh_to_hz(vel, RAIO);
		int t = 965*(1.0/f); //UTILIZADO 965 como multiplicador ao invs de 1000
							 //para compensar o atraso gerado pelo Escalonador do freeRTOS
		delay_ms(t);
  402b58:	4f4f      	ldr	r7, [pc, #316]	; (402c98 <task_simulador+0x168>)
			if (vel >= VEL_MAX_KMH)
  402b5a:	eef0 8a48 	vmov.f32	s17, s16
	* Exemplo : 5 km / h = 1.38 m/s
	*           f = 0.87Hz
	*           t = 1/f => 1/0.87 = 1,149s
	*/
	float kmh_to_hz(float vel, float raio) {
		float f = vel / (2*PI*raio*3.6);
  402b5e:	f20f 1b18 	addw	fp, pc, #280	; 0x118
  402b62:	e9db ab00 	ldrd	sl, fp, [fp]
  402b66:	e040      	b.n	402bea <task_simulador+0xba>
			ramp_status = !ramp_status;
  402b68:	f085 0501 	eor.w	r5, r5, #1
			 xSemaphoreGive(xSemaphoreLED);
  402b6c:	2300      	movs	r3, #0
  402b6e:	461a      	mov	r2, r3
  402b70:	4619      	mov	r1, r3
  402b72:	484a      	ldr	r0, [pc, #296]	; (402c9c <task_simulador+0x16c>)
  402b74:	6800      	ldr	r0, [r0, #0]
  402b76:	4c4a      	ldr	r4, [pc, #296]	; (402ca0 <task_simulador+0x170>)
  402b78:	47a0      	blx	r4
  402b7a:	e03f      	b.n	402bfc <task_simulador+0xcc>
			if (ramp_up) {
  402b7c:	2e00      	cmp	r6, #0
  402b7e:	d06a      	beq.n	402c56 <task_simulador+0x126>
				printf("[SIMU] ACELERANDO: %d \n", (int) (vel));
  402b80:	eefd 7ac8 	vcvt.s32.f32	s15, s16
  402b84:	ee17 1a90 	vmov	r1, s15
  402b88:	4846      	ldr	r0, [pc, #280]	; (402ca4 <task_simulador+0x174>)
  402b8a:	4b47      	ldr	r3, [pc, #284]	; (402ca8 <task_simulador+0x178>)
  402b8c:	4798      	blx	r3
				vel += 1.0;
  402b8e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  402b92:	ee38 8a27 	vadd.f32	s16, s16, s15
			if (vel >= VEL_MAX_KMH)
  402b96:	eeb4 8ae8 	vcmpe.f32	s16, s17
  402b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402b9e:	da66      	bge.n	402c6e <task_simulador+0x13e>
			else if (vel <= VEL_MIN_KMH)
  402ba0:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
			ramp_up = 1;
  402ba4:	eeb4 8a67 	vcmp.f32	s16, s15
  402ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402bac:	bf98      	it	ls
  402bae:	462e      	movls	r6, r5
		float f = vel / (2*PI*raio*3.6);
  402bb0:	f8df 812c 	ldr.w	r8, [pc, #300]	; 402ce0 <task_simulador+0x1b0>
  402bb4:	ee18 0a10 	vmov	r0, s16
  402bb8:	47c0      	blx	r8
  402bba:	4c3c      	ldr	r4, [pc, #240]	; (402cac <task_simulador+0x17c>)
  402bbc:	4652      	mov	r2, sl
  402bbe:	465b      	mov	r3, fp
  402bc0:	47a0      	blx	r4
  402bc2:	4b3b      	ldr	r3, [pc, #236]	; (402cb0 <task_simulador+0x180>)
  402bc4:	4798      	blx	r3
		int t = 965*(1.0/f); //UTILIZADO 965 como multiplicador ao invs de 1000
  402bc6:	47c0      	blx	r8
  402bc8:	4602      	mov	r2, r0
  402bca:	460b      	mov	r3, r1
  402bcc:	2000      	movs	r0, #0
  402bce:	4939      	ldr	r1, [pc, #228]	; (402cb4 <task_simulador+0x184>)
  402bd0:	47a0      	blx	r4
  402bd2:	a32b      	add	r3, pc, #172	; (adr r3, 402c80 <task_simulador+0x150>)
  402bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
  402bd8:	4c37      	ldr	r4, [pc, #220]	; (402cb8 <task_simulador+0x188>)
  402bda:	47a0      	blx	r4
  402bdc:	4b37      	ldr	r3, [pc, #220]	; (402cbc <task_simulador+0x18c>)
  402bde:	4798      	blx	r3
		delay_ms(t);
  402be0:	4603      	mov	r3, r0
  402be2:	bb10      	cbnz	r0, 402c2a <task_simulador+0xfa>
  402be4:	2033      	movs	r0, #51	; 0x33
  402be6:	4b36      	ldr	r3, [pc, #216]	; (402cc0 <task_simulador+0x190>)
  402be8:	4798      	blx	r3
		if (xSemaphoreTake(xSemaphoreBut_RAMP, 1)) {
  402bea:	2300      	movs	r3, #0
  402bec:	2201      	movs	r2, #1
  402bee:	4619      	mov	r1, r3
  402bf0:	4834      	ldr	r0, [pc, #208]	; (402cc4 <task_simulador+0x194>)
  402bf2:	6800      	ldr	r0, [r0, #0]
  402bf4:	4c34      	ldr	r4, [pc, #208]	; (402cc8 <task_simulador+0x198>)
  402bf6:	47a0      	blx	r4
  402bf8:	2800      	cmp	r0, #0
  402bfa:	d1b5      	bne.n	402b68 <task_simulador+0x38>
		pio_clear(PIOC, PIO_PC31);
  402bfc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402c00:	4822      	ldr	r0, [pc, #136]	; (402c8c <task_simulador+0x15c>)
  402c02:	4b32      	ldr	r3, [pc, #200]	; (402ccc <task_simulador+0x19c>)
  402c04:	4798      	blx	r3
		delay_ms(1);
  402c06:	f24c 508e 	movw	r0, #50574	; 0xc58e
  402c0a:	4b2d      	ldr	r3, [pc, #180]	; (402cc0 <task_simulador+0x190>)
  402c0c:	4798      	blx	r3
		pio_set(PIOC, PIO_PC31);
  402c0e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402c12:	481e      	ldr	r0, [pc, #120]	; (402c8c <task_simulador+0x15c>)
  402c14:	4b2e      	ldr	r3, [pc, #184]	; (402cd0 <task_simulador+0x1a0>)
  402c16:	4798      	blx	r3
		if(ramp_status == 1){
  402c18:	2d00      	cmp	r5, #0
  402c1a:	d1af      	bne.n	402b7c <task_simulador+0x4c>
			printf("[SIMU] CONSTANTE: %d \n", (int) (vel));
  402c1c:	2132      	movs	r1, #50	; 0x32
  402c1e:	482d      	ldr	r0, [pc, #180]	; (402cd4 <task_simulador+0x1a4>)
  402c20:	4b21      	ldr	r3, [pc, #132]	; (402ca8 <task_simulador+0x178>)
  402c22:	4798      	blx	r3
		int t = 965*(1.0/f); //UTILIZADO 965 como multiplicador ao invs de 1000
  402c24:	236e      	movs	r3, #110	; 0x6e
			vel = VEL_MAX_KMH;
  402c26:	ed9f 8a1b 	vldr	s16, [pc, #108]	; 402c94 <task_simulador+0x164>
		delay_ms(t);
  402c2a:	ea4f 79e3 	mov.w	r9, r3, asr #31
  402c2e:	fba3 0107 	umull	r0, r1, r3, r7
  402c32:	fb07 1109 	mla	r1, r7, r9, r1
  402c36:	f241 722c 	movw	r2, #5932	; 0x172c
  402c3a:	2300      	movs	r3, #0
  402c3c:	f241 782b 	movw	r8, #5931	; 0x172b
  402c40:	f04f 0900 	mov.w	r9, #0
  402c44:	eb10 0008 	adds.w	r0, r0, r8
  402c48:	eb41 0109 	adc.w	r1, r1, r9
  402c4c:	4c22      	ldr	r4, [pc, #136]	; (402cd8 <task_simulador+0x1a8>)
  402c4e:	47a0      	blx	r4
  402c50:	4b1b      	ldr	r3, [pc, #108]	; (402cc0 <task_simulador+0x190>)
  402c52:	4798      	blx	r3
  402c54:	e7c9      	b.n	402bea <task_simulador+0xba>
				printf("[SIMU] DESACELERANDO: %d \n",  (int) (vel));
  402c56:	eefd 7ac8 	vcvt.s32.f32	s15, s16
  402c5a:	ee17 1a90 	vmov	r1, s15
  402c5e:	481f      	ldr	r0, [pc, #124]	; (402cdc <task_simulador+0x1ac>)
  402c60:	4b11      	ldr	r3, [pc, #68]	; (402ca8 <task_simulador+0x178>)
  402c62:	4798      	blx	r3
				vel -= 1.0;
  402c64:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  402c68:	ee38 8a67 	vsub.f32	s16, s16, s15
  402c6c:	e793      	b.n	402b96 <task_simulador+0x66>
			ramp_up = 0;
  402c6e:	2600      	movs	r6, #0
  402c70:	e79e      	b.n	402bb0 <task_simulador+0x80>
  402c72:	bf00      	nop
  402c74:	f3af 8000 	nop.w
  402c78:	b3333333 	.word	0xb3333333
  402c7c:	4016fb3b 	.word	0x4016fb3b
  402c80:	00000000 	.word	0x00000000
  402c84:	408e2800 	.word	0x408e2800
  402c88:	00400875 	.word	0x00400875
  402c8c:	400e1200 	.word	0x400e1200
  402c90:	0040052b 	.word	0x0040052b
  402c94:	42480000 	.word	0x42480000
  402c98:	11e1a300 	.word	0x11e1a300
  402c9c:	20400c18 	.word	0x20400c18
  402ca0:	00401399 	.word	0x00401399
  402ca4:	004067e4 	.word	0x004067e4
  402ca8:	00403b65 	.word	0x00403b65
  402cac:	00403545 	.word	0x00403545
  402cb0:	00403765 	.word	0x00403765
  402cb4:	3ff00000 	.word	0x3ff00000
  402cb8:	004032f1 	.word	0x004032f1
  402cbc:	00403715 	.word	0x00403715
  402cc0:	20400001 	.word	0x20400001
  402cc4:	20400c1c 	.word	0x20400c1c
  402cc8:	0040175d 	.word	0x0040175d
  402ccc:	0040045f 	.word	0x0040045f
  402cd0:	0040045b 	.word	0x0040045b
  402cd4:	00406818 	.word	0x00406818
  402cd8:	00403805 	.word	0x00403805
  402cdc:	004067fc 	.word	0x004067fc
  402ce0:	00403249 	.word	0x00403249

00402ce4 <vApplicationStackOverflowHook>:
{
  402ce4:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  402ce6:	460a      	mov	r2, r1
  402ce8:	4601      	mov	r1, r0
  402cea:	4802      	ldr	r0, [pc, #8]	; (402cf4 <vApplicationStackOverflowHook+0x10>)
  402cec:	4b02      	ldr	r3, [pc, #8]	; (402cf8 <vApplicationStackOverflowHook+0x14>)
  402cee:	4798      	blx	r3
  402cf0:	e7fe      	b.n	402cf0 <vApplicationStackOverflowHook+0xc>
  402cf2:	bf00      	nop
  402cf4:	00406830 	.word	0x00406830
  402cf8:	00403b65 	.word	0x00403b65

00402cfc <vApplicationTickHook>:
{
  402cfc:	4770      	bx	lr

00402cfe <vApplicationMallocFailedHook>:
  402cfe:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d02:	b672      	cpsid	i
  402d04:	f383 8811 	msr	BASEPRI, r3
  402d08:	f3bf 8f6f 	isb	sy
  402d0c:	f3bf 8f4f 	dsb	sy
  402d10:	b662      	cpsie	i
  402d12:	e7fe      	b.n	402d12 <vApplicationMallocFailedHook+0x14>

00402d14 <pin_toggle>:
void pin_toggle(Pio *pio, uint32_t mask) {
  402d14:	b538      	push	{r3, r4, r5, lr}
  402d16:	4604      	mov	r4, r0
  402d18:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  402d1a:	4b06      	ldr	r3, [pc, #24]	; (402d34 <pin_toggle+0x20>)
  402d1c:	4798      	blx	r3
  402d1e:	b920      	cbnz	r0, 402d2a <pin_toggle+0x16>
	pio_set(pio,mask);
  402d20:	4629      	mov	r1, r5
  402d22:	4620      	mov	r0, r4
  402d24:	4b04      	ldr	r3, [pc, #16]	; (402d38 <pin_toggle+0x24>)
  402d26:	4798      	blx	r3
  402d28:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  402d2a:	4629      	mov	r1, r5
  402d2c:	4620      	mov	r0, r4
  402d2e:	4b03      	ldr	r3, [pc, #12]	; (402d3c <pin_toggle+0x28>)
  402d30:	4798      	blx	r3
  402d32:	bd38      	pop	{r3, r4, r5, pc}
  402d34:	004005e5 	.word	0x004005e5
  402d38:	0040045b 	.word	0x0040045b
  402d3c:	0040045f 	.word	0x0040045f

00402d40 <task_led>:
static void task_led(void *pvParameters) {
  402d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int ramp_status = 0;
  402d42:	2400      	movs	r4, #0
		if (xSemaphoreTake(xSemaphoreLED, 1)) {
  402d44:	4f0c      	ldr	r7, [pc, #48]	; (402d78 <task_led+0x38>)
  402d46:	4e0d      	ldr	r6, [pc, #52]	; (402d7c <task_led+0x3c>)
			pio_set(LED_RAMP_PIO, LED_RAMP_IDX_MASK); 
  402d48:	4d0d      	ldr	r5, [pc, #52]	; (402d80 <task_led+0x40>)
  402d4a:	e005      	b.n	402d58 <task_led+0x18>
		if(ramp_status == 1) {
  402d4c:	b974      	cbnz	r4, 402d6c <task_led+0x2c>
			pio_set(LED_RAMP_PIO, LED_RAMP_IDX_MASK); 
  402d4e:	f44f 7180 	mov.w	r1, #256	; 0x100
  402d52:	4628      	mov	r0, r5
  402d54:	4b0b      	ldr	r3, [pc, #44]	; (402d84 <task_led+0x44>)
  402d56:	4798      	blx	r3
		if (xSemaphoreTake(xSemaphoreLED, 1)) {
  402d58:	2300      	movs	r3, #0
  402d5a:	2201      	movs	r2, #1
  402d5c:	4619      	mov	r1, r3
  402d5e:	6838      	ldr	r0, [r7, #0]
  402d60:	47b0      	blx	r6
  402d62:	2800      	cmp	r0, #0
  402d64:	d0f2      	beq.n	402d4c <task_led+0xc>
			ramp_status = !ramp_status;
  402d66:	f084 0401 	eor.w	r4, r4, #1
  402d6a:	e7ef      	b.n	402d4c <task_led+0xc>
			pin_toggle(LED_RAMP_PIO, LED_RAMP_IDX_MASK); 
  402d6c:	f44f 7180 	mov.w	r1, #256	; 0x100
  402d70:	4628      	mov	r0, r5
  402d72:	4b05      	ldr	r3, [pc, #20]	; (402d88 <task_led+0x48>)
  402d74:	4798      	blx	r3
  402d76:	e7ef      	b.n	402d58 <task_led+0x18>
  402d78:	20400c18 	.word	0x20400c18
  402d7c:	0040175d 	.word	0x0040175d
  402d80:	400e1200 	.word	0x400e1200
  402d84:	0040045b 	.word	0x0040045b
  402d88:	00402d15 	.word	0x00402d15

00402d8c <io_init>:
{
  402d8c:	b530      	push	{r4, r5, lr}
  402d8e:	b083      	sub	sp, #12
	pmc_enable_periph_clk(LED_RAMP_PIO_ID);
  402d90:	200c      	movs	r0, #12
  402d92:	4c1a      	ldr	r4, [pc, #104]	; (402dfc <io_init+0x70>)
  402d94:	47a0      	blx	r4
	pio_configure(LED_RAMP_PIO, PIO_OUTPUT_0, LED_RAMP_IDX_MASK, PIO_DEFAULT);
  402d96:	2300      	movs	r3, #0
  402d98:	f44f 7280 	mov.w	r2, #256	; 0x100
  402d9c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  402da0:	4817      	ldr	r0, [pc, #92]	; (402e00 <io_init+0x74>)
  402da2:	4d18      	ldr	r5, [pc, #96]	; (402e04 <io_init+0x78>)
  402da4:	47a8      	blx	r5
	pmc_enable_periph_clk(BUT_RAMP_PIO_ID);
  402da6:	200a      	movs	r0, #10
  402da8:	47a0      	blx	r4
	pio_configure(BUT_RAMP_PIO, PIO_INPUT, BUT_RAMP_IDX_MASK, PIO_PULLUP);
  402daa:	4c17      	ldr	r4, [pc, #92]	; (402e08 <io_init+0x7c>)
  402dac:	2301      	movs	r3, #1
  402dae:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402db2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402db6:	4620      	mov	r0, r4
  402db8:	47a8      	blx	r5
	pio_set_debounce_filter(BUT_RAMP_PIO, BUT_RAMP_IDX_MASK, 1000);
  402dba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402dbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402dc2:	4620      	mov	r0, r4
  402dc4:	4b11      	ldr	r3, [pc, #68]	; (402e0c <io_init+0x80>)
  402dc6:	4798      	blx	r3
	pio_handler_set(BUT_RAMP_PIO,
  402dc8:	4b11      	ldr	r3, [pc, #68]	; (402e10 <io_init+0x84>)
  402dca:	9300      	str	r3, [sp, #0]
  402dcc:	2340      	movs	r3, #64	; 0x40
  402dce:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402dd2:	210a      	movs	r1, #10
  402dd4:	4620      	mov	r0, r4
  402dd6:	4d0f      	ldr	r5, [pc, #60]	; (402e14 <io_init+0x88>)
  402dd8:	47a8      	blx	r5
	pio_enable_interrupt(BUT_RAMP_PIO, BUT_RAMP_IDX_MASK);
  402dda:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402dde:	4620      	mov	r0, r4
  402de0:	4b0d      	ldr	r3, [pc, #52]	; (402e18 <io_init+0x8c>)
  402de2:	4798      	blx	r3
	pio_get_interrupt_status(BUT_RAMP_PIO);
  402de4:	4620      	mov	r0, r4
  402de6:	4b0d      	ldr	r3, [pc, #52]	; (402e1c <io_init+0x90>)
  402de8:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402dea:	4b0d      	ldr	r3, [pc, #52]	; (402e20 <io_init+0x94>)
  402dec:	f44f 6280 	mov.w	r2, #1024	; 0x400
  402df0:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402df2:	2280      	movs	r2, #128	; 0x80
  402df4:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
}
  402df8:	b003      	add	sp, #12
  402dfa:	bd30      	pop	{r4, r5, pc}
  402dfc:	00400875 	.word	0x00400875
  402e00:	400e1200 	.word	0x400e1200
  402e04:	00400555 	.word	0x00400555
  402e08:	400e0e00 	.word	0x400e0e00
  402e0c:	00400441 	.word	0x00400441
  402e10:	00402959 	.word	0x00402959
  402e14:	00400681 	.word	0x00400681
  402e18:	00400623 	.word	0x00400623
  402e1c:	00400627 	.word	0x00400627
  402e20:	e000e100 	.word	0xe000e100

00402e24 <main>:
/**
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void){
  402e24:	b500      	push	{lr}
  402e26:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  402e28:	4b39      	ldr	r3, [pc, #228]	; (402f10 <main+0xec>)
  402e2a:	4798      	blx	r3
	board_init();
  402e2c:	4b39      	ldr	r3, [pc, #228]	; (402f14 <main+0xf0>)
  402e2e:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402e30:	4d39      	ldr	r5, [pc, #228]	; (402f18 <main+0xf4>)
  402e32:	4b3a      	ldr	r3, [pc, #232]	; (402f1c <main+0xf8>)
  402e34:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402e36:	4a3a      	ldr	r2, [pc, #232]	; (402f20 <main+0xfc>)
  402e38:	4b3a      	ldr	r3, [pc, #232]	; (402f24 <main+0x100>)
  402e3a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402e3c:	4a3a      	ldr	r2, [pc, #232]	; (402f28 <main+0x104>)
  402e3e:	4b3b      	ldr	r3, [pc, #236]	; (402f2c <main+0x108>)
  402e40:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  402e42:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402e46:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  402e48:	23c0      	movs	r3, #192	; 0xc0
  402e4a:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  402e4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402e50:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  402e52:	2400      	movs	r4, #0
  402e54:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402e56:	9408      	str	r4, [sp, #32]
  402e58:	200e      	movs	r0, #14
  402e5a:	4b35      	ldr	r3, [pc, #212]	; (402f30 <main+0x10c>)
  402e5c:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402e5e:	4a35      	ldr	r2, [pc, #212]	; (402f34 <main+0x110>)
  402e60:	a904      	add	r1, sp, #16
  402e62:	4628      	mov	r0, r5
  402e64:	4b34      	ldr	r3, [pc, #208]	; (402f38 <main+0x114>)
  402e66:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402e68:	4628      	mov	r0, r5
  402e6a:	4b34      	ldr	r3, [pc, #208]	; (402f3c <main+0x118>)
  402e6c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402e6e:	4628      	mov	r0, r5
  402e70:	4b33      	ldr	r3, [pc, #204]	; (402f40 <main+0x11c>)
  402e72:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402e74:	4e33      	ldr	r6, [pc, #204]	; (402f44 <main+0x120>)
  402e76:	6833      	ldr	r3, [r6, #0]
  402e78:	4621      	mov	r1, r4
  402e7a:	6898      	ldr	r0, [r3, #8]
  402e7c:	4d32      	ldr	r5, [pc, #200]	; (402f48 <main+0x124>)
  402e7e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  402e80:	6833      	ldr	r3, [r6, #0]
  402e82:	4621      	mov	r1, r4
  402e84:	6858      	ldr	r0, [r3, #4]
  402e86:	47a8      	blx	r5
	setbuf(stdout, NULL);
  402e88:	6833      	ldr	r3, [r6, #0]
  402e8a:	4621      	mov	r1, r4
  402e8c:	6898      	ldr	r0, [r3, #8]
  402e8e:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	io_init();
  402e90:	4b2e      	ldr	r3, [pc, #184]	; (402f4c <main+0x128>)
  402e92:	4798      	blx	r3
	
	/* Attempt to create a semaphore. */
	xSemaphoreBut_RAMP = xSemaphoreCreateBinary();
  402e94:	2203      	movs	r2, #3
  402e96:	4621      	mov	r1, r4
  402e98:	2001      	movs	r0, #1
  402e9a:	4b2d      	ldr	r3, [pc, #180]	; (402f50 <main+0x12c>)
  402e9c:	4798      	blx	r3
  402e9e:	4b2d      	ldr	r3, [pc, #180]	; (402f54 <main+0x130>)
  402ea0:	6018      	str	r0, [r3, #0]
	if (xSemaphoreBut_RAMP == NULL)	 printf("falha em criar o semaforo \n");
  402ea2:	2800      	cmp	r0, #0
  402ea4:	d02b      	beq.n	402efe <main+0xda>
	/* Attempt to create a semaphore. */
	xSemaphoreLED = xSemaphoreCreateBinary();
  402ea6:	2203      	movs	r2, #3
  402ea8:	2100      	movs	r1, #0
  402eaa:	2001      	movs	r0, #1
  402eac:	4b28      	ldr	r3, [pc, #160]	; (402f50 <main+0x12c>)
  402eae:	4798      	blx	r3
  402eb0:	4b29      	ldr	r3, [pc, #164]	; (402f58 <main+0x134>)
  402eb2:	6018      	str	r0, [r3, #0]
	if (xSemaphoreLED == NULL)	 printf("falha em criar o semaforo \n");
  402eb4:	2800      	cmp	r0, #0
  402eb6:	d026      	beq.n	402f06 <main+0xe2>
	
	if (xTaskCreate(task_simulador, "SIMUL", TASK_SIMULATOR_STACK_SIZE, NULL, TASK_SIMULATOR_STACK_PRIORITY, NULL) != pdPASS) {
  402eb8:	2300      	movs	r3, #0
  402eba:	9303      	str	r3, [sp, #12]
  402ebc:	9302      	str	r3, [sp, #8]
  402ebe:	9301      	str	r3, [sp, #4]
  402ec0:	9300      	str	r3, [sp, #0]
  402ec2:	f44f 6280 	mov.w	r2, #1024	; 0x400
  402ec6:	4925      	ldr	r1, [pc, #148]	; (402f5c <main+0x138>)
  402ec8:	4825      	ldr	r0, [pc, #148]	; (402f60 <main+0x13c>)
  402eca:	4c26      	ldr	r4, [pc, #152]	; (402f64 <main+0x140>)
  402ecc:	47a0      	blx	r4
  402ece:	2801      	cmp	r0, #1
  402ed0:	d002      	beq.n	402ed8 <main+0xb4>
		printf("Failed to create lcd task\r\n");
  402ed2:	4825      	ldr	r0, [pc, #148]	; (402f68 <main+0x144>)
  402ed4:	4b25      	ldr	r3, [pc, #148]	; (402f6c <main+0x148>)
  402ed6:	4798      	blx	r3
	}

	if (xTaskCreate(task_led, "LED", TASK_LED_STACK_SIZE, NULL, TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
  402ed8:	2300      	movs	r3, #0
  402eda:	9303      	str	r3, [sp, #12]
  402edc:	9302      	str	r3, [sp, #8]
  402ede:	9301      	str	r3, [sp, #4]
  402ee0:	9300      	str	r3, [sp, #0]
  402ee2:	f44f 6280 	mov.w	r2, #1024	; 0x400
  402ee6:	4922      	ldr	r1, [pc, #136]	; (402f70 <main+0x14c>)
  402ee8:	4822      	ldr	r0, [pc, #136]	; (402f74 <main+0x150>)
  402eea:	4c1e      	ldr	r4, [pc, #120]	; (402f64 <main+0x140>)
  402eec:	47a0      	blx	r4
  402eee:	2801      	cmp	r0, #1
  402ef0:	d002      	beq.n	402ef8 <main+0xd4>
		printf("Failed to create lcd task\r\n");
  402ef2:	481d      	ldr	r0, [pc, #116]	; (402f68 <main+0x144>)
  402ef4:	4b1d      	ldr	r3, [pc, #116]	; (402f6c <main+0x148>)
  402ef6:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  402ef8:	4b1f      	ldr	r3, [pc, #124]	; (402f78 <main+0x154>)
  402efa:	4798      	blx	r3
  402efc:	e7fe      	b.n	402efc <main+0xd8>
	if (xSemaphoreBut_RAMP == NULL)	 printf("falha em criar o semaforo \n");
  402efe:	481f      	ldr	r0, [pc, #124]	; (402f7c <main+0x158>)
  402f00:	4b1a      	ldr	r3, [pc, #104]	; (402f6c <main+0x148>)
  402f02:	4798      	blx	r3
  402f04:	e7cf      	b.n	402ea6 <main+0x82>
	if (xSemaphoreLED == NULL)	 printf("falha em criar o semaforo \n");
  402f06:	481d      	ldr	r0, [pc, #116]	; (402f7c <main+0x158>)
  402f08:	4b18      	ldr	r3, [pc, #96]	; (402f6c <main+0x148>)
  402f0a:	4798      	blx	r3
  402f0c:	e7d4      	b.n	402eb8 <main+0x94>
  402f0e:	bf00      	nop
  402f10:	004001ad 	.word	0x004001ad
  402f14:	004002a9 	.word	0x004002a9
  402f18:	40028000 	.word	0x40028000
  402f1c:	20400bd4 	.word	0x20400bd4
  402f20:	00402a59 	.word	0x00402a59
  402f24:	20400bd0 	.word	0x20400bd0
  402f28:	0040297d 	.word	0x0040297d
  402f2c:	20400bcc 	.word	0x20400bcc
  402f30:	00400875 	.word	0x00400875
  402f34:	08f0d180 	.word	0x08f0d180
  402f38:	00400971 	.word	0x00400971
  402f3c:	004009c5 	.word	0x004009c5
  402f40:	004009cb 	.word	0x004009cb
  402f44:	20400014 	.word	0x20400014
  402f48:	00404319 	.word	0x00404319
  402f4c:	00402d8d 	.word	0x00402d8d
  402f50:	0040131d 	.word	0x0040131d
  402f54:	20400c1c 	.word	0x20400c1c
  402f58:	20400c18 	.word	0x20400c18
  402f5c:	004067bc 	.word	0x004067bc
  402f60:	00402b31 	.word	0x00402b31
  402f64:	00401a3d 	.word	0x00401a3d
  402f68:	004067c4 	.word	0x004067c4
  402f6c:	00403b65 	.word	0x00403b65
  402f70:	004067e0 	.word	0x004067e0
  402f74:	00402d41 	.word	0x00402d41
  402f78:	00401c71 	.word	0x00401c71
  402f7c:	004067a0 	.word	0x004067a0

00402f80 <__aeabi_drsub>:
  402f80:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402f84:	e002      	b.n	402f8c <__adddf3>
  402f86:	bf00      	nop

00402f88 <__aeabi_dsub>:
  402f88:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402f8c <__adddf3>:
  402f8c:	b530      	push	{r4, r5, lr}
  402f8e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402f92:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402f96:	ea94 0f05 	teq	r4, r5
  402f9a:	bf08      	it	eq
  402f9c:	ea90 0f02 	teqeq	r0, r2
  402fa0:	bf1f      	itttt	ne
  402fa2:	ea54 0c00 	orrsne.w	ip, r4, r0
  402fa6:	ea55 0c02 	orrsne.w	ip, r5, r2
  402faa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402fae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402fb2:	f000 80e2 	beq.w	40317a <__adddf3+0x1ee>
  402fb6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402fba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402fbe:	bfb8      	it	lt
  402fc0:	426d      	neglt	r5, r5
  402fc2:	dd0c      	ble.n	402fde <__adddf3+0x52>
  402fc4:	442c      	add	r4, r5
  402fc6:	ea80 0202 	eor.w	r2, r0, r2
  402fca:	ea81 0303 	eor.w	r3, r1, r3
  402fce:	ea82 0000 	eor.w	r0, r2, r0
  402fd2:	ea83 0101 	eor.w	r1, r3, r1
  402fd6:	ea80 0202 	eor.w	r2, r0, r2
  402fda:	ea81 0303 	eor.w	r3, r1, r3
  402fde:	2d36      	cmp	r5, #54	; 0x36
  402fe0:	bf88      	it	hi
  402fe2:	bd30      	pophi	{r4, r5, pc}
  402fe4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402fe8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402fec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402ff0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402ff4:	d002      	beq.n	402ffc <__adddf3+0x70>
  402ff6:	4240      	negs	r0, r0
  402ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402ffc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403000:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403004:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403008:	d002      	beq.n	403010 <__adddf3+0x84>
  40300a:	4252      	negs	r2, r2
  40300c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403010:	ea94 0f05 	teq	r4, r5
  403014:	f000 80a7 	beq.w	403166 <__adddf3+0x1da>
  403018:	f1a4 0401 	sub.w	r4, r4, #1
  40301c:	f1d5 0e20 	rsbs	lr, r5, #32
  403020:	db0d      	blt.n	40303e <__adddf3+0xb2>
  403022:	fa02 fc0e 	lsl.w	ip, r2, lr
  403026:	fa22 f205 	lsr.w	r2, r2, r5
  40302a:	1880      	adds	r0, r0, r2
  40302c:	f141 0100 	adc.w	r1, r1, #0
  403030:	fa03 f20e 	lsl.w	r2, r3, lr
  403034:	1880      	adds	r0, r0, r2
  403036:	fa43 f305 	asr.w	r3, r3, r5
  40303a:	4159      	adcs	r1, r3
  40303c:	e00e      	b.n	40305c <__adddf3+0xd0>
  40303e:	f1a5 0520 	sub.w	r5, r5, #32
  403042:	f10e 0e20 	add.w	lr, lr, #32
  403046:	2a01      	cmp	r2, #1
  403048:	fa03 fc0e 	lsl.w	ip, r3, lr
  40304c:	bf28      	it	cs
  40304e:	f04c 0c02 	orrcs.w	ip, ip, #2
  403052:	fa43 f305 	asr.w	r3, r3, r5
  403056:	18c0      	adds	r0, r0, r3
  403058:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40305c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403060:	d507      	bpl.n	403072 <__adddf3+0xe6>
  403062:	f04f 0e00 	mov.w	lr, #0
  403066:	f1dc 0c00 	rsbs	ip, ip, #0
  40306a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40306e:	eb6e 0101 	sbc.w	r1, lr, r1
  403072:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403076:	d31b      	bcc.n	4030b0 <__adddf3+0x124>
  403078:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40307c:	d30c      	bcc.n	403098 <__adddf3+0x10c>
  40307e:	0849      	lsrs	r1, r1, #1
  403080:	ea5f 0030 	movs.w	r0, r0, rrx
  403084:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403088:	f104 0401 	add.w	r4, r4, #1
  40308c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403090:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403094:	f080 809a 	bcs.w	4031cc <__adddf3+0x240>
  403098:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40309c:	bf08      	it	eq
  40309e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4030a2:	f150 0000 	adcs.w	r0, r0, #0
  4030a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4030aa:	ea41 0105 	orr.w	r1, r1, r5
  4030ae:	bd30      	pop	{r4, r5, pc}
  4030b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4030b4:	4140      	adcs	r0, r0
  4030b6:	eb41 0101 	adc.w	r1, r1, r1
  4030ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4030be:	f1a4 0401 	sub.w	r4, r4, #1
  4030c2:	d1e9      	bne.n	403098 <__adddf3+0x10c>
  4030c4:	f091 0f00 	teq	r1, #0
  4030c8:	bf04      	itt	eq
  4030ca:	4601      	moveq	r1, r0
  4030cc:	2000      	moveq	r0, #0
  4030ce:	fab1 f381 	clz	r3, r1
  4030d2:	bf08      	it	eq
  4030d4:	3320      	addeq	r3, #32
  4030d6:	f1a3 030b 	sub.w	r3, r3, #11
  4030da:	f1b3 0220 	subs.w	r2, r3, #32
  4030de:	da0c      	bge.n	4030fa <__adddf3+0x16e>
  4030e0:	320c      	adds	r2, #12
  4030e2:	dd08      	ble.n	4030f6 <__adddf3+0x16a>
  4030e4:	f102 0c14 	add.w	ip, r2, #20
  4030e8:	f1c2 020c 	rsb	r2, r2, #12
  4030ec:	fa01 f00c 	lsl.w	r0, r1, ip
  4030f0:	fa21 f102 	lsr.w	r1, r1, r2
  4030f4:	e00c      	b.n	403110 <__adddf3+0x184>
  4030f6:	f102 0214 	add.w	r2, r2, #20
  4030fa:	bfd8      	it	le
  4030fc:	f1c2 0c20 	rsble	ip, r2, #32
  403100:	fa01 f102 	lsl.w	r1, r1, r2
  403104:	fa20 fc0c 	lsr.w	ip, r0, ip
  403108:	bfdc      	itt	le
  40310a:	ea41 010c 	orrle.w	r1, r1, ip
  40310e:	4090      	lslle	r0, r2
  403110:	1ae4      	subs	r4, r4, r3
  403112:	bfa2      	ittt	ge
  403114:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403118:	4329      	orrge	r1, r5
  40311a:	bd30      	popge	{r4, r5, pc}
  40311c:	ea6f 0404 	mvn.w	r4, r4
  403120:	3c1f      	subs	r4, #31
  403122:	da1c      	bge.n	40315e <__adddf3+0x1d2>
  403124:	340c      	adds	r4, #12
  403126:	dc0e      	bgt.n	403146 <__adddf3+0x1ba>
  403128:	f104 0414 	add.w	r4, r4, #20
  40312c:	f1c4 0220 	rsb	r2, r4, #32
  403130:	fa20 f004 	lsr.w	r0, r0, r4
  403134:	fa01 f302 	lsl.w	r3, r1, r2
  403138:	ea40 0003 	orr.w	r0, r0, r3
  40313c:	fa21 f304 	lsr.w	r3, r1, r4
  403140:	ea45 0103 	orr.w	r1, r5, r3
  403144:	bd30      	pop	{r4, r5, pc}
  403146:	f1c4 040c 	rsb	r4, r4, #12
  40314a:	f1c4 0220 	rsb	r2, r4, #32
  40314e:	fa20 f002 	lsr.w	r0, r0, r2
  403152:	fa01 f304 	lsl.w	r3, r1, r4
  403156:	ea40 0003 	orr.w	r0, r0, r3
  40315a:	4629      	mov	r1, r5
  40315c:	bd30      	pop	{r4, r5, pc}
  40315e:	fa21 f004 	lsr.w	r0, r1, r4
  403162:	4629      	mov	r1, r5
  403164:	bd30      	pop	{r4, r5, pc}
  403166:	f094 0f00 	teq	r4, #0
  40316a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40316e:	bf06      	itte	eq
  403170:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403174:	3401      	addeq	r4, #1
  403176:	3d01      	subne	r5, #1
  403178:	e74e      	b.n	403018 <__adddf3+0x8c>
  40317a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40317e:	bf18      	it	ne
  403180:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403184:	d029      	beq.n	4031da <__adddf3+0x24e>
  403186:	ea94 0f05 	teq	r4, r5
  40318a:	bf08      	it	eq
  40318c:	ea90 0f02 	teqeq	r0, r2
  403190:	d005      	beq.n	40319e <__adddf3+0x212>
  403192:	ea54 0c00 	orrs.w	ip, r4, r0
  403196:	bf04      	itt	eq
  403198:	4619      	moveq	r1, r3
  40319a:	4610      	moveq	r0, r2
  40319c:	bd30      	pop	{r4, r5, pc}
  40319e:	ea91 0f03 	teq	r1, r3
  4031a2:	bf1e      	ittt	ne
  4031a4:	2100      	movne	r1, #0
  4031a6:	2000      	movne	r0, #0
  4031a8:	bd30      	popne	{r4, r5, pc}
  4031aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4031ae:	d105      	bne.n	4031bc <__adddf3+0x230>
  4031b0:	0040      	lsls	r0, r0, #1
  4031b2:	4149      	adcs	r1, r1
  4031b4:	bf28      	it	cs
  4031b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4031ba:	bd30      	pop	{r4, r5, pc}
  4031bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4031c0:	bf3c      	itt	cc
  4031c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4031c6:	bd30      	popcc	{r4, r5, pc}
  4031c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4031cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4031d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4031d4:	f04f 0000 	mov.w	r0, #0
  4031d8:	bd30      	pop	{r4, r5, pc}
  4031da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4031de:	bf1a      	itte	ne
  4031e0:	4619      	movne	r1, r3
  4031e2:	4610      	movne	r0, r2
  4031e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4031e8:	bf1c      	itt	ne
  4031ea:	460b      	movne	r3, r1
  4031ec:	4602      	movne	r2, r0
  4031ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4031f2:	bf06      	itte	eq
  4031f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4031f8:	ea91 0f03 	teqeq	r1, r3
  4031fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403200:	bd30      	pop	{r4, r5, pc}
  403202:	bf00      	nop

00403204 <__aeabi_ui2d>:
  403204:	f090 0f00 	teq	r0, #0
  403208:	bf04      	itt	eq
  40320a:	2100      	moveq	r1, #0
  40320c:	4770      	bxeq	lr
  40320e:	b530      	push	{r4, r5, lr}
  403210:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403214:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403218:	f04f 0500 	mov.w	r5, #0
  40321c:	f04f 0100 	mov.w	r1, #0
  403220:	e750      	b.n	4030c4 <__adddf3+0x138>
  403222:	bf00      	nop

00403224 <__aeabi_i2d>:
  403224:	f090 0f00 	teq	r0, #0
  403228:	bf04      	itt	eq
  40322a:	2100      	moveq	r1, #0
  40322c:	4770      	bxeq	lr
  40322e:	b530      	push	{r4, r5, lr}
  403230:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403234:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403238:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40323c:	bf48      	it	mi
  40323e:	4240      	negmi	r0, r0
  403240:	f04f 0100 	mov.w	r1, #0
  403244:	e73e      	b.n	4030c4 <__adddf3+0x138>
  403246:	bf00      	nop

00403248 <__aeabi_f2d>:
  403248:	0042      	lsls	r2, r0, #1
  40324a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40324e:	ea4f 0131 	mov.w	r1, r1, rrx
  403252:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403256:	bf1f      	itttt	ne
  403258:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40325c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403260:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403264:	4770      	bxne	lr
  403266:	f092 0f00 	teq	r2, #0
  40326a:	bf14      	ite	ne
  40326c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403270:	4770      	bxeq	lr
  403272:	b530      	push	{r4, r5, lr}
  403274:	f44f 7460 	mov.w	r4, #896	; 0x380
  403278:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40327c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403280:	e720      	b.n	4030c4 <__adddf3+0x138>
  403282:	bf00      	nop

00403284 <__aeabi_ul2d>:
  403284:	ea50 0201 	orrs.w	r2, r0, r1
  403288:	bf08      	it	eq
  40328a:	4770      	bxeq	lr
  40328c:	b530      	push	{r4, r5, lr}
  40328e:	f04f 0500 	mov.w	r5, #0
  403292:	e00a      	b.n	4032aa <__aeabi_l2d+0x16>

00403294 <__aeabi_l2d>:
  403294:	ea50 0201 	orrs.w	r2, r0, r1
  403298:	bf08      	it	eq
  40329a:	4770      	bxeq	lr
  40329c:	b530      	push	{r4, r5, lr}
  40329e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4032a2:	d502      	bpl.n	4032aa <__aeabi_l2d+0x16>
  4032a4:	4240      	negs	r0, r0
  4032a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4032aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4032ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4032b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4032b6:	f43f aedc 	beq.w	403072 <__adddf3+0xe6>
  4032ba:	f04f 0203 	mov.w	r2, #3
  4032be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4032c2:	bf18      	it	ne
  4032c4:	3203      	addne	r2, #3
  4032c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4032ca:	bf18      	it	ne
  4032cc:	3203      	addne	r2, #3
  4032ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4032d2:	f1c2 0320 	rsb	r3, r2, #32
  4032d6:	fa00 fc03 	lsl.w	ip, r0, r3
  4032da:	fa20 f002 	lsr.w	r0, r0, r2
  4032de:	fa01 fe03 	lsl.w	lr, r1, r3
  4032e2:	ea40 000e 	orr.w	r0, r0, lr
  4032e6:	fa21 f102 	lsr.w	r1, r1, r2
  4032ea:	4414      	add	r4, r2
  4032ec:	e6c1      	b.n	403072 <__adddf3+0xe6>
  4032ee:	bf00      	nop

004032f0 <__aeabi_dmul>:
  4032f0:	b570      	push	{r4, r5, r6, lr}
  4032f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4032f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4032fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4032fe:	bf1d      	ittte	ne
  403300:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403304:	ea94 0f0c 	teqne	r4, ip
  403308:	ea95 0f0c 	teqne	r5, ip
  40330c:	f000 f8de 	bleq	4034cc <__aeabi_dmul+0x1dc>
  403310:	442c      	add	r4, r5
  403312:	ea81 0603 	eor.w	r6, r1, r3
  403316:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40331a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40331e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403322:	bf18      	it	ne
  403324:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403328:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40332c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403330:	d038      	beq.n	4033a4 <__aeabi_dmul+0xb4>
  403332:	fba0 ce02 	umull	ip, lr, r0, r2
  403336:	f04f 0500 	mov.w	r5, #0
  40333a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40333e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403342:	fbe0 e503 	umlal	lr, r5, r0, r3
  403346:	f04f 0600 	mov.w	r6, #0
  40334a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40334e:	f09c 0f00 	teq	ip, #0
  403352:	bf18      	it	ne
  403354:	f04e 0e01 	orrne.w	lr, lr, #1
  403358:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40335c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403360:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403364:	d204      	bcs.n	403370 <__aeabi_dmul+0x80>
  403366:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40336a:	416d      	adcs	r5, r5
  40336c:	eb46 0606 	adc.w	r6, r6, r6
  403370:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403374:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403378:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40337c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403380:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403384:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403388:	bf88      	it	hi
  40338a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40338e:	d81e      	bhi.n	4033ce <__aeabi_dmul+0xde>
  403390:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403394:	bf08      	it	eq
  403396:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40339a:	f150 0000 	adcs.w	r0, r0, #0
  40339e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4033a2:	bd70      	pop	{r4, r5, r6, pc}
  4033a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4033a8:	ea46 0101 	orr.w	r1, r6, r1
  4033ac:	ea40 0002 	orr.w	r0, r0, r2
  4033b0:	ea81 0103 	eor.w	r1, r1, r3
  4033b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4033b8:	bfc2      	ittt	gt
  4033ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4033be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4033c2:	bd70      	popgt	{r4, r5, r6, pc}
  4033c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4033c8:	f04f 0e00 	mov.w	lr, #0
  4033cc:	3c01      	subs	r4, #1
  4033ce:	f300 80ab 	bgt.w	403528 <__aeabi_dmul+0x238>
  4033d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4033d6:	bfde      	ittt	le
  4033d8:	2000      	movle	r0, #0
  4033da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4033de:	bd70      	pople	{r4, r5, r6, pc}
  4033e0:	f1c4 0400 	rsb	r4, r4, #0
  4033e4:	3c20      	subs	r4, #32
  4033e6:	da35      	bge.n	403454 <__aeabi_dmul+0x164>
  4033e8:	340c      	adds	r4, #12
  4033ea:	dc1b      	bgt.n	403424 <__aeabi_dmul+0x134>
  4033ec:	f104 0414 	add.w	r4, r4, #20
  4033f0:	f1c4 0520 	rsb	r5, r4, #32
  4033f4:	fa00 f305 	lsl.w	r3, r0, r5
  4033f8:	fa20 f004 	lsr.w	r0, r0, r4
  4033fc:	fa01 f205 	lsl.w	r2, r1, r5
  403400:	ea40 0002 	orr.w	r0, r0, r2
  403404:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403408:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40340c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403410:	fa21 f604 	lsr.w	r6, r1, r4
  403414:	eb42 0106 	adc.w	r1, r2, r6
  403418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40341c:	bf08      	it	eq
  40341e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403422:	bd70      	pop	{r4, r5, r6, pc}
  403424:	f1c4 040c 	rsb	r4, r4, #12
  403428:	f1c4 0520 	rsb	r5, r4, #32
  40342c:	fa00 f304 	lsl.w	r3, r0, r4
  403430:	fa20 f005 	lsr.w	r0, r0, r5
  403434:	fa01 f204 	lsl.w	r2, r1, r4
  403438:	ea40 0002 	orr.w	r0, r0, r2
  40343c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403440:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403444:	f141 0100 	adc.w	r1, r1, #0
  403448:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40344c:	bf08      	it	eq
  40344e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403452:	bd70      	pop	{r4, r5, r6, pc}
  403454:	f1c4 0520 	rsb	r5, r4, #32
  403458:	fa00 f205 	lsl.w	r2, r0, r5
  40345c:	ea4e 0e02 	orr.w	lr, lr, r2
  403460:	fa20 f304 	lsr.w	r3, r0, r4
  403464:	fa01 f205 	lsl.w	r2, r1, r5
  403468:	ea43 0302 	orr.w	r3, r3, r2
  40346c:	fa21 f004 	lsr.w	r0, r1, r4
  403470:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403474:	fa21 f204 	lsr.w	r2, r1, r4
  403478:	ea20 0002 	bic.w	r0, r0, r2
  40347c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403480:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403484:	bf08      	it	eq
  403486:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40348a:	bd70      	pop	{r4, r5, r6, pc}
  40348c:	f094 0f00 	teq	r4, #0
  403490:	d10f      	bne.n	4034b2 <__aeabi_dmul+0x1c2>
  403492:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  403496:	0040      	lsls	r0, r0, #1
  403498:	eb41 0101 	adc.w	r1, r1, r1
  40349c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4034a0:	bf08      	it	eq
  4034a2:	3c01      	subeq	r4, #1
  4034a4:	d0f7      	beq.n	403496 <__aeabi_dmul+0x1a6>
  4034a6:	ea41 0106 	orr.w	r1, r1, r6
  4034aa:	f095 0f00 	teq	r5, #0
  4034ae:	bf18      	it	ne
  4034b0:	4770      	bxne	lr
  4034b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4034b6:	0052      	lsls	r2, r2, #1
  4034b8:	eb43 0303 	adc.w	r3, r3, r3
  4034bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4034c0:	bf08      	it	eq
  4034c2:	3d01      	subeq	r5, #1
  4034c4:	d0f7      	beq.n	4034b6 <__aeabi_dmul+0x1c6>
  4034c6:	ea43 0306 	orr.w	r3, r3, r6
  4034ca:	4770      	bx	lr
  4034cc:	ea94 0f0c 	teq	r4, ip
  4034d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4034d4:	bf18      	it	ne
  4034d6:	ea95 0f0c 	teqne	r5, ip
  4034da:	d00c      	beq.n	4034f6 <__aeabi_dmul+0x206>
  4034dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4034e0:	bf18      	it	ne
  4034e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4034e6:	d1d1      	bne.n	40348c <__aeabi_dmul+0x19c>
  4034e8:	ea81 0103 	eor.w	r1, r1, r3
  4034ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4034f0:	f04f 0000 	mov.w	r0, #0
  4034f4:	bd70      	pop	{r4, r5, r6, pc}
  4034f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4034fa:	bf06      	itte	eq
  4034fc:	4610      	moveq	r0, r2
  4034fe:	4619      	moveq	r1, r3
  403500:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403504:	d019      	beq.n	40353a <__aeabi_dmul+0x24a>
  403506:	ea94 0f0c 	teq	r4, ip
  40350a:	d102      	bne.n	403512 <__aeabi_dmul+0x222>
  40350c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403510:	d113      	bne.n	40353a <__aeabi_dmul+0x24a>
  403512:	ea95 0f0c 	teq	r5, ip
  403516:	d105      	bne.n	403524 <__aeabi_dmul+0x234>
  403518:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40351c:	bf1c      	itt	ne
  40351e:	4610      	movne	r0, r2
  403520:	4619      	movne	r1, r3
  403522:	d10a      	bne.n	40353a <__aeabi_dmul+0x24a>
  403524:	ea81 0103 	eor.w	r1, r1, r3
  403528:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40352c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403534:	f04f 0000 	mov.w	r0, #0
  403538:	bd70      	pop	{r4, r5, r6, pc}
  40353a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40353e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403542:	bd70      	pop	{r4, r5, r6, pc}

00403544 <__aeabi_ddiv>:
  403544:	b570      	push	{r4, r5, r6, lr}
  403546:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40354a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40354e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403552:	bf1d      	ittte	ne
  403554:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403558:	ea94 0f0c 	teqne	r4, ip
  40355c:	ea95 0f0c 	teqne	r5, ip
  403560:	f000 f8a7 	bleq	4036b2 <__aeabi_ddiv+0x16e>
  403564:	eba4 0405 	sub.w	r4, r4, r5
  403568:	ea81 0e03 	eor.w	lr, r1, r3
  40356c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403570:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403574:	f000 8088 	beq.w	403688 <__aeabi_ddiv+0x144>
  403578:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40357c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403580:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403584:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403588:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40358c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403590:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403594:	ea4f 2600 	mov.w	r6, r0, lsl #8
  403598:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40359c:	429d      	cmp	r5, r3
  40359e:	bf08      	it	eq
  4035a0:	4296      	cmpeq	r6, r2
  4035a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4035a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4035aa:	d202      	bcs.n	4035b2 <__aeabi_ddiv+0x6e>
  4035ac:	085b      	lsrs	r3, r3, #1
  4035ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4035b2:	1ab6      	subs	r6, r6, r2
  4035b4:	eb65 0503 	sbc.w	r5, r5, r3
  4035b8:	085b      	lsrs	r3, r3, #1
  4035ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4035be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4035c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4035c6:	ebb6 0e02 	subs.w	lr, r6, r2
  4035ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  4035ce:	bf22      	ittt	cs
  4035d0:	1ab6      	subcs	r6, r6, r2
  4035d2:	4675      	movcs	r5, lr
  4035d4:	ea40 000c 	orrcs.w	r0, r0, ip
  4035d8:	085b      	lsrs	r3, r3, #1
  4035da:	ea4f 0232 	mov.w	r2, r2, rrx
  4035de:	ebb6 0e02 	subs.w	lr, r6, r2
  4035e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4035e6:	bf22      	ittt	cs
  4035e8:	1ab6      	subcs	r6, r6, r2
  4035ea:	4675      	movcs	r5, lr
  4035ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4035f0:	085b      	lsrs	r3, r3, #1
  4035f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4035f6:	ebb6 0e02 	subs.w	lr, r6, r2
  4035fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4035fe:	bf22      	ittt	cs
  403600:	1ab6      	subcs	r6, r6, r2
  403602:	4675      	movcs	r5, lr
  403604:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403608:	085b      	lsrs	r3, r3, #1
  40360a:	ea4f 0232 	mov.w	r2, r2, rrx
  40360e:	ebb6 0e02 	subs.w	lr, r6, r2
  403612:	eb75 0e03 	sbcs.w	lr, r5, r3
  403616:	bf22      	ittt	cs
  403618:	1ab6      	subcs	r6, r6, r2
  40361a:	4675      	movcs	r5, lr
  40361c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403620:	ea55 0e06 	orrs.w	lr, r5, r6
  403624:	d018      	beq.n	403658 <__aeabi_ddiv+0x114>
  403626:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40362a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40362e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403632:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403636:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40363a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40363e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403642:	d1c0      	bne.n	4035c6 <__aeabi_ddiv+0x82>
  403644:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403648:	d10b      	bne.n	403662 <__aeabi_ddiv+0x11e>
  40364a:	ea41 0100 	orr.w	r1, r1, r0
  40364e:	f04f 0000 	mov.w	r0, #0
  403652:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  403656:	e7b6      	b.n	4035c6 <__aeabi_ddiv+0x82>
  403658:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40365c:	bf04      	itt	eq
  40365e:	4301      	orreq	r1, r0
  403660:	2000      	moveq	r0, #0
  403662:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403666:	bf88      	it	hi
  403668:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40366c:	f63f aeaf 	bhi.w	4033ce <__aeabi_dmul+0xde>
  403670:	ebb5 0c03 	subs.w	ip, r5, r3
  403674:	bf04      	itt	eq
  403676:	ebb6 0c02 	subseq.w	ip, r6, r2
  40367a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40367e:	f150 0000 	adcs.w	r0, r0, #0
  403682:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403686:	bd70      	pop	{r4, r5, r6, pc}
  403688:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40368c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403690:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403694:	bfc2      	ittt	gt
  403696:	ebd4 050c 	rsbsgt	r5, r4, ip
  40369a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40369e:	bd70      	popgt	{r4, r5, r6, pc}
  4036a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4036a4:	f04f 0e00 	mov.w	lr, #0
  4036a8:	3c01      	subs	r4, #1
  4036aa:	e690      	b.n	4033ce <__aeabi_dmul+0xde>
  4036ac:	ea45 0e06 	orr.w	lr, r5, r6
  4036b0:	e68d      	b.n	4033ce <__aeabi_dmul+0xde>
  4036b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4036b6:	ea94 0f0c 	teq	r4, ip
  4036ba:	bf08      	it	eq
  4036bc:	ea95 0f0c 	teqeq	r5, ip
  4036c0:	f43f af3b 	beq.w	40353a <__aeabi_dmul+0x24a>
  4036c4:	ea94 0f0c 	teq	r4, ip
  4036c8:	d10a      	bne.n	4036e0 <__aeabi_ddiv+0x19c>
  4036ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4036ce:	f47f af34 	bne.w	40353a <__aeabi_dmul+0x24a>
  4036d2:	ea95 0f0c 	teq	r5, ip
  4036d6:	f47f af25 	bne.w	403524 <__aeabi_dmul+0x234>
  4036da:	4610      	mov	r0, r2
  4036dc:	4619      	mov	r1, r3
  4036de:	e72c      	b.n	40353a <__aeabi_dmul+0x24a>
  4036e0:	ea95 0f0c 	teq	r5, ip
  4036e4:	d106      	bne.n	4036f4 <__aeabi_ddiv+0x1b0>
  4036e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4036ea:	f43f aefd 	beq.w	4034e8 <__aeabi_dmul+0x1f8>
  4036ee:	4610      	mov	r0, r2
  4036f0:	4619      	mov	r1, r3
  4036f2:	e722      	b.n	40353a <__aeabi_dmul+0x24a>
  4036f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4036f8:	bf18      	it	ne
  4036fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4036fe:	f47f aec5 	bne.w	40348c <__aeabi_dmul+0x19c>
  403702:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403706:	f47f af0d 	bne.w	403524 <__aeabi_dmul+0x234>
  40370a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40370e:	f47f aeeb 	bne.w	4034e8 <__aeabi_dmul+0x1f8>
  403712:	e712      	b.n	40353a <__aeabi_dmul+0x24a>

00403714 <__aeabi_d2iz>:
  403714:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403718:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40371c:	d215      	bcs.n	40374a <__aeabi_d2iz+0x36>
  40371e:	d511      	bpl.n	403744 <__aeabi_d2iz+0x30>
  403720:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403724:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403728:	d912      	bls.n	403750 <__aeabi_d2iz+0x3c>
  40372a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40372e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403732:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403736:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40373a:	fa23 f002 	lsr.w	r0, r3, r2
  40373e:	bf18      	it	ne
  403740:	4240      	negne	r0, r0
  403742:	4770      	bx	lr
  403744:	f04f 0000 	mov.w	r0, #0
  403748:	4770      	bx	lr
  40374a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40374e:	d105      	bne.n	40375c <__aeabi_d2iz+0x48>
  403750:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  403754:	bf08      	it	eq
  403756:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40375a:	4770      	bx	lr
  40375c:	f04f 0000 	mov.w	r0, #0
  403760:	4770      	bx	lr
  403762:	bf00      	nop

00403764 <__aeabi_d2f>:
  403764:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403768:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40376c:	bf24      	itt	cs
  40376e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  403772:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  403776:	d90d      	bls.n	403794 <__aeabi_d2f+0x30>
  403778:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40377c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  403780:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  403784:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  403788:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40378c:	bf08      	it	eq
  40378e:	f020 0001 	biceq.w	r0, r0, #1
  403792:	4770      	bx	lr
  403794:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  403798:	d121      	bne.n	4037de <__aeabi_d2f+0x7a>
  40379a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40379e:	bfbc      	itt	lt
  4037a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4037a4:	4770      	bxlt	lr
  4037a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4037aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4037ae:	f1c2 0218 	rsb	r2, r2, #24
  4037b2:	f1c2 0c20 	rsb	ip, r2, #32
  4037b6:	fa10 f30c 	lsls.w	r3, r0, ip
  4037ba:	fa20 f002 	lsr.w	r0, r0, r2
  4037be:	bf18      	it	ne
  4037c0:	f040 0001 	orrne.w	r0, r0, #1
  4037c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4037c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4037cc:	fa03 fc0c 	lsl.w	ip, r3, ip
  4037d0:	ea40 000c 	orr.w	r0, r0, ip
  4037d4:	fa23 f302 	lsr.w	r3, r3, r2
  4037d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4037dc:	e7cc      	b.n	403778 <__aeabi_d2f+0x14>
  4037de:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4037e2:	d107      	bne.n	4037f4 <__aeabi_d2f+0x90>
  4037e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4037e8:	bf1e      	ittt	ne
  4037ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4037ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4037f2:	4770      	bxne	lr
  4037f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4037f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4037fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403800:	4770      	bx	lr
  403802:	bf00      	nop

00403804 <__aeabi_uldivmod>:
  403804:	b953      	cbnz	r3, 40381c <__aeabi_uldivmod+0x18>
  403806:	b94a      	cbnz	r2, 40381c <__aeabi_uldivmod+0x18>
  403808:	2900      	cmp	r1, #0
  40380a:	bf08      	it	eq
  40380c:	2800      	cmpeq	r0, #0
  40380e:	bf1c      	itt	ne
  403810:	f04f 31ff 	movne.w	r1, #4294967295
  403814:	f04f 30ff 	movne.w	r0, #4294967295
  403818:	f000 b97a 	b.w	403b10 <__aeabi_idiv0>
  40381c:	f1ad 0c08 	sub.w	ip, sp, #8
  403820:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403824:	f000 f806 	bl	403834 <__udivmoddi4>
  403828:	f8dd e004 	ldr.w	lr, [sp, #4]
  40382c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403830:	b004      	add	sp, #16
  403832:	4770      	bx	lr

00403834 <__udivmoddi4>:
  403834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403838:	468c      	mov	ip, r1
  40383a:	460d      	mov	r5, r1
  40383c:	4604      	mov	r4, r0
  40383e:	9e08      	ldr	r6, [sp, #32]
  403840:	2b00      	cmp	r3, #0
  403842:	d151      	bne.n	4038e8 <__udivmoddi4+0xb4>
  403844:	428a      	cmp	r2, r1
  403846:	4617      	mov	r7, r2
  403848:	d96d      	bls.n	403926 <__udivmoddi4+0xf2>
  40384a:	fab2 fe82 	clz	lr, r2
  40384e:	f1be 0f00 	cmp.w	lr, #0
  403852:	d00b      	beq.n	40386c <__udivmoddi4+0x38>
  403854:	f1ce 0c20 	rsb	ip, lr, #32
  403858:	fa01 f50e 	lsl.w	r5, r1, lr
  40385c:	fa20 fc0c 	lsr.w	ip, r0, ip
  403860:	fa02 f70e 	lsl.w	r7, r2, lr
  403864:	ea4c 0c05 	orr.w	ip, ip, r5
  403868:	fa00 f40e 	lsl.w	r4, r0, lr
  40386c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403870:	0c25      	lsrs	r5, r4, #16
  403872:	fbbc f8fa 	udiv	r8, ip, sl
  403876:	fa1f f987 	uxth.w	r9, r7
  40387a:	fb0a cc18 	mls	ip, sl, r8, ip
  40387e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403882:	fb08 f309 	mul.w	r3, r8, r9
  403886:	42ab      	cmp	r3, r5
  403888:	d90a      	bls.n	4038a0 <__udivmoddi4+0x6c>
  40388a:	19ed      	adds	r5, r5, r7
  40388c:	f108 32ff 	add.w	r2, r8, #4294967295
  403890:	f080 8123 	bcs.w	403ada <__udivmoddi4+0x2a6>
  403894:	42ab      	cmp	r3, r5
  403896:	f240 8120 	bls.w	403ada <__udivmoddi4+0x2a6>
  40389a:	f1a8 0802 	sub.w	r8, r8, #2
  40389e:	443d      	add	r5, r7
  4038a0:	1aed      	subs	r5, r5, r3
  4038a2:	b2a4      	uxth	r4, r4
  4038a4:	fbb5 f0fa 	udiv	r0, r5, sl
  4038a8:	fb0a 5510 	mls	r5, sl, r0, r5
  4038ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4038b0:	fb00 f909 	mul.w	r9, r0, r9
  4038b4:	45a1      	cmp	r9, r4
  4038b6:	d909      	bls.n	4038cc <__udivmoddi4+0x98>
  4038b8:	19e4      	adds	r4, r4, r7
  4038ba:	f100 33ff 	add.w	r3, r0, #4294967295
  4038be:	f080 810a 	bcs.w	403ad6 <__udivmoddi4+0x2a2>
  4038c2:	45a1      	cmp	r9, r4
  4038c4:	f240 8107 	bls.w	403ad6 <__udivmoddi4+0x2a2>
  4038c8:	3802      	subs	r0, #2
  4038ca:	443c      	add	r4, r7
  4038cc:	eba4 0409 	sub.w	r4, r4, r9
  4038d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4038d4:	2100      	movs	r1, #0
  4038d6:	2e00      	cmp	r6, #0
  4038d8:	d061      	beq.n	40399e <__udivmoddi4+0x16a>
  4038da:	fa24 f40e 	lsr.w	r4, r4, lr
  4038de:	2300      	movs	r3, #0
  4038e0:	6034      	str	r4, [r6, #0]
  4038e2:	6073      	str	r3, [r6, #4]
  4038e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4038e8:	428b      	cmp	r3, r1
  4038ea:	d907      	bls.n	4038fc <__udivmoddi4+0xc8>
  4038ec:	2e00      	cmp	r6, #0
  4038ee:	d054      	beq.n	40399a <__udivmoddi4+0x166>
  4038f0:	2100      	movs	r1, #0
  4038f2:	e886 0021 	stmia.w	r6, {r0, r5}
  4038f6:	4608      	mov	r0, r1
  4038f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4038fc:	fab3 f183 	clz	r1, r3
  403900:	2900      	cmp	r1, #0
  403902:	f040 808e 	bne.w	403a22 <__udivmoddi4+0x1ee>
  403906:	42ab      	cmp	r3, r5
  403908:	d302      	bcc.n	403910 <__udivmoddi4+0xdc>
  40390a:	4282      	cmp	r2, r0
  40390c:	f200 80fa 	bhi.w	403b04 <__udivmoddi4+0x2d0>
  403910:	1a84      	subs	r4, r0, r2
  403912:	eb65 0503 	sbc.w	r5, r5, r3
  403916:	2001      	movs	r0, #1
  403918:	46ac      	mov	ip, r5
  40391a:	2e00      	cmp	r6, #0
  40391c:	d03f      	beq.n	40399e <__udivmoddi4+0x16a>
  40391e:	e886 1010 	stmia.w	r6, {r4, ip}
  403922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403926:	b912      	cbnz	r2, 40392e <__udivmoddi4+0xfa>
  403928:	2701      	movs	r7, #1
  40392a:	fbb7 f7f2 	udiv	r7, r7, r2
  40392e:	fab7 fe87 	clz	lr, r7
  403932:	f1be 0f00 	cmp.w	lr, #0
  403936:	d134      	bne.n	4039a2 <__udivmoddi4+0x16e>
  403938:	1beb      	subs	r3, r5, r7
  40393a:	0c3a      	lsrs	r2, r7, #16
  40393c:	fa1f fc87 	uxth.w	ip, r7
  403940:	2101      	movs	r1, #1
  403942:	fbb3 f8f2 	udiv	r8, r3, r2
  403946:	0c25      	lsrs	r5, r4, #16
  403948:	fb02 3318 	mls	r3, r2, r8, r3
  40394c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403950:	fb0c f308 	mul.w	r3, ip, r8
  403954:	42ab      	cmp	r3, r5
  403956:	d907      	bls.n	403968 <__udivmoddi4+0x134>
  403958:	19ed      	adds	r5, r5, r7
  40395a:	f108 30ff 	add.w	r0, r8, #4294967295
  40395e:	d202      	bcs.n	403966 <__udivmoddi4+0x132>
  403960:	42ab      	cmp	r3, r5
  403962:	f200 80d1 	bhi.w	403b08 <__udivmoddi4+0x2d4>
  403966:	4680      	mov	r8, r0
  403968:	1aed      	subs	r5, r5, r3
  40396a:	b2a3      	uxth	r3, r4
  40396c:	fbb5 f0f2 	udiv	r0, r5, r2
  403970:	fb02 5510 	mls	r5, r2, r0, r5
  403974:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403978:	fb0c fc00 	mul.w	ip, ip, r0
  40397c:	45a4      	cmp	ip, r4
  40397e:	d907      	bls.n	403990 <__udivmoddi4+0x15c>
  403980:	19e4      	adds	r4, r4, r7
  403982:	f100 33ff 	add.w	r3, r0, #4294967295
  403986:	d202      	bcs.n	40398e <__udivmoddi4+0x15a>
  403988:	45a4      	cmp	ip, r4
  40398a:	f200 80b8 	bhi.w	403afe <__udivmoddi4+0x2ca>
  40398e:	4618      	mov	r0, r3
  403990:	eba4 040c 	sub.w	r4, r4, ip
  403994:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403998:	e79d      	b.n	4038d6 <__udivmoddi4+0xa2>
  40399a:	4631      	mov	r1, r6
  40399c:	4630      	mov	r0, r6
  40399e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039a2:	f1ce 0420 	rsb	r4, lr, #32
  4039a6:	fa05 f30e 	lsl.w	r3, r5, lr
  4039aa:	fa07 f70e 	lsl.w	r7, r7, lr
  4039ae:	fa20 f804 	lsr.w	r8, r0, r4
  4039b2:	0c3a      	lsrs	r2, r7, #16
  4039b4:	fa25 f404 	lsr.w	r4, r5, r4
  4039b8:	ea48 0803 	orr.w	r8, r8, r3
  4039bc:	fbb4 f1f2 	udiv	r1, r4, r2
  4039c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4039c4:	fb02 4411 	mls	r4, r2, r1, r4
  4039c8:	fa1f fc87 	uxth.w	ip, r7
  4039cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4039d0:	fb01 f30c 	mul.w	r3, r1, ip
  4039d4:	42ab      	cmp	r3, r5
  4039d6:	fa00 f40e 	lsl.w	r4, r0, lr
  4039da:	d909      	bls.n	4039f0 <__udivmoddi4+0x1bc>
  4039dc:	19ed      	adds	r5, r5, r7
  4039de:	f101 30ff 	add.w	r0, r1, #4294967295
  4039e2:	f080 808a 	bcs.w	403afa <__udivmoddi4+0x2c6>
  4039e6:	42ab      	cmp	r3, r5
  4039e8:	f240 8087 	bls.w	403afa <__udivmoddi4+0x2c6>
  4039ec:	3902      	subs	r1, #2
  4039ee:	443d      	add	r5, r7
  4039f0:	1aeb      	subs	r3, r5, r3
  4039f2:	fa1f f588 	uxth.w	r5, r8
  4039f6:	fbb3 f0f2 	udiv	r0, r3, r2
  4039fa:	fb02 3310 	mls	r3, r2, r0, r3
  4039fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403a02:	fb00 f30c 	mul.w	r3, r0, ip
  403a06:	42ab      	cmp	r3, r5
  403a08:	d907      	bls.n	403a1a <__udivmoddi4+0x1e6>
  403a0a:	19ed      	adds	r5, r5, r7
  403a0c:	f100 38ff 	add.w	r8, r0, #4294967295
  403a10:	d26f      	bcs.n	403af2 <__udivmoddi4+0x2be>
  403a12:	42ab      	cmp	r3, r5
  403a14:	d96d      	bls.n	403af2 <__udivmoddi4+0x2be>
  403a16:	3802      	subs	r0, #2
  403a18:	443d      	add	r5, r7
  403a1a:	1aeb      	subs	r3, r5, r3
  403a1c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403a20:	e78f      	b.n	403942 <__udivmoddi4+0x10e>
  403a22:	f1c1 0720 	rsb	r7, r1, #32
  403a26:	fa22 f807 	lsr.w	r8, r2, r7
  403a2a:	408b      	lsls	r3, r1
  403a2c:	fa05 f401 	lsl.w	r4, r5, r1
  403a30:	ea48 0303 	orr.w	r3, r8, r3
  403a34:	fa20 fe07 	lsr.w	lr, r0, r7
  403a38:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403a3c:	40fd      	lsrs	r5, r7
  403a3e:	ea4e 0e04 	orr.w	lr, lr, r4
  403a42:	fbb5 f9fc 	udiv	r9, r5, ip
  403a46:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403a4a:	fb0c 5519 	mls	r5, ip, r9, r5
  403a4e:	fa1f f883 	uxth.w	r8, r3
  403a52:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403a56:	fb09 f408 	mul.w	r4, r9, r8
  403a5a:	42ac      	cmp	r4, r5
  403a5c:	fa02 f201 	lsl.w	r2, r2, r1
  403a60:	fa00 fa01 	lsl.w	sl, r0, r1
  403a64:	d908      	bls.n	403a78 <__udivmoddi4+0x244>
  403a66:	18ed      	adds	r5, r5, r3
  403a68:	f109 30ff 	add.w	r0, r9, #4294967295
  403a6c:	d243      	bcs.n	403af6 <__udivmoddi4+0x2c2>
  403a6e:	42ac      	cmp	r4, r5
  403a70:	d941      	bls.n	403af6 <__udivmoddi4+0x2c2>
  403a72:	f1a9 0902 	sub.w	r9, r9, #2
  403a76:	441d      	add	r5, r3
  403a78:	1b2d      	subs	r5, r5, r4
  403a7a:	fa1f fe8e 	uxth.w	lr, lr
  403a7e:	fbb5 f0fc 	udiv	r0, r5, ip
  403a82:	fb0c 5510 	mls	r5, ip, r0, r5
  403a86:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403a8a:	fb00 f808 	mul.w	r8, r0, r8
  403a8e:	45a0      	cmp	r8, r4
  403a90:	d907      	bls.n	403aa2 <__udivmoddi4+0x26e>
  403a92:	18e4      	adds	r4, r4, r3
  403a94:	f100 35ff 	add.w	r5, r0, #4294967295
  403a98:	d229      	bcs.n	403aee <__udivmoddi4+0x2ba>
  403a9a:	45a0      	cmp	r8, r4
  403a9c:	d927      	bls.n	403aee <__udivmoddi4+0x2ba>
  403a9e:	3802      	subs	r0, #2
  403aa0:	441c      	add	r4, r3
  403aa2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403aa6:	eba4 0408 	sub.w	r4, r4, r8
  403aaa:	fba0 8902 	umull	r8, r9, r0, r2
  403aae:	454c      	cmp	r4, r9
  403ab0:	46c6      	mov	lr, r8
  403ab2:	464d      	mov	r5, r9
  403ab4:	d315      	bcc.n	403ae2 <__udivmoddi4+0x2ae>
  403ab6:	d012      	beq.n	403ade <__udivmoddi4+0x2aa>
  403ab8:	b156      	cbz	r6, 403ad0 <__udivmoddi4+0x29c>
  403aba:	ebba 030e 	subs.w	r3, sl, lr
  403abe:	eb64 0405 	sbc.w	r4, r4, r5
  403ac2:	fa04 f707 	lsl.w	r7, r4, r7
  403ac6:	40cb      	lsrs	r3, r1
  403ac8:	431f      	orrs	r7, r3
  403aca:	40cc      	lsrs	r4, r1
  403acc:	6037      	str	r7, [r6, #0]
  403ace:	6074      	str	r4, [r6, #4]
  403ad0:	2100      	movs	r1, #0
  403ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ad6:	4618      	mov	r0, r3
  403ad8:	e6f8      	b.n	4038cc <__udivmoddi4+0x98>
  403ada:	4690      	mov	r8, r2
  403adc:	e6e0      	b.n	4038a0 <__udivmoddi4+0x6c>
  403ade:	45c2      	cmp	sl, r8
  403ae0:	d2ea      	bcs.n	403ab8 <__udivmoddi4+0x284>
  403ae2:	ebb8 0e02 	subs.w	lr, r8, r2
  403ae6:	eb69 0503 	sbc.w	r5, r9, r3
  403aea:	3801      	subs	r0, #1
  403aec:	e7e4      	b.n	403ab8 <__udivmoddi4+0x284>
  403aee:	4628      	mov	r0, r5
  403af0:	e7d7      	b.n	403aa2 <__udivmoddi4+0x26e>
  403af2:	4640      	mov	r0, r8
  403af4:	e791      	b.n	403a1a <__udivmoddi4+0x1e6>
  403af6:	4681      	mov	r9, r0
  403af8:	e7be      	b.n	403a78 <__udivmoddi4+0x244>
  403afa:	4601      	mov	r1, r0
  403afc:	e778      	b.n	4039f0 <__udivmoddi4+0x1bc>
  403afe:	3802      	subs	r0, #2
  403b00:	443c      	add	r4, r7
  403b02:	e745      	b.n	403990 <__udivmoddi4+0x15c>
  403b04:	4608      	mov	r0, r1
  403b06:	e708      	b.n	40391a <__udivmoddi4+0xe6>
  403b08:	f1a8 0802 	sub.w	r8, r8, #2
  403b0c:	443d      	add	r5, r7
  403b0e:	e72b      	b.n	403968 <__udivmoddi4+0x134>

00403b10 <__aeabi_idiv0>:
  403b10:	4770      	bx	lr
  403b12:	bf00      	nop

00403b14 <__libc_init_array>:
  403b14:	b570      	push	{r4, r5, r6, lr}
  403b16:	4e0f      	ldr	r6, [pc, #60]	; (403b54 <__libc_init_array+0x40>)
  403b18:	4d0f      	ldr	r5, [pc, #60]	; (403b58 <__libc_init_array+0x44>)
  403b1a:	1b76      	subs	r6, r6, r5
  403b1c:	10b6      	asrs	r6, r6, #2
  403b1e:	bf18      	it	ne
  403b20:	2400      	movne	r4, #0
  403b22:	d005      	beq.n	403b30 <__libc_init_array+0x1c>
  403b24:	3401      	adds	r4, #1
  403b26:	f855 3b04 	ldr.w	r3, [r5], #4
  403b2a:	4798      	blx	r3
  403b2c:	42a6      	cmp	r6, r4
  403b2e:	d1f9      	bne.n	403b24 <__libc_init_array+0x10>
  403b30:	4e0a      	ldr	r6, [pc, #40]	; (403b5c <__libc_init_array+0x48>)
  403b32:	4d0b      	ldr	r5, [pc, #44]	; (403b60 <__libc_init_array+0x4c>)
  403b34:	1b76      	subs	r6, r6, r5
  403b36:	f002 ff3b 	bl	4069b0 <_init>
  403b3a:	10b6      	asrs	r6, r6, #2
  403b3c:	bf18      	it	ne
  403b3e:	2400      	movne	r4, #0
  403b40:	d006      	beq.n	403b50 <__libc_init_array+0x3c>
  403b42:	3401      	adds	r4, #1
  403b44:	f855 3b04 	ldr.w	r3, [r5], #4
  403b48:	4798      	blx	r3
  403b4a:	42a6      	cmp	r6, r4
  403b4c:	d1f9      	bne.n	403b42 <__libc_init_array+0x2e>
  403b4e:	bd70      	pop	{r4, r5, r6, pc}
  403b50:	bd70      	pop	{r4, r5, r6, pc}
  403b52:	bf00      	nop
  403b54:	004069bc 	.word	0x004069bc
  403b58:	004069bc 	.word	0x004069bc
  403b5c:	004069c4 	.word	0x004069c4
  403b60:	004069bc 	.word	0x004069bc

00403b64 <iprintf>:
  403b64:	b40f      	push	{r0, r1, r2, r3}
  403b66:	b500      	push	{lr}
  403b68:	4907      	ldr	r1, [pc, #28]	; (403b88 <iprintf+0x24>)
  403b6a:	b083      	sub	sp, #12
  403b6c:	ab04      	add	r3, sp, #16
  403b6e:	6808      	ldr	r0, [r1, #0]
  403b70:	f853 2b04 	ldr.w	r2, [r3], #4
  403b74:	6881      	ldr	r1, [r0, #8]
  403b76:	9301      	str	r3, [sp, #4]
  403b78:	f000 fd50 	bl	40461c <_vfiprintf_r>
  403b7c:	b003      	add	sp, #12
  403b7e:	f85d eb04 	ldr.w	lr, [sp], #4
  403b82:	b004      	add	sp, #16
  403b84:	4770      	bx	lr
  403b86:	bf00      	nop
  403b88:	20400014 	.word	0x20400014

00403b8c <malloc>:
  403b8c:	4b02      	ldr	r3, [pc, #8]	; (403b98 <malloc+0xc>)
  403b8e:	4601      	mov	r1, r0
  403b90:	6818      	ldr	r0, [r3, #0]
  403b92:	f000 b80b 	b.w	403bac <_malloc_r>
  403b96:	bf00      	nop
  403b98:	20400014 	.word	0x20400014

00403b9c <free>:
  403b9c:	4b02      	ldr	r3, [pc, #8]	; (403ba8 <free+0xc>)
  403b9e:	4601      	mov	r1, r0
  403ba0:	6818      	ldr	r0, [r3, #0]
  403ba2:	f001 be57 	b.w	405854 <_free_r>
  403ba6:	bf00      	nop
  403ba8:	20400014 	.word	0x20400014

00403bac <_malloc_r>:
  403bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bb0:	f101 060b 	add.w	r6, r1, #11
  403bb4:	2e16      	cmp	r6, #22
  403bb6:	b083      	sub	sp, #12
  403bb8:	4605      	mov	r5, r0
  403bba:	f240 809e 	bls.w	403cfa <_malloc_r+0x14e>
  403bbe:	f036 0607 	bics.w	r6, r6, #7
  403bc2:	f100 80bd 	bmi.w	403d40 <_malloc_r+0x194>
  403bc6:	42b1      	cmp	r1, r6
  403bc8:	f200 80ba 	bhi.w	403d40 <_malloc_r+0x194>
  403bcc:	f000 fb86 	bl	4042dc <__malloc_lock>
  403bd0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403bd4:	f0c0 8293 	bcc.w	4040fe <_malloc_r+0x552>
  403bd8:	0a73      	lsrs	r3, r6, #9
  403bda:	f000 80b8 	beq.w	403d4e <_malloc_r+0x1a2>
  403bde:	2b04      	cmp	r3, #4
  403be0:	f200 8179 	bhi.w	403ed6 <_malloc_r+0x32a>
  403be4:	09b3      	lsrs	r3, r6, #6
  403be6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403bea:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403bee:	00c3      	lsls	r3, r0, #3
  403bf0:	4fbf      	ldr	r7, [pc, #764]	; (403ef0 <_malloc_r+0x344>)
  403bf2:	443b      	add	r3, r7
  403bf4:	f1a3 0108 	sub.w	r1, r3, #8
  403bf8:	685c      	ldr	r4, [r3, #4]
  403bfa:	42a1      	cmp	r1, r4
  403bfc:	d106      	bne.n	403c0c <_malloc_r+0x60>
  403bfe:	e00c      	b.n	403c1a <_malloc_r+0x6e>
  403c00:	2a00      	cmp	r2, #0
  403c02:	f280 80aa 	bge.w	403d5a <_malloc_r+0x1ae>
  403c06:	68e4      	ldr	r4, [r4, #12]
  403c08:	42a1      	cmp	r1, r4
  403c0a:	d006      	beq.n	403c1a <_malloc_r+0x6e>
  403c0c:	6863      	ldr	r3, [r4, #4]
  403c0e:	f023 0303 	bic.w	r3, r3, #3
  403c12:	1b9a      	subs	r2, r3, r6
  403c14:	2a0f      	cmp	r2, #15
  403c16:	ddf3      	ble.n	403c00 <_malloc_r+0x54>
  403c18:	4670      	mov	r0, lr
  403c1a:	693c      	ldr	r4, [r7, #16]
  403c1c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403f04 <_malloc_r+0x358>
  403c20:	4574      	cmp	r4, lr
  403c22:	f000 81ab 	beq.w	403f7c <_malloc_r+0x3d0>
  403c26:	6863      	ldr	r3, [r4, #4]
  403c28:	f023 0303 	bic.w	r3, r3, #3
  403c2c:	1b9a      	subs	r2, r3, r6
  403c2e:	2a0f      	cmp	r2, #15
  403c30:	f300 8190 	bgt.w	403f54 <_malloc_r+0x3a8>
  403c34:	2a00      	cmp	r2, #0
  403c36:	f8c7 e014 	str.w	lr, [r7, #20]
  403c3a:	f8c7 e010 	str.w	lr, [r7, #16]
  403c3e:	f280 809d 	bge.w	403d7c <_malloc_r+0x1d0>
  403c42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403c46:	f080 8161 	bcs.w	403f0c <_malloc_r+0x360>
  403c4a:	08db      	lsrs	r3, r3, #3
  403c4c:	f103 0c01 	add.w	ip, r3, #1
  403c50:	1099      	asrs	r1, r3, #2
  403c52:	687a      	ldr	r2, [r7, #4]
  403c54:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403c58:	f8c4 8008 	str.w	r8, [r4, #8]
  403c5c:	2301      	movs	r3, #1
  403c5e:	408b      	lsls	r3, r1
  403c60:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403c64:	4313      	orrs	r3, r2
  403c66:	3908      	subs	r1, #8
  403c68:	60e1      	str	r1, [r4, #12]
  403c6a:	607b      	str	r3, [r7, #4]
  403c6c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403c70:	f8c8 400c 	str.w	r4, [r8, #12]
  403c74:	1082      	asrs	r2, r0, #2
  403c76:	2401      	movs	r4, #1
  403c78:	4094      	lsls	r4, r2
  403c7a:	429c      	cmp	r4, r3
  403c7c:	f200 808b 	bhi.w	403d96 <_malloc_r+0x1ea>
  403c80:	421c      	tst	r4, r3
  403c82:	d106      	bne.n	403c92 <_malloc_r+0xe6>
  403c84:	f020 0003 	bic.w	r0, r0, #3
  403c88:	0064      	lsls	r4, r4, #1
  403c8a:	421c      	tst	r4, r3
  403c8c:	f100 0004 	add.w	r0, r0, #4
  403c90:	d0fa      	beq.n	403c88 <_malloc_r+0xdc>
  403c92:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403c96:	46cc      	mov	ip, r9
  403c98:	4680      	mov	r8, r0
  403c9a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403c9e:	459c      	cmp	ip, r3
  403ca0:	d107      	bne.n	403cb2 <_malloc_r+0x106>
  403ca2:	e16d      	b.n	403f80 <_malloc_r+0x3d4>
  403ca4:	2a00      	cmp	r2, #0
  403ca6:	f280 817b 	bge.w	403fa0 <_malloc_r+0x3f4>
  403caa:	68db      	ldr	r3, [r3, #12]
  403cac:	459c      	cmp	ip, r3
  403cae:	f000 8167 	beq.w	403f80 <_malloc_r+0x3d4>
  403cb2:	6859      	ldr	r1, [r3, #4]
  403cb4:	f021 0103 	bic.w	r1, r1, #3
  403cb8:	1b8a      	subs	r2, r1, r6
  403cba:	2a0f      	cmp	r2, #15
  403cbc:	ddf2      	ble.n	403ca4 <_malloc_r+0xf8>
  403cbe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403cc2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403cc6:	9300      	str	r3, [sp, #0]
  403cc8:	199c      	adds	r4, r3, r6
  403cca:	4628      	mov	r0, r5
  403ccc:	f046 0601 	orr.w	r6, r6, #1
  403cd0:	f042 0501 	orr.w	r5, r2, #1
  403cd4:	605e      	str	r6, [r3, #4]
  403cd6:	f8c8 c00c 	str.w	ip, [r8, #12]
  403cda:	f8cc 8008 	str.w	r8, [ip, #8]
  403cde:	617c      	str	r4, [r7, #20]
  403ce0:	613c      	str	r4, [r7, #16]
  403ce2:	f8c4 e00c 	str.w	lr, [r4, #12]
  403ce6:	f8c4 e008 	str.w	lr, [r4, #8]
  403cea:	6065      	str	r5, [r4, #4]
  403cec:	505a      	str	r2, [r3, r1]
  403cee:	f000 fafb 	bl	4042e8 <__malloc_unlock>
  403cf2:	9b00      	ldr	r3, [sp, #0]
  403cf4:	f103 0408 	add.w	r4, r3, #8
  403cf8:	e01e      	b.n	403d38 <_malloc_r+0x18c>
  403cfa:	2910      	cmp	r1, #16
  403cfc:	d820      	bhi.n	403d40 <_malloc_r+0x194>
  403cfe:	f000 faed 	bl	4042dc <__malloc_lock>
  403d02:	2610      	movs	r6, #16
  403d04:	2318      	movs	r3, #24
  403d06:	2002      	movs	r0, #2
  403d08:	4f79      	ldr	r7, [pc, #484]	; (403ef0 <_malloc_r+0x344>)
  403d0a:	443b      	add	r3, r7
  403d0c:	f1a3 0208 	sub.w	r2, r3, #8
  403d10:	685c      	ldr	r4, [r3, #4]
  403d12:	4294      	cmp	r4, r2
  403d14:	f000 813d 	beq.w	403f92 <_malloc_r+0x3e6>
  403d18:	6863      	ldr	r3, [r4, #4]
  403d1a:	68e1      	ldr	r1, [r4, #12]
  403d1c:	68a6      	ldr	r6, [r4, #8]
  403d1e:	f023 0303 	bic.w	r3, r3, #3
  403d22:	4423      	add	r3, r4
  403d24:	4628      	mov	r0, r5
  403d26:	685a      	ldr	r2, [r3, #4]
  403d28:	60f1      	str	r1, [r6, #12]
  403d2a:	f042 0201 	orr.w	r2, r2, #1
  403d2e:	608e      	str	r6, [r1, #8]
  403d30:	605a      	str	r2, [r3, #4]
  403d32:	f000 fad9 	bl	4042e8 <__malloc_unlock>
  403d36:	3408      	adds	r4, #8
  403d38:	4620      	mov	r0, r4
  403d3a:	b003      	add	sp, #12
  403d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d40:	2400      	movs	r4, #0
  403d42:	230c      	movs	r3, #12
  403d44:	4620      	mov	r0, r4
  403d46:	602b      	str	r3, [r5, #0]
  403d48:	b003      	add	sp, #12
  403d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d4e:	2040      	movs	r0, #64	; 0x40
  403d50:	f44f 7300 	mov.w	r3, #512	; 0x200
  403d54:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403d58:	e74a      	b.n	403bf0 <_malloc_r+0x44>
  403d5a:	4423      	add	r3, r4
  403d5c:	68e1      	ldr	r1, [r4, #12]
  403d5e:	685a      	ldr	r2, [r3, #4]
  403d60:	68a6      	ldr	r6, [r4, #8]
  403d62:	f042 0201 	orr.w	r2, r2, #1
  403d66:	60f1      	str	r1, [r6, #12]
  403d68:	4628      	mov	r0, r5
  403d6a:	608e      	str	r6, [r1, #8]
  403d6c:	605a      	str	r2, [r3, #4]
  403d6e:	f000 fabb 	bl	4042e8 <__malloc_unlock>
  403d72:	3408      	adds	r4, #8
  403d74:	4620      	mov	r0, r4
  403d76:	b003      	add	sp, #12
  403d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d7c:	4423      	add	r3, r4
  403d7e:	4628      	mov	r0, r5
  403d80:	685a      	ldr	r2, [r3, #4]
  403d82:	f042 0201 	orr.w	r2, r2, #1
  403d86:	605a      	str	r2, [r3, #4]
  403d88:	f000 faae 	bl	4042e8 <__malloc_unlock>
  403d8c:	3408      	adds	r4, #8
  403d8e:	4620      	mov	r0, r4
  403d90:	b003      	add	sp, #12
  403d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d96:	68bc      	ldr	r4, [r7, #8]
  403d98:	6863      	ldr	r3, [r4, #4]
  403d9a:	f023 0803 	bic.w	r8, r3, #3
  403d9e:	45b0      	cmp	r8, r6
  403da0:	d304      	bcc.n	403dac <_malloc_r+0x200>
  403da2:	eba8 0306 	sub.w	r3, r8, r6
  403da6:	2b0f      	cmp	r3, #15
  403da8:	f300 8085 	bgt.w	403eb6 <_malloc_r+0x30a>
  403dac:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403f08 <_malloc_r+0x35c>
  403db0:	4b50      	ldr	r3, [pc, #320]	; (403ef4 <_malloc_r+0x348>)
  403db2:	f8d9 2000 	ldr.w	r2, [r9]
  403db6:	681b      	ldr	r3, [r3, #0]
  403db8:	3201      	adds	r2, #1
  403dba:	4433      	add	r3, r6
  403dbc:	eb04 0a08 	add.w	sl, r4, r8
  403dc0:	f000 8155 	beq.w	40406e <_malloc_r+0x4c2>
  403dc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403dc8:	330f      	adds	r3, #15
  403dca:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403dce:	f02b 0b0f 	bic.w	fp, fp, #15
  403dd2:	4659      	mov	r1, fp
  403dd4:	4628      	mov	r0, r5
  403dd6:	f000 fa8d 	bl	4042f4 <_sbrk_r>
  403dda:	1c41      	adds	r1, r0, #1
  403ddc:	4602      	mov	r2, r0
  403dde:	f000 80fc 	beq.w	403fda <_malloc_r+0x42e>
  403de2:	4582      	cmp	sl, r0
  403de4:	f200 80f7 	bhi.w	403fd6 <_malloc_r+0x42a>
  403de8:	4b43      	ldr	r3, [pc, #268]	; (403ef8 <_malloc_r+0x34c>)
  403dea:	6819      	ldr	r1, [r3, #0]
  403dec:	4459      	add	r1, fp
  403dee:	6019      	str	r1, [r3, #0]
  403df0:	f000 814d 	beq.w	40408e <_malloc_r+0x4e2>
  403df4:	f8d9 0000 	ldr.w	r0, [r9]
  403df8:	3001      	adds	r0, #1
  403dfa:	bf1b      	ittet	ne
  403dfc:	eba2 0a0a 	subne.w	sl, r2, sl
  403e00:	4451      	addne	r1, sl
  403e02:	f8c9 2000 	streq.w	r2, [r9]
  403e06:	6019      	strne	r1, [r3, #0]
  403e08:	f012 0107 	ands.w	r1, r2, #7
  403e0c:	f000 8115 	beq.w	40403a <_malloc_r+0x48e>
  403e10:	f1c1 0008 	rsb	r0, r1, #8
  403e14:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403e18:	4402      	add	r2, r0
  403e1a:	3108      	adds	r1, #8
  403e1c:	eb02 090b 	add.w	r9, r2, fp
  403e20:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403e24:	eba1 0909 	sub.w	r9, r1, r9
  403e28:	4649      	mov	r1, r9
  403e2a:	4628      	mov	r0, r5
  403e2c:	9301      	str	r3, [sp, #4]
  403e2e:	9200      	str	r2, [sp, #0]
  403e30:	f000 fa60 	bl	4042f4 <_sbrk_r>
  403e34:	1c43      	adds	r3, r0, #1
  403e36:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403e3a:	f000 8143 	beq.w	4040c4 <_malloc_r+0x518>
  403e3e:	1a80      	subs	r0, r0, r2
  403e40:	4448      	add	r0, r9
  403e42:	f040 0001 	orr.w	r0, r0, #1
  403e46:	6819      	ldr	r1, [r3, #0]
  403e48:	60ba      	str	r2, [r7, #8]
  403e4a:	4449      	add	r1, r9
  403e4c:	42bc      	cmp	r4, r7
  403e4e:	6050      	str	r0, [r2, #4]
  403e50:	6019      	str	r1, [r3, #0]
  403e52:	d017      	beq.n	403e84 <_malloc_r+0x2d8>
  403e54:	f1b8 0f0f 	cmp.w	r8, #15
  403e58:	f240 80fb 	bls.w	404052 <_malloc_r+0x4a6>
  403e5c:	6860      	ldr	r0, [r4, #4]
  403e5e:	f1a8 020c 	sub.w	r2, r8, #12
  403e62:	f022 0207 	bic.w	r2, r2, #7
  403e66:	eb04 0e02 	add.w	lr, r4, r2
  403e6a:	f000 0001 	and.w	r0, r0, #1
  403e6e:	f04f 0c05 	mov.w	ip, #5
  403e72:	4310      	orrs	r0, r2
  403e74:	2a0f      	cmp	r2, #15
  403e76:	6060      	str	r0, [r4, #4]
  403e78:	f8ce c004 	str.w	ip, [lr, #4]
  403e7c:	f8ce c008 	str.w	ip, [lr, #8]
  403e80:	f200 8117 	bhi.w	4040b2 <_malloc_r+0x506>
  403e84:	4b1d      	ldr	r3, [pc, #116]	; (403efc <_malloc_r+0x350>)
  403e86:	68bc      	ldr	r4, [r7, #8]
  403e88:	681a      	ldr	r2, [r3, #0]
  403e8a:	4291      	cmp	r1, r2
  403e8c:	bf88      	it	hi
  403e8e:	6019      	strhi	r1, [r3, #0]
  403e90:	4b1b      	ldr	r3, [pc, #108]	; (403f00 <_malloc_r+0x354>)
  403e92:	681a      	ldr	r2, [r3, #0]
  403e94:	4291      	cmp	r1, r2
  403e96:	6862      	ldr	r2, [r4, #4]
  403e98:	bf88      	it	hi
  403e9a:	6019      	strhi	r1, [r3, #0]
  403e9c:	f022 0203 	bic.w	r2, r2, #3
  403ea0:	4296      	cmp	r6, r2
  403ea2:	eba2 0306 	sub.w	r3, r2, r6
  403ea6:	d801      	bhi.n	403eac <_malloc_r+0x300>
  403ea8:	2b0f      	cmp	r3, #15
  403eaa:	dc04      	bgt.n	403eb6 <_malloc_r+0x30a>
  403eac:	4628      	mov	r0, r5
  403eae:	f000 fa1b 	bl	4042e8 <__malloc_unlock>
  403eb2:	2400      	movs	r4, #0
  403eb4:	e740      	b.n	403d38 <_malloc_r+0x18c>
  403eb6:	19a2      	adds	r2, r4, r6
  403eb8:	f043 0301 	orr.w	r3, r3, #1
  403ebc:	f046 0601 	orr.w	r6, r6, #1
  403ec0:	6066      	str	r6, [r4, #4]
  403ec2:	4628      	mov	r0, r5
  403ec4:	60ba      	str	r2, [r7, #8]
  403ec6:	6053      	str	r3, [r2, #4]
  403ec8:	f000 fa0e 	bl	4042e8 <__malloc_unlock>
  403ecc:	3408      	adds	r4, #8
  403ece:	4620      	mov	r0, r4
  403ed0:	b003      	add	sp, #12
  403ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ed6:	2b14      	cmp	r3, #20
  403ed8:	d971      	bls.n	403fbe <_malloc_r+0x412>
  403eda:	2b54      	cmp	r3, #84	; 0x54
  403edc:	f200 80a3 	bhi.w	404026 <_malloc_r+0x47a>
  403ee0:	0b33      	lsrs	r3, r6, #12
  403ee2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403ee6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403eea:	00c3      	lsls	r3, r0, #3
  403eec:	e680      	b.n	403bf0 <_malloc_r+0x44>
  403eee:	bf00      	nop
  403ef0:	20400440 	.word	0x20400440
  403ef4:	20400bc8 	.word	0x20400bc8
  403ef8:	20400b98 	.word	0x20400b98
  403efc:	20400bc0 	.word	0x20400bc0
  403f00:	20400bc4 	.word	0x20400bc4
  403f04:	20400448 	.word	0x20400448
  403f08:	20400848 	.word	0x20400848
  403f0c:	0a5a      	lsrs	r2, r3, #9
  403f0e:	2a04      	cmp	r2, #4
  403f10:	d95b      	bls.n	403fca <_malloc_r+0x41e>
  403f12:	2a14      	cmp	r2, #20
  403f14:	f200 80ae 	bhi.w	404074 <_malloc_r+0x4c8>
  403f18:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403f1c:	00c9      	lsls	r1, r1, #3
  403f1e:	325b      	adds	r2, #91	; 0x5b
  403f20:	eb07 0c01 	add.w	ip, r7, r1
  403f24:	5879      	ldr	r1, [r7, r1]
  403f26:	f1ac 0c08 	sub.w	ip, ip, #8
  403f2a:	458c      	cmp	ip, r1
  403f2c:	f000 8088 	beq.w	404040 <_malloc_r+0x494>
  403f30:	684a      	ldr	r2, [r1, #4]
  403f32:	f022 0203 	bic.w	r2, r2, #3
  403f36:	4293      	cmp	r3, r2
  403f38:	d273      	bcs.n	404022 <_malloc_r+0x476>
  403f3a:	6889      	ldr	r1, [r1, #8]
  403f3c:	458c      	cmp	ip, r1
  403f3e:	d1f7      	bne.n	403f30 <_malloc_r+0x384>
  403f40:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403f44:	687b      	ldr	r3, [r7, #4]
  403f46:	60e2      	str	r2, [r4, #12]
  403f48:	f8c4 c008 	str.w	ip, [r4, #8]
  403f4c:	6094      	str	r4, [r2, #8]
  403f4e:	f8cc 400c 	str.w	r4, [ip, #12]
  403f52:	e68f      	b.n	403c74 <_malloc_r+0xc8>
  403f54:	19a1      	adds	r1, r4, r6
  403f56:	f046 0c01 	orr.w	ip, r6, #1
  403f5a:	f042 0601 	orr.w	r6, r2, #1
  403f5e:	f8c4 c004 	str.w	ip, [r4, #4]
  403f62:	4628      	mov	r0, r5
  403f64:	6179      	str	r1, [r7, #20]
  403f66:	6139      	str	r1, [r7, #16]
  403f68:	f8c1 e00c 	str.w	lr, [r1, #12]
  403f6c:	f8c1 e008 	str.w	lr, [r1, #8]
  403f70:	604e      	str	r6, [r1, #4]
  403f72:	50e2      	str	r2, [r4, r3]
  403f74:	f000 f9b8 	bl	4042e8 <__malloc_unlock>
  403f78:	3408      	adds	r4, #8
  403f7a:	e6dd      	b.n	403d38 <_malloc_r+0x18c>
  403f7c:	687b      	ldr	r3, [r7, #4]
  403f7e:	e679      	b.n	403c74 <_malloc_r+0xc8>
  403f80:	f108 0801 	add.w	r8, r8, #1
  403f84:	f018 0f03 	tst.w	r8, #3
  403f88:	f10c 0c08 	add.w	ip, ip, #8
  403f8c:	f47f ae85 	bne.w	403c9a <_malloc_r+0xee>
  403f90:	e02d      	b.n	403fee <_malloc_r+0x442>
  403f92:	68dc      	ldr	r4, [r3, #12]
  403f94:	42a3      	cmp	r3, r4
  403f96:	bf08      	it	eq
  403f98:	3002      	addeq	r0, #2
  403f9a:	f43f ae3e 	beq.w	403c1a <_malloc_r+0x6e>
  403f9e:	e6bb      	b.n	403d18 <_malloc_r+0x16c>
  403fa0:	4419      	add	r1, r3
  403fa2:	461c      	mov	r4, r3
  403fa4:	684a      	ldr	r2, [r1, #4]
  403fa6:	68db      	ldr	r3, [r3, #12]
  403fa8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403fac:	f042 0201 	orr.w	r2, r2, #1
  403fb0:	604a      	str	r2, [r1, #4]
  403fb2:	4628      	mov	r0, r5
  403fb4:	60f3      	str	r3, [r6, #12]
  403fb6:	609e      	str	r6, [r3, #8]
  403fb8:	f000 f996 	bl	4042e8 <__malloc_unlock>
  403fbc:	e6bc      	b.n	403d38 <_malloc_r+0x18c>
  403fbe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403fc2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403fc6:	00c3      	lsls	r3, r0, #3
  403fc8:	e612      	b.n	403bf0 <_malloc_r+0x44>
  403fca:	099a      	lsrs	r2, r3, #6
  403fcc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403fd0:	00c9      	lsls	r1, r1, #3
  403fd2:	3238      	adds	r2, #56	; 0x38
  403fd4:	e7a4      	b.n	403f20 <_malloc_r+0x374>
  403fd6:	42bc      	cmp	r4, r7
  403fd8:	d054      	beq.n	404084 <_malloc_r+0x4d8>
  403fda:	68bc      	ldr	r4, [r7, #8]
  403fdc:	6862      	ldr	r2, [r4, #4]
  403fde:	f022 0203 	bic.w	r2, r2, #3
  403fe2:	e75d      	b.n	403ea0 <_malloc_r+0x2f4>
  403fe4:	f859 3908 	ldr.w	r3, [r9], #-8
  403fe8:	4599      	cmp	r9, r3
  403fea:	f040 8086 	bne.w	4040fa <_malloc_r+0x54e>
  403fee:	f010 0f03 	tst.w	r0, #3
  403ff2:	f100 30ff 	add.w	r0, r0, #4294967295
  403ff6:	d1f5      	bne.n	403fe4 <_malloc_r+0x438>
  403ff8:	687b      	ldr	r3, [r7, #4]
  403ffa:	ea23 0304 	bic.w	r3, r3, r4
  403ffe:	607b      	str	r3, [r7, #4]
  404000:	0064      	lsls	r4, r4, #1
  404002:	429c      	cmp	r4, r3
  404004:	f63f aec7 	bhi.w	403d96 <_malloc_r+0x1ea>
  404008:	2c00      	cmp	r4, #0
  40400a:	f43f aec4 	beq.w	403d96 <_malloc_r+0x1ea>
  40400e:	421c      	tst	r4, r3
  404010:	4640      	mov	r0, r8
  404012:	f47f ae3e 	bne.w	403c92 <_malloc_r+0xe6>
  404016:	0064      	lsls	r4, r4, #1
  404018:	421c      	tst	r4, r3
  40401a:	f100 0004 	add.w	r0, r0, #4
  40401e:	d0fa      	beq.n	404016 <_malloc_r+0x46a>
  404020:	e637      	b.n	403c92 <_malloc_r+0xe6>
  404022:	468c      	mov	ip, r1
  404024:	e78c      	b.n	403f40 <_malloc_r+0x394>
  404026:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40402a:	d815      	bhi.n	404058 <_malloc_r+0x4ac>
  40402c:	0bf3      	lsrs	r3, r6, #15
  40402e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404032:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404036:	00c3      	lsls	r3, r0, #3
  404038:	e5da      	b.n	403bf0 <_malloc_r+0x44>
  40403a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40403e:	e6ed      	b.n	403e1c <_malloc_r+0x270>
  404040:	687b      	ldr	r3, [r7, #4]
  404042:	1092      	asrs	r2, r2, #2
  404044:	2101      	movs	r1, #1
  404046:	fa01 f202 	lsl.w	r2, r1, r2
  40404a:	4313      	orrs	r3, r2
  40404c:	607b      	str	r3, [r7, #4]
  40404e:	4662      	mov	r2, ip
  404050:	e779      	b.n	403f46 <_malloc_r+0x39a>
  404052:	2301      	movs	r3, #1
  404054:	6053      	str	r3, [r2, #4]
  404056:	e729      	b.n	403eac <_malloc_r+0x300>
  404058:	f240 5254 	movw	r2, #1364	; 0x554
  40405c:	4293      	cmp	r3, r2
  40405e:	d822      	bhi.n	4040a6 <_malloc_r+0x4fa>
  404060:	0cb3      	lsrs	r3, r6, #18
  404062:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404066:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40406a:	00c3      	lsls	r3, r0, #3
  40406c:	e5c0      	b.n	403bf0 <_malloc_r+0x44>
  40406e:	f103 0b10 	add.w	fp, r3, #16
  404072:	e6ae      	b.n	403dd2 <_malloc_r+0x226>
  404074:	2a54      	cmp	r2, #84	; 0x54
  404076:	d829      	bhi.n	4040cc <_malloc_r+0x520>
  404078:	0b1a      	lsrs	r2, r3, #12
  40407a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40407e:	00c9      	lsls	r1, r1, #3
  404080:	326e      	adds	r2, #110	; 0x6e
  404082:	e74d      	b.n	403f20 <_malloc_r+0x374>
  404084:	4b20      	ldr	r3, [pc, #128]	; (404108 <_malloc_r+0x55c>)
  404086:	6819      	ldr	r1, [r3, #0]
  404088:	4459      	add	r1, fp
  40408a:	6019      	str	r1, [r3, #0]
  40408c:	e6b2      	b.n	403df4 <_malloc_r+0x248>
  40408e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404092:	2800      	cmp	r0, #0
  404094:	f47f aeae 	bne.w	403df4 <_malloc_r+0x248>
  404098:	eb08 030b 	add.w	r3, r8, fp
  40409c:	68ba      	ldr	r2, [r7, #8]
  40409e:	f043 0301 	orr.w	r3, r3, #1
  4040a2:	6053      	str	r3, [r2, #4]
  4040a4:	e6ee      	b.n	403e84 <_malloc_r+0x2d8>
  4040a6:	207f      	movs	r0, #127	; 0x7f
  4040a8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4040ac:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4040b0:	e59e      	b.n	403bf0 <_malloc_r+0x44>
  4040b2:	f104 0108 	add.w	r1, r4, #8
  4040b6:	4628      	mov	r0, r5
  4040b8:	9300      	str	r3, [sp, #0]
  4040ba:	f001 fbcb 	bl	405854 <_free_r>
  4040be:	9b00      	ldr	r3, [sp, #0]
  4040c0:	6819      	ldr	r1, [r3, #0]
  4040c2:	e6df      	b.n	403e84 <_malloc_r+0x2d8>
  4040c4:	2001      	movs	r0, #1
  4040c6:	f04f 0900 	mov.w	r9, #0
  4040ca:	e6bc      	b.n	403e46 <_malloc_r+0x29a>
  4040cc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4040d0:	d805      	bhi.n	4040de <_malloc_r+0x532>
  4040d2:	0bda      	lsrs	r2, r3, #15
  4040d4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4040d8:	00c9      	lsls	r1, r1, #3
  4040da:	3277      	adds	r2, #119	; 0x77
  4040dc:	e720      	b.n	403f20 <_malloc_r+0x374>
  4040de:	f240 5154 	movw	r1, #1364	; 0x554
  4040e2:	428a      	cmp	r2, r1
  4040e4:	d805      	bhi.n	4040f2 <_malloc_r+0x546>
  4040e6:	0c9a      	lsrs	r2, r3, #18
  4040e8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4040ec:	00c9      	lsls	r1, r1, #3
  4040ee:	327c      	adds	r2, #124	; 0x7c
  4040f0:	e716      	b.n	403f20 <_malloc_r+0x374>
  4040f2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4040f6:	227e      	movs	r2, #126	; 0x7e
  4040f8:	e712      	b.n	403f20 <_malloc_r+0x374>
  4040fa:	687b      	ldr	r3, [r7, #4]
  4040fc:	e780      	b.n	404000 <_malloc_r+0x454>
  4040fe:	08f0      	lsrs	r0, r6, #3
  404100:	f106 0308 	add.w	r3, r6, #8
  404104:	e600      	b.n	403d08 <_malloc_r+0x15c>
  404106:	bf00      	nop
  404108:	20400b98 	.word	0x20400b98

0040410c <memcpy>:
  40410c:	4684      	mov	ip, r0
  40410e:	ea41 0300 	orr.w	r3, r1, r0
  404112:	f013 0303 	ands.w	r3, r3, #3
  404116:	d16d      	bne.n	4041f4 <memcpy+0xe8>
  404118:	3a40      	subs	r2, #64	; 0x40
  40411a:	d341      	bcc.n	4041a0 <memcpy+0x94>
  40411c:	f851 3b04 	ldr.w	r3, [r1], #4
  404120:	f840 3b04 	str.w	r3, [r0], #4
  404124:	f851 3b04 	ldr.w	r3, [r1], #4
  404128:	f840 3b04 	str.w	r3, [r0], #4
  40412c:	f851 3b04 	ldr.w	r3, [r1], #4
  404130:	f840 3b04 	str.w	r3, [r0], #4
  404134:	f851 3b04 	ldr.w	r3, [r1], #4
  404138:	f840 3b04 	str.w	r3, [r0], #4
  40413c:	f851 3b04 	ldr.w	r3, [r1], #4
  404140:	f840 3b04 	str.w	r3, [r0], #4
  404144:	f851 3b04 	ldr.w	r3, [r1], #4
  404148:	f840 3b04 	str.w	r3, [r0], #4
  40414c:	f851 3b04 	ldr.w	r3, [r1], #4
  404150:	f840 3b04 	str.w	r3, [r0], #4
  404154:	f851 3b04 	ldr.w	r3, [r1], #4
  404158:	f840 3b04 	str.w	r3, [r0], #4
  40415c:	f851 3b04 	ldr.w	r3, [r1], #4
  404160:	f840 3b04 	str.w	r3, [r0], #4
  404164:	f851 3b04 	ldr.w	r3, [r1], #4
  404168:	f840 3b04 	str.w	r3, [r0], #4
  40416c:	f851 3b04 	ldr.w	r3, [r1], #4
  404170:	f840 3b04 	str.w	r3, [r0], #4
  404174:	f851 3b04 	ldr.w	r3, [r1], #4
  404178:	f840 3b04 	str.w	r3, [r0], #4
  40417c:	f851 3b04 	ldr.w	r3, [r1], #4
  404180:	f840 3b04 	str.w	r3, [r0], #4
  404184:	f851 3b04 	ldr.w	r3, [r1], #4
  404188:	f840 3b04 	str.w	r3, [r0], #4
  40418c:	f851 3b04 	ldr.w	r3, [r1], #4
  404190:	f840 3b04 	str.w	r3, [r0], #4
  404194:	f851 3b04 	ldr.w	r3, [r1], #4
  404198:	f840 3b04 	str.w	r3, [r0], #4
  40419c:	3a40      	subs	r2, #64	; 0x40
  40419e:	d2bd      	bcs.n	40411c <memcpy+0x10>
  4041a0:	3230      	adds	r2, #48	; 0x30
  4041a2:	d311      	bcc.n	4041c8 <memcpy+0xbc>
  4041a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041a8:	f840 3b04 	str.w	r3, [r0], #4
  4041ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4041b0:	f840 3b04 	str.w	r3, [r0], #4
  4041b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4041b8:	f840 3b04 	str.w	r3, [r0], #4
  4041bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4041c0:	f840 3b04 	str.w	r3, [r0], #4
  4041c4:	3a10      	subs	r2, #16
  4041c6:	d2ed      	bcs.n	4041a4 <memcpy+0x98>
  4041c8:	320c      	adds	r2, #12
  4041ca:	d305      	bcc.n	4041d8 <memcpy+0xcc>
  4041cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4041d0:	f840 3b04 	str.w	r3, [r0], #4
  4041d4:	3a04      	subs	r2, #4
  4041d6:	d2f9      	bcs.n	4041cc <memcpy+0xc0>
  4041d8:	3204      	adds	r2, #4
  4041da:	d008      	beq.n	4041ee <memcpy+0xe2>
  4041dc:	07d2      	lsls	r2, r2, #31
  4041de:	bf1c      	itt	ne
  4041e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4041e4:	f800 3b01 	strbne.w	r3, [r0], #1
  4041e8:	d301      	bcc.n	4041ee <memcpy+0xe2>
  4041ea:	880b      	ldrh	r3, [r1, #0]
  4041ec:	8003      	strh	r3, [r0, #0]
  4041ee:	4660      	mov	r0, ip
  4041f0:	4770      	bx	lr
  4041f2:	bf00      	nop
  4041f4:	2a08      	cmp	r2, #8
  4041f6:	d313      	bcc.n	404220 <memcpy+0x114>
  4041f8:	078b      	lsls	r3, r1, #30
  4041fa:	d08d      	beq.n	404118 <memcpy+0xc>
  4041fc:	f010 0303 	ands.w	r3, r0, #3
  404200:	d08a      	beq.n	404118 <memcpy+0xc>
  404202:	f1c3 0304 	rsb	r3, r3, #4
  404206:	1ad2      	subs	r2, r2, r3
  404208:	07db      	lsls	r3, r3, #31
  40420a:	bf1c      	itt	ne
  40420c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404210:	f800 3b01 	strbne.w	r3, [r0], #1
  404214:	d380      	bcc.n	404118 <memcpy+0xc>
  404216:	f831 3b02 	ldrh.w	r3, [r1], #2
  40421a:	f820 3b02 	strh.w	r3, [r0], #2
  40421e:	e77b      	b.n	404118 <memcpy+0xc>
  404220:	3a04      	subs	r2, #4
  404222:	d3d9      	bcc.n	4041d8 <memcpy+0xcc>
  404224:	3a01      	subs	r2, #1
  404226:	f811 3b01 	ldrb.w	r3, [r1], #1
  40422a:	f800 3b01 	strb.w	r3, [r0], #1
  40422e:	d2f9      	bcs.n	404224 <memcpy+0x118>
  404230:	780b      	ldrb	r3, [r1, #0]
  404232:	7003      	strb	r3, [r0, #0]
  404234:	784b      	ldrb	r3, [r1, #1]
  404236:	7043      	strb	r3, [r0, #1]
  404238:	788b      	ldrb	r3, [r1, #2]
  40423a:	7083      	strb	r3, [r0, #2]
  40423c:	4660      	mov	r0, ip
  40423e:	4770      	bx	lr

00404240 <memset>:
  404240:	b470      	push	{r4, r5, r6}
  404242:	0786      	lsls	r6, r0, #30
  404244:	d046      	beq.n	4042d4 <memset+0x94>
  404246:	1e54      	subs	r4, r2, #1
  404248:	2a00      	cmp	r2, #0
  40424a:	d041      	beq.n	4042d0 <memset+0x90>
  40424c:	b2ca      	uxtb	r2, r1
  40424e:	4603      	mov	r3, r0
  404250:	e002      	b.n	404258 <memset+0x18>
  404252:	f114 34ff 	adds.w	r4, r4, #4294967295
  404256:	d33b      	bcc.n	4042d0 <memset+0x90>
  404258:	f803 2b01 	strb.w	r2, [r3], #1
  40425c:	079d      	lsls	r5, r3, #30
  40425e:	d1f8      	bne.n	404252 <memset+0x12>
  404260:	2c03      	cmp	r4, #3
  404262:	d92e      	bls.n	4042c2 <memset+0x82>
  404264:	b2cd      	uxtb	r5, r1
  404266:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40426a:	2c0f      	cmp	r4, #15
  40426c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404270:	d919      	bls.n	4042a6 <memset+0x66>
  404272:	f103 0210 	add.w	r2, r3, #16
  404276:	4626      	mov	r6, r4
  404278:	3e10      	subs	r6, #16
  40427a:	2e0f      	cmp	r6, #15
  40427c:	f842 5c10 	str.w	r5, [r2, #-16]
  404280:	f842 5c0c 	str.w	r5, [r2, #-12]
  404284:	f842 5c08 	str.w	r5, [r2, #-8]
  404288:	f842 5c04 	str.w	r5, [r2, #-4]
  40428c:	f102 0210 	add.w	r2, r2, #16
  404290:	d8f2      	bhi.n	404278 <memset+0x38>
  404292:	f1a4 0210 	sub.w	r2, r4, #16
  404296:	f022 020f 	bic.w	r2, r2, #15
  40429a:	f004 040f 	and.w	r4, r4, #15
  40429e:	3210      	adds	r2, #16
  4042a0:	2c03      	cmp	r4, #3
  4042a2:	4413      	add	r3, r2
  4042a4:	d90d      	bls.n	4042c2 <memset+0x82>
  4042a6:	461e      	mov	r6, r3
  4042a8:	4622      	mov	r2, r4
  4042aa:	3a04      	subs	r2, #4
  4042ac:	2a03      	cmp	r2, #3
  4042ae:	f846 5b04 	str.w	r5, [r6], #4
  4042b2:	d8fa      	bhi.n	4042aa <memset+0x6a>
  4042b4:	1f22      	subs	r2, r4, #4
  4042b6:	f022 0203 	bic.w	r2, r2, #3
  4042ba:	3204      	adds	r2, #4
  4042bc:	4413      	add	r3, r2
  4042be:	f004 0403 	and.w	r4, r4, #3
  4042c2:	b12c      	cbz	r4, 4042d0 <memset+0x90>
  4042c4:	b2c9      	uxtb	r1, r1
  4042c6:	441c      	add	r4, r3
  4042c8:	f803 1b01 	strb.w	r1, [r3], #1
  4042cc:	429c      	cmp	r4, r3
  4042ce:	d1fb      	bne.n	4042c8 <memset+0x88>
  4042d0:	bc70      	pop	{r4, r5, r6}
  4042d2:	4770      	bx	lr
  4042d4:	4614      	mov	r4, r2
  4042d6:	4603      	mov	r3, r0
  4042d8:	e7c2      	b.n	404260 <memset+0x20>
  4042da:	bf00      	nop

004042dc <__malloc_lock>:
  4042dc:	4801      	ldr	r0, [pc, #4]	; (4042e4 <__malloc_lock+0x8>)
  4042de:	f001 bd53 	b.w	405d88 <__retarget_lock_acquire_recursive>
  4042e2:	bf00      	nop
  4042e4:	20400c30 	.word	0x20400c30

004042e8 <__malloc_unlock>:
  4042e8:	4801      	ldr	r0, [pc, #4]	; (4042f0 <__malloc_unlock+0x8>)
  4042ea:	f001 bd4f 	b.w	405d8c <__retarget_lock_release_recursive>
  4042ee:	bf00      	nop
  4042f0:	20400c30 	.word	0x20400c30

004042f4 <_sbrk_r>:
  4042f4:	b538      	push	{r3, r4, r5, lr}
  4042f6:	4c07      	ldr	r4, [pc, #28]	; (404314 <_sbrk_r+0x20>)
  4042f8:	2300      	movs	r3, #0
  4042fa:	4605      	mov	r5, r0
  4042fc:	4608      	mov	r0, r1
  4042fe:	6023      	str	r3, [r4, #0]
  404300:	f7fc fcae 	bl	400c60 <_sbrk>
  404304:	1c43      	adds	r3, r0, #1
  404306:	d000      	beq.n	40430a <_sbrk_r+0x16>
  404308:	bd38      	pop	{r3, r4, r5, pc}
  40430a:	6823      	ldr	r3, [r4, #0]
  40430c:	2b00      	cmp	r3, #0
  40430e:	d0fb      	beq.n	404308 <_sbrk_r+0x14>
  404310:	602b      	str	r3, [r5, #0]
  404312:	bd38      	pop	{r3, r4, r5, pc}
  404314:	20400c44 	.word	0x20400c44

00404318 <setbuf>:
  404318:	2900      	cmp	r1, #0
  40431a:	bf0c      	ite	eq
  40431c:	2202      	moveq	r2, #2
  40431e:	2200      	movne	r2, #0
  404320:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404324:	f000 b800 	b.w	404328 <setvbuf>

00404328 <setvbuf>:
  404328:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40432c:	4c61      	ldr	r4, [pc, #388]	; (4044b4 <setvbuf+0x18c>)
  40432e:	6825      	ldr	r5, [r4, #0]
  404330:	b083      	sub	sp, #12
  404332:	4604      	mov	r4, r0
  404334:	460f      	mov	r7, r1
  404336:	4690      	mov	r8, r2
  404338:	461e      	mov	r6, r3
  40433a:	b115      	cbz	r5, 404342 <setvbuf+0x1a>
  40433c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40433e:	2b00      	cmp	r3, #0
  404340:	d064      	beq.n	40440c <setvbuf+0xe4>
  404342:	f1b8 0f02 	cmp.w	r8, #2
  404346:	d006      	beq.n	404356 <setvbuf+0x2e>
  404348:	f1b8 0f01 	cmp.w	r8, #1
  40434c:	f200 809f 	bhi.w	40448e <setvbuf+0x166>
  404350:	2e00      	cmp	r6, #0
  404352:	f2c0 809c 	blt.w	40448e <setvbuf+0x166>
  404356:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404358:	07d8      	lsls	r0, r3, #31
  40435a:	d534      	bpl.n	4043c6 <setvbuf+0x9e>
  40435c:	4621      	mov	r1, r4
  40435e:	4628      	mov	r0, r5
  404360:	f001 f8fa 	bl	405558 <_fflush_r>
  404364:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404366:	b141      	cbz	r1, 40437a <setvbuf+0x52>
  404368:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40436c:	4299      	cmp	r1, r3
  40436e:	d002      	beq.n	404376 <setvbuf+0x4e>
  404370:	4628      	mov	r0, r5
  404372:	f001 fa6f 	bl	405854 <_free_r>
  404376:	2300      	movs	r3, #0
  404378:	6323      	str	r3, [r4, #48]	; 0x30
  40437a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40437e:	2200      	movs	r2, #0
  404380:	61a2      	str	r2, [r4, #24]
  404382:	6062      	str	r2, [r4, #4]
  404384:	061a      	lsls	r2, r3, #24
  404386:	d43a      	bmi.n	4043fe <setvbuf+0xd6>
  404388:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40438c:	f023 0303 	bic.w	r3, r3, #3
  404390:	f1b8 0f02 	cmp.w	r8, #2
  404394:	81a3      	strh	r3, [r4, #12]
  404396:	d01d      	beq.n	4043d4 <setvbuf+0xac>
  404398:	ab01      	add	r3, sp, #4
  40439a:	466a      	mov	r2, sp
  40439c:	4621      	mov	r1, r4
  40439e:	4628      	mov	r0, r5
  4043a0:	f001 fcf6 	bl	405d90 <__swhatbuf_r>
  4043a4:	89a3      	ldrh	r3, [r4, #12]
  4043a6:	4318      	orrs	r0, r3
  4043a8:	81a0      	strh	r0, [r4, #12]
  4043aa:	2e00      	cmp	r6, #0
  4043ac:	d132      	bne.n	404414 <setvbuf+0xec>
  4043ae:	9e00      	ldr	r6, [sp, #0]
  4043b0:	4630      	mov	r0, r6
  4043b2:	f7ff fbeb 	bl	403b8c <malloc>
  4043b6:	4607      	mov	r7, r0
  4043b8:	2800      	cmp	r0, #0
  4043ba:	d06b      	beq.n	404494 <setvbuf+0x16c>
  4043bc:	89a3      	ldrh	r3, [r4, #12]
  4043be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4043c2:	81a3      	strh	r3, [r4, #12]
  4043c4:	e028      	b.n	404418 <setvbuf+0xf0>
  4043c6:	89a3      	ldrh	r3, [r4, #12]
  4043c8:	0599      	lsls	r1, r3, #22
  4043ca:	d4c7      	bmi.n	40435c <setvbuf+0x34>
  4043cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4043ce:	f001 fcdb 	bl	405d88 <__retarget_lock_acquire_recursive>
  4043d2:	e7c3      	b.n	40435c <setvbuf+0x34>
  4043d4:	2500      	movs	r5, #0
  4043d6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4043d8:	2600      	movs	r6, #0
  4043da:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4043de:	f043 0302 	orr.w	r3, r3, #2
  4043e2:	2001      	movs	r0, #1
  4043e4:	60a6      	str	r6, [r4, #8]
  4043e6:	07ce      	lsls	r6, r1, #31
  4043e8:	81a3      	strh	r3, [r4, #12]
  4043ea:	6022      	str	r2, [r4, #0]
  4043ec:	6122      	str	r2, [r4, #16]
  4043ee:	6160      	str	r0, [r4, #20]
  4043f0:	d401      	bmi.n	4043f6 <setvbuf+0xce>
  4043f2:	0598      	lsls	r0, r3, #22
  4043f4:	d53e      	bpl.n	404474 <setvbuf+0x14c>
  4043f6:	4628      	mov	r0, r5
  4043f8:	b003      	add	sp, #12
  4043fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4043fe:	6921      	ldr	r1, [r4, #16]
  404400:	4628      	mov	r0, r5
  404402:	f001 fa27 	bl	405854 <_free_r>
  404406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40440a:	e7bd      	b.n	404388 <setvbuf+0x60>
  40440c:	4628      	mov	r0, r5
  40440e:	f001 f8fb 	bl	405608 <__sinit>
  404412:	e796      	b.n	404342 <setvbuf+0x1a>
  404414:	2f00      	cmp	r7, #0
  404416:	d0cb      	beq.n	4043b0 <setvbuf+0x88>
  404418:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40441a:	2b00      	cmp	r3, #0
  40441c:	d033      	beq.n	404486 <setvbuf+0x15e>
  40441e:	9b00      	ldr	r3, [sp, #0]
  404420:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404424:	6027      	str	r7, [r4, #0]
  404426:	429e      	cmp	r6, r3
  404428:	bf1c      	itt	ne
  40442a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40442e:	81a2      	strhne	r2, [r4, #12]
  404430:	f1b8 0f01 	cmp.w	r8, #1
  404434:	bf04      	itt	eq
  404436:	f042 0201 	orreq.w	r2, r2, #1
  40443a:	81a2      	strheq	r2, [r4, #12]
  40443c:	b292      	uxth	r2, r2
  40443e:	f012 0308 	ands.w	r3, r2, #8
  404442:	6127      	str	r7, [r4, #16]
  404444:	6166      	str	r6, [r4, #20]
  404446:	d00e      	beq.n	404466 <setvbuf+0x13e>
  404448:	07d1      	lsls	r1, r2, #31
  40444a:	d51a      	bpl.n	404482 <setvbuf+0x15a>
  40444c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40444e:	4276      	negs	r6, r6
  404450:	2300      	movs	r3, #0
  404452:	f015 0501 	ands.w	r5, r5, #1
  404456:	61a6      	str	r6, [r4, #24]
  404458:	60a3      	str	r3, [r4, #8]
  40445a:	d009      	beq.n	404470 <setvbuf+0x148>
  40445c:	2500      	movs	r5, #0
  40445e:	4628      	mov	r0, r5
  404460:	b003      	add	sp, #12
  404462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404466:	60a3      	str	r3, [r4, #8]
  404468:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40446a:	f015 0501 	ands.w	r5, r5, #1
  40446e:	d1f5      	bne.n	40445c <setvbuf+0x134>
  404470:	0593      	lsls	r3, r2, #22
  404472:	d4c0      	bmi.n	4043f6 <setvbuf+0xce>
  404474:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404476:	f001 fc89 	bl	405d8c <__retarget_lock_release_recursive>
  40447a:	4628      	mov	r0, r5
  40447c:	b003      	add	sp, #12
  40447e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404482:	60a6      	str	r6, [r4, #8]
  404484:	e7f0      	b.n	404468 <setvbuf+0x140>
  404486:	4628      	mov	r0, r5
  404488:	f001 f8be 	bl	405608 <__sinit>
  40448c:	e7c7      	b.n	40441e <setvbuf+0xf6>
  40448e:	f04f 35ff 	mov.w	r5, #4294967295
  404492:	e7b0      	b.n	4043f6 <setvbuf+0xce>
  404494:	f8dd 9000 	ldr.w	r9, [sp]
  404498:	45b1      	cmp	r9, r6
  40449a:	d004      	beq.n	4044a6 <setvbuf+0x17e>
  40449c:	4648      	mov	r0, r9
  40449e:	f7ff fb75 	bl	403b8c <malloc>
  4044a2:	4607      	mov	r7, r0
  4044a4:	b920      	cbnz	r0, 4044b0 <setvbuf+0x188>
  4044a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4044aa:	f04f 35ff 	mov.w	r5, #4294967295
  4044ae:	e792      	b.n	4043d6 <setvbuf+0xae>
  4044b0:	464e      	mov	r6, r9
  4044b2:	e783      	b.n	4043bc <setvbuf+0x94>
  4044b4:	20400014 	.word	0x20400014
	...

004044c0 <strlen>:
  4044c0:	f890 f000 	pld	[r0]
  4044c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4044c8:	f020 0107 	bic.w	r1, r0, #7
  4044cc:	f06f 0c00 	mvn.w	ip, #0
  4044d0:	f010 0407 	ands.w	r4, r0, #7
  4044d4:	f891 f020 	pld	[r1, #32]
  4044d8:	f040 8049 	bne.w	40456e <strlen+0xae>
  4044dc:	f04f 0400 	mov.w	r4, #0
  4044e0:	f06f 0007 	mvn.w	r0, #7
  4044e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4044e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4044ec:	f100 0008 	add.w	r0, r0, #8
  4044f0:	fa82 f24c 	uadd8	r2, r2, ip
  4044f4:	faa4 f28c 	sel	r2, r4, ip
  4044f8:	fa83 f34c 	uadd8	r3, r3, ip
  4044fc:	faa2 f38c 	sel	r3, r2, ip
  404500:	bb4b      	cbnz	r3, 404556 <strlen+0x96>
  404502:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404506:	fa82 f24c 	uadd8	r2, r2, ip
  40450a:	f100 0008 	add.w	r0, r0, #8
  40450e:	faa4 f28c 	sel	r2, r4, ip
  404512:	fa83 f34c 	uadd8	r3, r3, ip
  404516:	faa2 f38c 	sel	r3, r2, ip
  40451a:	b9e3      	cbnz	r3, 404556 <strlen+0x96>
  40451c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404520:	fa82 f24c 	uadd8	r2, r2, ip
  404524:	f100 0008 	add.w	r0, r0, #8
  404528:	faa4 f28c 	sel	r2, r4, ip
  40452c:	fa83 f34c 	uadd8	r3, r3, ip
  404530:	faa2 f38c 	sel	r3, r2, ip
  404534:	b97b      	cbnz	r3, 404556 <strlen+0x96>
  404536:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40453a:	f101 0120 	add.w	r1, r1, #32
  40453e:	fa82 f24c 	uadd8	r2, r2, ip
  404542:	f100 0008 	add.w	r0, r0, #8
  404546:	faa4 f28c 	sel	r2, r4, ip
  40454a:	fa83 f34c 	uadd8	r3, r3, ip
  40454e:	faa2 f38c 	sel	r3, r2, ip
  404552:	2b00      	cmp	r3, #0
  404554:	d0c6      	beq.n	4044e4 <strlen+0x24>
  404556:	2a00      	cmp	r2, #0
  404558:	bf04      	itt	eq
  40455a:	3004      	addeq	r0, #4
  40455c:	461a      	moveq	r2, r3
  40455e:	ba12      	rev	r2, r2
  404560:	fab2 f282 	clz	r2, r2
  404564:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404568:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40456c:	4770      	bx	lr
  40456e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404572:	f004 0503 	and.w	r5, r4, #3
  404576:	f1c4 0000 	rsb	r0, r4, #0
  40457a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40457e:	f014 0f04 	tst.w	r4, #4
  404582:	f891 f040 	pld	[r1, #64]	; 0x40
  404586:	fa0c f505 	lsl.w	r5, ip, r5
  40458a:	ea62 0205 	orn	r2, r2, r5
  40458e:	bf1c      	itt	ne
  404590:	ea63 0305 	ornne	r3, r3, r5
  404594:	4662      	movne	r2, ip
  404596:	f04f 0400 	mov.w	r4, #0
  40459a:	e7a9      	b.n	4044f0 <strlen+0x30>

0040459c <__sprint_r.part.0>:
  40459c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4045a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4045a2:	049c      	lsls	r4, r3, #18
  4045a4:	4693      	mov	fp, r2
  4045a6:	d52f      	bpl.n	404608 <__sprint_r.part.0+0x6c>
  4045a8:	6893      	ldr	r3, [r2, #8]
  4045aa:	6812      	ldr	r2, [r2, #0]
  4045ac:	b353      	cbz	r3, 404604 <__sprint_r.part.0+0x68>
  4045ae:	460e      	mov	r6, r1
  4045b0:	4607      	mov	r7, r0
  4045b2:	f102 0908 	add.w	r9, r2, #8
  4045b6:	e919 0420 	ldmdb	r9, {r5, sl}
  4045ba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4045be:	d017      	beq.n	4045f0 <__sprint_r.part.0+0x54>
  4045c0:	3d04      	subs	r5, #4
  4045c2:	2400      	movs	r4, #0
  4045c4:	e001      	b.n	4045ca <__sprint_r.part.0+0x2e>
  4045c6:	45a0      	cmp	r8, r4
  4045c8:	d010      	beq.n	4045ec <__sprint_r.part.0+0x50>
  4045ca:	4632      	mov	r2, r6
  4045cc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4045d0:	4638      	mov	r0, r7
  4045d2:	f001 f8bb 	bl	40574c <_fputwc_r>
  4045d6:	1c43      	adds	r3, r0, #1
  4045d8:	f104 0401 	add.w	r4, r4, #1
  4045dc:	d1f3      	bne.n	4045c6 <__sprint_r.part.0+0x2a>
  4045de:	2300      	movs	r3, #0
  4045e0:	f8cb 3008 	str.w	r3, [fp, #8]
  4045e4:	f8cb 3004 	str.w	r3, [fp, #4]
  4045e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4045f0:	f02a 0a03 	bic.w	sl, sl, #3
  4045f4:	eba3 030a 	sub.w	r3, r3, sl
  4045f8:	f8cb 3008 	str.w	r3, [fp, #8]
  4045fc:	f109 0908 	add.w	r9, r9, #8
  404600:	2b00      	cmp	r3, #0
  404602:	d1d8      	bne.n	4045b6 <__sprint_r.part.0+0x1a>
  404604:	2000      	movs	r0, #0
  404606:	e7ea      	b.n	4045de <__sprint_r.part.0+0x42>
  404608:	f001 fa0a 	bl	405a20 <__sfvwrite_r>
  40460c:	2300      	movs	r3, #0
  40460e:	f8cb 3008 	str.w	r3, [fp, #8]
  404612:	f8cb 3004 	str.w	r3, [fp, #4]
  404616:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40461a:	bf00      	nop

0040461c <_vfiprintf_r>:
  40461c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404620:	b0ad      	sub	sp, #180	; 0xb4
  404622:	461d      	mov	r5, r3
  404624:	468b      	mov	fp, r1
  404626:	4690      	mov	r8, r2
  404628:	9307      	str	r3, [sp, #28]
  40462a:	9006      	str	r0, [sp, #24]
  40462c:	b118      	cbz	r0, 404636 <_vfiprintf_r+0x1a>
  40462e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404630:	2b00      	cmp	r3, #0
  404632:	f000 80f3 	beq.w	40481c <_vfiprintf_r+0x200>
  404636:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40463a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40463e:	07df      	lsls	r7, r3, #31
  404640:	b281      	uxth	r1, r0
  404642:	d402      	bmi.n	40464a <_vfiprintf_r+0x2e>
  404644:	058e      	lsls	r6, r1, #22
  404646:	f140 80fc 	bpl.w	404842 <_vfiprintf_r+0x226>
  40464a:	048c      	lsls	r4, r1, #18
  40464c:	d40a      	bmi.n	404664 <_vfiprintf_r+0x48>
  40464e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404652:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404656:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40465a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40465e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404662:	b289      	uxth	r1, r1
  404664:	0708      	lsls	r0, r1, #28
  404666:	f140 80b3 	bpl.w	4047d0 <_vfiprintf_r+0x1b4>
  40466a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40466e:	2b00      	cmp	r3, #0
  404670:	f000 80ae 	beq.w	4047d0 <_vfiprintf_r+0x1b4>
  404674:	f001 031a 	and.w	r3, r1, #26
  404678:	2b0a      	cmp	r3, #10
  40467a:	f000 80b5 	beq.w	4047e8 <_vfiprintf_r+0x1cc>
  40467e:	2300      	movs	r3, #0
  404680:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404684:	930b      	str	r3, [sp, #44]	; 0x2c
  404686:	9311      	str	r3, [sp, #68]	; 0x44
  404688:	9310      	str	r3, [sp, #64]	; 0x40
  40468a:	9303      	str	r3, [sp, #12]
  40468c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404690:	46ca      	mov	sl, r9
  404692:	f8cd b010 	str.w	fp, [sp, #16]
  404696:	f898 3000 	ldrb.w	r3, [r8]
  40469a:	4644      	mov	r4, r8
  40469c:	b1fb      	cbz	r3, 4046de <_vfiprintf_r+0xc2>
  40469e:	2b25      	cmp	r3, #37	; 0x25
  4046a0:	d102      	bne.n	4046a8 <_vfiprintf_r+0x8c>
  4046a2:	e01c      	b.n	4046de <_vfiprintf_r+0xc2>
  4046a4:	2b25      	cmp	r3, #37	; 0x25
  4046a6:	d003      	beq.n	4046b0 <_vfiprintf_r+0x94>
  4046a8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4046ac:	2b00      	cmp	r3, #0
  4046ae:	d1f9      	bne.n	4046a4 <_vfiprintf_r+0x88>
  4046b0:	eba4 0508 	sub.w	r5, r4, r8
  4046b4:	b19d      	cbz	r5, 4046de <_vfiprintf_r+0xc2>
  4046b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4046b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046ba:	f8ca 8000 	str.w	r8, [sl]
  4046be:	3301      	adds	r3, #1
  4046c0:	442a      	add	r2, r5
  4046c2:	2b07      	cmp	r3, #7
  4046c4:	f8ca 5004 	str.w	r5, [sl, #4]
  4046c8:	9211      	str	r2, [sp, #68]	; 0x44
  4046ca:	9310      	str	r3, [sp, #64]	; 0x40
  4046cc:	dd7a      	ble.n	4047c4 <_vfiprintf_r+0x1a8>
  4046ce:	2a00      	cmp	r2, #0
  4046d0:	f040 84b0 	bne.w	405034 <_vfiprintf_r+0xa18>
  4046d4:	9b03      	ldr	r3, [sp, #12]
  4046d6:	9210      	str	r2, [sp, #64]	; 0x40
  4046d8:	442b      	add	r3, r5
  4046da:	46ca      	mov	sl, r9
  4046dc:	9303      	str	r3, [sp, #12]
  4046de:	7823      	ldrb	r3, [r4, #0]
  4046e0:	2b00      	cmp	r3, #0
  4046e2:	f000 83e0 	beq.w	404ea6 <_vfiprintf_r+0x88a>
  4046e6:	2000      	movs	r0, #0
  4046e8:	f04f 0300 	mov.w	r3, #0
  4046ec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4046f0:	f104 0801 	add.w	r8, r4, #1
  4046f4:	7862      	ldrb	r2, [r4, #1]
  4046f6:	4605      	mov	r5, r0
  4046f8:	4606      	mov	r6, r0
  4046fa:	4603      	mov	r3, r0
  4046fc:	f04f 34ff 	mov.w	r4, #4294967295
  404700:	f108 0801 	add.w	r8, r8, #1
  404704:	f1a2 0120 	sub.w	r1, r2, #32
  404708:	2958      	cmp	r1, #88	; 0x58
  40470a:	f200 82de 	bhi.w	404cca <_vfiprintf_r+0x6ae>
  40470e:	e8df f011 	tbh	[pc, r1, lsl #1]
  404712:	0221      	.short	0x0221
  404714:	02dc02dc 	.word	0x02dc02dc
  404718:	02dc0229 	.word	0x02dc0229
  40471c:	02dc02dc 	.word	0x02dc02dc
  404720:	02dc02dc 	.word	0x02dc02dc
  404724:	028902dc 	.word	0x028902dc
  404728:	02dc0295 	.word	0x02dc0295
  40472c:	02bd00a2 	.word	0x02bd00a2
  404730:	019f02dc 	.word	0x019f02dc
  404734:	01a401a4 	.word	0x01a401a4
  404738:	01a401a4 	.word	0x01a401a4
  40473c:	01a401a4 	.word	0x01a401a4
  404740:	01a401a4 	.word	0x01a401a4
  404744:	02dc01a4 	.word	0x02dc01a4
  404748:	02dc02dc 	.word	0x02dc02dc
  40474c:	02dc02dc 	.word	0x02dc02dc
  404750:	02dc02dc 	.word	0x02dc02dc
  404754:	02dc02dc 	.word	0x02dc02dc
  404758:	01b202dc 	.word	0x01b202dc
  40475c:	02dc02dc 	.word	0x02dc02dc
  404760:	02dc02dc 	.word	0x02dc02dc
  404764:	02dc02dc 	.word	0x02dc02dc
  404768:	02dc02dc 	.word	0x02dc02dc
  40476c:	02dc02dc 	.word	0x02dc02dc
  404770:	02dc0197 	.word	0x02dc0197
  404774:	02dc02dc 	.word	0x02dc02dc
  404778:	02dc02dc 	.word	0x02dc02dc
  40477c:	02dc019b 	.word	0x02dc019b
  404780:	025302dc 	.word	0x025302dc
  404784:	02dc02dc 	.word	0x02dc02dc
  404788:	02dc02dc 	.word	0x02dc02dc
  40478c:	02dc02dc 	.word	0x02dc02dc
  404790:	02dc02dc 	.word	0x02dc02dc
  404794:	02dc02dc 	.word	0x02dc02dc
  404798:	021b025a 	.word	0x021b025a
  40479c:	02dc02dc 	.word	0x02dc02dc
  4047a0:	026e02dc 	.word	0x026e02dc
  4047a4:	02dc021b 	.word	0x02dc021b
  4047a8:	027302dc 	.word	0x027302dc
  4047ac:	01f502dc 	.word	0x01f502dc
  4047b0:	02090182 	.word	0x02090182
  4047b4:	02dc02d7 	.word	0x02dc02d7
  4047b8:	02dc029a 	.word	0x02dc029a
  4047bc:	02dc00a7 	.word	0x02dc00a7
  4047c0:	022e02dc 	.word	0x022e02dc
  4047c4:	f10a 0a08 	add.w	sl, sl, #8
  4047c8:	9b03      	ldr	r3, [sp, #12]
  4047ca:	442b      	add	r3, r5
  4047cc:	9303      	str	r3, [sp, #12]
  4047ce:	e786      	b.n	4046de <_vfiprintf_r+0xc2>
  4047d0:	4659      	mov	r1, fp
  4047d2:	9806      	ldr	r0, [sp, #24]
  4047d4:	f000 fdac 	bl	405330 <__swsetup_r>
  4047d8:	bb18      	cbnz	r0, 404822 <_vfiprintf_r+0x206>
  4047da:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4047de:	f001 031a 	and.w	r3, r1, #26
  4047e2:	2b0a      	cmp	r3, #10
  4047e4:	f47f af4b 	bne.w	40467e <_vfiprintf_r+0x62>
  4047e8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4047ec:	2b00      	cmp	r3, #0
  4047ee:	f6ff af46 	blt.w	40467e <_vfiprintf_r+0x62>
  4047f2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4047f6:	07db      	lsls	r3, r3, #31
  4047f8:	d405      	bmi.n	404806 <_vfiprintf_r+0x1ea>
  4047fa:	058f      	lsls	r7, r1, #22
  4047fc:	d403      	bmi.n	404806 <_vfiprintf_r+0x1ea>
  4047fe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404802:	f001 fac3 	bl	405d8c <__retarget_lock_release_recursive>
  404806:	462b      	mov	r3, r5
  404808:	4642      	mov	r2, r8
  40480a:	4659      	mov	r1, fp
  40480c:	9806      	ldr	r0, [sp, #24]
  40480e:	f000 fd4d 	bl	4052ac <__sbprintf>
  404812:	9003      	str	r0, [sp, #12]
  404814:	9803      	ldr	r0, [sp, #12]
  404816:	b02d      	add	sp, #180	; 0xb4
  404818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40481c:	f000 fef4 	bl	405608 <__sinit>
  404820:	e709      	b.n	404636 <_vfiprintf_r+0x1a>
  404822:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404826:	07d9      	lsls	r1, r3, #31
  404828:	d404      	bmi.n	404834 <_vfiprintf_r+0x218>
  40482a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40482e:	059a      	lsls	r2, r3, #22
  404830:	f140 84aa 	bpl.w	405188 <_vfiprintf_r+0xb6c>
  404834:	f04f 33ff 	mov.w	r3, #4294967295
  404838:	9303      	str	r3, [sp, #12]
  40483a:	9803      	ldr	r0, [sp, #12]
  40483c:	b02d      	add	sp, #180	; 0xb4
  40483e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404842:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404846:	f001 fa9f 	bl	405d88 <__retarget_lock_acquire_recursive>
  40484a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40484e:	b281      	uxth	r1, r0
  404850:	e6fb      	b.n	40464a <_vfiprintf_r+0x2e>
  404852:	4276      	negs	r6, r6
  404854:	9207      	str	r2, [sp, #28]
  404856:	f043 0304 	orr.w	r3, r3, #4
  40485a:	f898 2000 	ldrb.w	r2, [r8]
  40485e:	e74f      	b.n	404700 <_vfiprintf_r+0xe4>
  404860:	9608      	str	r6, [sp, #32]
  404862:	069e      	lsls	r6, r3, #26
  404864:	f100 8450 	bmi.w	405108 <_vfiprintf_r+0xaec>
  404868:	9907      	ldr	r1, [sp, #28]
  40486a:	06dd      	lsls	r5, r3, #27
  40486c:	460a      	mov	r2, r1
  40486e:	f100 83ef 	bmi.w	405050 <_vfiprintf_r+0xa34>
  404872:	0658      	lsls	r0, r3, #25
  404874:	f140 83ec 	bpl.w	405050 <_vfiprintf_r+0xa34>
  404878:	880e      	ldrh	r6, [r1, #0]
  40487a:	3104      	adds	r1, #4
  40487c:	2700      	movs	r7, #0
  40487e:	2201      	movs	r2, #1
  404880:	9107      	str	r1, [sp, #28]
  404882:	f04f 0100 	mov.w	r1, #0
  404886:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40488a:	2500      	movs	r5, #0
  40488c:	1c61      	adds	r1, r4, #1
  40488e:	f000 8116 	beq.w	404abe <_vfiprintf_r+0x4a2>
  404892:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404896:	9102      	str	r1, [sp, #8]
  404898:	ea56 0107 	orrs.w	r1, r6, r7
  40489c:	f040 8114 	bne.w	404ac8 <_vfiprintf_r+0x4ac>
  4048a0:	2c00      	cmp	r4, #0
  4048a2:	f040 835c 	bne.w	404f5e <_vfiprintf_r+0x942>
  4048a6:	2a00      	cmp	r2, #0
  4048a8:	f040 83b7 	bne.w	40501a <_vfiprintf_r+0x9fe>
  4048ac:	f013 0301 	ands.w	r3, r3, #1
  4048b0:	9305      	str	r3, [sp, #20]
  4048b2:	f000 8457 	beq.w	405164 <_vfiprintf_r+0xb48>
  4048b6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4048ba:	2330      	movs	r3, #48	; 0x30
  4048bc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4048c0:	9b05      	ldr	r3, [sp, #20]
  4048c2:	42a3      	cmp	r3, r4
  4048c4:	bfb8      	it	lt
  4048c6:	4623      	movlt	r3, r4
  4048c8:	9301      	str	r3, [sp, #4]
  4048ca:	b10d      	cbz	r5, 4048d0 <_vfiprintf_r+0x2b4>
  4048cc:	3301      	adds	r3, #1
  4048ce:	9301      	str	r3, [sp, #4]
  4048d0:	9b02      	ldr	r3, [sp, #8]
  4048d2:	f013 0302 	ands.w	r3, r3, #2
  4048d6:	9309      	str	r3, [sp, #36]	; 0x24
  4048d8:	d002      	beq.n	4048e0 <_vfiprintf_r+0x2c4>
  4048da:	9b01      	ldr	r3, [sp, #4]
  4048dc:	3302      	adds	r3, #2
  4048de:	9301      	str	r3, [sp, #4]
  4048e0:	9b02      	ldr	r3, [sp, #8]
  4048e2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4048e6:	930a      	str	r3, [sp, #40]	; 0x28
  4048e8:	f040 8217 	bne.w	404d1a <_vfiprintf_r+0x6fe>
  4048ec:	9b08      	ldr	r3, [sp, #32]
  4048ee:	9a01      	ldr	r2, [sp, #4]
  4048f0:	1a9d      	subs	r5, r3, r2
  4048f2:	2d00      	cmp	r5, #0
  4048f4:	f340 8211 	ble.w	404d1a <_vfiprintf_r+0x6fe>
  4048f8:	2d10      	cmp	r5, #16
  4048fa:	f340 8490 	ble.w	40521e <_vfiprintf_r+0xc02>
  4048fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404900:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404902:	4ec4      	ldr	r6, [pc, #784]	; (404c14 <_vfiprintf_r+0x5f8>)
  404904:	46d6      	mov	lr, sl
  404906:	2710      	movs	r7, #16
  404908:	46a2      	mov	sl, r4
  40490a:	4619      	mov	r1, r3
  40490c:	9c06      	ldr	r4, [sp, #24]
  40490e:	e007      	b.n	404920 <_vfiprintf_r+0x304>
  404910:	f101 0c02 	add.w	ip, r1, #2
  404914:	f10e 0e08 	add.w	lr, lr, #8
  404918:	4601      	mov	r1, r0
  40491a:	3d10      	subs	r5, #16
  40491c:	2d10      	cmp	r5, #16
  40491e:	dd11      	ble.n	404944 <_vfiprintf_r+0x328>
  404920:	1c48      	adds	r0, r1, #1
  404922:	3210      	adds	r2, #16
  404924:	2807      	cmp	r0, #7
  404926:	9211      	str	r2, [sp, #68]	; 0x44
  404928:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40492c:	9010      	str	r0, [sp, #64]	; 0x40
  40492e:	ddef      	ble.n	404910 <_vfiprintf_r+0x2f4>
  404930:	2a00      	cmp	r2, #0
  404932:	f040 81e4 	bne.w	404cfe <_vfiprintf_r+0x6e2>
  404936:	3d10      	subs	r5, #16
  404938:	2d10      	cmp	r5, #16
  40493a:	4611      	mov	r1, r2
  40493c:	f04f 0c01 	mov.w	ip, #1
  404940:	46ce      	mov	lr, r9
  404942:	dced      	bgt.n	404920 <_vfiprintf_r+0x304>
  404944:	4654      	mov	r4, sl
  404946:	4661      	mov	r1, ip
  404948:	46f2      	mov	sl, lr
  40494a:	442a      	add	r2, r5
  40494c:	2907      	cmp	r1, #7
  40494e:	9211      	str	r2, [sp, #68]	; 0x44
  404950:	f8ca 6000 	str.w	r6, [sl]
  404954:	f8ca 5004 	str.w	r5, [sl, #4]
  404958:	9110      	str	r1, [sp, #64]	; 0x40
  40495a:	f300 82ec 	bgt.w	404f36 <_vfiprintf_r+0x91a>
  40495e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404962:	f10a 0a08 	add.w	sl, sl, #8
  404966:	1c48      	adds	r0, r1, #1
  404968:	2d00      	cmp	r5, #0
  40496a:	f040 81de 	bne.w	404d2a <_vfiprintf_r+0x70e>
  40496e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404970:	2b00      	cmp	r3, #0
  404972:	f000 81f8 	beq.w	404d66 <_vfiprintf_r+0x74a>
  404976:	3202      	adds	r2, #2
  404978:	a90e      	add	r1, sp, #56	; 0x38
  40497a:	2302      	movs	r3, #2
  40497c:	2807      	cmp	r0, #7
  40497e:	9211      	str	r2, [sp, #68]	; 0x44
  404980:	9010      	str	r0, [sp, #64]	; 0x40
  404982:	e88a 000a 	stmia.w	sl, {r1, r3}
  404986:	f340 81ea 	ble.w	404d5e <_vfiprintf_r+0x742>
  40498a:	2a00      	cmp	r2, #0
  40498c:	f040 838c 	bne.w	4050a8 <_vfiprintf_r+0xa8c>
  404990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404992:	2b80      	cmp	r3, #128	; 0x80
  404994:	f04f 0001 	mov.w	r0, #1
  404998:	4611      	mov	r1, r2
  40499a:	46ca      	mov	sl, r9
  40499c:	f040 81e7 	bne.w	404d6e <_vfiprintf_r+0x752>
  4049a0:	9b08      	ldr	r3, [sp, #32]
  4049a2:	9d01      	ldr	r5, [sp, #4]
  4049a4:	1b5e      	subs	r6, r3, r5
  4049a6:	2e00      	cmp	r6, #0
  4049a8:	f340 81e1 	ble.w	404d6e <_vfiprintf_r+0x752>
  4049ac:	2e10      	cmp	r6, #16
  4049ae:	4d9a      	ldr	r5, [pc, #616]	; (404c18 <_vfiprintf_r+0x5fc>)
  4049b0:	f340 8450 	ble.w	405254 <_vfiprintf_r+0xc38>
  4049b4:	46d4      	mov	ip, sl
  4049b6:	2710      	movs	r7, #16
  4049b8:	46a2      	mov	sl, r4
  4049ba:	9c06      	ldr	r4, [sp, #24]
  4049bc:	e007      	b.n	4049ce <_vfiprintf_r+0x3b2>
  4049be:	f101 0e02 	add.w	lr, r1, #2
  4049c2:	f10c 0c08 	add.w	ip, ip, #8
  4049c6:	4601      	mov	r1, r0
  4049c8:	3e10      	subs	r6, #16
  4049ca:	2e10      	cmp	r6, #16
  4049cc:	dd11      	ble.n	4049f2 <_vfiprintf_r+0x3d6>
  4049ce:	1c48      	adds	r0, r1, #1
  4049d0:	3210      	adds	r2, #16
  4049d2:	2807      	cmp	r0, #7
  4049d4:	9211      	str	r2, [sp, #68]	; 0x44
  4049d6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4049da:	9010      	str	r0, [sp, #64]	; 0x40
  4049dc:	ddef      	ble.n	4049be <_vfiprintf_r+0x3a2>
  4049de:	2a00      	cmp	r2, #0
  4049e0:	f040 829d 	bne.w	404f1e <_vfiprintf_r+0x902>
  4049e4:	3e10      	subs	r6, #16
  4049e6:	2e10      	cmp	r6, #16
  4049e8:	f04f 0e01 	mov.w	lr, #1
  4049ec:	4611      	mov	r1, r2
  4049ee:	46cc      	mov	ip, r9
  4049f0:	dced      	bgt.n	4049ce <_vfiprintf_r+0x3b2>
  4049f2:	4654      	mov	r4, sl
  4049f4:	46e2      	mov	sl, ip
  4049f6:	4432      	add	r2, r6
  4049f8:	f1be 0f07 	cmp.w	lr, #7
  4049fc:	9211      	str	r2, [sp, #68]	; 0x44
  4049fe:	e88a 0060 	stmia.w	sl, {r5, r6}
  404a02:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404a06:	f300 8369 	bgt.w	4050dc <_vfiprintf_r+0xac0>
  404a0a:	f10a 0a08 	add.w	sl, sl, #8
  404a0e:	f10e 0001 	add.w	r0, lr, #1
  404a12:	4671      	mov	r1, lr
  404a14:	e1ab      	b.n	404d6e <_vfiprintf_r+0x752>
  404a16:	9608      	str	r6, [sp, #32]
  404a18:	f013 0220 	ands.w	r2, r3, #32
  404a1c:	f040 838c 	bne.w	405138 <_vfiprintf_r+0xb1c>
  404a20:	f013 0110 	ands.w	r1, r3, #16
  404a24:	f040 831a 	bne.w	40505c <_vfiprintf_r+0xa40>
  404a28:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404a2c:	f000 8316 	beq.w	40505c <_vfiprintf_r+0xa40>
  404a30:	9807      	ldr	r0, [sp, #28]
  404a32:	460a      	mov	r2, r1
  404a34:	4601      	mov	r1, r0
  404a36:	3104      	adds	r1, #4
  404a38:	8806      	ldrh	r6, [r0, #0]
  404a3a:	9107      	str	r1, [sp, #28]
  404a3c:	2700      	movs	r7, #0
  404a3e:	e720      	b.n	404882 <_vfiprintf_r+0x266>
  404a40:	9608      	str	r6, [sp, #32]
  404a42:	f043 0310 	orr.w	r3, r3, #16
  404a46:	e7e7      	b.n	404a18 <_vfiprintf_r+0x3fc>
  404a48:	9608      	str	r6, [sp, #32]
  404a4a:	f043 0310 	orr.w	r3, r3, #16
  404a4e:	e708      	b.n	404862 <_vfiprintf_r+0x246>
  404a50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404a54:	f898 2000 	ldrb.w	r2, [r8]
  404a58:	e652      	b.n	404700 <_vfiprintf_r+0xe4>
  404a5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404a5e:	2600      	movs	r6, #0
  404a60:	f818 2b01 	ldrb.w	r2, [r8], #1
  404a64:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404a68:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404a6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404a70:	2909      	cmp	r1, #9
  404a72:	d9f5      	bls.n	404a60 <_vfiprintf_r+0x444>
  404a74:	e646      	b.n	404704 <_vfiprintf_r+0xe8>
  404a76:	9608      	str	r6, [sp, #32]
  404a78:	2800      	cmp	r0, #0
  404a7a:	f040 8408 	bne.w	40528e <_vfiprintf_r+0xc72>
  404a7e:	f043 0310 	orr.w	r3, r3, #16
  404a82:	069e      	lsls	r6, r3, #26
  404a84:	f100 834c 	bmi.w	405120 <_vfiprintf_r+0xb04>
  404a88:	06dd      	lsls	r5, r3, #27
  404a8a:	f100 82f3 	bmi.w	405074 <_vfiprintf_r+0xa58>
  404a8e:	0658      	lsls	r0, r3, #25
  404a90:	f140 82f0 	bpl.w	405074 <_vfiprintf_r+0xa58>
  404a94:	9d07      	ldr	r5, [sp, #28]
  404a96:	f9b5 6000 	ldrsh.w	r6, [r5]
  404a9a:	462a      	mov	r2, r5
  404a9c:	17f7      	asrs	r7, r6, #31
  404a9e:	3204      	adds	r2, #4
  404aa0:	4630      	mov	r0, r6
  404aa2:	4639      	mov	r1, r7
  404aa4:	9207      	str	r2, [sp, #28]
  404aa6:	2800      	cmp	r0, #0
  404aa8:	f171 0200 	sbcs.w	r2, r1, #0
  404aac:	f2c0 835d 	blt.w	40516a <_vfiprintf_r+0xb4e>
  404ab0:	1c61      	adds	r1, r4, #1
  404ab2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404ab6:	f04f 0201 	mov.w	r2, #1
  404aba:	f47f aeea 	bne.w	404892 <_vfiprintf_r+0x276>
  404abe:	ea56 0107 	orrs.w	r1, r6, r7
  404ac2:	f000 824d 	beq.w	404f60 <_vfiprintf_r+0x944>
  404ac6:	9302      	str	r3, [sp, #8]
  404ac8:	2a01      	cmp	r2, #1
  404aca:	f000 828c 	beq.w	404fe6 <_vfiprintf_r+0x9ca>
  404ace:	2a02      	cmp	r2, #2
  404ad0:	f040 825c 	bne.w	404f8c <_vfiprintf_r+0x970>
  404ad4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404ad6:	46cb      	mov	fp, r9
  404ad8:	0933      	lsrs	r3, r6, #4
  404ada:	f006 010f 	and.w	r1, r6, #15
  404ade:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404ae2:	093a      	lsrs	r2, r7, #4
  404ae4:	461e      	mov	r6, r3
  404ae6:	4617      	mov	r7, r2
  404ae8:	5c43      	ldrb	r3, [r0, r1]
  404aea:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404aee:	ea56 0307 	orrs.w	r3, r6, r7
  404af2:	d1f1      	bne.n	404ad8 <_vfiprintf_r+0x4bc>
  404af4:	eba9 030b 	sub.w	r3, r9, fp
  404af8:	9305      	str	r3, [sp, #20]
  404afa:	e6e1      	b.n	4048c0 <_vfiprintf_r+0x2a4>
  404afc:	2800      	cmp	r0, #0
  404afe:	f040 83c0 	bne.w	405282 <_vfiprintf_r+0xc66>
  404b02:	0699      	lsls	r1, r3, #26
  404b04:	f100 8367 	bmi.w	4051d6 <_vfiprintf_r+0xbba>
  404b08:	06da      	lsls	r2, r3, #27
  404b0a:	f100 80f1 	bmi.w	404cf0 <_vfiprintf_r+0x6d4>
  404b0e:	065b      	lsls	r3, r3, #25
  404b10:	f140 80ee 	bpl.w	404cf0 <_vfiprintf_r+0x6d4>
  404b14:	9a07      	ldr	r2, [sp, #28]
  404b16:	6813      	ldr	r3, [r2, #0]
  404b18:	3204      	adds	r2, #4
  404b1a:	9207      	str	r2, [sp, #28]
  404b1c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404b20:	801a      	strh	r2, [r3, #0]
  404b22:	e5b8      	b.n	404696 <_vfiprintf_r+0x7a>
  404b24:	9807      	ldr	r0, [sp, #28]
  404b26:	4a3d      	ldr	r2, [pc, #244]	; (404c1c <_vfiprintf_r+0x600>)
  404b28:	9608      	str	r6, [sp, #32]
  404b2a:	920b      	str	r2, [sp, #44]	; 0x2c
  404b2c:	6806      	ldr	r6, [r0, #0]
  404b2e:	2278      	movs	r2, #120	; 0x78
  404b30:	2130      	movs	r1, #48	; 0x30
  404b32:	3004      	adds	r0, #4
  404b34:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404b38:	f043 0302 	orr.w	r3, r3, #2
  404b3c:	9007      	str	r0, [sp, #28]
  404b3e:	2700      	movs	r7, #0
  404b40:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404b44:	2202      	movs	r2, #2
  404b46:	e69c      	b.n	404882 <_vfiprintf_r+0x266>
  404b48:	9608      	str	r6, [sp, #32]
  404b4a:	2800      	cmp	r0, #0
  404b4c:	d099      	beq.n	404a82 <_vfiprintf_r+0x466>
  404b4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404b52:	e796      	b.n	404a82 <_vfiprintf_r+0x466>
  404b54:	f898 2000 	ldrb.w	r2, [r8]
  404b58:	2d00      	cmp	r5, #0
  404b5a:	f47f add1 	bne.w	404700 <_vfiprintf_r+0xe4>
  404b5e:	2001      	movs	r0, #1
  404b60:	2520      	movs	r5, #32
  404b62:	e5cd      	b.n	404700 <_vfiprintf_r+0xe4>
  404b64:	f043 0301 	orr.w	r3, r3, #1
  404b68:	f898 2000 	ldrb.w	r2, [r8]
  404b6c:	e5c8      	b.n	404700 <_vfiprintf_r+0xe4>
  404b6e:	9608      	str	r6, [sp, #32]
  404b70:	2800      	cmp	r0, #0
  404b72:	f040 8393 	bne.w	40529c <_vfiprintf_r+0xc80>
  404b76:	4929      	ldr	r1, [pc, #164]	; (404c1c <_vfiprintf_r+0x600>)
  404b78:	910b      	str	r1, [sp, #44]	; 0x2c
  404b7a:	069f      	lsls	r7, r3, #26
  404b7c:	f100 82e8 	bmi.w	405150 <_vfiprintf_r+0xb34>
  404b80:	9807      	ldr	r0, [sp, #28]
  404b82:	06de      	lsls	r6, r3, #27
  404b84:	4601      	mov	r1, r0
  404b86:	f100 8270 	bmi.w	40506a <_vfiprintf_r+0xa4e>
  404b8a:	065d      	lsls	r5, r3, #25
  404b8c:	f140 826d 	bpl.w	40506a <_vfiprintf_r+0xa4e>
  404b90:	3104      	adds	r1, #4
  404b92:	8806      	ldrh	r6, [r0, #0]
  404b94:	9107      	str	r1, [sp, #28]
  404b96:	2700      	movs	r7, #0
  404b98:	07d8      	lsls	r0, r3, #31
  404b9a:	f140 8222 	bpl.w	404fe2 <_vfiprintf_r+0x9c6>
  404b9e:	ea56 0107 	orrs.w	r1, r6, r7
  404ba2:	f000 821e 	beq.w	404fe2 <_vfiprintf_r+0x9c6>
  404ba6:	2130      	movs	r1, #48	; 0x30
  404ba8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404bac:	f043 0302 	orr.w	r3, r3, #2
  404bb0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404bb4:	2202      	movs	r2, #2
  404bb6:	e664      	b.n	404882 <_vfiprintf_r+0x266>
  404bb8:	9608      	str	r6, [sp, #32]
  404bba:	2800      	cmp	r0, #0
  404bbc:	f040 836b 	bne.w	405296 <_vfiprintf_r+0xc7a>
  404bc0:	4917      	ldr	r1, [pc, #92]	; (404c20 <_vfiprintf_r+0x604>)
  404bc2:	910b      	str	r1, [sp, #44]	; 0x2c
  404bc4:	e7d9      	b.n	404b7a <_vfiprintf_r+0x55e>
  404bc6:	9907      	ldr	r1, [sp, #28]
  404bc8:	9608      	str	r6, [sp, #32]
  404bca:	680a      	ldr	r2, [r1, #0]
  404bcc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404bd0:	f04f 0000 	mov.w	r0, #0
  404bd4:	460a      	mov	r2, r1
  404bd6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404bda:	3204      	adds	r2, #4
  404bdc:	2001      	movs	r0, #1
  404bde:	9001      	str	r0, [sp, #4]
  404be0:	9207      	str	r2, [sp, #28]
  404be2:	9005      	str	r0, [sp, #20]
  404be4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404be8:	9302      	str	r3, [sp, #8]
  404bea:	2400      	movs	r4, #0
  404bec:	e670      	b.n	4048d0 <_vfiprintf_r+0x2b4>
  404bee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404bf2:	f898 2000 	ldrb.w	r2, [r8]
  404bf6:	e583      	b.n	404700 <_vfiprintf_r+0xe4>
  404bf8:	f898 2000 	ldrb.w	r2, [r8]
  404bfc:	2a6c      	cmp	r2, #108	; 0x6c
  404bfe:	bf03      	ittte	eq
  404c00:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404c04:	f043 0320 	orreq.w	r3, r3, #32
  404c08:	f108 0801 	addeq.w	r8, r8, #1
  404c0c:	f043 0310 	orrne.w	r3, r3, #16
  404c10:	e576      	b.n	404700 <_vfiprintf_r+0xe4>
  404c12:	bf00      	nop
  404c14:	0040687c 	.word	0x0040687c
  404c18:	0040688c 	.word	0x0040688c
  404c1c:	00406860 	.word	0x00406860
  404c20:	0040684c 	.word	0x0040684c
  404c24:	9907      	ldr	r1, [sp, #28]
  404c26:	680e      	ldr	r6, [r1, #0]
  404c28:	460a      	mov	r2, r1
  404c2a:	2e00      	cmp	r6, #0
  404c2c:	f102 0204 	add.w	r2, r2, #4
  404c30:	f6ff ae0f 	blt.w	404852 <_vfiprintf_r+0x236>
  404c34:	9207      	str	r2, [sp, #28]
  404c36:	f898 2000 	ldrb.w	r2, [r8]
  404c3a:	e561      	b.n	404700 <_vfiprintf_r+0xe4>
  404c3c:	f898 2000 	ldrb.w	r2, [r8]
  404c40:	2001      	movs	r0, #1
  404c42:	252b      	movs	r5, #43	; 0x2b
  404c44:	e55c      	b.n	404700 <_vfiprintf_r+0xe4>
  404c46:	9907      	ldr	r1, [sp, #28]
  404c48:	9608      	str	r6, [sp, #32]
  404c4a:	f8d1 b000 	ldr.w	fp, [r1]
  404c4e:	f04f 0200 	mov.w	r2, #0
  404c52:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404c56:	1d0e      	adds	r6, r1, #4
  404c58:	f1bb 0f00 	cmp.w	fp, #0
  404c5c:	f000 82e5 	beq.w	40522a <_vfiprintf_r+0xc0e>
  404c60:	1c67      	adds	r7, r4, #1
  404c62:	f000 82c4 	beq.w	4051ee <_vfiprintf_r+0xbd2>
  404c66:	4622      	mov	r2, r4
  404c68:	2100      	movs	r1, #0
  404c6a:	4658      	mov	r0, fp
  404c6c:	9301      	str	r3, [sp, #4]
  404c6e:	f001 f91f 	bl	405eb0 <memchr>
  404c72:	9b01      	ldr	r3, [sp, #4]
  404c74:	2800      	cmp	r0, #0
  404c76:	f000 82e5 	beq.w	405244 <_vfiprintf_r+0xc28>
  404c7a:	eba0 020b 	sub.w	r2, r0, fp
  404c7e:	9205      	str	r2, [sp, #20]
  404c80:	9607      	str	r6, [sp, #28]
  404c82:	9302      	str	r3, [sp, #8]
  404c84:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404c88:	2400      	movs	r4, #0
  404c8a:	e619      	b.n	4048c0 <_vfiprintf_r+0x2a4>
  404c8c:	f898 2000 	ldrb.w	r2, [r8]
  404c90:	2a2a      	cmp	r2, #42	; 0x2a
  404c92:	f108 0701 	add.w	r7, r8, #1
  404c96:	f000 82e9 	beq.w	40526c <_vfiprintf_r+0xc50>
  404c9a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404c9e:	2909      	cmp	r1, #9
  404ca0:	46b8      	mov	r8, r7
  404ca2:	f04f 0400 	mov.w	r4, #0
  404ca6:	f63f ad2d 	bhi.w	404704 <_vfiprintf_r+0xe8>
  404caa:	f818 2b01 	ldrb.w	r2, [r8], #1
  404cae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404cb2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404cb6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404cba:	2909      	cmp	r1, #9
  404cbc:	d9f5      	bls.n	404caa <_vfiprintf_r+0x68e>
  404cbe:	e521      	b.n	404704 <_vfiprintf_r+0xe8>
  404cc0:	f043 0320 	orr.w	r3, r3, #32
  404cc4:	f898 2000 	ldrb.w	r2, [r8]
  404cc8:	e51a      	b.n	404700 <_vfiprintf_r+0xe4>
  404cca:	9608      	str	r6, [sp, #32]
  404ccc:	2800      	cmp	r0, #0
  404cce:	f040 82db 	bne.w	405288 <_vfiprintf_r+0xc6c>
  404cd2:	2a00      	cmp	r2, #0
  404cd4:	f000 80e7 	beq.w	404ea6 <_vfiprintf_r+0x88a>
  404cd8:	2101      	movs	r1, #1
  404cda:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404cde:	f04f 0200 	mov.w	r2, #0
  404ce2:	9101      	str	r1, [sp, #4]
  404ce4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404ce8:	9105      	str	r1, [sp, #20]
  404cea:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404cee:	e77b      	b.n	404be8 <_vfiprintf_r+0x5cc>
  404cf0:	9a07      	ldr	r2, [sp, #28]
  404cf2:	6813      	ldr	r3, [r2, #0]
  404cf4:	3204      	adds	r2, #4
  404cf6:	9207      	str	r2, [sp, #28]
  404cf8:	9a03      	ldr	r2, [sp, #12]
  404cfa:	601a      	str	r2, [r3, #0]
  404cfc:	e4cb      	b.n	404696 <_vfiprintf_r+0x7a>
  404cfe:	aa0f      	add	r2, sp, #60	; 0x3c
  404d00:	9904      	ldr	r1, [sp, #16]
  404d02:	4620      	mov	r0, r4
  404d04:	f7ff fc4a 	bl	40459c <__sprint_r.part.0>
  404d08:	2800      	cmp	r0, #0
  404d0a:	f040 8139 	bne.w	404f80 <_vfiprintf_r+0x964>
  404d0e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404d10:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d12:	f101 0c01 	add.w	ip, r1, #1
  404d16:	46ce      	mov	lr, r9
  404d18:	e5ff      	b.n	40491a <_vfiprintf_r+0x2fe>
  404d1a:	9910      	ldr	r1, [sp, #64]	; 0x40
  404d1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d1e:	1c48      	adds	r0, r1, #1
  404d20:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404d24:	2d00      	cmp	r5, #0
  404d26:	f43f ae22 	beq.w	40496e <_vfiprintf_r+0x352>
  404d2a:	3201      	adds	r2, #1
  404d2c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404d30:	2101      	movs	r1, #1
  404d32:	2807      	cmp	r0, #7
  404d34:	9211      	str	r2, [sp, #68]	; 0x44
  404d36:	9010      	str	r0, [sp, #64]	; 0x40
  404d38:	f8ca 5000 	str.w	r5, [sl]
  404d3c:	f8ca 1004 	str.w	r1, [sl, #4]
  404d40:	f340 8108 	ble.w	404f54 <_vfiprintf_r+0x938>
  404d44:	2a00      	cmp	r2, #0
  404d46:	f040 81bc 	bne.w	4050c2 <_vfiprintf_r+0xaa6>
  404d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d4c:	2b00      	cmp	r3, #0
  404d4e:	f43f ae1f 	beq.w	404990 <_vfiprintf_r+0x374>
  404d52:	ab0e      	add	r3, sp, #56	; 0x38
  404d54:	2202      	movs	r2, #2
  404d56:	4608      	mov	r0, r1
  404d58:	931c      	str	r3, [sp, #112]	; 0x70
  404d5a:	921d      	str	r2, [sp, #116]	; 0x74
  404d5c:	46ca      	mov	sl, r9
  404d5e:	4601      	mov	r1, r0
  404d60:	f10a 0a08 	add.w	sl, sl, #8
  404d64:	3001      	adds	r0, #1
  404d66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d68:	2b80      	cmp	r3, #128	; 0x80
  404d6a:	f43f ae19 	beq.w	4049a0 <_vfiprintf_r+0x384>
  404d6e:	9b05      	ldr	r3, [sp, #20]
  404d70:	1ae4      	subs	r4, r4, r3
  404d72:	2c00      	cmp	r4, #0
  404d74:	dd2e      	ble.n	404dd4 <_vfiprintf_r+0x7b8>
  404d76:	2c10      	cmp	r4, #16
  404d78:	4db3      	ldr	r5, [pc, #716]	; (405048 <_vfiprintf_r+0xa2c>)
  404d7a:	dd1e      	ble.n	404dba <_vfiprintf_r+0x79e>
  404d7c:	46d6      	mov	lr, sl
  404d7e:	2610      	movs	r6, #16
  404d80:	9f06      	ldr	r7, [sp, #24]
  404d82:	f8dd a010 	ldr.w	sl, [sp, #16]
  404d86:	e006      	b.n	404d96 <_vfiprintf_r+0x77a>
  404d88:	1c88      	adds	r0, r1, #2
  404d8a:	f10e 0e08 	add.w	lr, lr, #8
  404d8e:	4619      	mov	r1, r3
  404d90:	3c10      	subs	r4, #16
  404d92:	2c10      	cmp	r4, #16
  404d94:	dd10      	ble.n	404db8 <_vfiprintf_r+0x79c>
  404d96:	1c4b      	adds	r3, r1, #1
  404d98:	3210      	adds	r2, #16
  404d9a:	2b07      	cmp	r3, #7
  404d9c:	9211      	str	r2, [sp, #68]	; 0x44
  404d9e:	e88e 0060 	stmia.w	lr, {r5, r6}
  404da2:	9310      	str	r3, [sp, #64]	; 0x40
  404da4:	ddf0      	ble.n	404d88 <_vfiprintf_r+0x76c>
  404da6:	2a00      	cmp	r2, #0
  404da8:	d165      	bne.n	404e76 <_vfiprintf_r+0x85a>
  404daa:	3c10      	subs	r4, #16
  404dac:	2c10      	cmp	r4, #16
  404dae:	f04f 0001 	mov.w	r0, #1
  404db2:	4611      	mov	r1, r2
  404db4:	46ce      	mov	lr, r9
  404db6:	dcee      	bgt.n	404d96 <_vfiprintf_r+0x77a>
  404db8:	46f2      	mov	sl, lr
  404dba:	4422      	add	r2, r4
  404dbc:	2807      	cmp	r0, #7
  404dbe:	9211      	str	r2, [sp, #68]	; 0x44
  404dc0:	f8ca 5000 	str.w	r5, [sl]
  404dc4:	f8ca 4004 	str.w	r4, [sl, #4]
  404dc8:	9010      	str	r0, [sp, #64]	; 0x40
  404dca:	f300 8085 	bgt.w	404ed8 <_vfiprintf_r+0x8bc>
  404dce:	f10a 0a08 	add.w	sl, sl, #8
  404dd2:	3001      	adds	r0, #1
  404dd4:	9905      	ldr	r1, [sp, #20]
  404dd6:	f8ca b000 	str.w	fp, [sl]
  404dda:	440a      	add	r2, r1
  404ddc:	2807      	cmp	r0, #7
  404dde:	9211      	str	r2, [sp, #68]	; 0x44
  404de0:	f8ca 1004 	str.w	r1, [sl, #4]
  404de4:	9010      	str	r0, [sp, #64]	; 0x40
  404de6:	f340 8082 	ble.w	404eee <_vfiprintf_r+0x8d2>
  404dea:	2a00      	cmp	r2, #0
  404dec:	f040 8118 	bne.w	405020 <_vfiprintf_r+0xa04>
  404df0:	9b02      	ldr	r3, [sp, #8]
  404df2:	9210      	str	r2, [sp, #64]	; 0x40
  404df4:	0758      	lsls	r0, r3, #29
  404df6:	d535      	bpl.n	404e64 <_vfiprintf_r+0x848>
  404df8:	9b08      	ldr	r3, [sp, #32]
  404dfa:	9901      	ldr	r1, [sp, #4]
  404dfc:	1a5c      	subs	r4, r3, r1
  404dfe:	2c00      	cmp	r4, #0
  404e00:	f340 80e7 	ble.w	404fd2 <_vfiprintf_r+0x9b6>
  404e04:	46ca      	mov	sl, r9
  404e06:	2c10      	cmp	r4, #16
  404e08:	f340 8218 	ble.w	40523c <_vfiprintf_r+0xc20>
  404e0c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e0e:	4e8f      	ldr	r6, [pc, #572]	; (40504c <_vfiprintf_r+0xa30>)
  404e10:	9f06      	ldr	r7, [sp, #24]
  404e12:	f8dd b010 	ldr.w	fp, [sp, #16]
  404e16:	2510      	movs	r5, #16
  404e18:	e006      	b.n	404e28 <_vfiprintf_r+0x80c>
  404e1a:	1c88      	adds	r0, r1, #2
  404e1c:	f10a 0a08 	add.w	sl, sl, #8
  404e20:	4619      	mov	r1, r3
  404e22:	3c10      	subs	r4, #16
  404e24:	2c10      	cmp	r4, #16
  404e26:	dd11      	ble.n	404e4c <_vfiprintf_r+0x830>
  404e28:	1c4b      	adds	r3, r1, #1
  404e2a:	3210      	adds	r2, #16
  404e2c:	2b07      	cmp	r3, #7
  404e2e:	9211      	str	r2, [sp, #68]	; 0x44
  404e30:	f8ca 6000 	str.w	r6, [sl]
  404e34:	f8ca 5004 	str.w	r5, [sl, #4]
  404e38:	9310      	str	r3, [sp, #64]	; 0x40
  404e3a:	ddee      	ble.n	404e1a <_vfiprintf_r+0x7fe>
  404e3c:	bb42      	cbnz	r2, 404e90 <_vfiprintf_r+0x874>
  404e3e:	3c10      	subs	r4, #16
  404e40:	2c10      	cmp	r4, #16
  404e42:	f04f 0001 	mov.w	r0, #1
  404e46:	4611      	mov	r1, r2
  404e48:	46ca      	mov	sl, r9
  404e4a:	dced      	bgt.n	404e28 <_vfiprintf_r+0x80c>
  404e4c:	4422      	add	r2, r4
  404e4e:	2807      	cmp	r0, #7
  404e50:	9211      	str	r2, [sp, #68]	; 0x44
  404e52:	f8ca 6000 	str.w	r6, [sl]
  404e56:	f8ca 4004 	str.w	r4, [sl, #4]
  404e5a:	9010      	str	r0, [sp, #64]	; 0x40
  404e5c:	dd51      	ble.n	404f02 <_vfiprintf_r+0x8e6>
  404e5e:	2a00      	cmp	r2, #0
  404e60:	f040 819b 	bne.w	40519a <_vfiprintf_r+0xb7e>
  404e64:	9b03      	ldr	r3, [sp, #12]
  404e66:	9a08      	ldr	r2, [sp, #32]
  404e68:	9901      	ldr	r1, [sp, #4]
  404e6a:	428a      	cmp	r2, r1
  404e6c:	bfac      	ite	ge
  404e6e:	189b      	addge	r3, r3, r2
  404e70:	185b      	addlt	r3, r3, r1
  404e72:	9303      	str	r3, [sp, #12]
  404e74:	e04e      	b.n	404f14 <_vfiprintf_r+0x8f8>
  404e76:	aa0f      	add	r2, sp, #60	; 0x3c
  404e78:	4651      	mov	r1, sl
  404e7a:	4638      	mov	r0, r7
  404e7c:	f7ff fb8e 	bl	40459c <__sprint_r.part.0>
  404e80:	2800      	cmp	r0, #0
  404e82:	f040 813f 	bne.w	405104 <_vfiprintf_r+0xae8>
  404e86:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e88:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e8a:	1c48      	adds	r0, r1, #1
  404e8c:	46ce      	mov	lr, r9
  404e8e:	e77f      	b.n	404d90 <_vfiprintf_r+0x774>
  404e90:	aa0f      	add	r2, sp, #60	; 0x3c
  404e92:	4659      	mov	r1, fp
  404e94:	4638      	mov	r0, r7
  404e96:	f7ff fb81 	bl	40459c <__sprint_r.part.0>
  404e9a:	b960      	cbnz	r0, 404eb6 <_vfiprintf_r+0x89a>
  404e9c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e9e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ea0:	1c48      	adds	r0, r1, #1
  404ea2:	46ca      	mov	sl, r9
  404ea4:	e7bd      	b.n	404e22 <_vfiprintf_r+0x806>
  404ea6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ea8:	f8dd b010 	ldr.w	fp, [sp, #16]
  404eac:	2b00      	cmp	r3, #0
  404eae:	f040 81d4 	bne.w	40525a <_vfiprintf_r+0xc3e>
  404eb2:	2300      	movs	r3, #0
  404eb4:	9310      	str	r3, [sp, #64]	; 0x40
  404eb6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404eba:	f013 0f01 	tst.w	r3, #1
  404ebe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404ec2:	d102      	bne.n	404eca <_vfiprintf_r+0x8ae>
  404ec4:	059a      	lsls	r2, r3, #22
  404ec6:	f140 80de 	bpl.w	405086 <_vfiprintf_r+0xa6a>
  404eca:	065b      	lsls	r3, r3, #25
  404ecc:	f53f acb2 	bmi.w	404834 <_vfiprintf_r+0x218>
  404ed0:	9803      	ldr	r0, [sp, #12]
  404ed2:	b02d      	add	sp, #180	; 0xb4
  404ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ed8:	2a00      	cmp	r2, #0
  404eda:	f040 8106 	bne.w	4050ea <_vfiprintf_r+0xace>
  404ede:	9a05      	ldr	r2, [sp, #20]
  404ee0:	921d      	str	r2, [sp, #116]	; 0x74
  404ee2:	2301      	movs	r3, #1
  404ee4:	9211      	str	r2, [sp, #68]	; 0x44
  404ee6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404eea:	9310      	str	r3, [sp, #64]	; 0x40
  404eec:	46ca      	mov	sl, r9
  404eee:	f10a 0a08 	add.w	sl, sl, #8
  404ef2:	9b02      	ldr	r3, [sp, #8]
  404ef4:	0759      	lsls	r1, r3, #29
  404ef6:	d504      	bpl.n	404f02 <_vfiprintf_r+0x8e6>
  404ef8:	9b08      	ldr	r3, [sp, #32]
  404efa:	9901      	ldr	r1, [sp, #4]
  404efc:	1a5c      	subs	r4, r3, r1
  404efe:	2c00      	cmp	r4, #0
  404f00:	dc81      	bgt.n	404e06 <_vfiprintf_r+0x7ea>
  404f02:	9b03      	ldr	r3, [sp, #12]
  404f04:	9908      	ldr	r1, [sp, #32]
  404f06:	9801      	ldr	r0, [sp, #4]
  404f08:	4281      	cmp	r1, r0
  404f0a:	bfac      	ite	ge
  404f0c:	185b      	addge	r3, r3, r1
  404f0e:	181b      	addlt	r3, r3, r0
  404f10:	9303      	str	r3, [sp, #12]
  404f12:	bb72      	cbnz	r2, 404f72 <_vfiprintf_r+0x956>
  404f14:	2300      	movs	r3, #0
  404f16:	9310      	str	r3, [sp, #64]	; 0x40
  404f18:	46ca      	mov	sl, r9
  404f1a:	f7ff bbbc 	b.w	404696 <_vfiprintf_r+0x7a>
  404f1e:	aa0f      	add	r2, sp, #60	; 0x3c
  404f20:	9904      	ldr	r1, [sp, #16]
  404f22:	4620      	mov	r0, r4
  404f24:	f7ff fb3a 	bl	40459c <__sprint_r.part.0>
  404f28:	bb50      	cbnz	r0, 404f80 <_vfiprintf_r+0x964>
  404f2a:	9910      	ldr	r1, [sp, #64]	; 0x40
  404f2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f2e:	f101 0e01 	add.w	lr, r1, #1
  404f32:	46cc      	mov	ip, r9
  404f34:	e548      	b.n	4049c8 <_vfiprintf_r+0x3ac>
  404f36:	2a00      	cmp	r2, #0
  404f38:	f040 8140 	bne.w	4051bc <_vfiprintf_r+0xba0>
  404f3c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404f40:	2900      	cmp	r1, #0
  404f42:	f000 811b 	beq.w	40517c <_vfiprintf_r+0xb60>
  404f46:	2201      	movs	r2, #1
  404f48:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404f4c:	4610      	mov	r0, r2
  404f4e:	921d      	str	r2, [sp, #116]	; 0x74
  404f50:	911c      	str	r1, [sp, #112]	; 0x70
  404f52:	46ca      	mov	sl, r9
  404f54:	4601      	mov	r1, r0
  404f56:	f10a 0a08 	add.w	sl, sl, #8
  404f5a:	3001      	adds	r0, #1
  404f5c:	e507      	b.n	40496e <_vfiprintf_r+0x352>
  404f5e:	9b02      	ldr	r3, [sp, #8]
  404f60:	2a01      	cmp	r2, #1
  404f62:	f000 8098 	beq.w	405096 <_vfiprintf_r+0xa7a>
  404f66:	2a02      	cmp	r2, #2
  404f68:	d10d      	bne.n	404f86 <_vfiprintf_r+0x96a>
  404f6a:	9302      	str	r3, [sp, #8]
  404f6c:	2600      	movs	r6, #0
  404f6e:	2700      	movs	r7, #0
  404f70:	e5b0      	b.n	404ad4 <_vfiprintf_r+0x4b8>
  404f72:	aa0f      	add	r2, sp, #60	; 0x3c
  404f74:	9904      	ldr	r1, [sp, #16]
  404f76:	9806      	ldr	r0, [sp, #24]
  404f78:	f7ff fb10 	bl	40459c <__sprint_r.part.0>
  404f7c:	2800      	cmp	r0, #0
  404f7e:	d0c9      	beq.n	404f14 <_vfiprintf_r+0x8f8>
  404f80:	f8dd b010 	ldr.w	fp, [sp, #16]
  404f84:	e797      	b.n	404eb6 <_vfiprintf_r+0x89a>
  404f86:	9302      	str	r3, [sp, #8]
  404f88:	2600      	movs	r6, #0
  404f8a:	2700      	movs	r7, #0
  404f8c:	4649      	mov	r1, r9
  404f8e:	e000      	b.n	404f92 <_vfiprintf_r+0x976>
  404f90:	4659      	mov	r1, fp
  404f92:	08f2      	lsrs	r2, r6, #3
  404f94:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404f98:	08f8      	lsrs	r0, r7, #3
  404f9a:	f006 0307 	and.w	r3, r6, #7
  404f9e:	4607      	mov	r7, r0
  404fa0:	4616      	mov	r6, r2
  404fa2:	3330      	adds	r3, #48	; 0x30
  404fa4:	ea56 0207 	orrs.w	r2, r6, r7
  404fa8:	f801 3c01 	strb.w	r3, [r1, #-1]
  404fac:	f101 3bff 	add.w	fp, r1, #4294967295
  404fb0:	d1ee      	bne.n	404f90 <_vfiprintf_r+0x974>
  404fb2:	9a02      	ldr	r2, [sp, #8]
  404fb4:	07d6      	lsls	r6, r2, #31
  404fb6:	f57f ad9d 	bpl.w	404af4 <_vfiprintf_r+0x4d8>
  404fba:	2b30      	cmp	r3, #48	; 0x30
  404fbc:	f43f ad9a 	beq.w	404af4 <_vfiprintf_r+0x4d8>
  404fc0:	3902      	subs	r1, #2
  404fc2:	2330      	movs	r3, #48	; 0x30
  404fc4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404fc8:	eba9 0301 	sub.w	r3, r9, r1
  404fcc:	9305      	str	r3, [sp, #20]
  404fce:	468b      	mov	fp, r1
  404fd0:	e476      	b.n	4048c0 <_vfiprintf_r+0x2a4>
  404fd2:	9b03      	ldr	r3, [sp, #12]
  404fd4:	9a08      	ldr	r2, [sp, #32]
  404fd6:	428a      	cmp	r2, r1
  404fd8:	bfac      	ite	ge
  404fda:	189b      	addge	r3, r3, r2
  404fdc:	185b      	addlt	r3, r3, r1
  404fde:	9303      	str	r3, [sp, #12]
  404fe0:	e798      	b.n	404f14 <_vfiprintf_r+0x8f8>
  404fe2:	2202      	movs	r2, #2
  404fe4:	e44d      	b.n	404882 <_vfiprintf_r+0x266>
  404fe6:	2f00      	cmp	r7, #0
  404fe8:	bf08      	it	eq
  404fea:	2e0a      	cmpeq	r6, #10
  404fec:	d352      	bcc.n	405094 <_vfiprintf_r+0xa78>
  404fee:	46cb      	mov	fp, r9
  404ff0:	4630      	mov	r0, r6
  404ff2:	4639      	mov	r1, r7
  404ff4:	220a      	movs	r2, #10
  404ff6:	2300      	movs	r3, #0
  404ff8:	f7fe fc04 	bl	403804 <__aeabi_uldivmod>
  404ffc:	3230      	adds	r2, #48	; 0x30
  404ffe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405002:	4630      	mov	r0, r6
  405004:	4639      	mov	r1, r7
  405006:	2300      	movs	r3, #0
  405008:	220a      	movs	r2, #10
  40500a:	f7fe fbfb 	bl	403804 <__aeabi_uldivmod>
  40500e:	4606      	mov	r6, r0
  405010:	460f      	mov	r7, r1
  405012:	ea56 0307 	orrs.w	r3, r6, r7
  405016:	d1eb      	bne.n	404ff0 <_vfiprintf_r+0x9d4>
  405018:	e56c      	b.n	404af4 <_vfiprintf_r+0x4d8>
  40501a:	9405      	str	r4, [sp, #20]
  40501c:	46cb      	mov	fp, r9
  40501e:	e44f      	b.n	4048c0 <_vfiprintf_r+0x2a4>
  405020:	aa0f      	add	r2, sp, #60	; 0x3c
  405022:	9904      	ldr	r1, [sp, #16]
  405024:	9806      	ldr	r0, [sp, #24]
  405026:	f7ff fab9 	bl	40459c <__sprint_r.part.0>
  40502a:	2800      	cmp	r0, #0
  40502c:	d1a8      	bne.n	404f80 <_vfiprintf_r+0x964>
  40502e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405030:	46ca      	mov	sl, r9
  405032:	e75e      	b.n	404ef2 <_vfiprintf_r+0x8d6>
  405034:	aa0f      	add	r2, sp, #60	; 0x3c
  405036:	9904      	ldr	r1, [sp, #16]
  405038:	9806      	ldr	r0, [sp, #24]
  40503a:	f7ff faaf 	bl	40459c <__sprint_r.part.0>
  40503e:	2800      	cmp	r0, #0
  405040:	d19e      	bne.n	404f80 <_vfiprintf_r+0x964>
  405042:	46ca      	mov	sl, r9
  405044:	f7ff bbc0 	b.w	4047c8 <_vfiprintf_r+0x1ac>
  405048:	0040688c 	.word	0x0040688c
  40504c:	0040687c 	.word	0x0040687c
  405050:	3104      	adds	r1, #4
  405052:	6816      	ldr	r6, [r2, #0]
  405054:	9107      	str	r1, [sp, #28]
  405056:	2201      	movs	r2, #1
  405058:	2700      	movs	r7, #0
  40505a:	e412      	b.n	404882 <_vfiprintf_r+0x266>
  40505c:	9807      	ldr	r0, [sp, #28]
  40505e:	4601      	mov	r1, r0
  405060:	3104      	adds	r1, #4
  405062:	6806      	ldr	r6, [r0, #0]
  405064:	9107      	str	r1, [sp, #28]
  405066:	2700      	movs	r7, #0
  405068:	e40b      	b.n	404882 <_vfiprintf_r+0x266>
  40506a:	680e      	ldr	r6, [r1, #0]
  40506c:	3104      	adds	r1, #4
  40506e:	9107      	str	r1, [sp, #28]
  405070:	2700      	movs	r7, #0
  405072:	e591      	b.n	404b98 <_vfiprintf_r+0x57c>
  405074:	9907      	ldr	r1, [sp, #28]
  405076:	680e      	ldr	r6, [r1, #0]
  405078:	460a      	mov	r2, r1
  40507a:	17f7      	asrs	r7, r6, #31
  40507c:	3204      	adds	r2, #4
  40507e:	9207      	str	r2, [sp, #28]
  405080:	4630      	mov	r0, r6
  405082:	4639      	mov	r1, r7
  405084:	e50f      	b.n	404aa6 <_vfiprintf_r+0x48a>
  405086:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40508a:	f000 fe7f 	bl	405d8c <__retarget_lock_release_recursive>
  40508e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405092:	e71a      	b.n	404eca <_vfiprintf_r+0x8ae>
  405094:	9b02      	ldr	r3, [sp, #8]
  405096:	9302      	str	r3, [sp, #8]
  405098:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40509c:	3630      	adds	r6, #48	; 0x30
  40509e:	2301      	movs	r3, #1
  4050a0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4050a4:	9305      	str	r3, [sp, #20]
  4050a6:	e40b      	b.n	4048c0 <_vfiprintf_r+0x2a4>
  4050a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4050aa:	9904      	ldr	r1, [sp, #16]
  4050ac:	9806      	ldr	r0, [sp, #24]
  4050ae:	f7ff fa75 	bl	40459c <__sprint_r.part.0>
  4050b2:	2800      	cmp	r0, #0
  4050b4:	f47f af64 	bne.w	404f80 <_vfiprintf_r+0x964>
  4050b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4050ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050bc:	1c48      	adds	r0, r1, #1
  4050be:	46ca      	mov	sl, r9
  4050c0:	e651      	b.n	404d66 <_vfiprintf_r+0x74a>
  4050c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4050c4:	9904      	ldr	r1, [sp, #16]
  4050c6:	9806      	ldr	r0, [sp, #24]
  4050c8:	f7ff fa68 	bl	40459c <__sprint_r.part.0>
  4050cc:	2800      	cmp	r0, #0
  4050ce:	f47f af57 	bne.w	404f80 <_vfiprintf_r+0x964>
  4050d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4050d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050d6:	1c48      	adds	r0, r1, #1
  4050d8:	46ca      	mov	sl, r9
  4050da:	e448      	b.n	40496e <_vfiprintf_r+0x352>
  4050dc:	2a00      	cmp	r2, #0
  4050de:	f040 8091 	bne.w	405204 <_vfiprintf_r+0xbe8>
  4050e2:	2001      	movs	r0, #1
  4050e4:	4611      	mov	r1, r2
  4050e6:	46ca      	mov	sl, r9
  4050e8:	e641      	b.n	404d6e <_vfiprintf_r+0x752>
  4050ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4050ec:	9904      	ldr	r1, [sp, #16]
  4050ee:	9806      	ldr	r0, [sp, #24]
  4050f0:	f7ff fa54 	bl	40459c <__sprint_r.part.0>
  4050f4:	2800      	cmp	r0, #0
  4050f6:	f47f af43 	bne.w	404f80 <_vfiprintf_r+0x964>
  4050fa:	9810      	ldr	r0, [sp, #64]	; 0x40
  4050fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050fe:	3001      	adds	r0, #1
  405100:	46ca      	mov	sl, r9
  405102:	e667      	b.n	404dd4 <_vfiprintf_r+0x7b8>
  405104:	46d3      	mov	fp, sl
  405106:	e6d6      	b.n	404eb6 <_vfiprintf_r+0x89a>
  405108:	9e07      	ldr	r6, [sp, #28]
  40510a:	3607      	adds	r6, #7
  40510c:	f026 0207 	bic.w	r2, r6, #7
  405110:	f102 0108 	add.w	r1, r2, #8
  405114:	e9d2 6700 	ldrd	r6, r7, [r2]
  405118:	9107      	str	r1, [sp, #28]
  40511a:	2201      	movs	r2, #1
  40511c:	f7ff bbb1 	b.w	404882 <_vfiprintf_r+0x266>
  405120:	9e07      	ldr	r6, [sp, #28]
  405122:	3607      	adds	r6, #7
  405124:	f026 0607 	bic.w	r6, r6, #7
  405128:	e9d6 0100 	ldrd	r0, r1, [r6]
  40512c:	f106 0208 	add.w	r2, r6, #8
  405130:	9207      	str	r2, [sp, #28]
  405132:	4606      	mov	r6, r0
  405134:	460f      	mov	r7, r1
  405136:	e4b6      	b.n	404aa6 <_vfiprintf_r+0x48a>
  405138:	9e07      	ldr	r6, [sp, #28]
  40513a:	3607      	adds	r6, #7
  40513c:	f026 0207 	bic.w	r2, r6, #7
  405140:	f102 0108 	add.w	r1, r2, #8
  405144:	e9d2 6700 	ldrd	r6, r7, [r2]
  405148:	9107      	str	r1, [sp, #28]
  40514a:	2200      	movs	r2, #0
  40514c:	f7ff bb99 	b.w	404882 <_vfiprintf_r+0x266>
  405150:	9e07      	ldr	r6, [sp, #28]
  405152:	3607      	adds	r6, #7
  405154:	f026 0107 	bic.w	r1, r6, #7
  405158:	f101 0008 	add.w	r0, r1, #8
  40515c:	9007      	str	r0, [sp, #28]
  40515e:	e9d1 6700 	ldrd	r6, r7, [r1]
  405162:	e519      	b.n	404b98 <_vfiprintf_r+0x57c>
  405164:	46cb      	mov	fp, r9
  405166:	f7ff bbab 	b.w	4048c0 <_vfiprintf_r+0x2a4>
  40516a:	252d      	movs	r5, #45	; 0x2d
  40516c:	4276      	negs	r6, r6
  40516e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405172:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405176:	2201      	movs	r2, #1
  405178:	f7ff bb88 	b.w	40488c <_vfiprintf_r+0x270>
  40517c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40517e:	b9b3      	cbnz	r3, 4051ae <_vfiprintf_r+0xb92>
  405180:	4611      	mov	r1, r2
  405182:	2001      	movs	r0, #1
  405184:	46ca      	mov	sl, r9
  405186:	e5f2      	b.n	404d6e <_vfiprintf_r+0x752>
  405188:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40518c:	f000 fdfe 	bl	405d8c <__retarget_lock_release_recursive>
  405190:	f04f 33ff 	mov.w	r3, #4294967295
  405194:	9303      	str	r3, [sp, #12]
  405196:	f7ff bb50 	b.w	40483a <_vfiprintf_r+0x21e>
  40519a:	aa0f      	add	r2, sp, #60	; 0x3c
  40519c:	9904      	ldr	r1, [sp, #16]
  40519e:	9806      	ldr	r0, [sp, #24]
  4051a0:	f7ff f9fc 	bl	40459c <__sprint_r.part.0>
  4051a4:	2800      	cmp	r0, #0
  4051a6:	f47f aeeb 	bne.w	404f80 <_vfiprintf_r+0x964>
  4051aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051ac:	e6a9      	b.n	404f02 <_vfiprintf_r+0x8e6>
  4051ae:	ab0e      	add	r3, sp, #56	; 0x38
  4051b0:	2202      	movs	r2, #2
  4051b2:	931c      	str	r3, [sp, #112]	; 0x70
  4051b4:	921d      	str	r2, [sp, #116]	; 0x74
  4051b6:	2001      	movs	r0, #1
  4051b8:	46ca      	mov	sl, r9
  4051ba:	e5d0      	b.n	404d5e <_vfiprintf_r+0x742>
  4051bc:	aa0f      	add	r2, sp, #60	; 0x3c
  4051be:	9904      	ldr	r1, [sp, #16]
  4051c0:	9806      	ldr	r0, [sp, #24]
  4051c2:	f7ff f9eb 	bl	40459c <__sprint_r.part.0>
  4051c6:	2800      	cmp	r0, #0
  4051c8:	f47f aeda 	bne.w	404f80 <_vfiprintf_r+0x964>
  4051cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051d0:	1c48      	adds	r0, r1, #1
  4051d2:	46ca      	mov	sl, r9
  4051d4:	e5a4      	b.n	404d20 <_vfiprintf_r+0x704>
  4051d6:	9a07      	ldr	r2, [sp, #28]
  4051d8:	9903      	ldr	r1, [sp, #12]
  4051da:	6813      	ldr	r3, [r2, #0]
  4051dc:	17cd      	asrs	r5, r1, #31
  4051de:	4608      	mov	r0, r1
  4051e0:	3204      	adds	r2, #4
  4051e2:	4629      	mov	r1, r5
  4051e4:	9207      	str	r2, [sp, #28]
  4051e6:	e9c3 0100 	strd	r0, r1, [r3]
  4051ea:	f7ff ba54 	b.w	404696 <_vfiprintf_r+0x7a>
  4051ee:	4658      	mov	r0, fp
  4051f0:	9607      	str	r6, [sp, #28]
  4051f2:	9302      	str	r3, [sp, #8]
  4051f4:	f7ff f964 	bl	4044c0 <strlen>
  4051f8:	2400      	movs	r4, #0
  4051fa:	9005      	str	r0, [sp, #20]
  4051fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405200:	f7ff bb5e 	b.w	4048c0 <_vfiprintf_r+0x2a4>
  405204:	aa0f      	add	r2, sp, #60	; 0x3c
  405206:	9904      	ldr	r1, [sp, #16]
  405208:	9806      	ldr	r0, [sp, #24]
  40520a:	f7ff f9c7 	bl	40459c <__sprint_r.part.0>
  40520e:	2800      	cmp	r0, #0
  405210:	f47f aeb6 	bne.w	404f80 <_vfiprintf_r+0x964>
  405214:	9910      	ldr	r1, [sp, #64]	; 0x40
  405216:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405218:	1c48      	adds	r0, r1, #1
  40521a:	46ca      	mov	sl, r9
  40521c:	e5a7      	b.n	404d6e <_vfiprintf_r+0x752>
  40521e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405220:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405222:	4e20      	ldr	r6, [pc, #128]	; (4052a4 <_vfiprintf_r+0xc88>)
  405224:	3101      	adds	r1, #1
  405226:	f7ff bb90 	b.w	40494a <_vfiprintf_r+0x32e>
  40522a:	2c06      	cmp	r4, #6
  40522c:	bf28      	it	cs
  40522e:	2406      	movcs	r4, #6
  405230:	9405      	str	r4, [sp, #20]
  405232:	9607      	str	r6, [sp, #28]
  405234:	9401      	str	r4, [sp, #4]
  405236:	f8df b070 	ldr.w	fp, [pc, #112]	; 4052a8 <_vfiprintf_r+0xc8c>
  40523a:	e4d5      	b.n	404be8 <_vfiprintf_r+0x5cc>
  40523c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40523e:	4e19      	ldr	r6, [pc, #100]	; (4052a4 <_vfiprintf_r+0xc88>)
  405240:	3001      	adds	r0, #1
  405242:	e603      	b.n	404e4c <_vfiprintf_r+0x830>
  405244:	9405      	str	r4, [sp, #20]
  405246:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40524a:	9607      	str	r6, [sp, #28]
  40524c:	9302      	str	r3, [sp, #8]
  40524e:	4604      	mov	r4, r0
  405250:	f7ff bb36 	b.w	4048c0 <_vfiprintf_r+0x2a4>
  405254:	4686      	mov	lr, r0
  405256:	f7ff bbce 	b.w	4049f6 <_vfiprintf_r+0x3da>
  40525a:	9806      	ldr	r0, [sp, #24]
  40525c:	aa0f      	add	r2, sp, #60	; 0x3c
  40525e:	4659      	mov	r1, fp
  405260:	f7ff f99c 	bl	40459c <__sprint_r.part.0>
  405264:	2800      	cmp	r0, #0
  405266:	f43f ae24 	beq.w	404eb2 <_vfiprintf_r+0x896>
  40526a:	e624      	b.n	404eb6 <_vfiprintf_r+0x89a>
  40526c:	9907      	ldr	r1, [sp, #28]
  40526e:	f898 2001 	ldrb.w	r2, [r8, #1]
  405272:	680c      	ldr	r4, [r1, #0]
  405274:	3104      	adds	r1, #4
  405276:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40527a:	46b8      	mov	r8, r7
  40527c:	9107      	str	r1, [sp, #28]
  40527e:	f7ff ba3f 	b.w	404700 <_vfiprintf_r+0xe4>
  405282:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405286:	e43c      	b.n	404b02 <_vfiprintf_r+0x4e6>
  405288:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40528c:	e521      	b.n	404cd2 <_vfiprintf_r+0x6b6>
  40528e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405292:	f7ff bbf4 	b.w	404a7e <_vfiprintf_r+0x462>
  405296:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40529a:	e491      	b.n	404bc0 <_vfiprintf_r+0x5a4>
  40529c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4052a0:	e469      	b.n	404b76 <_vfiprintf_r+0x55a>
  4052a2:	bf00      	nop
  4052a4:	0040687c 	.word	0x0040687c
  4052a8:	00406874 	.word	0x00406874

004052ac <__sbprintf>:
  4052ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052b0:	460c      	mov	r4, r1
  4052b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4052b6:	8989      	ldrh	r1, [r1, #12]
  4052b8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4052ba:	89e5      	ldrh	r5, [r4, #14]
  4052bc:	9619      	str	r6, [sp, #100]	; 0x64
  4052be:	f021 0102 	bic.w	r1, r1, #2
  4052c2:	4606      	mov	r6, r0
  4052c4:	69e0      	ldr	r0, [r4, #28]
  4052c6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4052ca:	4617      	mov	r7, r2
  4052cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4052d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4052d2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4052d6:	4698      	mov	r8, r3
  4052d8:	ad1a      	add	r5, sp, #104	; 0x68
  4052da:	2300      	movs	r3, #0
  4052dc:	9007      	str	r0, [sp, #28]
  4052de:	a816      	add	r0, sp, #88	; 0x58
  4052e0:	9209      	str	r2, [sp, #36]	; 0x24
  4052e2:	9306      	str	r3, [sp, #24]
  4052e4:	9500      	str	r5, [sp, #0]
  4052e6:	9504      	str	r5, [sp, #16]
  4052e8:	9102      	str	r1, [sp, #8]
  4052ea:	9105      	str	r1, [sp, #20]
  4052ec:	f000 fd48 	bl	405d80 <__retarget_lock_init_recursive>
  4052f0:	4643      	mov	r3, r8
  4052f2:	463a      	mov	r2, r7
  4052f4:	4669      	mov	r1, sp
  4052f6:	4630      	mov	r0, r6
  4052f8:	f7ff f990 	bl	40461c <_vfiprintf_r>
  4052fc:	1e05      	subs	r5, r0, #0
  4052fe:	db07      	blt.n	405310 <__sbprintf+0x64>
  405300:	4630      	mov	r0, r6
  405302:	4669      	mov	r1, sp
  405304:	f000 f928 	bl	405558 <_fflush_r>
  405308:	2800      	cmp	r0, #0
  40530a:	bf18      	it	ne
  40530c:	f04f 35ff 	movne.w	r5, #4294967295
  405310:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405314:	065b      	lsls	r3, r3, #25
  405316:	d503      	bpl.n	405320 <__sbprintf+0x74>
  405318:	89a3      	ldrh	r3, [r4, #12]
  40531a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40531e:	81a3      	strh	r3, [r4, #12]
  405320:	9816      	ldr	r0, [sp, #88]	; 0x58
  405322:	f000 fd2f 	bl	405d84 <__retarget_lock_close_recursive>
  405326:	4628      	mov	r0, r5
  405328:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40532c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405330 <__swsetup_r>:
  405330:	b538      	push	{r3, r4, r5, lr}
  405332:	4b30      	ldr	r3, [pc, #192]	; (4053f4 <__swsetup_r+0xc4>)
  405334:	681b      	ldr	r3, [r3, #0]
  405336:	4605      	mov	r5, r0
  405338:	460c      	mov	r4, r1
  40533a:	b113      	cbz	r3, 405342 <__swsetup_r+0x12>
  40533c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40533e:	2a00      	cmp	r2, #0
  405340:	d038      	beq.n	4053b4 <__swsetup_r+0x84>
  405342:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405346:	b293      	uxth	r3, r2
  405348:	0718      	lsls	r0, r3, #28
  40534a:	d50c      	bpl.n	405366 <__swsetup_r+0x36>
  40534c:	6920      	ldr	r0, [r4, #16]
  40534e:	b1a8      	cbz	r0, 40537c <__swsetup_r+0x4c>
  405350:	f013 0201 	ands.w	r2, r3, #1
  405354:	d01e      	beq.n	405394 <__swsetup_r+0x64>
  405356:	6963      	ldr	r3, [r4, #20]
  405358:	2200      	movs	r2, #0
  40535a:	425b      	negs	r3, r3
  40535c:	61a3      	str	r3, [r4, #24]
  40535e:	60a2      	str	r2, [r4, #8]
  405360:	b1f0      	cbz	r0, 4053a0 <__swsetup_r+0x70>
  405362:	2000      	movs	r0, #0
  405364:	bd38      	pop	{r3, r4, r5, pc}
  405366:	06d9      	lsls	r1, r3, #27
  405368:	d53c      	bpl.n	4053e4 <__swsetup_r+0xb4>
  40536a:	0758      	lsls	r0, r3, #29
  40536c:	d426      	bmi.n	4053bc <__swsetup_r+0x8c>
  40536e:	6920      	ldr	r0, [r4, #16]
  405370:	f042 0308 	orr.w	r3, r2, #8
  405374:	81a3      	strh	r3, [r4, #12]
  405376:	b29b      	uxth	r3, r3
  405378:	2800      	cmp	r0, #0
  40537a:	d1e9      	bne.n	405350 <__swsetup_r+0x20>
  40537c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405380:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405384:	d0e4      	beq.n	405350 <__swsetup_r+0x20>
  405386:	4628      	mov	r0, r5
  405388:	4621      	mov	r1, r4
  40538a:	f000 fd2f 	bl	405dec <__smakebuf_r>
  40538e:	89a3      	ldrh	r3, [r4, #12]
  405390:	6920      	ldr	r0, [r4, #16]
  405392:	e7dd      	b.n	405350 <__swsetup_r+0x20>
  405394:	0799      	lsls	r1, r3, #30
  405396:	bf58      	it	pl
  405398:	6962      	ldrpl	r2, [r4, #20]
  40539a:	60a2      	str	r2, [r4, #8]
  40539c:	2800      	cmp	r0, #0
  40539e:	d1e0      	bne.n	405362 <__swsetup_r+0x32>
  4053a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053a4:	061a      	lsls	r2, r3, #24
  4053a6:	d5dd      	bpl.n	405364 <__swsetup_r+0x34>
  4053a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053ac:	81a3      	strh	r3, [r4, #12]
  4053ae:	f04f 30ff 	mov.w	r0, #4294967295
  4053b2:	bd38      	pop	{r3, r4, r5, pc}
  4053b4:	4618      	mov	r0, r3
  4053b6:	f000 f927 	bl	405608 <__sinit>
  4053ba:	e7c2      	b.n	405342 <__swsetup_r+0x12>
  4053bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4053be:	b151      	cbz	r1, 4053d6 <__swsetup_r+0xa6>
  4053c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4053c4:	4299      	cmp	r1, r3
  4053c6:	d004      	beq.n	4053d2 <__swsetup_r+0xa2>
  4053c8:	4628      	mov	r0, r5
  4053ca:	f000 fa43 	bl	405854 <_free_r>
  4053ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4053d2:	2300      	movs	r3, #0
  4053d4:	6323      	str	r3, [r4, #48]	; 0x30
  4053d6:	2300      	movs	r3, #0
  4053d8:	6920      	ldr	r0, [r4, #16]
  4053da:	6063      	str	r3, [r4, #4]
  4053dc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4053e0:	6020      	str	r0, [r4, #0]
  4053e2:	e7c5      	b.n	405370 <__swsetup_r+0x40>
  4053e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4053e8:	2309      	movs	r3, #9
  4053ea:	602b      	str	r3, [r5, #0]
  4053ec:	f04f 30ff 	mov.w	r0, #4294967295
  4053f0:	81a2      	strh	r2, [r4, #12]
  4053f2:	bd38      	pop	{r3, r4, r5, pc}
  4053f4:	20400014 	.word	0x20400014

004053f8 <register_fini>:
  4053f8:	4b02      	ldr	r3, [pc, #8]	; (405404 <register_fini+0xc>)
  4053fa:	b113      	cbz	r3, 405402 <register_fini+0xa>
  4053fc:	4802      	ldr	r0, [pc, #8]	; (405408 <register_fini+0x10>)
  4053fe:	f000 b805 	b.w	40540c <atexit>
  405402:	4770      	bx	lr
  405404:	00000000 	.word	0x00000000
  405408:	00405679 	.word	0x00405679

0040540c <atexit>:
  40540c:	2300      	movs	r3, #0
  40540e:	4601      	mov	r1, r0
  405410:	461a      	mov	r2, r3
  405412:	4618      	mov	r0, r3
  405414:	f001 b890 	b.w	406538 <__register_exitproc>

00405418 <__sflush_r>:
  405418:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40541c:	b29a      	uxth	r2, r3
  40541e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405422:	460d      	mov	r5, r1
  405424:	0711      	lsls	r1, r2, #28
  405426:	4680      	mov	r8, r0
  405428:	d43a      	bmi.n	4054a0 <__sflush_r+0x88>
  40542a:	686a      	ldr	r2, [r5, #4]
  40542c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405430:	2a00      	cmp	r2, #0
  405432:	81ab      	strh	r3, [r5, #12]
  405434:	dd6f      	ble.n	405516 <__sflush_r+0xfe>
  405436:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405438:	2c00      	cmp	r4, #0
  40543a:	d049      	beq.n	4054d0 <__sflush_r+0xb8>
  40543c:	2200      	movs	r2, #0
  40543e:	b29b      	uxth	r3, r3
  405440:	f8d8 6000 	ldr.w	r6, [r8]
  405444:	f8c8 2000 	str.w	r2, [r8]
  405448:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40544c:	d067      	beq.n	40551e <__sflush_r+0x106>
  40544e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405450:	075f      	lsls	r7, r3, #29
  405452:	d505      	bpl.n	405460 <__sflush_r+0x48>
  405454:	6869      	ldr	r1, [r5, #4]
  405456:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405458:	1a52      	subs	r2, r2, r1
  40545a:	b10b      	cbz	r3, 405460 <__sflush_r+0x48>
  40545c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40545e:	1ad2      	subs	r2, r2, r3
  405460:	2300      	movs	r3, #0
  405462:	69e9      	ldr	r1, [r5, #28]
  405464:	4640      	mov	r0, r8
  405466:	47a0      	blx	r4
  405468:	1c44      	adds	r4, r0, #1
  40546a:	d03c      	beq.n	4054e6 <__sflush_r+0xce>
  40546c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405470:	692a      	ldr	r2, [r5, #16]
  405472:	602a      	str	r2, [r5, #0]
  405474:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405478:	2200      	movs	r2, #0
  40547a:	81ab      	strh	r3, [r5, #12]
  40547c:	04db      	lsls	r3, r3, #19
  40547e:	606a      	str	r2, [r5, #4]
  405480:	d447      	bmi.n	405512 <__sflush_r+0xfa>
  405482:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405484:	f8c8 6000 	str.w	r6, [r8]
  405488:	b311      	cbz	r1, 4054d0 <__sflush_r+0xb8>
  40548a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40548e:	4299      	cmp	r1, r3
  405490:	d002      	beq.n	405498 <__sflush_r+0x80>
  405492:	4640      	mov	r0, r8
  405494:	f000 f9de 	bl	405854 <_free_r>
  405498:	2000      	movs	r0, #0
  40549a:	6328      	str	r0, [r5, #48]	; 0x30
  40549c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054a0:	692e      	ldr	r6, [r5, #16]
  4054a2:	b1ae      	cbz	r6, 4054d0 <__sflush_r+0xb8>
  4054a4:	682c      	ldr	r4, [r5, #0]
  4054a6:	602e      	str	r6, [r5, #0]
  4054a8:	0791      	lsls	r1, r2, #30
  4054aa:	bf0c      	ite	eq
  4054ac:	696b      	ldreq	r3, [r5, #20]
  4054ae:	2300      	movne	r3, #0
  4054b0:	1ba4      	subs	r4, r4, r6
  4054b2:	60ab      	str	r3, [r5, #8]
  4054b4:	e00a      	b.n	4054cc <__sflush_r+0xb4>
  4054b6:	4623      	mov	r3, r4
  4054b8:	4632      	mov	r2, r6
  4054ba:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4054bc:	69e9      	ldr	r1, [r5, #28]
  4054be:	4640      	mov	r0, r8
  4054c0:	47b8      	blx	r7
  4054c2:	2800      	cmp	r0, #0
  4054c4:	eba4 0400 	sub.w	r4, r4, r0
  4054c8:	4406      	add	r6, r0
  4054ca:	dd04      	ble.n	4054d6 <__sflush_r+0xbe>
  4054cc:	2c00      	cmp	r4, #0
  4054ce:	dcf2      	bgt.n	4054b6 <__sflush_r+0x9e>
  4054d0:	2000      	movs	r0, #0
  4054d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054d6:	89ab      	ldrh	r3, [r5, #12]
  4054d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4054dc:	81ab      	strh	r3, [r5, #12]
  4054de:	f04f 30ff 	mov.w	r0, #4294967295
  4054e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054e6:	f8d8 4000 	ldr.w	r4, [r8]
  4054ea:	2c1d      	cmp	r4, #29
  4054ec:	d8f3      	bhi.n	4054d6 <__sflush_r+0xbe>
  4054ee:	4b19      	ldr	r3, [pc, #100]	; (405554 <__sflush_r+0x13c>)
  4054f0:	40e3      	lsrs	r3, r4
  4054f2:	43db      	mvns	r3, r3
  4054f4:	f013 0301 	ands.w	r3, r3, #1
  4054f8:	d1ed      	bne.n	4054d6 <__sflush_r+0xbe>
  4054fa:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4054fe:	606b      	str	r3, [r5, #4]
  405500:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405504:	6929      	ldr	r1, [r5, #16]
  405506:	81ab      	strh	r3, [r5, #12]
  405508:	04da      	lsls	r2, r3, #19
  40550a:	6029      	str	r1, [r5, #0]
  40550c:	d5b9      	bpl.n	405482 <__sflush_r+0x6a>
  40550e:	2c00      	cmp	r4, #0
  405510:	d1b7      	bne.n	405482 <__sflush_r+0x6a>
  405512:	6528      	str	r0, [r5, #80]	; 0x50
  405514:	e7b5      	b.n	405482 <__sflush_r+0x6a>
  405516:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405518:	2a00      	cmp	r2, #0
  40551a:	dc8c      	bgt.n	405436 <__sflush_r+0x1e>
  40551c:	e7d8      	b.n	4054d0 <__sflush_r+0xb8>
  40551e:	2301      	movs	r3, #1
  405520:	69e9      	ldr	r1, [r5, #28]
  405522:	4640      	mov	r0, r8
  405524:	47a0      	blx	r4
  405526:	1c43      	adds	r3, r0, #1
  405528:	4602      	mov	r2, r0
  40552a:	d002      	beq.n	405532 <__sflush_r+0x11a>
  40552c:	89ab      	ldrh	r3, [r5, #12]
  40552e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405530:	e78e      	b.n	405450 <__sflush_r+0x38>
  405532:	f8d8 3000 	ldr.w	r3, [r8]
  405536:	2b00      	cmp	r3, #0
  405538:	d0f8      	beq.n	40552c <__sflush_r+0x114>
  40553a:	2b1d      	cmp	r3, #29
  40553c:	d001      	beq.n	405542 <__sflush_r+0x12a>
  40553e:	2b16      	cmp	r3, #22
  405540:	d102      	bne.n	405548 <__sflush_r+0x130>
  405542:	f8c8 6000 	str.w	r6, [r8]
  405546:	e7c3      	b.n	4054d0 <__sflush_r+0xb8>
  405548:	89ab      	ldrh	r3, [r5, #12]
  40554a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40554e:	81ab      	strh	r3, [r5, #12]
  405550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405554:	20400001 	.word	0x20400001

00405558 <_fflush_r>:
  405558:	b538      	push	{r3, r4, r5, lr}
  40555a:	460d      	mov	r5, r1
  40555c:	4604      	mov	r4, r0
  40555e:	b108      	cbz	r0, 405564 <_fflush_r+0xc>
  405560:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405562:	b1bb      	cbz	r3, 405594 <_fflush_r+0x3c>
  405564:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405568:	b188      	cbz	r0, 40558e <_fflush_r+0x36>
  40556a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40556c:	07db      	lsls	r3, r3, #31
  40556e:	d401      	bmi.n	405574 <_fflush_r+0x1c>
  405570:	0581      	lsls	r1, r0, #22
  405572:	d517      	bpl.n	4055a4 <_fflush_r+0x4c>
  405574:	4620      	mov	r0, r4
  405576:	4629      	mov	r1, r5
  405578:	f7ff ff4e 	bl	405418 <__sflush_r>
  40557c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40557e:	07da      	lsls	r2, r3, #31
  405580:	4604      	mov	r4, r0
  405582:	d402      	bmi.n	40558a <_fflush_r+0x32>
  405584:	89ab      	ldrh	r3, [r5, #12]
  405586:	059b      	lsls	r3, r3, #22
  405588:	d507      	bpl.n	40559a <_fflush_r+0x42>
  40558a:	4620      	mov	r0, r4
  40558c:	bd38      	pop	{r3, r4, r5, pc}
  40558e:	4604      	mov	r4, r0
  405590:	4620      	mov	r0, r4
  405592:	bd38      	pop	{r3, r4, r5, pc}
  405594:	f000 f838 	bl	405608 <__sinit>
  405598:	e7e4      	b.n	405564 <_fflush_r+0xc>
  40559a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40559c:	f000 fbf6 	bl	405d8c <__retarget_lock_release_recursive>
  4055a0:	4620      	mov	r0, r4
  4055a2:	bd38      	pop	{r3, r4, r5, pc}
  4055a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4055a6:	f000 fbef 	bl	405d88 <__retarget_lock_acquire_recursive>
  4055aa:	e7e3      	b.n	405574 <_fflush_r+0x1c>

004055ac <_cleanup_r>:
  4055ac:	4901      	ldr	r1, [pc, #4]	; (4055b4 <_cleanup_r+0x8>)
  4055ae:	f000 bbaf 	b.w	405d10 <_fwalk_reent>
  4055b2:	bf00      	nop
  4055b4:	00406621 	.word	0x00406621

004055b8 <std.isra.0>:
  4055b8:	b510      	push	{r4, lr}
  4055ba:	2300      	movs	r3, #0
  4055bc:	4604      	mov	r4, r0
  4055be:	8181      	strh	r1, [r0, #12]
  4055c0:	81c2      	strh	r2, [r0, #14]
  4055c2:	6003      	str	r3, [r0, #0]
  4055c4:	6043      	str	r3, [r0, #4]
  4055c6:	6083      	str	r3, [r0, #8]
  4055c8:	6643      	str	r3, [r0, #100]	; 0x64
  4055ca:	6103      	str	r3, [r0, #16]
  4055cc:	6143      	str	r3, [r0, #20]
  4055ce:	6183      	str	r3, [r0, #24]
  4055d0:	4619      	mov	r1, r3
  4055d2:	2208      	movs	r2, #8
  4055d4:	305c      	adds	r0, #92	; 0x5c
  4055d6:	f7fe fe33 	bl	404240 <memset>
  4055da:	4807      	ldr	r0, [pc, #28]	; (4055f8 <std.isra.0+0x40>)
  4055dc:	4907      	ldr	r1, [pc, #28]	; (4055fc <std.isra.0+0x44>)
  4055de:	4a08      	ldr	r2, [pc, #32]	; (405600 <std.isra.0+0x48>)
  4055e0:	4b08      	ldr	r3, [pc, #32]	; (405604 <std.isra.0+0x4c>)
  4055e2:	6220      	str	r0, [r4, #32]
  4055e4:	61e4      	str	r4, [r4, #28]
  4055e6:	6261      	str	r1, [r4, #36]	; 0x24
  4055e8:	62a2      	str	r2, [r4, #40]	; 0x28
  4055ea:	62e3      	str	r3, [r4, #44]	; 0x2c
  4055ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4055f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4055f4:	f000 bbc4 	b.w	405d80 <__retarget_lock_init_recursive>
  4055f8:	00406365 	.word	0x00406365
  4055fc:	00406389 	.word	0x00406389
  405600:	004063c5 	.word	0x004063c5
  405604:	004063e5 	.word	0x004063e5

00405608 <__sinit>:
  405608:	b510      	push	{r4, lr}
  40560a:	4604      	mov	r4, r0
  40560c:	4812      	ldr	r0, [pc, #72]	; (405658 <__sinit+0x50>)
  40560e:	f000 fbbb 	bl	405d88 <__retarget_lock_acquire_recursive>
  405612:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405614:	b9d2      	cbnz	r2, 40564c <__sinit+0x44>
  405616:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40561a:	4810      	ldr	r0, [pc, #64]	; (40565c <__sinit+0x54>)
  40561c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405620:	2103      	movs	r1, #3
  405622:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405626:	63e0      	str	r0, [r4, #60]	; 0x3c
  405628:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40562c:	6860      	ldr	r0, [r4, #4]
  40562e:	2104      	movs	r1, #4
  405630:	f7ff ffc2 	bl	4055b8 <std.isra.0>
  405634:	2201      	movs	r2, #1
  405636:	2109      	movs	r1, #9
  405638:	68a0      	ldr	r0, [r4, #8]
  40563a:	f7ff ffbd 	bl	4055b8 <std.isra.0>
  40563e:	2202      	movs	r2, #2
  405640:	2112      	movs	r1, #18
  405642:	68e0      	ldr	r0, [r4, #12]
  405644:	f7ff ffb8 	bl	4055b8 <std.isra.0>
  405648:	2301      	movs	r3, #1
  40564a:	63a3      	str	r3, [r4, #56]	; 0x38
  40564c:	4802      	ldr	r0, [pc, #8]	; (405658 <__sinit+0x50>)
  40564e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405652:	f000 bb9b 	b.w	405d8c <__retarget_lock_release_recursive>
  405656:	bf00      	nop
  405658:	20400c2c 	.word	0x20400c2c
  40565c:	004055ad 	.word	0x004055ad

00405660 <__sfp_lock_acquire>:
  405660:	4801      	ldr	r0, [pc, #4]	; (405668 <__sfp_lock_acquire+0x8>)
  405662:	f000 bb91 	b.w	405d88 <__retarget_lock_acquire_recursive>
  405666:	bf00      	nop
  405668:	20400c40 	.word	0x20400c40

0040566c <__sfp_lock_release>:
  40566c:	4801      	ldr	r0, [pc, #4]	; (405674 <__sfp_lock_release+0x8>)
  40566e:	f000 bb8d 	b.w	405d8c <__retarget_lock_release_recursive>
  405672:	bf00      	nop
  405674:	20400c40 	.word	0x20400c40

00405678 <__libc_fini_array>:
  405678:	b538      	push	{r3, r4, r5, lr}
  40567a:	4c0a      	ldr	r4, [pc, #40]	; (4056a4 <__libc_fini_array+0x2c>)
  40567c:	4d0a      	ldr	r5, [pc, #40]	; (4056a8 <__libc_fini_array+0x30>)
  40567e:	1b64      	subs	r4, r4, r5
  405680:	10a4      	asrs	r4, r4, #2
  405682:	d00a      	beq.n	40569a <__libc_fini_array+0x22>
  405684:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405688:	3b01      	subs	r3, #1
  40568a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40568e:	3c01      	subs	r4, #1
  405690:	f855 3904 	ldr.w	r3, [r5], #-4
  405694:	4798      	blx	r3
  405696:	2c00      	cmp	r4, #0
  405698:	d1f9      	bne.n	40568e <__libc_fini_array+0x16>
  40569a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40569e:	f001 b991 	b.w	4069c4 <_fini>
  4056a2:	bf00      	nop
  4056a4:	004069d4 	.word	0x004069d4
  4056a8:	004069d0 	.word	0x004069d0

004056ac <__fputwc>:
  4056ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4056b0:	b082      	sub	sp, #8
  4056b2:	4680      	mov	r8, r0
  4056b4:	4689      	mov	r9, r1
  4056b6:	4614      	mov	r4, r2
  4056b8:	f000 fb54 	bl	405d64 <__locale_mb_cur_max>
  4056bc:	2801      	cmp	r0, #1
  4056be:	d036      	beq.n	40572e <__fputwc+0x82>
  4056c0:	464a      	mov	r2, r9
  4056c2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4056c6:	a901      	add	r1, sp, #4
  4056c8:	4640      	mov	r0, r8
  4056ca:	f000 fee7 	bl	40649c <_wcrtomb_r>
  4056ce:	1c42      	adds	r2, r0, #1
  4056d0:	4606      	mov	r6, r0
  4056d2:	d025      	beq.n	405720 <__fputwc+0x74>
  4056d4:	b3a8      	cbz	r0, 405742 <__fputwc+0x96>
  4056d6:	f89d e004 	ldrb.w	lr, [sp, #4]
  4056da:	2500      	movs	r5, #0
  4056dc:	f10d 0a04 	add.w	sl, sp, #4
  4056e0:	e009      	b.n	4056f6 <__fputwc+0x4a>
  4056e2:	6823      	ldr	r3, [r4, #0]
  4056e4:	1c5a      	adds	r2, r3, #1
  4056e6:	6022      	str	r2, [r4, #0]
  4056e8:	f883 e000 	strb.w	lr, [r3]
  4056ec:	3501      	adds	r5, #1
  4056ee:	42b5      	cmp	r5, r6
  4056f0:	d227      	bcs.n	405742 <__fputwc+0x96>
  4056f2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4056f6:	68a3      	ldr	r3, [r4, #8]
  4056f8:	3b01      	subs	r3, #1
  4056fa:	2b00      	cmp	r3, #0
  4056fc:	60a3      	str	r3, [r4, #8]
  4056fe:	daf0      	bge.n	4056e2 <__fputwc+0x36>
  405700:	69a7      	ldr	r7, [r4, #24]
  405702:	42bb      	cmp	r3, r7
  405704:	4671      	mov	r1, lr
  405706:	4622      	mov	r2, r4
  405708:	4640      	mov	r0, r8
  40570a:	db02      	blt.n	405712 <__fputwc+0x66>
  40570c:	f1be 0f0a 	cmp.w	lr, #10
  405710:	d1e7      	bne.n	4056e2 <__fputwc+0x36>
  405712:	f000 fe6b 	bl	4063ec <__swbuf_r>
  405716:	1c43      	adds	r3, r0, #1
  405718:	d1e8      	bne.n	4056ec <__fputwc+0x40>
  40571a:	b002      	add	sp, #8
  40571c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405720:	89a3      	ldrh	r3, [r4, #12]
  405722:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405726:	81a3      	strh	r3, [r4, #12]
  405728:	b002      	add	sp, #8
  40572a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40572e:	f109 33ff 	add.w	r3, r9, #4294967295
  405732:	2bfe      	cmp	r3, #254	; 0xfe
  405734:	d8c4      	bhi.n	4056c0 <__fputwc+0x14>
  405736:	fa5f fe89 	uxtb.w	lr, r9
  40573a:	4606      	mov	r6, r0
  40573c:	f88d e004 	strb.w	lr, [sp, #4]
  405740:	e7cb      	b.n	4056da <__fputwc+0x2e>
  405742:	4648      	mov	r0, r9
  405744:	b002      	add	sp, #8
  405746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40574a:	bf00      	nop

0040574c <_fputwc_r>:
  40574c:	b530      	push	{r4, r5, lr}
  40574e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405750:	f013 0f01 	tst.w	r3, #1
  405754:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405758:	4614      	mov	r4, r2
  40575a:	b083      	sub	sp, #12
  40575c:	4605      	mov	r5, r0
  40575e:	b29a      	uxth	r2, r3
  405760:	d101      	bne.n	405766 <_fputwc_r+0x1a>
  405762:	0590      	lsls	r0, r2, #22
  405764:	d51c      	bpl.n	4057a0 <_fputwc_r+0x54>
  405766:	0490      	lsls	r0, r2, #18
  405768:	d406      	bmi.n	405778 <_fputwc_r+0x2c>
  40576a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40576c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405770:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405774:	81a3      	strh	r3, [r4, #12]
  405776:	6662      	str	r2, [r4, #100]	; 0x64
  405778:	4628      	mov	r0, r5
  40577a:	4622      	mov	r2, r4
  40577c:	f7ff ff96 	bl	4056ac <__fputwc>
  405780:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405782:	07da      	lsls	r2, r3, #31
  405784:	4605      	mov	r5, r0
  405786:	d402      	bmi.n	40578e <_fputwc_r+0x42>
  405788:	89a3      	ldrh	r3, [r4, #12]
  40578a:	059b      	lsls	r3, r3, #22
  40578c:	d502      	bpl.n	405794 <_fputwc_r+0x48>
  40578e:	4628      	mov	r0, r5
  405790:	b003      	add	sp, #12
  405792:	bd30      	pop	{r4, r5, pc}
  405794:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405796:	f000 faf9 	bl	405d8c <__retarget_lock_release_recursive>
  40579a:	4628      	mov	r0, r5
  40579c:	b003      	add	sp, #12
  40579e:	bd30      	pop	{r4, r5, pc}
  4057a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4057a2:	9101      	str	r1, [sp, #4]
  4057a4:	f000 faf0 	bl	405d88 <__retarget_lock_acquire_recursive>
  4057a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4057ac:	9901      	ldr	r1, [sp, #4]
  4057ae:	b29a      	uxth	r2, r3
  4057b0:	e7d9      	b.n	405766 <_fputwc_r+0x1a>
  4057b2:	bf00      	nop

004057b4 <_malloc_trim_r>:
  4057b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4057b6:	4f24      	ldr	r7, [pc, #144]	; (405848 <_malloc_trim_r+0x94>)
  4057b8:	460c      	mov	r4, r1
  4057ba:	4606      	mov	r6, r0
  4057bc:	f7fe fd8e 	bl	4042dc <__malloc_lock>
  4057c0:	68bb      	ldr	r3, [r7, #8]
  4057c2:	685d      	ldr	r5, [r3, #4]
  4057c4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4057c8:	310f      	adds	r1, #15
  4057ca:	f025 0503 	bic.w	r5, r5, #3
  4057ce:	4429      	add	r1, r5
  4057d0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4057d4:	f021 010f 	bic.w	r1, r1, #15
  4057d8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4057dc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4057e0:	db07      	blt.n	4057f2 <_malloc_trim_r+0x3e>
  4057e2:	2100      	movs	r1, #0
  4057e4:	4630      	mov	r0, r6
  4057e6:	f7fe fd85 	bl	4042f4 <_sbrk_r>
  4057ea:	68bb      	ldr	r3, [r7, #8]
  4057ec:	442b      	add	r3, r5
  4057ee:	4298      	cmp	r0, r3
  4057f0:	d004      	beq.n	4057fc <_malloc_trim_r+0x48>
  4057f2:	4630      	mov	r0, r6
  4057f4:	f7fe fd78 	bl	4042e8 <__malloc_unlock>
  4057f8:	2000      	movs	r0, #0
  4057fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4057fc:	4261      	negs	r1, r4
  4057fe:	4630      	mov	r0, r6
  405800:	f7fe fd78 	bl	4042f4 <_sbrk_r>
  405804:	3001      	adds	r0, #1
  405806:	d00d      	beq.n	405824 <_malloc_trim_r+0x70>
  405808:	4b10      	ldr	r3, [pc, #64]	; (40584c <_malloc_trim_r+0x98>)
  40580a:	68ba      	ldr	r2, [r7, #8]
  40580c:	6819      	ldr	r1, [r3, #0]
  40580e:	1b2d      	subs	r5, r5, r4
  405810:	f045 0501 	orr.w	r5, r5, #1
  405814:	4630      	mov	r0, r6
  405816:	1b09      	subs	r1, r1, r4
  405818:	6055      	str	r5, [r2, #4]
  40581a:	6019      	str	r1, [r3, #0]
  40581c:	f7fe fd64 	bl	4042e8 <__malloc_unlock>
  405820:	2001      	movs	r0, #1
  405822:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405824:	2100      	movs	r1, #0
  405826:	4630      	mov	r0, r6
  405828:	f7fe fd64 	bl	4042f4 <_sbrk_r>
  40582c:	68ba      	ldr	r2, [r7, #8]
  40582e:	1a83      	subs	r3, r0, r2
  405830:	2b0f      	cmp	r3, #15
  405832:	ddde      	ble.n	4057f2 <_malloc_trim_r+0x3e>
  405834:	4c06      	ldr	r4, [pc, #24]	; (405850 <_malloc_trim_r+0x9c>)
  405836:	4905      	ldr	r1, [pc, #20]	; (40584c <_malloc_trim_r+0x98>)
  405838:	6824      	ldr	r4, [r4, #0]
  40583a:	f043 0301 	orr.w	r3, r3, #1
  40583e:	1b00      	subs	r0, r0, r4
  405840:	6053      	str	r3, [r2, #4]
  405842:	6008      	str	r0, [r1, #0]
  405844:	e7d5      	b.n	4057f2 <_malloc_trim_r+0x3e>
  405846:	bf00      	nop
  405848:	20400440 	.word	0x20400440
  40584c:	20400b98 	.word	0x20400b98
  405850:	20400848 	.word	0x20400848

00405854 <_free_r>:
  405854:	2900      	cmp	r1, #0
  405856:	d044      	beq.n	4058e2 <_free_r+0x8e>
  405858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40585c:	460d      	mov	r5, r1
  40585e:	4680      	mov	r8, r0
  405860:	f7fe fd3c 	bl	4042dc <__malloc_lock>
  405864:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405868:	4969      	ldr	r1, [pc, #420]	; (405a10 <_free_r+0x1bc>)
  40586a:	f027 0301 	bic.w	r3, r7, #1
  40586e:	f1a5 0408 	sub.w	r4, r5, #8
  405872:	18e2      	adds	r2, r4, r3
  405874:	688e      	ldr	r6, [r1, #8]
  405876:	6850      	ldr	r0, [r2, #4]
  405878:	42b2      	cmp	r2, r6
  40587a:	f020 0003 	bic.w	r0, r0, #3
  40587e:	d05e      	beq.n	40593e <_free_r+0xea>
  405880:	07fe      	lsls	r6, r7, #31
  405882:	6050      	str	r0, [r2, #4]
  405884:	d40b      	bmi.n	40589e <_free_r+0x4a>
  405886:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40588a:	1be4      	subs	r4, r4, r7
  40588c:	f101 0e08 	add.w	lr, r1, #8
  405890:	68a5      	ldr	r5, [r4, #8]
  405892:	4575      	cmp	r5, lr
  405894:	443b      	add	r3, r7
  405896:	d06d      	beq.n	405974 <_free_r+0x120>
  405898:	68e7      	ldr	r7, [r4, #12]
  40589a:	60ef      	str	r7, [r5, #12]
  40589c:	60bd      	str	r5, [r7, #8]
  40589e:	1815      	adds	r5, r2, r0
  4058a0:	686d      	ldr	r5, [r5, #4]
  4058a2:	07ed      	lsls	r5, r5, #31
  4058a4:	d53e      	bpl.n	405924 <_free_r+0xd0>
  4058a6:	f043 0201 	orr.w	r2, r3, #1
  4058aa:	6062      	str	r2, [r4, #4]
  4058ac:	50e3      	str	r3, [r4, r3]
  4058ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4058b2:	d217      	bcs.n	4058e4 <_free_r+0x90>
  4058b4:	08db      	lsrs	r3, r3, #3
  4058b6:	1c58      	adds	r0, r3, #1
  4058b8:	109a      	asrs	r2, r3, #2
  4058ba:	684d      	ldr	r5, [r1, #4]
  4058bc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4058c0:	60a7      	str	r7, [r4, #8]
  4058c2:	2301      	movs	r3, #1
  4058c4:	4093      	lsls	r3, r2
  4058c6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4058ca:	432b      	orrs	r3, r5
  4058cc:	3a08      	subs	r2, #8
  4058ce:	60e2      	str	r2, [r4, #12]
  4058d0:	604b      	str	r3, [r1, #4]
  4058d2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4058d6:	60fc      	str	r4, [r7, #12]
  4058d8:	4640      	mov	r0, r8
  4058da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4058de:	f7fe bd03 	b.w	4042e8 <__malloc_unlock>
  4058e2:	4770      	bx	lr
  4058e4:	0a5a      	lsrs	r2, r3, #9
  4058e6:	2a04      	cmp	r2, #4
  4058e8:	d852      	bhi.n	405990 <_free_r+0x13c>
  4058ea:	099a      	lsrs	r2, r3, #6
  4058ec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4058f0:	00ff      	lsls	r7, r7, #3
  4058f2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4058f6:	19c8      	adds	r0, r1, r7
  4058f8:	59ca      	ldr	r2, [r1, r7]
  4058fa:	3808      	subs	r0, #8
  4058fc:	4290      	cmp	r0, r2
  4058fe:	d04f      	beq.n	4059a0 <_free_r+0x14c>
  405900:	6851      	ldr	r1, [r2, #4]
  405902:	f021 0103 	bic.w	r1, r1, #3
  405906:	428b      	cmp	r3, r1
  405908:	d232      	bcs.n	405970 <_free_r+0x11c>
  40590a:	6892      	ldr	r2, [r2, #8]
  40590c:	4290      	cmp	r0, r2
  40590e:	d1f7      	bne.n	405900 <_free_r+0xac>
  405910:	68c3      	ldr	r3, [r0, #12]
  405912:	60a0      	str	r0, [r4, #8]
  405914:	60e3      	str	r3, [r4, #12]
  405916:	609c      	str	r4, [r3, #8]
  405918:	60c4      	str	r4, [r0, #12]
  40591a:	4640      	mov	r0, r8
  40591c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405920:	f7fe bce2 	b.w	4042e8 <__malloc_unlock>
  405924:	6895      	ldr	r5, [r2, #8]
  405926:	4f3b      	ldr	r7, [pc, #236]	; (405a14 <_free_r+0x1c0>)
  405928:	42bd      	cmp	r5, r7
  40592a:	4403      	add	r3, r0
  40592c:	d040      	beq.n	4059b0 <_free_r+0x15c>
  40592e:	68d0      	ldr	r0, [r2, #12]
  405930:	60e8      	str	r0, [r5, #12]
  405932:	f043 0201 	orr.w	r2, r3, #1
  405936:	6085      	str	r5, [r0, #8]
  405938:	6062      	str	r2, [r4, #4]
  40593a:	50e3      	str	r3, [r4, r3]
  40593c:	e7b7      	b.n	4058ae <_free_r+0x5a>
  40593e:	07ff      	lsls	r7, r7, #31
  405940:	4403      	add	r3, r0
  405942:	d407      	bmi.n	405954 <_free_r+0x100>
  405944:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405948:	1aa4      	subs	r4, r4, r2
  40594a:	4413      	add	r3, r2
  40594c:	68a0      	ldr	r0, [r4, #8]
  40594e:	68e2      	ldr	r2, [r4, #12]
  405950:	60c2      	str	r2, [r0, #12]
  405952:	6090      	str	r0, [r2, #8]
  405954:	4a30      	ldr	r2, [pc, #192]	; (405a18 <_free_r+0x1c4>)
  405956:	6812      	ldr	r2, [r2, #0]
  405958:	f043 0001 	orr.w	r0, r3, #1
  40595c:	4293      	cmp	r3, r2
  40595e:	6060      	str	r0, [r4, #4]
  405960:	608c      	str	r4, [r1, #8]
  405962:	d3b9      	bcc.n	4058d8 <_free_r+0x84>
  405964:	4b2d      	ldr	r3, [pc, #180]	; (405a1c <_free_r+0x1c8>)
  405966:	4640      	mov	r0, r8
  405968:	6819      	ldr	r1, [r3, #0]
  40596a:	f7ff ff23 	bl	4057b4 <_malloc_trim_r>
  40596e:	e7b3      	b.n	4058d8 <_free_r+0x84>
  405970:	4610      	mov	r0, r2
  405972:	e7cd      	b.n	405910 <_free_r+0xbc>
  405974:	1811      	adds	r1, r2, r0
  405976:	6849      	ldr	r1, [r1, #4]
  405978:	07c9      	lsls	r1, r1, #31
  40597a:	d444      	bmi.n	405a06 <_free_r+0x1b2>
  40597c:	6891      	ldr	r1, [r2, #8]
  40597e:	68d2      	ldr	r2, [r2, #12]
  405980:	60ca      	str	r2, [r1, #12]
  405982:	4403      	add	r3, r0
  405984:	f043 0001 	orr.w	r0, r3, #1
  405988:	6091      	str	r1, [r2, #8]
  40598a:	6060      	str	r0, [r4, #4]
  40598c:	50e3      	str	r3, [r4, r3]
  40598e:	e7a3      	b.n	4058d8 <_free_r+0x84>
  405990:	2a14      	cmp	r2, #20
  405992:	d816      	bhi.n	4059c2 <_free_r+0x16e>
  405994:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405998:	00ff      	lsls	r7, r7, #3
  40599a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40599e:	e7aa      	b.n	4058f6 <_free_r+0xa2>
  4059a0:	10aa      	asrs	r2, r5, #2
  4059a2:	2301      	movs	r3, #1
  4059a4:	684d      	ldr	r5, [r1, #4]
  4059a6:	4093      	lsls	r3, r2
  4059a8:	432b      	orrs	r3, r5
  4059aa:	604b      	str	r3, [r1, #4]
  4059ac:	4603      	mov	r3, r0
  4059ae:	e7b0      	b.n	405912 <_free_r+0xbe>
  4059b0:	f043 0201 	orr.w	r2, r3, #1
  4059b4:	614c      	str	r4, [r1, #20]
  4059b6:	610c      	str	r4, [r1, #16]
  4059b8:	60e5      	str	r5, [r4, #12]
  4059ba:	60a5      	str	r5, [r4, #8]
  4059bc:	6062      	str	r2, [r4, #4]
  4059be:	50e3      	str	r3, [r4, r3]
  4059c0:	e78a      	b.n	4058d8 <_free_r+0x84>
  4059c2:	2a54      	cmp	r2, #84	; 0x54
  4059c4:	d806      	bhi.n	4059d4 <_free_r+0x180>
  4059c6:	0b1a      	lsrs	r2, r3, #12
  4059c8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4059cc:	00ff      	lsls	r7, r7, #3
  4059ce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4059d2:	e790      	b.n	4058f6 <_free_r+0xa2>
  4059d4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4059d8:	d806      	bhi.n	4059e8 <_free_r+0x194>
  4059da:	0bda      	lsrs	r2, r3, #15
  4059dc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4059e0:	00ff      	lsls	r7, r7, #3
  4059e2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4059e6:	e786      	b.n	4058f6 <_free_r+0xa2>
  4059e8:	f240 5054 	movw	r0, #1364	; 0x554
  4059ec:	4282      	cmp	r2, r0
  4059ee:	d806      	bhi.n	4059fe <_free_r+0x1aa>
  4059f0:	0c9a      	lsrs	r2, r3, #18
  4059f2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4059f6:	00ff      	lsls	r7, r7, #3
  4059f8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4059fc:	e77b      	b.n	4058f6 <_free_r+0xa2>
  4059fe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405a02:	257e      	movs	r5, #126	; 0x7e
  405a04:	e777      	b.n	4058f6 <_free_r+0xa2>
  405a06:	f043 0101 	orr.w	r1, r3, #1
  405a0a:	6061      	str	r1, [r4, #4]
  405a0c:	6013      	str	r3, [r2, #0]
  405a0e:	e763      	b.n	4058d8 <_free_r+0x84>
  405a10:	20400440 	.word	0x20400440
  405a14:	20400448 	.word	0x20400448
  405a18:	2040084c 	.word	0x2040084c
  405a1c:	20400bc8 	.word	0x20400bc8

00405a20 <__sfvwrite_r>:
  405a20:	6893      	ldr	r3, [r2, #8]
  405a22:	2b00      	cmp	r3, #0
  405a24:	d073      	beq.n	405b0e <__sfvwrite_r+0xee>
  405a26:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a2a:	898b      	ldrh	r3, [r1, #12]
  405a2c:	b083      	sub	sp, #12
  405a2e:	460c      	mov	r4, r1
  405a30:	0719      	lsls	r1, r3, #28
  405a32:	9000      	str	r0, [sp, #0]
  405a34:	4616      	mov	r6, r2
  405a36:	d526      	bpl.n	405a86 <__sfvwrite_r+0x66>
  405a38:	6922      	ldr	r2, [r4, #16]
  405a3a:	b322      	cbz	r2, 405a86 <__sfvwrite_r+0x66>
  405a3c:	f013 0002 	ands.w	r0, r3, #2
  405a40:	6835      	ldr	r5, [r6, #0]
  405a42:	d02c      	beq.n	405a9e <__sfvwrite_r+0x7e>
  405a44:	f04f 0900 	mov.w	r9, #0
  405a48:	4fb0      	ldr	r7, [pc, #704]	; (405d0c <__sfvwrite_r+0x2ec>)
  405a4a:	46c8      	mov	r8, r9
  405a4c:	46b2      	mov	sl, r6
  405a4e:	45b8      	cmp	r8, r7
  405a50:	4643      	mov	r3, r8
  405a52:	464a      	mov	r2, r9
  405a54:	bf28      	it	cs
  405a56:	463b      	movcs	r3, r7
  405a58:	9800      	ldr	r0, [sp, #0]
  405a5a:	f1b8 0f00 	cmp.w	r8, #0
  405a5e:	d050      	beq.n	405b02 <__sfvwrite_r+0xe2>
  405a60:	69e1      	ldr	r1, [r4, #28]
  405a62:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405a64:	47b0      	blx	r6
  405a66:	2800      	cmp	r0, #0
  405a68:	dd58      	ble.n	405b1c <__sfvwrite_r+0xfc>
  405a6a:	f8da 3008 	ldr.w	r3, [sl, #8]
  405a6e:	1a1b      	subs	r3, r3, r0
  405a70:	4481      	add	r9, r0
  405a72:	eba8 0800 	sub.w	r8, r8, r0
  405a76:	f8ca 3008 	str.w	r3, [sl, #8]
  405a7a:	2b00      	cmp	r3, #0
  405a7c:	d1e7      	bne.n	405a4e <__sfvwrite_r+0x2e>
  405a7e:	2000      	movs	r0, #0
  405a80:	b003      	add	sp, #12
  405a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a86:	4621      	mov	r1, r4
  405a88:	9800      	ldr	r0, [sp, #0]
  405a8a:	f7ff fc51 	bl	405330 <__swsetup_r>
  405a8e:	2800      	cmp	r0, #0
  405a90:	f040 8133 	bne.w	405cfa <__sfvwrite_r+0x2da>
  405a94:	89a3      	ldrh	r3, [r4, #12]
  405a96:	6835      	ldr	r5, [r6, #0]
  405a98:	f013 0002 	ands.w	r0, r3, #2
  405a9c:	d1d2      	bne.n	405a44 <__sfvwrite_r+0x24>
  405a9e:	f013 0901 	ands.w	r9, r3, #1
  405aa2:	d145      	bne.n	405b30 <__sfvwrite_r+0x110>
  405aa4:	464f      	mov	r7, r9
  405aa6:	9601      	str	r6, [sp, #4]
  405aa8:	b337      	cbz	r7, 405af8 <__sfvwrite_r+0xd8>
  405aaa:	059a      	lsls	r2, r3, #22
  405aac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405ab0:	f140 8083 	bpl.w	405bba <__sfvwrite_r+0x19a>
  405ab4:	4547      	cmp	r7, r8
  405ab6:	46c3      	mov	fp, r8
  405ab8:	f0c0 80ab 	bcc.w	405c12 <__sfvwrite_r+0x1f2>
  405abc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405ac0:	f040 80ac 	bne.w	405c1c <__sfvwrite_r+0x1fc>
  405ac4:	6820      	ldr	r0, [r4, #0]
  405ac6:	46ba      	mov	sl, r7
  405ac8:	465a      	mov	r2, fp
  405aca:	4649      	mov	r1, r9
  405acc:	f000 fa40 	bl	405f50 <memmove>
  405ad0:	68a2      	ldr	r2, [r4, #8]
  405ad2:	6823      	ldr	r3, [r4, #0]
  405ad4:	eba2 0208 	sub.w	r2, r2, r8
  405ad8:	445b      	add	r3, fp
  405ada:	60a2      	str	r2, [r4, #8]
  405adc:	6023      	str	r3, [r4, #0]
  405ade:	9a01      	ldr	r2, [sp, #4]
  405ae0:	6893      	ldr	r3, [r2, #8]
  405ae2:	eba3 030a 	sub.w	r3, r3, sl
  405ae6:	44d1      	add	r9, sl
  405ae8:	eba7 070a 	sub.w	r7, r7, sl
  405aec:	6093      	str	r3, [r2, #8]
  405aee:	2b00      	cmp	r3, #0
  405af0:	d0c5      	beq.n	405a7e <__sfvwrite_r+0x5e>
  405af2:	89a3      	ldrh	r3, [r4, #12]
  405af4:	2f00      	cmp	r7, #0
  405af6:	d1d8      	bne.n	405aaa <__sfvwrite_r+0x8a>
  405af8:	f8d5 9000 	ldr.w	r9, [r5]
  405afc:	686f      	ldr	r7, [r5, #4]
  405afe:	3508      	adds	r5, #8
  405b00:	e7d2      	b.n	405aa8 <__sfvwrite_r+0x88>
  405b02:	f8d5 9000 	ldr.w	r9, [r5]
  405b06:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405b0a:	3508      	adds	r5, #8
  405b0c:	e79f      	b.n	405a4e <__sfvwrite_r+0x2e>
  405b0e:	2000      	movs	r0, #0
  405b10:	4770      	bx	lr
  405b12:	4621      	mov	r1, r4
  405b14:	9800      	ldr	r0, [sp, #0]
  405b16:	f7ff fd1f 	bl	405558 <_fflush_r>
  405b1a:	b370      	cbz	r0, 405b7a <__sfvwrite_r+0x15a>
  405b1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405b24:	f04f 30ff 	mov.w	r0, #4294967295
  405b28:	81a3      	strh	r3, [r4, #12]
  405b2a:	b003      	add	sp, #12
  405b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b30:	4681      	mov	r9, r0
  405b32:	4633      	mov	r3, r6
  405b34:	464e      	mov	r6, r9
  405b36:	46a8      	mov	r8, r5
  405b38:	469a      	mov	sl, r3
  405b3a:	464d      	mov	r5, r9
  405b3c:	b34e      	cbz	r6, 405b92 <__sfvwrite_r+0x172>
  405b3e:	b380      	cbz	r0, 405ba2 <__sfvwrite_r+0x182>
  405b40:	6820      	ldr	r0, [r4, #0]
  405b42:	6923      	ldr	r3, [r4, #16]
  405b44:	6962      	ldr	r2, [r4, #20]
  405b46:	45b1      	cmp	r9, r6
  405b48:	46cb      	mov	fp, r9
  405b4a:	bf28      	it	cs
  405b4c:	46b3      	movcs	fp, r6
  405b4e:	4298      	cmp	r0, r3
  405b50:	465f      	mov	r7, fp
  405b52:	d904      	bls.n	405b5e <__sfvwrite_r+0x13e>
  405b54:	68a3      	ldr	r3, [r4, #8]
  405b56:	4413      	add	r3, r2
  405b58:	459b      	cmp	fp, r3
  405b5a:	f300 80a6 	bgt.w	405caa <__sfvwrite_r+0x28a>
  405b5e:	4593      	cmp	fp, r2
  405b60:	db4b      	blt.n	405bfa <__sfvwrite_r+0x1da>
  405b62:	4613      	mov	r3, r2
  405b64:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405b66:	69e1      	ldr	r1, [r4, #28]
  405b68:	9800      	ldr	r0, [sp, #0]
  405b6a:	462a      	mov	r2, r5
  405b6c:	47b8      	blx	r7
  405b6e:	1e07      	subs	r7, r0, #0
  405b70:	ddd4      	ble.n	405b1c <__sfvwrite_r+0xfc>
  405b72:	ebb9 0907 	subs.w	r9, r9, r7
  405b76:	d0cc      	beq.n	405b12 <__sfvwrite_r+0xf2>
  405b78:	2001      	movs	r0, #1
  405b7a:	f8da 3008 	ldr.w	r3, [sl, #8]
  405b7e:	1bdb      	subs	r3, r3, r7
  405b80:	443d      	add	r5, r7
  405b82:	1bf6      	subs	r6, r6, r7
  405b84:	f8ca 3008 	str.w	r3, [sl, #8]
  405b88:	2b00      	cmp	r3, #0
  405b8a:	f43f af78 	beq.w	405a7e <__sfvwrite_r+0x5e>
  405b8e:	2e00      	cmp	r6, #0
  405b90:	d1d5      	bne.n	405b3e <__sfvwrite_r+0x11e>
  405b92:	f108 0308 	add.w	r3, r8, #8
  405b96:	e913 0060 	ldmdb	r3, {r5, r6}
  405b9a:	4698      	mov	r8, r3
  405b9c:	3308      	adds	r3, #8
  405b9e:	2e00      	cmp	r6, #0
  405ba0:	d0f9      	beq.n	405b96 <__sfvwrite_r+0x176>
  405ba2:	4632      	mov	r2, r6
  405ba4:	210a      	movs	r1, #10
  405ba6:	4628      	mov	r0, r5
  405ba8:	f000 f982 	bl	405eb0 <memchr>
  405bac:	2800      	cmp	r0, #0
  405bae:	f000 80a1 	beq.w	405cf4 <__sfvwrite_r+0x2d4>
  405bb2:	3001      	adds	r0, #1
  405bb4:	eba0 0905 	sub.w	r9, r0, r5
  405bb8:	e7c2      	b.n	405b40 <__sfvwrite_r+0x120>
  405bba:	6820      	ldr	r0, [r4, #0]
  405bbc:	6923      	ldr	r3, [r4, #16]
  405bbe:	4298      	cmp	r0, r3
  405bc0:	d802      	bhi.n	405bc8 <__sfvwrite_r+0x1a8>
  405bc2:	6963      	ldr	r3, [r4, #20]
  405bc4:	429f      	cmp	r7, r3
  405bc6:	d25d      	bcs.n	405c84 <__sfvwrite_r+0x264>
  405bc8:	45b8      	cmp	r8, r7
  405bca:	bf28      	it	cs
  405bcc:	46b8      	movcs	r8, r7
  405bce:	4642      	mov	r2, r8
  405bd0:	4649      	mov	r1, r9
  405bd2:	f000 f9bd 	bl	405f50 <memmove>
  405bd6:	68a3      	ldr	r3, [r4, #8]
  405bd8:	6822      	ldr	r2, [r4, #0]
  405bda:	eba3 0308 	sub.w	r3, r3, r8
  405bde:	4442      	add	r2, r8
  405be0:	60a3      	str	r3, [r4, #8]
  405be2:	6022      	str	r2, [r4, #0]
  405be4:	b10b      	cbz	r3, 405bea <__sfvwrite_r+0x1ca>
  405be6:	46c2      	mov	sl, r8
  405be8:	e779      	b.n	405ade <__sfvwrite_r+0xbe>
  405bea:	4621      	mov	r1, r4
  405bec:	9800      	ldr	r0, [sp, #0]
  405bee:	f7ff fcb3 	bl	405558 <_fflush_r>
  405bf2:	2800      	cmp	r0, #0
  405bf4:	d192      	bne.n	405b1c <__sfvwrite_r+0xfc>
  405bf6:	46c2      	mov	sl, r8
  405bf8:	e771      	b.n	405ade <__sfvwrite_r+0xbe>
  405bfa:	465a      	mov	r2, fp
  405bfc:	4629      	mov	r1, r5
  405bfe:	f000 f9a7 	bl	405f50 <memmove>
  405c02:	68a2      	ldr	r2, [r4, #8]
  405c04:	6823      	ldr	r3, [r4, #0]
  405c06:	eba2 020b 	sub.w	r2, r2, fp
  405c0a:	445b      	add	r3, fp
  405c0c:	60a2      	str	r2, [r4, #8]
  405c0e:	6023      	str	r3, [r4, #0]
  405c10:	e7af      	b.n	405b72 <__sfvwrite_r+0x152>
  405c12:	6820      	ldr	r0, [r4, #0]
  405c14:	46b8      	mov	r8, r7
  405c16:	46ba      	mov	sl, r7
  405c18:	46bb      	mov	fp, r7
  405c1a:	e755      	b.n	405ac8 <__sfvwrite_r+0xa8>
  405c1c:	6962      	ldr	r2, [r4, #20]
  405c1e:	6820      	ldr	r0, [r4, #0]
  405c20:	6921      	ldr	r1, [r4, #16]
  405c22:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405c26:	eba0 0a01 	sub.w	sl, r0, r1
  405c2a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  405c2e:	f10a 0001 	add.w	r0, sl, #1
  405c32:	ea4f 0868 	mov.w	r8, r8, asr #1
  405c36:	4438      	add	r0, r7
  405c38:	4540      	cmp	r0, r8
  405c3a:	4642      	mov	r2, r8
  405c3c:	bf84      	itt	hi
  405c3e:	4680      	movhi	r8, r0
  405c40:	4642      	movhi	r2, r8
  405c42:	055b      	lsls	r3, r3, #21
  405c44:	d544      	bpl.n	405cd0 <__sfvwrite_r+0x2b0>
  405c46:	4611      	mov	r1, r2
  405c48:	9800      	ldr	r0, [sp, #0]
  405c4a:	f7fd ffaf 	bl	403bac <_malloc_r>
  405c4e:	4683      	mov	fp, r0
  405c50:	2800      	cmp	r0, #0
  405c52:	d055      	beq.n	405d00 <__sfvwrite_r+0x2e0>
  405c54:	4652      	mov	r2, sl
  405c56:	6921      	ldr	r1, [r4, #16]
  405c58:	f7fe fa58 	bl	40410c <memcpy>
  405c5c:	89a3      	ldrh	r3, [r4, #12]
  405c5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405c62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405c66:	81a3      	strh	r3, [r4, #12]
  405c68:	eb0b 000a 	add.w	r0, fp, sl
  405c6c:	eba8 030a 	sub.w	r3, r8, sl
  405c70:	f8c4 b010 	str.w	fp, [r4, #16]
  405c74:	f8c4 8014 	str.w	r8, [r4, #20]
  405c78:	6020      	str	r0, [r4, #0]
  405c7a:	60a3      	str	r3, [r4, #8]
  405c7c:	46b8      	mov	r8, r7
  405c7e:	46ba      	mov	sl, r7
  405c80:	46bb      	mov	fp, r7
  405c82:	e721      	b.n	405ac8 <__sfvwrite_r+0xa8>
  405c84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405c88:	42b9      	cmp	r1, r7
  405c8a:	bf28      	it	cs
  405c8c:	4639      	movcs	r1, r7
  405c8e:	464a      	mov	r2, r9
  405c90:	fb91 f1f3 	sdiv	r1, r1, r3
  405c94:	9800      	ldr	r0, [sp, #0]
  405c96:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405c98:	fb03 f301 	mul.w	r3, r3, r1
  405c9c:	69e1      	ldr	r1, [r4, #28]
  405c9e:	47b0      	blx	r6
  405ca0:	f1b0 0a00 	subs.w	sl, r0, #0
  405ca4:	f73f af1b 	bgt.w	405ade <__sfvwrite_r+0xbe>
  405ca8:	e738      	b.n	405b1c <__sfvwrite_r+0xfc>
  405caa:	461a      	mov	r2, r3
  405cac:	4629      	mov	r1, r5
  405cae:	9301      	str	r3, [sp, #4]
  405cb0:	f000 f94e 	bl	405f50 <memmove>
  405cb4:	6822      	ldr	r2, [r4, #0]
  405cb6:	9b01      	ldr	r3, [sp, #4]
  405cb8:	9800      	ldr	r0, [sp, #0]
  405cba:	441a      	add	r2, r3
  405cbc:	6022      	str	r2, [r4, #0]
  405cbe:	4621      	mov	r1, r4
  405cc0:	f7ff fc4a 	bl	405558 <_fflush_r>
  405cc4:	9b01      	ldr	r3, [sp, #4]
  405cc6:	2800      	cmp	r0, #0
  405cc8:	f47f af28 	bne.w	405b1c <__sfvwrite_r+0xfc>
  405ccc:	461f      	mov	r7, r3
  405cce:	e750      	b.n	405b72 <__sfvwrite_r+0x152>
  405cd0:	9800      	ldr	r0, [sp, #0]
  405cd2:	f000 f9a1 	bl	406018 <_realloc_r>
  405cd6:	4683      	mov	fp, r0
  405cd8:	2800      	cmp	r0, #0
  405cda:	d1c5      	bne.n	405c68 <__sfvwrite_r+0x248>
  405cdc:	9d00      	ldr	r5, [sp, #0]
  405cde:	6921      	ldr	r1, [r4, #16]
  405ce0:	4628      	mov	r0, r5
  405ce2:	f7ff fdb7 	bl	405854 <_free_r>
  405ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405cea:	220c      	movs	r2, #12
  405cec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405cf0:	602a      	str	r2, [r5, #0]
  405cf2:	e715      	b.n	405b20 <__sfvwrite_r+0x100>
  405cf4:	f106 0901 	add.w	r9, r6, #1
  405cf8:	e722      	b.n	405b40 <__sfvwrite_r+0x120>
  405cfa:	f04f 30ff 	mov.w	r0, #4294967295
  405cfe:	e6bf      	b.n	405a80 <__sfvwrite_r+0x60>
  405d00:	9a00      	ldr	r2, [sp, #0]
  405d02:	230c      	movs	r3, #12
  405d04:	6013      	str	r3, [r2, #0]
  405d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d0a:	e709      	b.n	405b20 <__sfvwrite_r+0x100>
  405d0c:	7ffffc00 	.word	0x7ffffc00

00405d10 <_fwalk_reent>:
  405d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405d14:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405d18:	d01f      	beq.n	405d5a <_fwalk_reent+0x4a>
  405d1a:	4688      	mov	r8, r1
  405d1c:	4606      	mov	r6, r0
  405d1e:	f04f 0900 	mov.w	r9, #0
  405d22:	687d      	ldr	r5, [r7, #4]
  405d24:	68bc      	ldr	r4, [r7, #8]
  405d26:	3d01      	subs	r5, #1
  405d28:	d411      	bmi.n	405d4e <_fwalk_reent+0x3e>
  405d2a:	89a3      	ldrh	r3, [r4, #12]
  405d2c:	2b01      	cmp	r3, #1
  405d2e:	f105 35ff 	add.w	r5, r5, #4294967295
  405d32:	d908      	bls.n	405d46 <_fwalk_reent+0x36>
  405d34:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405d38:	3301      	adds	r3, #1
  405d3a:	4621      	mov	r1, r4
  405d3c:	4630      	mov	r0, r6
  405d3e:	d002      	beq.n	405d46 <_fwalk_reent+0x36>
  405d40:	47c0      	blx	r8
  405d42:	ea49 0900 	orr.w	r9, r9, r0
  405d46:	1c6b      	adds	r3, r5, #1
  405d48:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405d4c:	d1ed      	bne.n	405d2a <_fwalk_reent+0x1a>
  405d4e:	683f      	ldr	r7, [r7, #0]
  405d50:	2f00      	cmp	r7, #0
  405d52:	d1e6      	bne.n	405d22 <_fwalk_reent+0x12>
  405d54:	4648      	mov	r0, r9
  405d56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405d5a:	46b9      	mov	r9, r7
  405d5c:	4648      	mov	r0, r9
  405d5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405d62:	bf00      	nop

00405d64 <__locale_mb_cur_max>:
  405d64:	4b04      	ldr	r3, [pc, #16]	; (405d78 <__locale_mb_cur_max+0x14>)
  405d66:	4a05      	ldr	r2, [pc, #20]	; (405d7c <__locale_mb_cur_max+0x18>)
  405d68:	681b      	ldr	r3, [r3, #0]
  405d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405d6c:	2b00      	cmp	r3, #0
  405d6e:	bf08      	it	eq
  405d70:	4613      	moveq	r3, r2
  405d72:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405d76:	4770      	bx	lr
  405d78:	20400014 	.word	0x20400014
  405d7c:	20400854 	.word	0x20400854

00405d80 <__retarget_lock_init_recursive>:
  405d80:	4770      	bx	lr
  405d82:	bf00      	nop

00405d84 <__retarget_lock_close_recursive>:
  405d84:	4770      	bx	lr
  405d86:	bf00      	nop

00405d88 <__retarget_lock_acquire_recursive>:
  405d88:	4770      	bx	lr
  405d8a:	bf00      	nop

00405d8c <__retarget_lock_release_recursive>:
  405d8c:	4770      	bx	lr
  405d8e:	bf00      	nop

00405d90 <__swhatbuf_r>:
  405d90:	b570      	push	{r4, r5, r6, lr}
  405d92:	460c      	mov	r4, r1
  405d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405d98:	2900      	cmp	r1, #0
  405d9a:	b090      	sub	sp, #64	; 0x40
  405d9c:	4615      	mov	r5, r2
  405d9e:	461e      	mov	r6, r3
  405da0:	db14      	blt.n	405dcc <__swhatbuf_r+0x3c>
  405da2:	aa01      	add	r2, sp, #4
  405da4:	f000 fc9e 	bl	4066e4 <_fstat_r>
  405da8:	2800      	cmp	r0, #0
  405daa:	db0f      	blt.n	405dcc <__swhatbuf_r+0x3c>
  405dac:	9a02      	ldr	r2, [sp, #8]
  405dae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405db2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405db6:	fab2 f282 	clz	r2, r2
  405dba:	0952      	lsrs	r2, r2, #5
  405dbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405dc0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405dc4:	6032      	str	r2, [r6, #0]
  405dc6:	602b      	str	r3, [r5, #0]
  405dc8:	b010      	add	sp, #64	; 0x40
  405dca:	bd70      	pop	{r4, r5, r6, pc}
  405dcc:	89a2      	ldrh	r2, [r4, #12]
  405dce:	2300      	movs	r3, #0
  405dd0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405dd4:	6033      	str	r3, [r6, #0]
  405dd6:	d004      	beq.n	405de2 <__swhatbuf_r+0x52>
  405dd8:	2240      	movs	r2, #64	; 0x40
  405dda:	4618      	mov	r0, r3
  405ddc:	602a      	str	r2, [r5, #0]
  405dde:	b010      	add	sp, #64	; 0x40
  405de0:	bd70      	pop	{r4, r5, r6, pc}
  405de2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405de6:	602b      	str	r3, [r5, #0]
  405de8:	b010      	add	sp, #64	; 0x40
  405dea:	bd70      	pop	{r4, r5, r6, pc}

00405dec <__smakebuf_r>:
  405dec:	898a      	ldrh	r2, [r1, #12]
  405dee:	0792      	lsls	r2, r2, #30
  405df0:	460b      	mov	r3, r1
  405df2:	d506      	bpl.n	405e02 <__smakebuf_r+0x16>
  405df4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405df8:	2101      	movs	r1, #1
  405dfa:	601a      	str	r2, [r3, #0]
  405dfc:	611a      	str	r2, [r3, #16]
  405dfe:	6159      	str	r1, [r3, #20]
  405e00:	4770      	bx	lr
  405e02:	b5f0      	push	{r4, r5, r6, r7, lr}
  405e04:	b083      	sub	sp, #12
  405e06:	ab01      	add	r3, sp, #4
  405e08:	466a      	mov	r2, sp
  405e0a:	460c      	mov	r4, r1
  405e0c:	4606      	mov	r6, r0
  405e0e:	f7ff ffbf 	bl	405d90 <__swhatbuf_r>
  405e12:	9900      	ldr	r1, [sp, #0]
  405e14:	4605      	mov	r5, r0
  405e16:	4630      	mov	r0, r6
  405e18:	f7fd fec8 	bl	403bac <_malloc_r>
  405e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405e20:	b1d8      	cbz	r0, 405e5a <__smakebuf_r+0x6e>
  405e22:	9a01      	ldr	r2, [sp, #4]
  405e24:	4f15      	ldr	r7, [pc, #84]	; (405e7c <__smakebuf_r+0x90>)
  405e26:	9900      	ldr	r1, [sp, #0]
  405e28:	63f7      	str	r7, [r6, #60]	; 0x3c
  405e2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405e2e:	81a3      	strh	r3, [r4, #12]
  405e30:	6020      	str	r0, [r4, #0]
  405e32:	6120      	str	r0, [r4, #16]
  405e34:	6161      	str	r1, [r4, #20]
  405e36:	b91a      	cbnz	r2, 405e40 <__smakebuf_r+0x54>
  405e38:	432b      	orrs	r3, r5
  405e3a:	81a3      	strh	r3, [r4, #12]
  405e3c:	b003      	add	sp, #12
  405e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405e40:	4630      	mov	r0, r6
  405e42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405e46:	f000 fc61 	bl	40670c <_isatty_r>
  405e4a:	b1a0      	cbz	r0, 405e76 <__smakebuf_r+0x8a>
  405e4c:	89a3      	ldrh	r3, [r4, #12]
  405e4e:	f023 0303 	bic.w	r3, r3, #3
  405e52:	f043 0301 	orr.w	r3, r3, #1
  405e56:	b21b      	sxth	r3, r3
  405e58:	e7ee      	b.n	405e38 <__smakebuf_r+0x4c>
  405e5a:	059a      	lsls	r2, r3, #22
  405e5c:	d4ee      	bmi.n	405e3c <__smakebuf_r+0x50>
  405e5e:	f023 0303 	bic.w	r3, r3, #3
  405e62:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405e66:	f043 0302 	orr.w	r3, r3, #2
  405e6a:	2101      	movs	r1, #1
  405e6c:	81a3      	strh	r3, [r4, #12]
  405e6e:	6022      	str	r2, [r4, #0]
  405e70:	6122      	str	r2, [r4, #16]
  405e72:	6161      	str	r1, [r4, #20]
  405e74:	e7e2      	b.n	405e3c <__smakebuf_r+0x50>
  405e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405e7a:	e7dd      	b.n	405e38 <__smakebuf_r+0x4c>
  405e7c:	004055ad 	.word	0x004055ad

00405e80 <__ascii_mbtowc>:
  405e80:	b082      	sub	sp, #8
  405e82:	b149      	cbz	r1, 405e98 <__ascii_mbtowc+0x18>
  405e84:	b15a      	cbz	r2, 405e9e <__ascii_mbtowc+0x1e>
  405e86:	b16b      	cbz	r3, 405ea4 <__ascii_mbtowc+0x24>
  405e88:	7813      	ldrb	r3, [r2, #0]
  405e8a:	600b      	str	r3, [r1, #0]
  405e8c:	7812      	ldrb	r2, [r2, #0]
  405e8e:	1c10      	adds	r0, r2, #0
  405e90:	bf18      	it	ne
  405e92:	2001      	movne	r0, #1
  405e94:	b002      	add	sp, #8
  405e96:	4770      	bx	lr
  405e98:	a901      	add	r1, sp, #4
  405e9a:	2a00      	cmp	r2, #0
  405e9c:	d1f3      	bne.n	405e86 <__ascii_mbtowc+0x6>
  405e9e:	4610      	mov	r0, r2
  405ea0:	b002      	add	sp, #8
  405ea2:	4770      	bx	lr
  405ea4:	f06f 0001 	mvn.w	r0, #1
  405ea8:	e7f4      	b.n	405e94 <__ascii_mbtowc+0x14>
  405eaa:	bf00      	nop
  405eac:	0000      	movs	r0, r0
	...

00405eb0 <memchr>:
  405eb0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405eb4:	2a10      	cmp	r2, #16
  405eb6:	db2b      	blt.n	405f10 <memchr+0x60>
  405eb8:	f010 0f07 	tst.w	r0, #7
  405ebc:	d008      	beq.n	405ed0 <memchr+0x20>
  405ebe:	f810 3b01 	ldrb.w	r3, [r0], #1
  405ec2:	3a01      	subs	r2, #1
  405ec4:	428b      	cmp	r3, r1
  405ec6:	d02d      	beq.n	405f24 <memchr+0x74>
  405ec8:	f010 0f07 	tst.w	r0, #7
  405ecc:	b342      	cbz	r2, 405f20 <memchr+0x70>
  405ece:	d1f6      	bne.n	405ebe <memchr+0xe>
  405ed0:	b4f0      	push	{r4, r5, r6, r7}
  405ed2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405ed6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405eda:	f022 0407 	bic.w	r4, r2, #7
  405ede:	f07f 0700 	mvns.w	r7, #0
  405ee2:	2300      	movs	r3, #0
  405ee4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405ee8:	3c08      	subs	r4, #8
  405eea:	ea85 0501 	eor.w	r5, r5, r1
  405eee:	ea86 0601 	eor.w	r6, r6, r1
  405ef2:	fa85 f547 	uadd8	r5, r5, r7
  405ef6:	faa3 f587 	sel	r5, r3, r7
  405efa:	fa86 f647 	uadd8	r6, r6, r7
  405efe:	faa5 f687 	sel	r6, r5, r7
  405f02:	b98e      	cbnz	r6, 405f28 <memchr+0x78>
  405f04:	d1ee      	bne.n	405ee4 <memchr+0x34>
  405f06:	bcf0      	pop	{r4, r5, r6, r7}
  405f08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405f0c:	f002 0207 	and.w	r2, r2, #7
  405f10:	b132      	cbz	r2, 405f20 <memchr+0x70>
  405f12:	f810 3b01 	ldrb.w	r3, [r0], #1
  405f16:	3a01      	subs	r2, #1
  405f18:	ea83 0301 	eor.w	r3, r3, r1
  405f1c:	b113      	cbz	r3, 405f24 <memchr+0x74>
  405f1e:	d1f8      	bne.n	405f12 <memchr+0x62>
  405f20:	2000      	movs	r0, #0
  405f22:	4770      	bx	lr
  405f24:	3801      	subs	r0, #1
  405f26:	4770      	bx	lr
  405f28:	2d00      	cmp	r5, #0
  405f2a:	bf06      	itte	eq
  405f2c:	4635      	moveq	r5, r6
  405f2e:	3803      	subeq	r0, #3
  405f30:	3807      	subne	r0, #7
  405f32:	f015 0f01 	tst.w	r5, #1
  405f36:	d107      	bne.n	405f48 <memchr+0x98>
  405f38:	3001      	adds	r0, #1
  405f3a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405f3e:	bf02      	ittt	eq
  405f40:	3001      	addeq	r0, #1
  405f42:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405f46:	3001      	addeq	r0, #1
  405f48:	bcf0      	pop	{r4, r5, r6, r7}
  405f4a:	3801      	subs	r0, #1
  405f4c:	4770      	bx	lr
  405f4e:	bf00      	nop

00405f50 <memmove>:
  405f50:	4288      	cmp	r0, r1
  405f52:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f54:	d90d      	bls.n	405f72 <memmove+0x22>
  405f56:	188b      	adds	r3, r1, r2
  405f58:	4298      	cmp	r0, r3
  405f5a:	d20a      	bcs.n	405f72 <memmove+0x22>
  405f5c:	1884      	adds	r4, r0, r2
  405f5e:	2a00      	cmp	r2, #0
  405f60:	d051      	beq.n	406006 <memmove+0xb6>
  405f62:	4622      	mov	r2, r4
  405f64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405f68:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405f6c:	4299      	cmp	r1, r3
  405f6e:	d1f9      	bne.n	405f64 <memmove+0x14>
  405f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f72:	2a0f      	cmp	r2, #15
  405f74:	d948      	bls.n	406008 <memmove+0xb8>
  405f76:	ea41 0300 	orr.w	r3, r1, r0
  405f7a:	079b      	lsls	r3, r3, #30
  405f7c:	d146      	bne.n	40600c <memmove+0xbc>
  405f7e:	f100 0410 	add.w	r4, r0, #16
  405f82:	f101 0310 	add.w	r3, r1, #16
  405f86:	4615      	mov	r5, r2
  405f88:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405f8c:	f844 6c10 	str.w	r6, [r4, #-16]
  405f90:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405f94:	f844 6c0c 	str.w	r6, [r4, #-12]
  405f98:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405f9c:	f844 6c08 	str.w	r6, [r4, #-8]
  405fa0:	3d10      	subs	r5, #16
  405fa2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405fa6:	f844 6c04 	str.w	r6, [r4, #-4]
  405faa:	2d0f      	cmp	r5, #15
  405fac:	f103 0310 	add.w	r3, r3, #16
  405fb0:	f104 0410 	add.w	r4, r4, #16
  405fb4:	d8e8      	bhi.n	405f88 <memmove+0x38>
  405fb6:	f1a2 0310 	sub.w	r3, r2, #16
  405fba:	f023 030f 	bic.w	r3, r3, #15
  405fbe:	f002 0e0f 	and.w	lr, r2, #15
  405fc2:	3310      	adds	r3, #16
  405fc4:	f1be 0f03 	cmp.w	lr, #3
  405fc8:	4419      	add	r1, r3
  405fca:	4403      	add	r3, r0
  405fcc:	d921      	bls.n	406012 <memmove+0xc2>
  405fce:	1f1e      	subs	r6, r3, #4
  405fd0:	460d      	mov	r5, r1
  405fd2:	4674      	mov	r4, lr
  405fd4:	3c04      	subs	r4, #4
  405fd6:	f855 7b04 	ldr.w	r7, [r5], #4
  405fda:	f846 7f04 	str.w	r7, [r6, #4]!
  405fde:	2c03      	cmp	r4, #3
  405fe0:	d8f8      	bhi.n	405fd4 <memmove+0x84>
  405fe2:	f1ae 0404 	sub.w	r4, lr, #4
  405fe6:	f024 0403 	bic.w	r4, r4, #3
  405fea:	3404      	adds	r4, #4
  405fec:	4421      	add	r1, r4
  405fee:	4423      	add	r3, r4
  405ff0:	f002 0203 	and.w	r2, r2, #3
  405ff4:	b162      	cbz	r2, 406010 <memmove+0xc0>
  405ff6:	3b01      	subs	r3, #1
  405ff8:	440a      	add	r2, r1
  405ffa:	f811 4b01 	ldrb.w	r4, [r1], #1
  405ffe:	f803 4f01 	strb.w	r4, [r3, #1]!
  406002:	428a      	cmp	r2, r1
  406004:	d1f9      	bne.n	405ffa <memmove+0xaa>
  406006:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406008:	4603      	mov	r3, r0
  40600a:	e7f3      	b.n	405ff4 <memmove+0xa4>
  40600c:	4603      	mov	r3, r0
  40600e:	e7f2      	b.n	405ff6 <memmove+0xa6>
  406010:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406012:	4672      	mov	r2, lr
  406014:	e7ee      	b.n	405ff4 <memmove+0xa4>
  406016:	bf00      	nop

00406018 <_realloc_r>:
  406018:	2900      	cmp	r1, #0
  40601a:	f000 8095 	beq.w	406148 <_realloc_r+0x130>
  40601e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406022:	460d      	mov	r5, r1
  406024:	4616      	mov	r6, r2
  406026:	b083      	sub	sp, #12
  406028:	4680      	mov	r8, r0
  40602a:	f106 070b 	add.w	r7, r6, #11
  40602e:	f7fe f955 	bl	4042dc <__malloc_lock>
  406032:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406036:	2f16      	cmp	r7, #22
  406038:	f02e 0403 	bic.w	r4, lr, #3
  40603c:	f1a5 0908 	sub.w	r9, r5, #8
  406040:	d83c      	bhi.n	4060bc <_realloc_r+0xa4>
  406042:	2210      	movs	r2, #16
  406044:	4617      	mov	r7, r2
  406046:	42be      	cmp	r6, r7
  406048:	d83d      	bhi.n	4060c6 <_realloc_r+0xae>
  40604a:	4294      	cmp	r4, r2
  40604c:	da43      	bge.n	4060d6 <_realloc_r+0xbe>
  40604e:	4bc4      	ldr	r3, [pc, #784]	; (406360 <_realloc_r+0x348>)
  406050:	6899      	ldr	r1, [r3, #8]
  406052:	eb09 0004 	add.w	r0, r9, r4
  406056:	4288      	cmp	r0, r1
  406058:	f000 80b4 	beq.w	4061c4 <_realloc_r+0x1ac>
  40605c:	6843      	ldr	r3, [r0, #4]
  40605e:	f023 0101 	bic.w	r1, r3, #1
  406062:	4401      	add	r1, r0
  406064:	6849      	ldr	r1, [r1, #4]
  406066:	07c9      	lsls	r1, r1, #31
  406068:	d54c      	bpl.n	406104 <_realloc_r+0xec>
  40606a:	f01e 0f01 	tst.w	lr, #1
  40606e:	f000 809b 	beq.w	4061a8 <_realloc_r+0x190>
  406072:	4631      	mov	r1, r6
  406074:	4640      	mov	r0, r8
  406076:	f7fd fd99 	bl	403bac <_malloc_r>
  40607a:	4606      	mov	r6, r0
  40607c:	2800      	cmp	r0, #0
  40607e:	d03a      	beq.n	4060f6 <_realloc_r+0xde>
  406080:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406084:	f023 0301 	bic.w	r3, r3, #1
  406088:	444b      	add	r3, r9
  40608a:	f1a0 0208 	sub.w	r2, r0, #8
  40608e:	429a      	cmp	r2, r3
  406090:	f000 8121 	beq.w	4062d6 <_realloc_r+0x2be>
  406094:	1f22      	subs	r2, r4, #4
  406096:	2a24      	cmp	r2, #36	; 0x24
  406098:	f200 8107 	bhi.w	4062aa <_realloc_r+0x292>
  40609c:	2a13      	cmp	r2, #19
  40609e:	f200 80db 	bhi.w	406258 <_realloc_r+0x240>
  4060a2:	4603      	mov	r3, r0
  4060a4:	462a      	mov	r2, r5
  4060a6:	6811      	ldr	r1, [r2, #0]
  4060a8:	6019      	str	r1, [r3, #0]
  4060aa:	6851      	ldr	r1, [r2, #4]
  4060ac:	6059      	str	r1, [r3, #4]
  4060ae:	6892      	ldr	r2, [r2, #8]
  4060b0:	609a      	str	r2, [r3, #8]
  4060b2:	4629      	mov	r1, r5
  4060b4:	4640      	mov	r0, r8
  4060b6:	f7ff fbcd 	bl	405854 <_free_r>
  4060ba:	e01c      	b.n	4060f6 <_realloc_r+0xde>
  4060bc:	f027 0707 	bic.w	r7, r7, #7
  4060c0:	2f00      	cmp	r7, #0
  4060c2:	463a      	mov	r2, r7
  4060c4:	dabf      	bge.n	406046 <_realloc_r+0x2e>
  4060c6:	2600      	movs	r6, #0
  4060c8:	230c      	movs	r3, #12
  4060ca:	4630      	mov	r0, r6
  4060cc:	f8c8 3000 	str.w	r3, [r8]
  4060d0:	b003      	add	sp, #12
  4060d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4060d6:	462e      	mov	r6, r5
  4060d8:	1be3      	subs	r3, r4, r7
  4060da:	2b0f      	cmp	r3, #15
  4060dc:	d81e      	bhi.n	40611c <_realloc_r+0x104>
  4060de:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4060e2:	f003 0301 	and.w	r3, r3, #1
  4060e6:	4323      	orrs	r3, r4
  4060e8:	444c      	add	r4, r9
  4060ea:	f8c9 3004 	str.w	r3, [r9, #4]
  4060ee:	6863      	ldr	r3, [r4, #4]
  4060f0:	f043 0301 	orr.w	r3, r3, #1
  4060f4:	6063      	str	r3, [r4, #4]
  4060f6:	4640      	mov	r0, r8
  4060f8:	f7fe f8f6 	bl	4042e8 <__malloc_unlock>
  4060fc:	4630      	mov	r0, r6
  4060fe:	b003      	add	sp, #12
  406100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406104:	f023 0303 	bic.w	r3, r3, #3
  406108:	18e1      	adds	r1, r4, r3
  40610a:	4291      	cmp	r1, r2
  40610c:	db1f      	blt.n	40614e <_realloc_r+0x136>
  40610e:	68c3      	ldr	r3, [r0, #12]
  406110:	6882      	ldr	r2, [r0, #8]
  406112:	462e      	mov	r6, r5
  406114:	60d3      	str	r3, [r2, #12]
  406116:	460c      	mov	r4, r1
  406118:	609a      	str	r2, [r3, #8]
  40611a:	e7dd      	b.n	4060d8 <_realloc_r+0xc0>
  40611c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406120:	eb09 0107 	add.w	r1, r9, r7
  406124:	f002 0201 	and.w	r2, r2, #1
  406128:	444c      	add	r4, r9
  40612a:	f043 0301 	orr.w	r3, r3, #1
  40612e:	4317      	orrs	r7, r2
  406130:	f8c9 7004 	str.w	r7, [r9, #4]
  406134:	604b      	str	r3, [r1, #4]
  406136:	6863      	ldr	r3, [r4, #4]
  406138:	f043 0301 	orr.w	r3, r3, #1
  40613c:	3108      	adds	r1, #8
  40613e:	6063      	str	r3, [r4, #4]
  406140:	4640      	mov	r0, r8
  406142:	f7ff fb87 	bl	405854 <_free_r>
  406146:	e7d6      	b.n	4060f6 <_realloc_r+0xde>
  406148:	4611      	mov	r1, r2
  40614a:	f7fd bd2f 	b.w	403bac <_malloc_r>
  40614e:	f01e 0f01 	tst.w	lr, #1
  406152:	d18e      	bne.n	406072 <_realloc_r+0x5a>
  406154:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406158:	eba9 0a01 	sub.w	sl, r9, r1
  40615c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406160:	f021 0103 	bic.w	r1, r1, #3
  406164:	440b      	add	r3, r1
  406166:	4423      	add	r3, r4
  406168:	4293      	cmp	r3, r2
  40616a:	db25      	blt.n	4061b8 <_realloc_r+0x1a0>
  40616c:	68c2      	ldr	r2, [r0, #12]
  40616e:	6881      	ldr	r1, [r0, #8]
  406170:	4656      	mov	r6, sl
  406172:	60ca      	str	r2, [r1, #12]
  406174:	6091      	str	r1, [r2, #8]
  406176:	f8da 100c 	ldr.w	r1, [sl, #12]
  40617a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40617e:	1f22      	subs	r2, r4, #4
  406180:	2a24      	cmp	r2, #36	; 0x24
  406182:	60c1      	str	r1, [r0, #12]
  406184:	6088      	str	r0, [r1, #8]
  406186:	f200 8094 	bhi.w	4062b2 <_realloc_r+0x29a>
  40618a:	2a13      	cmp	r2, #19
  40618c:	d96f      	bls.n	40626e <_realloc_r+0x256>
  40618e:	6829      	ldr	r1, [r5, #0]
  406190:	f8ca 1008 	str.w	r1, [sl, #8]
  406194:	6869      	ldr	r1, [r5, #4]
  406196:	f8ca 100c 	str.w	r1, [sl, #12]
  40619a:	2a1b      	cmp	r2, #27
  40619c:	f200 80a2 	bhi.w	4062e4 <_realloc_r+0x2cc>
  4061a0:	3508      	adds	r5, #8
  4061a2:	f10a 0210 	add.w	r2, sl, #16
  4061a6:	e063      	b.n	406270 <_realloc_r+0x258>
  4061a8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4061ac:	eba9 0a03 	sub.w	sl, r9, r3
  4061b0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4061b4:	f021 0103 	bic.w	r1, r1, #3
  4061b8:	1863      	adds	r3, r4, r1
  4061ba:	4293      	cmp	r3, r2
  4061bc:	f6ff af59 	blt.w	406072 <_realloc_r+0x5a>
  4061c0:	4656      	mov	r6, sl
  4061c2:	e7d8      	b.n	406176 <_realloc_r+0x15e>
  4061c4:	6841      	ldr	r1, [r0, #4]
  4061c6:	f021 0b03 	bic.w	fp, r1, #3
  4061ca:	44a3      	add	fp, r4
  4061cc:	f107 0010 	add.w	r0, r7, #16
  4061d0:	4583      	cmp	fp, r0
  4061d2:	da56      	bge.n	406282 <_realloc_r+0x26a>
  4061d4:	f01e 0f01 	tst.w	lr, #1
  4061d8:	f47f af4b 	bne.w	406072 <_realloc_r+0x5a>
  4061dc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4061e0:	eba9 0a01 	sub.w	sl, r9, r1
  4061e4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4061e8:	f021 0103 	bic.w	r1, r1, #3
  4061ec:	448b      	add	fp, r1
  4061ee:	4558      	cmp	r0, fp
  4061f0:	dce2      	bgt.n	4061b8 <_realloc_r+0x1a0>
  4061f2:	4656      	mov	r6, sl
  4061f4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4061f8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4061fc:	1f22      	subs	r2, r4, #4
  4061fe:	2a24      	cmp	r2, #36	; 0x24
  406200:	60c1      	str	r1, [r0, #12]
  406202:	6088      	str	r0, [r1, #8]
  406204:	f200 808f 	bhi.w	406326 <_realloc_r+0x30e>
  406208:	2a13      	cmp	r2, #19
  40620a:	f240 808a 	bls.w	406322 <_realloc_r+0x30a>
  40620e:	6829      	ldr	r1, [r5, #0]
  406210:	f8ca 1008 	str.w	r1, [sl, #8]
  406214:	6869      	ldr	r1, [r5, #4]
  406216:	f8ca 100c 	str.w	r1, [sl, #12]
  40621a:	2a1b      	cmp	r2, #27
  40621c:	f200 808a 	bhi.w	406334 <_realloc_r+0x31c>
  406220:	3508      	adds	r5, #8
  406222:	f10a 0210 	add.w	r2, sl, #16
  406226:	6829      	ldr	r1, [r5, #0]
  406228:	6011      	str	r1, [r2, #0]
  40622a:	6869      	ldr	r1, [r5, #4]
  40622c:	6051      	str	r1, [r2, #4]
  40622e:	68a9      	ldr	r1, [r5, #8]
  406230:	6091      	str	r1, [r2, #8]
  406232:	eb0a 0107 	add.w	r1, sl, r7
  406236:	ebab 0207 	sub.w	r2, fp, r7
  40623a:	f042 0201 	orr.w	r2, r2, #1
  40623e:	6099      	str	r1, [r3, #8]
  406240:	604a      	str	r2, [r1, #4]
  406242:	f8da 3004 	ldr.w	r3, [sl, #4]
  406246:	f003 0301 	and.w	r3, r3, #1
  40624a:	431f      	orrs	r7, r3
  40624c:	4640      	mov	r0, r8
  40624e:	f8ca 7004 	str.w	r7, [sl, #4]
  406252:	f7fe f849 	bl	4042e8 <__malloc_unlock>
  406256:	e751      	b.n	4060fc <_realloc_r+0xe4>
  406258:	682b      	ldr	r3, [r5, #0]
  40625a:	6003      	str	r3, [r0, #0]
  40625c:	686b      	ldr	r3, [r5, #4]
  40625e:	6043      	str	r3, [r0, #4]
  406260:	2a1b      	cmp	r2, #27
  406262:	d82d      	bhi.n	4062c0 <_realloc_r+0x2a8>
  406264:	f100 0308 	add.w	r3, r0, #8
  406268:	f105 0208 	add.w	r2, r5, #8
  40626c:	e71b      	b.n	4060a6 <_realloc_r+0x8e>
  40626e:	4632      	mov	r2, r6
  406270:	6829      	ldr	r1, [r5, #0]
  406272:	6011      	str	r1, [r2, #0]
  406274:	6869      	ldr	r1, [r5, #4]
  406276:	6051      	str	r1, [r2, #4]
  406278:	68a9      	ldr	r1, [r5, #8]
  40627a:	6091      	str	r1, [r2, #8]
  40627c:	461c      	mov	r4, r3
  40627e:	46d1      	mov	r9, sl
  406280:	e72a      	b.n	4060d8 <_realloc_r+0xc0>
  406282:	eb09 0107 	add.w	r1, r9, r7
  406286:	ebab 0b07 	sub.w	fp, fp, r7
  40628a:	f04b 0201 	orr.w	r2, fp, #1
  40628e:	6099      	str	r1, [r3, #8]
  406290:	604a      	str	r2, [r1, #4]
  406292:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406296:	f003 0301 	and.w	r3, r3, #1
  40629a:	431f      	orrs	r7, r3
  40629c:	4640      	mov	r0, r8
  40629e:	f845 7c04 	str.w	r7, [r5, #-4]
  4062a2:	f7fe f821 	bl	4042e8 <__malloc_unlock>
  4062a6:	462e      	mov	r6, r5
  4062a8:	e728      	b.n	4060fc <_realloc_r+0xe4>
  4062aa:	4629      	mov	r1, r5
  4062ac:	f7ff fe50 	bl	405f50 <memmove>
  4062b0:	e6ff      	b.n	4060b2 <_realloc_r+0x9a>
  4062b2:	4629      	mov	r1, r5
  4062b4:	4630      	mov	r0, r6
  4062b6:	461c      	mov	r4, r3
  4062b8:	46d1      	mov	r9, sl
  4062ba:	f7ff fe49 	bl	405f50 <memmove>
  4062be:	e70b      	b.n	4060d8 <_realloc_r+0xc0>
  4062c0:	68ab      	ldr	r3, [r5, #8]
  4062c2:	6083      	str	r3, [r0, #8]
  4062c4:	68eb      	ldr	r3, [r5, #12]
  4062c6:	60c3      	str	r3, [r0, #12]
  4062c8:	2a24      	cmp	r2, #36	; 0x24
  4062ca:	d017      	beq.n	4062fc <_realloc_r+0x2e4>
  4062cc:	f100 0310 	add.w	r3, r0, #16
  4062d0:	f105 0210 	add.w	r2, r5, #16
  4062d4:	e6e7      	b.n	4060a6 <_realloc_r+0x8e>
  4062d6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4062da:	f023 0303 	bic.w	r3, r3, #3
  4062de:	441c      	add	r4, r3
  4062e0:	462e      	mov	r6, r5
  4062e2:	e6f9      	b.n	4060d8 <_realloc_r+0xc0>
  4062e4:	68a9      	ldr	r1, [r5, #8]
  4062e6:	f8ca 1010 	str.w	r1, [sl, #16]
  4062ea:	68e9      	ldr	r1, [r5, #12]
  4062ec:	f8ca 1014 	str.w	r1, [sl, #20]
  4062f0:	2a24      	cmp	r2, #36	; 0x24
  4062f2:	d00c      	beq.n	40630e <_realloc_r+0x2f6>
  4062f4:	3510      	adds	r5, #16
  4062f6:	f10a 0218 	add.w	r2, sl, #24
  4062fa:	e7b9      	b.n	406270 <_realloc_r+0x258>
  4062fc:	692b      	ldr	r3, [r5, #16]
  4062fe:	6103      	str	r3, [r0, #16]
  406300:	696b      	ldr	r3, [r5, #20]
  406302:	6143      	str	r3, [r0, #20]
  406304:	f105 0218 	add.w	r2, r5, #24
  406308:	f100 0318 	add.w	r3, r0, #24
  40630c:	e6cb      	b.n	4060a6 <_realloc_r+0x8e>
  40630e:	692a      	ldr	r2, [r5, #16]
  406310:	f8ca 2018 	str.w	r2, [sl, #24]
  406314:	696a      	ldr	r2, [r5, #20]
  406316:	f8ca 201c 	str.w	r2, [sl, #28]
  40631a:	3518      	adds	r5, #24
  40631c:	f10a 0220 	add.w	r2, sl, #32
  406320:	e7a6      	b.n	406270 <_realloc_r+0x258>
  406322:	4632      	mov	r2, r6
  406324:	e77f      	b.n	406226 <_realloc_r+0x20e>
  406326:	4629      	mov	r1, r5
  406328:	4630      	mov	r0, r6
  40632a:	9301      	str	r3, [sp, #4]
  40632c:	f7ff fe10 	bl	405f50 <memmove>
  406330:	9b01      	ldr	r3, [sp, #4]
  406332:	e77e      	b.n	406232 <_realloc_r+0x21a>
  406334:	68a9      	ldr	r1, [r5, #8]
  406336:	f8ca 1010 	str.w	r1, [sl, #16]
  40633a:	68e9      	ldr	r1, [r5, #12]
  40633c:	f8ca 1014 	str.w	r1, [sl, #20]
  406340:	2a24      	cmp	r2, #36	; 0x24
  406342:	d003      	beq.n	40634c <_realloc_r+0x334>
  406344:	3510      	adds	r5, #16
  406346:	f10a 0218 	add.w	r2, sl, #24
  40634a:	e76c      	b.n	406226 <_realloc_r+0x20e>
  40634c:	692a      	ldr	r2, [r5, #16]
  40634e:	f8ca 2018 	str.w	r2, [sl, #24]
  406352:	696a      	ldr	r2, [r5, #20]
  406354:	f8ca 201c 	str.w	r2, [sl, #28]
  406358:	3518      	adds	r5, #24
  40635a:	f10a 0220 	add.w	r2, sl, #32
  40635e:	e762      	b.n	406226 <_realloc_r+0x20e>
  406360:	20400440 	.word	0x20400440

00406364 <__sread>:
  406364:	b510      	push	{r4, lr}
  406366:	460c      	mov	r4, r1
  406368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40636c:	f000 f9f6 	bl	40675c <_read_r>
  406370:	2800      	cmp	r0, #0
  406372:	db03      	blt.n	40637c <__sread+0x18>
  406374:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406376:	4403      	add	r3, r0
  406378:	6523      	str	r3, [r4, #80]	; 0x50
  40637a:	bd10      	pop	{r4, pc}
  40637c:	89a3      	ldrh	r3, [r4, #12]
  40637e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406382:	81a3      	strh	r3, [r4, #12]
  406384:	bd10      	pop	{r4, pc}
  406386:	bf00      	nop

00406388 <__swrite>:
  406388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40638c:	4616      	mov	r6, r2
  40638e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406392:	461f      	mov	r7, r3
  406394:	05d3      	lsls	r3, r2, #23
  406396:	460c      	mov	r4, r1
  406398:	4605      	mov	r5, r0
  40639a:	d507      	bpl.n	4063ac <__swrite+0x24>
  40639c:	2200      	movs	r2, #0
  40639e:	2302      	movs	r3, #2
  4063a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4063a4:	f000 f9c4 	bl	406730 <_lseek_r>
  4063a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4063ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4063b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4063b4:	81a2      	strh	r2, [r4, #12]
  4063b6:	463b      	mov	r3, r7
  4063b8:	4632      	mov	r2, r6
  4063ba:	4628      	mov	r0, r5
  4063bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4063c0:	f000 b8a4 	b.w	40650c <_write_r>

004063c4 <__sseek>:
  4063c4:	b510      	push	{r4, lr}
  4063c6:	460c      	mov	r4, r1
  4063c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4063cc:	f000 f9b0 	bl	406730 <_lseek_r>
  4063d0:	89a3      	ldrh	r3, [r4, #12]
  4063d2:	1c42      	adds	r2, r0, #1
  4063d4:	bf0e      	itee	eq
  4063d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4063da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4063de:	6520      	strne	r0, [r4, #80]	; 0x50
  4063e0:	81a3      	strh	r3, [r4, #12]
  4063e2:	bd10      	pop	{r4, pc}

004063e4 <__sclose>:
  4063e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4063e8:	f000 b908 	b.w	4065fc <_close_r>

004063ec <__swbuf_r>:
  4063ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4063ee:	460d      	mov	r5, r1
  4063f0:	4614      	mov	r4, r2
  4063f2:	4606      	mov	r6, r0
  4063f4:	b110      	cbz	r0, 4063fc <__swbuf_r+0x10>
  4063f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4063f8:	2b00      	cmp	r3, #0
  4063fa:	d04b      	beq.n	406494 <__swbuf_r+0xa8>
  4063fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406400:	69a3      	ldr	r3, [r4, #24]
  406402:	60a3      	str	r3, [r4, #8]
  406404:	b291      	uxth	r1, r2
  406406:	0708      	lsls	r0, r1, #28
  406408:	d539      	bpl.n	40647e <__swbuf_r+0x92>
  40640a:	6923      	ldr	r3, [r4, #16]
  40640c:	2b00      	cmp	r3, #0
  40640e:	d036      	beq.n	40647e <__swbuf_r+0x92>
  406410:	b2ed      	uxtb	r5, r5
  406412:	0489      	lsls	r1, r1, #18
  406414:	462f      	mov	r7, r5
  406416:	d515      	bpl.n	406444 <__swbuf_r+0x58>
  406418:	6822      	ldr	r2, [r4, #0]
  40641a:	6961      	ldr	r1, [r4, #20]
  40641c:	1ad3      	subs	r3, r2, r3
  40641e:	428b      	cmp	r3, r1
  406420:	da1c      	bge.n	40645c <__swbuf_r+0x70>
  406422:	3301      	adds	r3, #1
  406424:	68a1      	ldr	r1, [r4, #8]
  406426:	1c50      	adds	r0, r2, #1
  406428:	3901      	subs	r1, #1
  40642a:	60a1      	str	r1, [r4, #8]
  40642c:	6020      	str	r0, [r4, #0]
  40642e:	7015      	strb	r5, [r2, #0]
  406430:	6962      	ldr	r2, [r4, #20]
  406432:	429a      	cmp	r2, r3
  406434:	d01a      	beq.n	40646c <__swbuf_r+0x80>
  406436:	89a3      	ldrh	r3, [r4, #12]
  406438:	07db      	lsls	r3, r3, #31
  40643a:	d501      	bpl.n	406440 <__swbuf_r+0x54>
  40643c:	2d0a      	cmp	r5, #10
  40643e:	d015      	beq.n	40646c <__swbuf_r+0x80>
  406440:	4638      	mov	r0, r7
  406442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406444:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406446:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40644a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40644e:	81a2      	strh	r2, [r4, #12]
  406450:	6822      	ldr	r2, [r4, #0]
  406452:	6661      	str	r1, [r4, #100]	; 0x64
  406454:	6961      	ldr	r1, [r4, #20]
  406456:	1ad3      	subs	r3, r2, r3
  406458:	428b      	cmp	r3, r1
  40645a:	dbe2      	blt.n	406422 <__swbuf_r+0x36>
  40645c:	4621      	mov	r1, r4
  40645e:	4630      	mov	r0, r6
  406460:	f7ff f87a 	bl	405558 <_fflush_r>
  406464:	b940      	cbnz	r0, 406478 <__swbuf_r+0x8c>
  406466:	6822      	ldr	r2, [r4, #0]
  406468:	2301      	movs	r3, #1
  40646a:	e7db      	b.n	406424 <__swbuf_r+0x38>
  40646c:	4621      	mov	r1, r4
  40646e:	4630      	mov	r0, r6
  406470:	f7ff f872 	bl	405558 <_fflush_r>
  406474:	2800      	cmp	r0, #0
  406476:	d0e3      	beq.n	406440 <__swbuf_r+0x54>
  406478:	f04f 37ff 	mov.w	r7, #4294967295
  40647c:	e7e0      	b.n	406440 <__swbuf_r+0x54>
  40647e:	4621      	mov	r1, r4
  406480:	4630      	mov	r0, r6
  406482:	f7fe ff55 	bl	405330 <__swsetup_r>
  406486:	2800      	cmp	r0, #0
  406488:	d1f6      	bne.n	406478 <__swbuf_r+0x8c>
  40648a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40648e:	6923      	ldr	r3, [r4, #16]
  406490:	b291      	uxth	r1, r2
  406492:	e7bd      	b.n	406410 <__swbuf_r+0x24>
  406494:	f7ff f8b8 	bl	405608 <__sinit>
  406498:	e7b0      	b.n	4063fc <__swbuf_r+0x10>
  40649a:	bf00      	nop

0040649c <_wcrtomb_r>:
  40649c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40649e:	4606      	mov	r6, r0
  4064a0:	b085      	sub	sp, #20
  4064a2:	461f      	mov	r7, r3
  4064a4:	b189      	cbz	r1, 4064ca <_wcrtomb_r+0x2e>
  4064a6:	4c10      	ldr	r4, [pc, #64]	; (4064e8 <_wcrtomb_r+0x4c>)
  4064a8:	4d10      	ldr	r5, [pc, #64]	; (4064ec <_wcrtomb_r+0x50>)
  4064aa:	6824      	ldr	r4, [r4, #0]
  4064ac:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4064ae:	2c00      	cmp	r4, #0
  4064b0:	bf08      	it	eq
  4064b2:	462c      	moveq	r4, r5
  4064b4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4064b8:	47a0      	blx	r4
  4064ba:	1c43      	adds	r3, r0, #1
  4064bc:	d103      	bne.n	4064c6 <_wcrtomb_r+0x2a>
  4064be:	2200      	movs	r2, #0
  4064c0:	238a      	movs	r3, #138	; 0x8a
  4064c2:	603a      	str	r2, [r7, #0]
  4064c4:	6033      	str	r3, [r6, #0]
  4064c6:	b005      	add	sp, #20
  4064c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4064ca:	460c      	mov	r4, r1
  4064cc:	4906      	ldr	r1, [pc, #24]	; (4064e8 <_wcrtomb_r+0x4c>)
  4064ce:	4a07      	ldr	r2, [pc, #28]	; (4064ec <_wcrtomb_r+0x50>)
  4064d0:	6809      	ldr	r1, [r1, #0]
  4064d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4064d4:	2900      	cmp	r1, #0
  4064d6:	bf08      	it	eq
  4064d8:	4611      	moveq	r1, r2
  4064da:	4622      	mov	r2, r4
  4064dc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4064e0:	a901      	add	r1, sp, #4
  4064e2:	47a0      	blx	r4
  4064e4:	e7e9      	b.n	4064ba <_wcrtomb_r+0x1e>
  4064e6:	bf00      	nop
  4064e8:	20400014 	.word	0x20400014
  4064ec:	20400854 	.word	0x20400854

004064f0 <__ascii_wctomb>:
  4064f0:	b121      	cbz	r1, 4064fc <__ascii_wctomb+0xc>
  4064f2:	2aff      	cmp	r2, #255	; 0xff
  4064f4:	d804      	bhi.n	406500 <__ascii_wctomb+0x10>
  4064f6:	700a      	strb	r2, [r1, #0]
  4064f8:	2001      	movs	r0, #1
  4064fa:	4770      	bx	lr
  4064fc:	4608      	mov	r0, r1
  4064fe:	4770      	bx	lr
  406500:	238a      	movs	r3, #138	; 0x8a
  406502:	6003      	str	r3, [r0, #0]
  406504:	f04f 30ff 	mov.w	r0, #4294967295
  406508:	4770      	bx	lr
  40650a:	bf00      	nop

0040650c <_write_r>:
  40650c:	b570      	push	{r4, r5, r6, lr}
  40650e:	460d      	mov	r5, r1
  406510:	4c08      	ldr	r4, [pc, #32]	; (406534 <_write_r+0x28>)
  406512:	4611      	mov	r1, r2
  406514:	4606      	mov	r6, r0
  406516:	461a      	mov	r2, r3
  406518:	4628      	mov	r0, r5
  40651a:	2300      	movs	r3, #0
  40651c:	6023      	str	r3, [r4, #0]
  40651e:	f7f9 fe9b 	bl	400258 <_write>
  406522:	1c43      	adds	r3, r0, #1
  406524:	d000      	beq.n	406528 <_write_r+0x1c>
  406526:	bd70      	pop	{r4, r5, r6, pc}
  406528:	6823      	ldr	r3, [r4, #0]
  40652a:	2b00      	cmp	r3, #0
  40652c:	d0fb      	beq.n	406526 <_write_r+0x1a>
  40652e:	6033      	str	r3, [r6, #0]
  406530:	bd70      	pop	{r4, r5, r6, pc}
  406532:	bf00      	nop
  406534:	20400c44 	.word	0x20400c44

00406538 <__register_exitproc>:
  406538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40653c:	4d2c      	ldr	r5, [pc, #176]	; (4065f0 <__register_exitproc+0xb8>)
  40653e:	4606      	mov	r6, r0
  406540:	6828      	ldr	r0, [r5, #0]
  406542:	4698      	mov	r8, r3
  406544:	460f      	mov	r7, r1
  406546:	4691      	mov	r9, r2
  406548:	f7ff fc1e 	bl	405d88 <__retarget_lock_acquire_recursive>
  40654c:	4b29      	ldr	r3, [pc, #164]	; (4065f4 <__register_exitproc+0xbc>)
  40654e:	681c      	ldr	r4, [r3, #0]
  406550:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406554:	2b00      	cmp	r3, #0
  406556:	d03e      	beq.n	4065d6 <__register_exitproc+0x9e>
  406558:	685a      	ldr	r2, [r3, #4]
  40655a:	2a1f      	cmp	r2, #31
  40655c:	dc1c      	bgt.n	406598 <__register_exitproc+0x60>
  40655e:	f102 0e01 	add.w	lr, r2, #1
  406562:	b176      	cbz	r6, 406582 <__register_exitproc+0x4a>
  406564:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406568:	2401      	movs	r4, #1
  40656a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40656e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406572:	4094      	lsls	r4, r2
  406574:	4320      	orrs	r0, r4
  406576:	2e02      	cmp	r6, #2
  406578:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40657c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406580:	d023      	beq.n	4065ca <__register_exitproc+0x92>
  406582:	3202      	adds	r2, #2
  406584:	f8c3 e004 	str.w	lr, [r3, #4]
  406588:	6828      	ldr	r0, [r5, #0]
  40658a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40658e:	f7ff fbfd 	bl	405d8c <__retarget_lock_release_recursive>
  406592:	2000      	movs	r0, #0
  406594:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406598:	4b17      	ldr	r3, [pc, #92]	; (4065f8 <__register_exitproc+0xc0>)
  40659a:	b30b      	cbz	r3, 4065e0 <__register_exitproc+0xa8>
  40659c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4065a0:	f7fd faf4 	bl	403b8c <malloc>
  4065a4:	4603      	mov	r3, r0
  4065a6:	b1d8      	cbz	r0, 4065e0 <__register_exitproc+0xa8>
  4065a8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4065ac:	6002      	str	r2, [r0, #0]
  4065ae:	2100      	movs	r1, #0
  4065b0:	6041      	str	r1, [r0, #4]
  4065b2:	460a      	mov	r2, r1
  4065b4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4065b8:	f04f 0e01 	mov.w	lr, #1
  4065bc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4065c0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4065c4:	2e00      	cmp	r6, #0
  4065c6:	d0dc      	beq.n	406582 <__register_exitproc+0x4a>
  4065c8:	e7cc      	b.n	406564 <__register_exitproc+0x2c>
  4065ca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4065ce:	430c      	orrs	r4, r1
  4065d0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4065d4:	e7d5      	b.n	406582 <__register_exitproc+0x4a>
  4065d6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4065da:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4065de:	e7bb      	b.n	406558 <__register_exitproc+0x20>
  4065e0:	6828      	ldr	r0, [r5, #0]
  4065e2:	f7ff fbd3 	bl	405d8c <__retarget_lock_release_recursive>
  4065e6:	f04f 30ff 	mov.w	r0, #4294967295
  4065ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4065ee:	bf00      	nop
  4065f0:	20400850 	.word	0x20400850
  4065f4:	00406848 	.word	0x00406848
  4065f8:	00403b8d 	.word	0x00403b8d

004065fc <_close_r>:
  4065fc:	b538      	push	{r3, r4, r5, lr}
  4065fe:	4c07      	ldr	r4, [pc, #28]	; (40661c <_close_r+0x20>)
  406600:	2300      	movs	r3, #0
  406602:	4605      	mov	r5, r0
  406604:	4608      	mov	r0, r1
  406606:	6023      	str	r3, [r4, #0]
  406608:	f7fa fb46 	bl	400c98 <_close>
  40660c:	1c43      	adds	r3, r0, #1
  40660e:	d000      	beq.n	406612 <_close_r+0x16>
  406610:	bd38      	pop	{r3, r4, r5, pc}
  406612:	6823      	ldr	r3, [r4, #0]
  406614:	2b00      	cmp	r3, #0
  406616:	d0fb      	beq.n	406610 <_close_r+0x14>
  406618:	602b      	str	r3, [r5, #0]
  40661a:	bd38      	pop	{r3, r4, r5, pc}
  40661c:	20400c44 	.word	0x20400c44

00406620 <_fclose_r>:
  406620:	b570      	push	{r4, r5, r6, lr}
  406622:	b159      	cbz	r1, 40663c <_fclose_r+0x1c>
  406624:	4605      	mov	r5, r0
  406626:	460c      	mov	r4, r1
  406628:	b110      	cbz	r0, 406630 <_fclose_r+0x10>
  40662a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40662c:	2b00      	cmp	r3, #0
  40662e:	d03c      	beq.n	4066aa <_fclose_r+0x8a>
  406630:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406632:	07d8      	lsls	r0, r3, #31
  406634:	d505      	bpl.n	406642 <_fclose_r+0x22>
  406636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40663a:	b92b      	cbnz	r3, 406648 <_fclose_r+0x28>
  40663c:	2600      	movs	r6, #0
  40663e:	4630      	mov	r0, r6
  406640:	bd70      	pop	{r4, r5, r6, pc}
  406642:	89a3      	ldrh	r3, [r4, #12]
  406644:	0599      	lsls	r1, r3, #22
  406646:	d53c      	bpl.n	4066c2 <_fclose_r+0xa2>
  406648:	4621      	mov	r1, r4
  40664a:	4628      	mov	r0, r5
  40664c:	f7fe fee4 	bl	405418 <__sflush_r>
  406650:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406652:	4606      	mov	r6, r0
  406654:	b133      	cbz	r3, 406664 <_fclose_r+0x44>
  406656:	69e1      	ldr	r1, [r4, #28]
  406658:	4628      	mov	r0, r5
  40665a:	4798      	blx	r3
  40665c:	2800      	cmp	r0, #0
  40665e:	bfb8      	it	lt
  406660:	f04f 36ff 	movlt.w	r6, #4294967295
  406664:	89a3      	ldrh	r3, [r4, #12]
  406666:	061a      	lsls	r2, r3, #24
  406668:	d422      	bmi.n	4066b0 <_fclose_r+0x90>
  40666a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40666c:	b141      	cbz	r1, 406680 <_fclose_r+0x60>
  40666e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406672:	4299      	cmp	r1, r3
  406674:	d002      	beq.n	40667c <_fclose_r+0x5c>
  406676:	4628      	mov	r0, r5
  406678:	f7ff f8ec 	bl	405854 <_free_r>
  40667c:	2300      	movs	r3, #0
  40667e:	6323      	str	r3, [r4, #48]	; 0x30
  406680:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406682:	b121      	cbz	r1, 40668e <_fclose_r+0x6e>
  406684:	4628      	mov	r0, r5
  406686:	f7ff f8e5 	bl	405854 <_free_r>
  40668a:	2300      	movs	r3, #0
  40668c:	6463      	str	r3, [r4, #68]	; 0x44
  40668e:	f7fe ffe7 	bl	405660 <__sfp_lock_acquire>
  406692:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406694:	2200      	movs	r2, #0
  406696:	07db      	lsls	r3, r3, #31
  406698:	81a2      	strh	r2, [r4, #12]
  40669a:	d50e      	bpl.n	4066ba <_fclose_r+0x9a>
  40669c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40669e:	f7ff fb71 	bl	405d84 <__retarget_lock_close_recursive>
  4066a2:	f7fe ffe3 	bl	40566c <__sfp_lock_release>
  4066a6:	4630      	mov	r0, r6
  4066a8:	bd70      	pop	{r4, r5, r6, pc}
  4066aa:	f7fe ffad 	bl	405608 <__sinit>
  4066ae:	e7bf      	b.n	406630 <_fclose_r+0x10>
  4066b0:	6921      	ldr	r1, [r4, #16]
  4066b2:	4628      	mov	r0, r5
  4066b4:	f7ff f8ce 	bl	405854 <_free_r>
  4066b8:	e7d7      	b.n	40666a <_fclose_r+0x4a>
  4066ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4066bc:	f7ff fb66 	bl	405d8c <__retarget_lock_release_recursive>
  4066c0:	e7ec      	b.n	40669c <_fclose_r+0x7c>
  4066c2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4066c4:	f7ff fb60 	bl	405d88 <__retarget_lock_acquire_recursive>
  4066c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4066cc:	2b00      	cmp	r3, #0
  4066ce:	d1bb      	bne.n	406648 <_fclose_r+0x28>
  4066d0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4066d2:	f016 0601 	ands.w	r6, r6, #1
  4066d6:	d1b1      	bne.n	40663c <_fclose_r+0x1c>
  4066d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4066da:	f7ff fb57 	bl	405d8c <__retarget_lock_release_recursive>
  4066de:	4630      	mov	r0, r6
  4066e0:	bd70      	pop	{r4, r5, r6, pc}
  4066e2:	bf00      	nop

004066e4 <_fstat_r>:
  4066e4:	b538      	push	{r3, r4, r5, lr}
  4066e6:	460b      	mov	r3, r1
  4066e8:	4c07      	ldr	r4, [pc, #28]	; (406708 <_fstat_r+0x24>)
  4066ea:	4605      	mov	r5, r0
  4066ec:	4611      	mov	r1, r2
  4066ee:	4618      	mov	r0, r3
  4066f0:	2300      	movs	r3, #0
  4066f2:	6023      	str	r3, [r4, #0]
  4066f4:	f7fa fad3 	bl	400c9e <_fstat>
  4066f8:	1c43      	adds	r3, r0, #1
  4066fa:	d000      	beq.n	4066fe <_fstat_r+0x1a>
  4066fc:	bd38      	pop	{r3, r4, r5, pc}
  4066fe:	6823      	ldr	r3, [r4, #0]
  406700:	2b00      	cmp	r3, #0
  406702:	d0fb      	beq.n	4066fc <_fstat_r+0x18>
  406704:	602b      	str	r3, [r5, #0]
  406706:	bd38      	pop	{r3, r4, r5, pc}
  406708:	20400c44 	.word	0x20400c44

0040670c <_isatty_r>:
  40670c:	b538      	push	{r3, r4, r5, lr}
  40670e:	4c07      	ldr	r4, [pc, #28]	; (40672c <_isatty_r+0x20>)
  406710:	2300      	movs	r3, #0
  406712:	4605      	mov	r5, r0
  406714:	4608      	mov	r0, r1
  406716:	6023      	str	r3, [r4, #0]
  406718:	f7fa fac6 	bl	400ca8 <_isatty>
  40671c:	1c43      	adds	r3, r0, #1
  40671e:	d000      	beq.n	406722 <_isatty_r+0x16>
  406720:	bd38      	pop	{r3, r4, r5, pc}
  406722:	6823      	ldr	r3, [r4, #0]
  406724:	2b00      	cmp	r3, #0
  406726:	d0fb      	beq.n	406720 <_isatty_r+0x14>
  406728:	602b      	str	r3, [r5, #0]
  40672a:	bd38      	pop	{r3, r4, r5, pc}
  40672c:	20400c44 	.word	0x20400c44

00406730 <_lseek_r>:
  406730:	b570      	push	{r4, r5, r6, lr}
  406732:	460d      	mov	r5, r1
  406734:	4c08      	ldr	r4, [pc, #32]	; (406758 <_lseek_r+0x28>)
  406736:	4611      	mov	r1, r2
  406738:	4606      	mov	r6, r0
  40673a:	461a      	mov	r2, r3
  40673c:	4628      	mov	r0, r5
  40673e:	2300      	movs	r3, #0
  406740:	6023      	str	r3, [r4, #0]
  406742:	f7fa fab3 	bl	400cac <_lseek>
  406746:	1c43      	adds	r3, r0, #1
  406748:	d000      	beq.n	40674c <_lseek_r+0x1c>
  40674a:	bd70      	pop	{r4, r5, r6, pc}
  40674c:	6823      	ldr	r3, [r4, #0]
  40674e:	2b00      	cmp	r3, #0
  406750:	d0fb      	beq.n	40674a <_lseek_r+0x1a>
  406752:	6033      	str	r3, [r6, #0]
  406754:	bd70      	pop	{r4, r5, r6, pc}
  406756:	bf00      	nop
  406758:	20400c44 	.word	0x20400c44

0040675c <_read_r>:
  40675c:	b570      	push	{r4, r5, r6, lr}
  40675e:	460d      	mov	r5, r1
  406760:	4c08      	ldr	r4, [pc, #32]	; (406784 <_read_r+0x28>)
  406762:	4611      	mov	r1, r2
  406764:	4606      	mov	r6, r0
  406766:	461a      	mov	r2, r3
  406768:	4628      	mov	r0, r5
  40676a:	2300      	movs	r3, #0
  40676c:	6023      	str	r3, [r4, #0]
  40676e:	f7f9 fd55 	bl	40021c <_read>
  406772:	1c43      	adds	r3, r0, #1
  406774:	d000      	beq.n	406778 <_read_r+0x1c>
  406776:	bd70      	pop	{r4, r5, r6, pc}
  406778:	6823      	ldr	r3, [r4, #0]
  40677a:	2b00      	cmp	r3, #0
  40677c:	d0fb      	beq.n	406776 <_read_r+0x1a>
  40677e:	6033      	str	r3, [r6, #0]
  406780:	bd70      	pop	{r4, r5, r6, pc}
  406782:	bf00      	nop
  406784:	20400c44 	.word	0x20400c44
  406788:	454c4449 	.word	0x454c4449
  40678c:	00000000 	.word	0x00000000
  406790:	51726d54 	.word	0x51726d54
  406794:	00000000 	.word	0x00000000
  406798:	20726d54 	.word	0x20726d54
  40679c:	00637653 	.word	0x00637653
  4067a0:	686c6166 	.word	0x686c6166
  4067a4:	6d652061 	.word	0x6d652061
  4067a8:	69726320 	.word	0x69726320
  4067ac:	6f207261 	.word	0x6f207261
  4067b0:	6d657320 	.word	0x6d657320
  4067b4:	726f6661 	.word	0x726f6661
  4067b8:	000a206f 	.word	0x000a206f
  4067bc:	554d4953 	.word	0x554d4953
  4067c0:	0000004c 	.word	0x0000004c
  4067c4:	6c696146 	.word	0x6c696146
  4067c8:	74206465 	.word	0x74206465
  4067cc:	7263206f 	.word	0x7263206f
  4067d0:	65746165 	.word	0x65746165
  4067d4:	64636c20 	.word	0x64636c20
  4067d8:	73617420 	.word	0x73617420
  4067dc:	000a0d6b 	.word	0x000a0d6b
  4067e0:	0044454c 	.word	0x0044454c
  4067e4:	4d49535b 	.word	0x4d49535b
  4067e8:	41205d55 	.word	0x41205d55
  4067ec:	454c4543 	.word	0x454c4543
  4067f0:	444e4152 	.word	0x444e4152
  4067f4:	25203a4f 	.word	0x25203a4f
  4067f8:	000a2064 	.word	0x000a2064
  4067fc:	4d49535b 	.word	0x4d49535b
  406800:	44205d55 	.word	0x44205d55
  406804:	43415345 	.word	0x43415345
  406808:	52454c45 	.word	0x52454c45
  40680c:	4f444e41 	.word	0x4f444e41
  406810:	6425203a 	.word	0x6425203a
  406814:	00000a20 	.word	0x00000a20
  406818:	4d49535b 	.word	0x4d49535b
  40681c:	43205d55 	.word	0x43205d55
  406820:	54534e4f 	.word	0x54534e4f
  406824:	45544e41 	.word	0x45544e41
  406828:	6425203a 	.word	0x6425203a
  40682c:	00000a20 	.word	0x00000a20
  406830:	63617473 	.word	0x63617473
  406834:	766f206b 	.word	0x766f206b
  406838:	6c667265 	.word	0x6c667265
  40683c:	2520776f 	.word	0x2520776f
  406840:	73252078 	.word	0x73252078
  406844:	00000a0d 	.word	0x00000a0d

00406848 <_global_impure_ptr>:
  406848:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  406858:	46454443 00000000 33323130 37363534     CDEF....01234567
  406868:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406878:	0000296c                                l)..

0040687c <blanks.7217>:
  40687c:	20202020 20202020 20202020 20202020                     

0040688c <zeroes.7218>:
  40688c:	30303030 30303030 30303030 30303030     0000000000000000
  40689c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004068ac <_ctype_>:
  4068ac:	20202000 20202020 28282020 20282828     .         ((((( 
  4068bc:	20202020 20202020 20202020 20202020                     
  4068cc:	10108820 10101010 10101010 10101010      ...............
  4068dc:	04040410 04040404 10040404 10101010     ................
  4068ec:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4068fc:	01010101 01010101 01010101 10101010     ................
  40690c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40691c:	02020202 02020202 02020202 10101010     ................
  40692c:	00000020 00000000 00000000 00000000      ...............
	...

004069b0 <_init>:
  4069b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069b2:	bf00      	nop
  4069b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4069b6:	bc08      	pop	{r3}
  4069b8:	469e      	mov	lr, r3
  4069ba:	4770      	bx	lr

004069bc <__init_array_start>:
  4069bc:	004053f9 	.word	0x004053f9

004069c0 <__frame_dummy_init_array_entry>:
  4069c0:	00400165                                e.@.

004069c4 <_fini>:
  4069c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069c6:	bf00      	nop
  4069c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4069ca:	bc08      	pop	{r3}
  4069cc:	469e      	mov	lr, r3
  4069ce:	4770      	bx	lr

004069d0 <__fini_array_start>:
  4069d0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__atexit_recursive_mutex>:
20400850:	0c20 2040                                    .@ 

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	64f1 0040 5e81 0040 0000 0000 68ac 0040     .d@..^@......h@.
20400944:	68a8 0040 678c 0040 678c 0040 678c 0040     .h@..g@..g@..g@.
20400954:	678c 0040 678c 0040 678c 0040 678c 0040     .g@..g@..g@..g@.
20400964:	678c 0040 678c 0040 ffff ffff ffff ffff     .g@..g@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
