
STM32_DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c964  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  0800caf4  0800caf4  0001caf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cea8  0800cea8  00020764  2**0
                  CONTENTS
  4 .ARM          00000008  0800cea8  0800cea8  0001cea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ceb0  0800ceb0  00020764  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ceb0  0800ceb0  0001ceb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ceb4  0800ceb4  0001ceb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000764  20000000  0800ceb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000084ac  20000764  0800d61c  00020764  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008c10  0800d61c  00028c10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020764  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ac0  00000000  00000000  00020794  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003757  00000000  00000000  00037254  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ea8  00000000  00000000  0003a9b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d00  00000000  00000000  0003b858  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002424e  00000000  00000000  0003c558  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010554  00000000  00000000  000607a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c6e15  00000000  00000000  00070cfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000fa  00000000  00000000  00137b0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004590  00000000  00000000  00137c0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000764 	.word	0x20000764
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cadc 	.word	0x0800cadc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000768 	.word	0x20000768
 80001cc:	0800cadc 	.word	0x0800cadc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2f>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000620:	bf24      	itt	cs
 8000622:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000626:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800062a:	d90d      	bls.n	8000648 <__aeabi_d2f+0x30>
 800062c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000630:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000634:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000638:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800063c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000640:	bf08      	it	eq
 8000642:	f020 0001 	biceq.w	r0, r0, #1
 8000646:	4770      	bx	lr
 8000648:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800064c:	d121      	bne.n	8000692 <__aeabi_d2f+0x7a>
 800064e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000652:	bfbc      	itt	lt
 8000654:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000658:	4770      	bxlt	lr
 800065a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800065e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000662:	f1c2 0218 	rsb	r2, r2, #24
 8000666:	f1c2 0c20 	rsb	ip, r2, #32
 800066a:	fa10 f30c 	lsls.w	r3, r0, ip
 800066e:	fa20 f002 	lsr.w	r0, r0, r2
 8000672:	bf18      	it	ne
 8000674:	f040 0001 	orrne.w	r0, r0, #1
 8000678:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800067c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000680:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000684:	ea40 000c 	orr.w	r0, r0, ip
 8000688:	fa23 f302 	lsr.w	r3, r3, r2
 800068c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000690:	e7cc      	b.n	800062c <__aeabi_d2f+0x14>
 8000692:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000696:	d107      	bne.n	80006a8 <__aeabi_d2f+0x90>
 8000698:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800069c:	bf1e      	ittt	ne
 800069e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80006a2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80006a6:	4770      	bxne	lr
 80006a8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80006ac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80006b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <__aeabi_uldivmod>:
 80006b8:	b953      	cbnz	r3, 80006d0 <__aeabi_uldivmod+0x18>
 80006ba:	b94a      	cbnz	r2, 80006d0 <__aeabi_uldivmod+0x18>
 80006bc:	2900      	cmp	r1, #0
 80006be:	bf08      	it	eq
 80006c0:	2800      	cmpeq	r0, #0
 80006c2:	bf1c      	itt	ne
 80006c4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80006c8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80006cc:	f000 b972 	b.w	80009b4 <__aeabi_idiv0>
 80006d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006d8:	f000 f806 	bl	80006e8 <__udivmoddi4>
 80006dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e4:	b004      	add	sp, #16
 80006e6:	4770      	bx	lr

080006e8 <__udivmoddi4>:
 80006e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006ec:	9e08      	ldr	r6, [sp, #32]
 80006ee:	4604      	mov	r4, r0
 80006f0:	4688      	mov	r8, r1
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d14b      	bne.n	800078e <__udivmoddi4+0xa6>
 80006f6:	428a      	cmp	r2, r1
 80006f8:	4615      	mov	r5, r2
 80006fa:	d967      	bls.n	80007cc <__udivmoddi4+0xe4>
 80006fc:	fab2 f282 	clz	r2, r2
 8000700:	b14a      	cbz	r2, 8000716 <__udivmoddi4+0x2e>
 8000702:	f1c2 0720 	rsb	r7, r2, #32
 8000706:	fa01 f302 	lsl.w	r3, r1, r2
 800070a:	fa20 f707 	lsr.w	r7, r0, r7
 800070e:	4095      	lsls	r5, r2
 8000710:	ea47 0803 	orr.w	r8, r7, r3
 8000714:	4094      	lsls	r4, r2
 8000716:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800071a:	0c23      	lsrs	r3, r4, #16
 800071c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000720:	fa1f fc85 	uxth.w	ip, r5
 8000724:	fb0e 8817 	mls	r8, lr, r7, r8
 8000728:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800072c:	fb07 f10c 	mul.w	r1, r7, ip
 8000730:	4299      	cmp	r1, r3
 8000732:	d909      	bls.n	8000748 <__udivmoddi4+0x60>
 8000734:	18eb      	adds	r3, r5, r3
 8000736:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800073a:	f080 811b 	bcs.w	8000974 <__udivmoddi4+0x28c>
 800073e:	4299      	cmp	r1, r3
 8000740:	f240 8118 	bls.w	8000974 <__udivmoddi4+0x28c>
 8000744:	3f02      	subs	r7, #2
 8000746:	442b      	add	r3, r5
 8000748:	1a5b      	subs	r3, r3, r1
 800074a:	b2a4      	uxth	r4, r4
 800074c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000750:	fb0e 3310 	mls	r3, lr, r0, r3
 8000754:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000758:	fb00 fc0c 	mul.w	ip, r0, ip
 800075c:	45a4      	cmp	ip, r4
 800075e:	d909      	bls.n	8000774 <__udivmoddi4+0x8c>
 8000760:	192c      	adds	r4, r5, r4
 8000762:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000766:	f080 8107 	bcs.w	8000978 <__udivmoddi4+0x290>
 800076a:	45a4      	cmp	ip, r4
 800076c:	f240 8104 	bls.w	8000978 <__udivmoddi4+0x290>
 8000770:	3802      	subs	r0, #2
 8000772:	442c      	add	r4, r5
 8000774:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000778:	eba4 040c 	sub.w	r4, r4, ip
 800077c:	2700      	movs	r7, #0
 800077e:	b11e      	cbz	r6, 8000788 <__udivmoddi4+0xa0>
 8000780:	40d4      	lsrs	r4, r2
 8000782:	2300      	movs	r3, #0
 8000784:	e9c6 4300 	strd	r4, r3, [r6]
 8000788:	4639      	mov	r1, r7
 800078a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800078e:	428b      	cmp	r3, r1
 8000790:	d909      	bls.n	80007a6 <__udivmoddi4+0xbe>
 8000792:	2e00      	cmp	r6, #0
 8000794:	f000 80eb 	beq.w	800096e <__udivmoddi4+0x286>
 8000798:	2700      	movs	r7, #0
 800079a:	e9c6 0100 	strd	r0, r1, [r6]
 800079e:	4638      	mov	r0, r7
 80007a0:	4639      	mov	r1, r7
 80007a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007a6:	fab3 f783 	clz	r7, r3
 80007aa:	2f00      	cmp	r7, #0
 80007ac:	d147      	bne.n	800083e <__udivmoddi4+0x156>
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d302      	bcc.n	80007b8 <__udivmoddi4+0xd0>
 80007b2:	4282      	cmp	r2, r0
 80007b4:	f200 80fa 	bhi.w	80009ac <__udivmoddi4+0x2c4>
 80007b8:	1a84      	subs	r4, r0, r2
 80007ba:	eb61 0303 	sbc.w	r3, r1, r3
 80007be:	2001      	movs	r0, #1
 80007c0:	4698      	mov	r8, r3
 80007c2:	2e00      	cmp	r6, #0
 80007c4:	d0e0      	beq.n	8000788 <__udivmoddi4+0xa0>
 80007c6:	e9c6 4800 	strd	r4, r8, [r6]
 80007ca:	e7dd      	b.n	8000788 <__udivmoddi4+0xa0>
 80007cc:	b902      	cbnz	r2, 80007d0 <__udivmoddi4+0xe8>
 80007ce:	deff      	udf	#255	; 0xff
 80007d0:	fab2 f282 	clz	r2, r2
 80007d4:	2a00      	cmp	r2, #0
 80007d6:	f040 808f 	bne.w	80008f8 <__udivmoddi4+0x210>
 80007da:	1b49      	subs	r1, r1, r5
 80007dc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80007e0:	fa1f f885 	uxth.w	r8, r5
 80007e4:	2701      	movs	r7, #1
 80007e6:	fbb1 fcfe 	udiv	ip, r1, lr
 80007ea:	0c23      	lsrs	r3, r4, #16
 80007ec:	fb0e 111c 	mls	r1, lr, ip, r1
 80007f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007f4:	fb08 f10c 	mul.w	r1, r8, ip
 80007f8:	4299      	cmp	r1, r3
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0x124>
 80007fc:	18eb      	adds	r3, r5, r3
 80007fe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0x122>
 8000804:	4299      	cmp	r1, r3
 8000806:	f200 80cd 	bhi.w	80009a4 <__udivmoddi4+0x2bc>
 800080a:	4684      	mov	ip, r0
 800080c:	1a59      	subs	r1, r3, r1
 800080e:	b2a3      	uxth	r3, r4
 8000810:	fbb1 f0fe 	udiv	r0, r1, lr
 8000814:	fb0e 1410 	mls	r4, lr, r0, r1
 8000818:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800081c:	fb08 f800 	mul.w	r8, r8, r0
 8000820:	45a0      	cmp	r8, r4
 8000822:	d907      	bls.n	8000834 <__udivmoddi4+0x14c>
 8000824:	192c      	adds	r4, r5, r4
 8000826:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x14a>
 800082c:	45a0      	cmp	r8, r4
 800082e:	f200 80b6 	bhi.w	800099e <__udivmoddi4+0x2b6>
 8000832:	4618      	mov	r0, r3
 8000834:	eba4 0408 	sub.w	r4, r4, r8
 8000838:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800083c:	e79f      	b.n	800077e <__udivmoddi4+0x96>
 800083e:	f1c7 0c20 	rsb	ip, r7, #32
 8000842:	40bb      	lsls	r3, r7
 8000844:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000848:	ea4e 0e03 	orr.w	lr, lr, r3
 800084c:	fa01 f407 	lsl.w	r4, r1, r7
 8000850:	fa20 f50c 	lsr.w	r5, r0, ip
 8000854:	fa21 f30c 	lsr.w	r3, r1, ip
 8000858:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800085c:	4325      	orrs	r5, r4
 800085e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000862:	0c2c      	lsrs	r4, r5, #16
 8000864:	fb08 3319 	mls	r3, r8, r9, r3
 8000868:	fa1f fa8e 	uxth.w	sl, lr
 800086c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000870:	fb09 f40a 	mul.w	r4, r9, sl
 8000874:	429c      	cmp	r4, r3
 8000876:	fa02 f207 	lsl.w	r2, r2, r7
 800087a:	fa00 f107 	lsl.w	r1, r0, r7
 800087e:	d90b      	bls.n	8000898 <__udivmoddi4+0x1b0>
 8000880:	eb1e 0303 	adds.w	r3, lr, r3
 8000884:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000888:	f080 8087 	bcs.w	800099a <__udivmoddi4+0x2b2>
 800088c:	429c      	cmp	r4, r3
 800088e:	f240 8084 	bls.w	800099a <__udivmoddi4+0x2b2>
 8000892:	f1a9 0902 	sub.w	r9, r9, #2
 8000896:	4473      	add	r3, lr
 8000898:	1b1b      	subs	r3, r3, r4
 800089a:	b2ad      	uxth	r5, r5
 800089c:	fbb3 f0f8 	udiv	r0, r3, r8
 80008a0:	fb08 3310 	mls	r3, r8, r0, r3
 80008a4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80008a8:	fb00 fa0a 	mul.w	sl, r0, sl
 80008ac:	45a2      	cmp	sl, r4
 80008ae:	d908      	bls.n	80008c2 <__udivmoddi4+0x1da>
 80008b0:	eb1e 0404 	adds.w	r4, lr, r4
 80008b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80008b8:	d26b      	bcs.n	8000992 <__udivmoddi4+0x2aa>
 80008ba:	45a2      	cmp	sl, r4
 80008bc:	d969      	bls.n	8000992 <__udivmoddi4+0x2aa>
 80008be:	3802      	subs	r0, #2
 80008c0:	4474      	add	r4, lr
 80008c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008c6:	fba0 8902 	umull	r8, r9, r0, r2
 80008ca:	eba4 040a 	sub.w	r4, r4, sl
 80008ce:	454c      	cmp	r4, r9
 80008d0:	46c2      	mov	sl, r8
 80008d2:	464b      	mov	r3, r9
 80008d4:	d354      	bcc.n	8000980 <__udivmoddi4+0x298>
 80008d6:	d051      	beq.n	800097c <__udivmoddi4+0x294>
 80008d8:	2e00      	cmp	r6, #0
 80008da:	d069      	beq.n	80009b0 <__udivmoddi4+0x2c8>
 80008dc:	ebb1 050a 	subs.w	r5, r1, sl
 80008e0:	eb64 0403 	sbc.w	r4, r4, r3
 80008e4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80008e8:	40fd      	lsrs	r5, r7
 80008ea:	40fc      	lsrs	r4, r7
 80008ec:	ea4c 0505 	orr.w	r5, ip, r5
 80008f0:	e9c6 5400 	strd	r5, r4, [r6]
 80008f4:	2700      	movs	r7, #0
 80008f6:	e747      	b.n	8000788 <__udivmoddi4+0xa0>
 80008f8:	f1c2 0320 	rsb	r3, r2, #32
 80008fc:	fa20 f703 	lsr.w	r7, r0, r3
 8000900:	4095      	lsls	r5, r2
 8000902:	fa01 f002 	lsl.w	r0, r1, r2
 8000906:	fa21 f303 	lsr.w	r3, r1, r3
 800090a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800090e:	4338      	orrs	r0, r7
 8000910:	0c01      	lsrs	r1, r0, #16
 8000912:	fbb3 f7fe 	udiv	r7, r3, lr
 8000916:	fa1f f885 	uxth.w	r8, r5
 800091a:	fb0e 3317 	mls	r3, lr, r7, r3
 800091e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000922:	fb07 f308 	mul.w	r3, r7, r8
 8000926:	428b      	cmp	r3, r1
 8000928:	fa04 f402 	lsl.w	r4, r4, r2
 800092c:	d907      	bls.n	800093e <__udivmoddi4+0x256>
 800092e:	1869      	adds	r1, r5, r1
 8000930:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000934:	d22f      	bcs.n	8000996 <__udivmoddi4+0x2ae>
 8000936:	428b      	cmp	r3, r1
 8000938:	d92d      	bls.n	8000996 <__udivmoddi4+0x2ae>
 800093a:	3f02      	subs	r7, #2
 800093c:	4429      	add	r1, r5
 800093e:	1acb      	subs	r3, r1, r3
 8000940:	b281      	uxth	r1, r0
 8000942:	fbb3 f0fe 	udiv	r0, r3, lr
 8000946:	fb0e 3310 	mls	r3, lr, r0, r3
 800094a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800094e:	fb00 f308 	mul.w	r3, r0, r8
 8000952:	428b      	cmp	r3, r1
 8000954:	d907      	bls.n	8000966 <__udivmoddi4+0x27e>
 8000956:	1869      	adds	r1, r5, r1
 8000958:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800095c:	d217      	bcs.n	800098e <__udivmoddi4+0x2a6>
 800095e:	428b      	cmp	r3, r1
 8000960:	d915      	bls.n	800098e <__udivmoddi4+0x2a6>
 8000962:	3802      	subs	r0, #2
 8000964:	4429      	add	r1, r5
 8000966:	1ac9      	subs	r1, r1, r3
 8000968:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800096c:	e73b      	b.n	80007e6 <__udivmoddi4+0xfe>
 800096e:	4637      	mov	r7, r6
 8000970:	4630      	mov	r0, r6
 8000972:	e709      	b.n	8000788 <__udivmoddi4+0xa0>
 8000974:	4607      	mov	r7, r0
 8000976:	e6e7      	b.n	8000748 <__udivmoddi4+0x60>
 8000978:	4618      	mov	r0, r3
 800097a:	e6fb      	b.n	8000774 <__udivmoddi4+0x8c>
 800097c:	4541      	cmp	r1, r8
 800097e:	d2ab      	bcs.n	80008d8 <__udivmoddi4+0x1f0>
 8000980:	ebb8 0a02 	subs.w	sl, r8, r2
 8000984:	eb69 020e 	sbc.w	r2, r9, lr
 8000988:	3801      	subs	r0, #1
 800098a:	4613      	mov	r3, r2
 800098c:	e7a4      	b.n	80008d8 <__udivmoddi4+0x1f0>
 800098e:	4660      	mov	r0, ip
 8000990:	e7e9      	b.n	8000966 <__udivmoddi4+0x27e>
 8000992:	4618      	mov	r0, r3
 8000994:	e795      	b.n	80008c2 <__udivmoddi4+0x1da>
 8000996:	4667      	mov	r7, ip
 8000998:	e7d1      	b.n	800093e <__udivmoddi4+0x256>
 800099a:	4681      	mov	r9, r0
 800099c:	e77c      	b.n	8000898 <__udivmoddi4+0x1b0>
 800099e:	3802      	subs	r0, #2
 80009a0:	442c      	add	r4, r5
 80009a2:	e747      	b.n	8000834 <__udivmoddi4+0x14c>
 80009a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009a8:	442b      	add	r3, r5
 80009aa:	e72f      	b.n	800080c <__udivmoddi4+0x124>
 80009ac:	4638      	mov	r0, r7
 80009ae:	e708      	b.n	80007c2 <__udivmoddi4+0xda>
 80009b0:	4637      	mov	r7, r6
 80009b2:	e6e9      	b.n	8000788 <__udivmoddi4+0xa0>

080009b4 <__aeabi_idiv0>:
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b0a0      	sub	sp, #128	; 0x80
 80009bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009be:	f000 fe71 	bl	80016a4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c2:	f000 f8a7 	bl	8000b14 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c6:	f000 f9d3 	bl	8000d70 <MX_GPIO_Init>
  MX_DMA_Init();
 80009ca:	f000 f9a1 	bl	8000d10 <MX_DMA_Init>
  MX_I2S2_Init();
 80009ce:	f000 f93f 	bl	8000c50 <MX_I2S2_Init>
  MX_USB_DEVICE_Init();
 80009d2:	f007 fbe5 	bl	80081a0 <MX_USB_DEVICE_Init>
  MX_CRC_Init();
 80009d6:	f000 f91f 	bl	8000c18 <MX_CRC_Init>
  MX_I2S3_Init();
 80009da:	f000 f969 	bl	8000cb0 <MX_I2S3_Init>
  MX_PDM2PCM_Init();
 80009de:	f007 fbb5 	bl	800814c <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(1500);
 80009e2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80009e6:	f000 fecf 	bl	8001788 <HAL_Delay>
	CDC_Clear();
 80009ea:	f007 fe9f 	bl	800872c <CDC_Clear>
	CDC_Printf("\r\n       ================");
 80009ee:	4834      	ldr	r0, [pc, #208]	; (8000ac0 <main+0x108>)
 80009f0:	f007 fdda 	bl	80085a8 <CDC_Printf>
	CDC_Printf("\r\n       *** DSP V0.0 ***");
 80009f4:	4833      	ldr	r0, [pc, #204]	; (8000ac4 <main+0x10c>)
 80009f6:	f007 fdd7 	bl	80085a8 <CDC_Printf>
	CDC_Printf("\r\n       ================\r\n\n");
 80009fa:	4833      	ldr	r0, [pc, #204]	; (8000ac8 <main+0x110>)
 80009fc:	f007 fdd4 	bl	80085a8 <CDC_Printf>
	if (!HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_14))
 8000a00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a04:	4831      	ldr	r0, [pc, #196]	; (8000acc <main+0x114>)
 8000a06:	f001 fd17 	bl	8002438 <HAL_GPIO_ReadPin>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d103      	bne.n	8000a18 <main+0x60>
	{
		CDC_Printf("[ OK ] Hardware initialization\r\n");
 8000a10:	482f      	ldr	r0, [pc, #188]	; (8000ad0 <main+0x118>)
 8000a12:	f007 fdc9 	bl	80085a8 <CDC_Printf>
 8000a16:	e002      	b.n	8000a1e <main+0x66>
	}
	else
	{
		CDC_Printf("[ ER ] Hardware initialization\r\n");
 8000a18:	482e      	ldr	r0, [pc, #184]	; (8000ad4 <main+0x11c>)
 8000a1a:	f007 fdc5 	bl	80085a8 <CDC_Printf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	char cmd[APP_RX_DATA_SIZE];
	cmd[0] = '\0';
 8000a1e:	2300      	movs	r3, #0
 8000a20:	703b      	strb	r3, [r7, #0]

	CDC_Printf("[    ] Press ENTER to start\r\n");
 8000a22:	482d      	ldr	r0, [pc, #180]	; (8000ad8 <main+0x120>)
 8000a24:	f007 fdc0 	bl	80085a8 <CDC_Printf>
	CDC_Scanf("%s", cmd);
 8000a28:	463b      	mov	r3, r7
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	482b      	ldr	r0, [pc, #172]	; (8000adc <main+0x124>)
 8000a2e:	f007 fde7 	bl	8008600 <CDC_Scanf>
	CDC_Move(0, -2);
 8000a32:	f06f 0101 	mvn.w	r1, #1
 8000a36:	2000      	movs	r0, #0
 8000a38:	f007 fe8c 	bl	8008754 <CDC_Move>
	CDC_Printf("\r[ OK ]\r\n");
 8000a3c:	4828      	ldr	r0, [pc, #160]	; (8000ae0 <main+0x128>)
 8000a3e:	f007 fdb3 	bl	80085a8 <CDC_Printf>
	HAL_I2SEx_TransmitReceive_DMA(&hi2s2, I2S2_txBuffer, I2S2_rxBuffer, I2S2_BUFFER_LENGTH / 2);
 8000a42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a46:	4a27      	ldr	r2, [pc, #156]	; (8000ae4 <main+0x12c>)
 8000a48:	4927      	ldr	r1, [pc, #156]	; (8000ae8 <main+0x130>)
 8000a4a:	4828      	ldr	r0, [pc, #160]	; (8000aec <main+0x134>)
 8000a4c:	f002 f88c 	bl	8002b68 <HAL_I2SEx_TransmitReceive_DMA>
	HAL_I2S_Receive_DMA(&hi2s3, I2S3_rxBuffer, I2S3_BUFFER_LENGTH / 2);
 8000a50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a54:	4926      	ldr	r1, [pc, #152]	; (8000af0 <main+0x138>)
 8000a56:	4827      	ldr	r0, [pc, #156]	; (8000af4 <main+0x13c>)
 8000a58:	f001 fe7a 	bl	8002750 <HAL_I2S_Receive_DMA>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		/* Toggle Led and printf */
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000a5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a60:	481a      	ldr	r0, [pc, #104]	; (8000acc <main+0x114>)
 8000a62:	f001 fd1a 	bl	800249a <HAL_GPIO_TogglePin>
		CDC_Spin("Processing");
 8000a66:	4824      	ldr	r0, [pc, #144]	; (8000af8 <main+0x140>)
 8000a68:	f007 fe04 	bl	8008674 <CDC_Spin>

		/* Read and Write audio data */
		PmodI2S2_AudioRead_24b(pI2S2_rxBuffer, pL_Channel, pR_Channel);
 8000a6c:	4b23      	ldr	r3, [pc, #140]	; (8000afc <main+0x144>)
 8000a6e:	6818      	ldr	r0, [r3, #0]
 8000a70:	4b23      	ldr	r3, [pc, #140]	; (8000b00 <main+0x148>)
 8000a72:	6819      	ldr	r1, [r3, #0]
 8000a74:	4b23      	ldr	r3, [pc, #140]	; (8000b04 <main+0x14c>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	f000 fae3 	bl	8001044 <PmodI2S2_AudioRead_24b>
		PmodI2S2_AudioWrite_24b(pI2S2_txBuffer, pL_Channel, pR_Channel);
 8000a7e:	4b22      	ldr	r3, [pc, #136]	; (8000b08 <main+0x150>)
 8000a80:	6818      	ldr	r0, [r3, #0]
 8000a82:	4b1f      	ldr	r3, [pc, #124]	; (8000b00 <main+0x148>)
 8000a84:	6819      	ldr	r1, [r3, #0]
 8000a86:	4b1f      	ldr	r3, [pc, #124]	; (8000b04 <main+0x14c>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	f000 fb24 	bl	80010d8 <PmodI2S2_AudioWrite_24b>

		/* Command from Port COM available */
		if (CDC_RX_DATA_PENDING)
 8000a90:	4b1e      	ldr	r3, [pc, #120]	; (8000b0c <main+0x154>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d0e0      	beq.n	8000a5c <main+0xa4>
		{
			/* Read command */
			CDC_Scanf("%s", cmd);
 8000a9a:	463b      	mov	r3, r7
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	480f      	ldr	r0, [pc, #60]	; (8000adc <main+0x124>)
 8000aa0:	f007 fdae 	bl	8008600 <CDC_Scanf>


			/* Execute command */
			if (!strcmp(cmd, "clear"))
 8000aa4:	463b      	mov	r3, r7
 8000aa6:	491a      	ldr	r1, [pc, #104]	; (8000b10 <main+0x158>)
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fb91 	bl	80001d0 <strcmp>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d101      	bne.n	8000ab8 <main+0x100>
			{
				CDC_Clear();
 8000ab4:	f007 fe3a 	bl	800872c <CDC_Clear>
			}


			cmd[0] = '\0';
 8000ab8:	2300      	movs	r3, #0
 8000aba:	703b      	strb	r3, [r7, #0]
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000abc:	e7ce      	b.n	8000a5c <main+0xa4>
 8000abe:	bf00      	nop
 8000ac0:	0800caf4 	.word	0x0800caf4
 8000ac4:	0800cb10 	.word	0x0800cb10
 8000ac8:	0800cb2c 	.word	0x0800cb2c
 8000acc:	40020c00 	.word	0x40020c00
 8000ad0:	0800cb4c 	.word	0x0800cb4c
 8000ad4:	0800cb70 	.word	0x0800cb70
 8000ad8:	0800cb94 	.word	0x0800cb94
 8000adc:	0800cbb4 	.word	0x0800cbb4
 8000ae0:	0800cbb8 	.word	0x0800cbb8
 8000ae4:	2000282c 	.word	0x2000282c
 8000ae8:	2000082c 	.word	0x2000082c
 8000aec:	2000814c 	.word	0x2000814c
 8000af0:	2000482c 	.word	0x2000482c
 8000af4:	20008194 	.word	0x20008194
 8000af8:	0800cbc4 	.word	0x0800cbc4
 8000afc:	20000404 	.word	0x20000404
 8000b00:	20000408 	.word	0x20000408
 8000b04:	2000040c 	.word	0x2000040c
 8000b08:	20000400 	.word	0x20000400
 8000b0c:	2000078a 	.word	0x2000078a
 8000b10:	0800cbd0 	.word	0x0800cbd0

08000b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b098      	sub	sp, #96	; 0x60
 8000b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b1e:	2230      	movs	r2, #48	; 0x30
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f00a f9c1 	bl	800aeaa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b28:	f107 031c 	add.w	r3, r7, #28
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b38:	f107 030c 	add.w	r3, r7, #12
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	4b31      	ldr	r3, [pc, #196]	; (8000c10 <SystemClock_Config+0xfc>)
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	4a30      	ldr	r2, [pc, #192]	; (8000c10 <SystemClock_Config+0xfc>)
 8000b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b54:	6413      	str	r3, [r2, #64]	; 0x40
 8000b56:	4b2e      	ldr	r3, [pc, #184]	; (8000c10 <SystemClock_Config+0xfc>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b5e:	60bb      	str	r3, [r7, #8]
 8000b60:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b62:	2300      	movs	r3, #0
 8000b64:	607b      	str	r3, [r7, #4]
 8000b66:	4b2b      	ldr	r3, [pc, #172]	; (8000c14 <SystemClock_Config+0x100>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a2a      	ldr	r2, [pc, #168]	; (8000c14 <SystemClock_Config+0x100>)
 8000b6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b70:	6013      	str	r3, [r2, #0]
 8000b72:	4b28      	ldr	r3, [pc, #160]	; (8000c14 <SystemClock_Config+0x100>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b7a:	607b      	str	r3, [r7, #4]
 8000b7c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b86:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b8c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b90:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b92:	2308      	movs	r3, #8
 8000b94:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b96:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000b9a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ba0:	2307      	movs	r3, #7
 8000ba2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f003 fe25 	bl	80047f8 <HAL_RCC_OscConfig>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000bb4:	f000 fae6 	bl	8001184 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb8:	230f      	movs	r3, #15
 8000bba:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bc4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bc8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bce:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000bd0:	f107 031c 	add.w	r3, r7, #28
 8000bd4:	2105      	movs	r1, #5
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f004 f87e 	bl	8004cd8 <HAL_RCC_ClockConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000be2:	f000 facf 	bl	8001184 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000be6:	2301      	movs	r3, #1
 8000be8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000bea:	23c0      	movs	r3, #192	; 0xc0
 8000bec:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bf2:	f107 030c 	add.w	r3, r7, #12
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f004 fa38 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000c02:	f000 fabf 	bl	8001184 <Error_Handler>
  }
}
 8000c06:	bf00      	nop
 8000c08:	3760      	adds	r7, #96	; 0x60
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40023800 	.word	0x40023800
 8000c14:	40007000 	.word	0x40007000

08000c18 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <MX_CRC_Init+0x30>)
 8000c1e:	4a0b      	ldr	r2, [pc, #44]	; (8000c4c <MX_CRC_Init+0x34>)
 8000c20:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000c22:	4809      	ldr	r0, [pc, #36]	; (8000c48 <MX_CRC_Init+0x30>)
 8000c24:	f000 fee3 	bl	80019ee <HAL_CRC_Init>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000c2e:	f000 faa9 	bl	8001184 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000c32:	4b05      	ldr	r3, [pc, #20]	; (8000c48 <MX_CRC_Init+0x30>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	689a      	ldr	r2, [r3, #8]
 8000c38:	4b03      	ldr	r3, [pc, #12]	; (8000c48 <MX_CRC_Init+0x30>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f042 0201 	orr.w	r2, r2, #1
 8000c40:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000824 	.word	0x20000824
 8000c4c:	40023000 	.word	0x40023000

08000c50 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2S2_Init 0 */
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */
  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000c54:	4b13      	ldr	r3, [pc, #76]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c56:	4a14      	ldr	r2, [pc, #80]	; (8000ca8 <MX_I2S2_Init+0x58>)
 8000c58:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000c5a:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c60:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000c62:	4b10      	ldr	r3, [pc, #64]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000c68:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000c6e:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c74:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000c76:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c78:	4a0c      	ldr	r2, [pc, #48]	; (8000cac <MX_I2S2_Init+0x5c>)
 8000c7a:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000c7c:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000c82:	4b08      	ldr	r3, [pc, #32]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000c88:	4b06      	ldr	r3, [pc, #24]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000c8e:	4805      	ldr	r0, [pc, #20]	; (8000ca4 <MX_I2S2_Init+0x54>)
 8000c90:	f001 fc1e 	bl	80024d0 <HAL_I2S_Init>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000c9a:	f000 fa73 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */
  /* USER CODE END I2S2_Init 2 */

}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	2000814c 	.word	0x2000814c
 8000ca8:	40003800 	.word	0x40003800
 8000cac:	00017700 	.word	0x00017700

08000cb0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000cb4:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cb6:	4a14      	ldr	r2, [pc, #80]	; (8000d08 <MX_I2S3_Init+0x58>)
 8000cb8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_RX;
 8000cba:	4b12      	ldr	r3, [pc, #72]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cbc:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000cc0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_MSB;
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cc4:	2210      	movs	r2, #16
 8000cc6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000cc8:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cca:	2203      	movs	r2, #3
 8000ccc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000cce:	4b0d      	ldr	r3, [pc, #52]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cd4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cd8:	4a0c      	ldr	r2, [pc, #48]	; (8000d0c <MX_I2S3_Init+0x5c>)
 8000cda:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000cdc:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000ce2:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000cee:	4805      	ldr	r0, [pc, #20]	; (8000d04 <MX_I2S3_Init+0x54>)
 8000cf0:	f001 fbee 	bl	80024d0 <HAL_I2S_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000cfa:	f000 fa43 	bl	8001184 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20008194 	.word	0x20008194
 8000d08:	40003c00 	.word	0x40003c00
 8000d0c:	00017700 	.word	0x00017700

08000d10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	607b      	str	r3, [r7, #4]
 8000d1a:	4b14      	ldr	r3, [pc, #80]	; (8000d6c <MX_DMA_Init+0x5c>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a13      	ldr	r2, [pc, #76]	; (8000d6c <MX_DMA_Init+0x5c>)
 8000d20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <MX_DMA_Init+0x5c>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2100      	movs	r1, #0
 8000d36:	200b      	movs	r0, #11
 8000d38:	f000 fe23 	bl	8001982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d3c:	200b      	movs	r0, #11
 8000d3e:	f000 fe3c 	bl	80019ba <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2100      	movs	r1, #0
 8000d46:	200e      	movs	r0, #14
 8000d48:	f000 fe1b 	bl	8001982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d4c:	200e      	movs	r0, #14
 8000d4e:	f000 fe34 	bl	80019ba <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2100      	movs	r1, #0
 8000d56:	200f      	movs	r0, #15
 8000d58:	f000 fe13 	bl	8001982 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d5c:	200f      	movs	r0, #15
 8000d5e:	f000 fe2c 	bl	80019ba <HAL_NVIC_EnableIRQ>

}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40023800 	.word	0x40023800

08000d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08c      	sub	sp, #48	; 0x30
 8000d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d76:	f107 031c 	add.w	r3, r7, #28
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	605a      	str	r2, [r3, #4]
 8000d80:	609a      	str	r2, [r3, #8]
 8000d82:	60da      	str	r2, [r3, #12]
 8000d84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	61bb      	str	r3, [r7, #24]
 8000d8a:	4b71      	ldr	r3, [pc, #452]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	4a70      	ldr	r2, [pc, #448]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000d90:	f043 0310 	orr.w	r3, r3, #16
 8000d94:	6313      	str	r3, [r2, #48]	; 0x30
 8000d96:	4b6e      	ldr	r3, [pc, #440]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	f003 0310 	and.w	r3, r3, #16
 8000d9e:	61bb      	str	r3, [r7, #24]
 8000da0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
 8000da6:	4b6a      	ldr	r3, [pc, #424]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000daa:	4a69      	ldr	r2, [pc, #420]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000dac:	f043 0304 	orr.w	r3, r3, #4
 8000db0:	6313      	str	r3, [r2, #48]	; 0x30
 8000db2:	4b67      	ldr	r3, [pc, #412]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	617b      	str	r3, [r7, #20]
 8000dbc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
 8000dc2:	4b63      	ldr	r3, [pc, #396]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	4a62      	ldr	r2, [pc, #392]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dce:	4b60      	ldr	r3, [pc, #384]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dd6:	613b      	str	r3, [r7, #16]
 8000dd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	4b5c      	ldr	r3, [pc, #368]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	4a5b      	ldr	r2, [pc, #364]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000de4:	f043 0301 	orr.w	r3, r3, #1
 8000de8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dea:	4b59      	ldr	r3, [pc, #356]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	60bb      	str	r3, [r7, #8]
 8000dfa:	4b55      	ldr	r3, [pc, #340]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a54      	ldr	r2, [pc, #336]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000e00:	f043 0302 	orr.w	r3, r3, #2
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b52      	ldr	r3, [pc, #328]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f003 0302 	and.w	r3, r3, #2
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	4b4e      	ldr	r3, [pc, #312]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1a:	4a4d      	ldr	r2, [pc, #308]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000e1c:	f043 0308 	orr.w	r3, r3, #8
 8000e20:	6313      	str	r3, [r2, #48]	; 0x30
 8000e22:	4b4b      	ldr	r3, [pc, #300]	; (8000f50 <MX_GPIO_Init+0x1e0>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e26:	f003 0308 	and.w	r3, r3, #8
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2108      	movs	r1, #8
 8000e32:	4848      	ldr	r0, [pc, #288]	; (8000f54 <MX_GPIO_Init+0x1e4>)
 8000e34:	f001 fb18 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	4846      	ldr	r0, [pc, #280]	; (8000f58 <MX_GPIO_Init+0x1e8>)
 8000e3e:	f001 fb13 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000e42:	2200      	movs	r2, #0
 8000e44:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000e48:	4844      	ldr	r0, [pc, #272]	; (8000f5c <MX_GPIO_Init+0x1ec>)
 8000e4a:	f001 fb0d 	bl	8002468 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000e4e:	2308      	movs	r3, #8
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000e5e:	f107 031c 	add.w	r3, r7, #28
 8000e62:	4619      	mov	r1, r3
 8000e64:	483b      	ldr	r0, [pc, #236]	; (8000f54 <MX_GPIO_Init+0x1e4>)
 8000e66:	f001 f94d 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e76:	2300      	movs	r3, #0
 8000e78:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000e7a:	f107 031c 	add.w	r3, r7, #28
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4835      	ldr	r0, [pc, #212]	; (8000f58 <MX_GPIO_Init+0x1e8>)
 8000e82:	f001 f93f 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e86:	2301      	movs	r3, #1
 8000e88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e8a:	4b35      	ldr	r3, [pc, #212]	; (8000f60 <MX_GPIO_Init+0x1f0>)
 8000e8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e92:	f107 031c 	add.w	r3, r7, #28
 8000e96:	4619      	mov	r1, r3
 8000e98:	4832      	ldr	r0, [pc, #200]	; (8000f64 <MX_GPIO_Init+0x1f4>)
 8000e9a:	f001 f933 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000e9e:	23e0      	movs	r3, #224	; 0xe0
 8000ea0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000eae:	2305      	movs	r3, #5
 8000eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb2:	f107 031c 	add.w	r3, r7, #28
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	482a      	ldr	r0, [pc, #168]	; (8000f64 <MX_GPIO_Init+0x1f4>)
 8000eba:	f001 f923 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ebe:	2304      	movs	r3, #4
 8000ec0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000eca:	f107 031c 	add.w	r3, r7, #28
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4825      	ldr	r0, [pc, #148]	; (8000f68 <MX_GPIO_Init+0x1f8>)
 8000ed2:	f001 f917 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000ed6:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000eda:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000edc:	2301      	movs	r3, #1
 8000ede:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ee8:	f107 031c 	add.w	r3, r7, #28
 8000eec:	4619      	mov	r1, r3
 8000eee:	481b      	ldr	r0, [pc, #108]	; (8000f5c <MX_GPIO_Init+0x1ec>)
 8000ef0:	f001 f908 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000ef4:	2320      	movs	r3, #32
 8000ef6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f00:	f107 031c 	add.w	r3, r7, #28
 8000f04:	4619      	mov	r1, r3
 8000f06:	4815      	ldr	r0, [pc, #84]	; (8000f5c <MX_GPIO_Init+0x1ec>)
 8000f08:	f001 f8fc 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000f0c:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f12:	2312      	movs	r3, #18
 8000f14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f1e:	2304      	movs	r3, #4
 8000f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f22:	f107 031c 	add.w	r3, r7, #28
 8000f26:	4619      	mov	r1, r3
 8000f28:	480f      	ldr	r0, [pc, #60]	; (8000f68 <MX_GPIO_Init+0x1f8>)
 8000f2a:	f001 f8eb 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f32:	4b0b      	ldr	r3, [pc, #44]	; (8000f60 <MX_GPIO_Init+0x1f0>)
 8000f34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000f3a:	f107 031c 	add.w	r3, r7, #28
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4804      	ldr	r0, [pc, #16]	; (8000f54 <MX_GPIO_Init+0x1e4>)
 8000f42:	f001 f8df 	bl	8002104 <HAL_GPIO_Init>

}
 8000f46:	bf00      	nop
 8000f48:	3730      	adds	r7, #48	; 0x30
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40021000 	.word	0x40021000
 8000f58:	40020800 	.word	0x40020800
 8000f5c:	40020c00 	.word	0x40020c00
 8000f60:	10120000 	.word	0x10120000
 8000f64:	40020000 	.word	0x40020000
 8000f68:	40020400 	.word	0x40020400

08000f6c <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
	pL_Channel = &L_Channel[0];
 8000f74:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <HAL_I2SEx_TxRxHalfCpltCallback+0x34>)
 8000f76:	4a0b      	ldr	r2, [pc, #44]	; (8000fa4 <HAL_I2SEx_TxRxHalfCpltCallback+0x38>)
 8000f78:	601a      	str	r2, [r3, #0]
	pR_Channel = &R_Channel[0];
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <HAL_I2SEx_TxRxHalfCpltCallback+0x3c>)
 8000f7c:	4a0b      	ldr	r2, [pc, #44]	; (8000fac <HAL_I2SEx_TxRxHalfCpltCallback+0x40>)
 8000f7e:	601a      	str	r2, [r3, #0]
	pI2S2_txBuffer = &I2S2_txBuffer[0];
 8000f80:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <HAL_I2SEx_TxRxHalfCpltCallback+0x44>)
 8000f82:	4a0c      	ldr	r2, [pc, #48]	; (8000fb4 <HAL_I2SEx_TxRxHalfCpltCallback+0x48>)
 8000f84:	601a      	str	r2, [r3, #0]
	pI2S2_rxBuffer = &I2S2_rxBuffer[0];
 8000f86:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <HAL_I2SEx_TxRxHalfCpltCallback+0x4c>)
 8000f88:	4a0c      	ldr	r2, [pc, #48]	; (8000fbc <HAL_I2SEx_TxRxHalfCpltCallback+0x50>)
 8000f8a:	601a      	str	r2, [r3, #0]
	I2S2_state = HalfCplt;
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <HAL_I2SEx_TxRxHalfCpltCallback+0x54>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	701a      	strb	r2, [r3, #0]
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20000408 	.word	0x20000408
 8000fa4:	2000502c 	.word	0x2000502c
 8000fa8:	2000040c 	.word	0x2000040c
 8000fac:	2000602c 	.word	0x2000602c
 8000fb0:	20000400 	.word	0x20000400
 8000fb4:	2000082c 	.word	0x2000082c
 8000fb8:	20000404 	.word	0x20000404
 8000fbc:	2000282c 	.word	0x2000282c
 8000fc0:	20000820 	.word	0x20000820

08000fc4 <HAL_I2SEx_TxRxCpltCallback>:

void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	pL_Channel = &L_Channel[CHANNELS_LENGTH / 2];
 8000fcc:	4b0a      	ldr	r3, [pc, #40]	; (8000ff8 <HAL_I2SEx_TxRxCpltCallback+0x34>)
 8000fce:	4a0b      	ldr	r2, [pc, #44]	; (8000ffc <HAL_I2SEx_TxRxCpltCallback+0x38>)
 8000fd0:	601a      	str	r2, [r3, #0]
	pR_Channel = &R_Channel[CHANNELS_LENGTH / 2];
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	; (8001000 <HAL_I2SEx_TxRxCpltCallback+0x3c>)
 8000fd4:	4a0b      	ldr	r2, [pc, #44]	; (8001004 <HAL_I2SEx_TxRxCpltCallback+0x40>)
 8000fd6:	601a      	str	r2, [r3, #0]
	pI2S2_txBuffer = &I2S2_txBuffer[I2S2_BUFFER_LENGTH/2];
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <HAL_I2SEx_TxRxCpltCallback+0x44>)
 8000fda:	4a0c      	ldr	r2, [pc, #48]	; (800100c <HAL_I2SEx_TxRxCpltCallback+0x48>)
 8000fdc:	601a      	str	r2, [r3, #0]
	pI2S2_rxBuffer = &I2S2_rxBuffer[I2S2_BUFFER_LENGTH/2];
 8000fde:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <HAL_I2SEx_TxRxCpltCallback+0x4c>)
 8000fe0:	4a0c      	ldr	r2, [pc, #48]	; (8001014 <HAL_I2SEx_TxRxCpltCallback+0x50>)
 8000fe2:	601a      	str	r2, [r3, #0]
	I2S2_state = Cplt;
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <HAL_I2SEx_TxRxCpltCallback+0x54>)
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	701a      	strb	r2, [r3, #0]
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	20000408 	.word	0x20000408
 8000ffc:	2000582c 	.word	0x2000582c
 8001000:	2000040c 	.word	0x2000040c
 8001004:	2000682c 	.word	0x2000682c
 8001008:	20000400 	.word	0x20000400
 800100c:	2000182c 	.word	0x2000182c
 8001010:	20000404 	.word	0x20000404
 8001014:	2000382c 	.word	0x2000382c
 8001018:	20000820 	.word	0x20000820

0800101c <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
		M_Channel[i] = (int32_t) (I2S3_rxBuffer[i] << 8);
	}
	pM_Channel =  &M_Channel[0];
	I2S3_state = HalfCplt;
	*/
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	}
	pM_Channel =  &M_Channel[CHANNELS_LENGTH / 2];
	I2S3_state = Cplt;
	*/
	//PmodI2S2_AudioWrite_24b(&I2S2_txBuffer[I2S2_BUFFER_LENGTH / 2], &M_Channel[CHANNELS_LENGTH / 2], &M_Channel[CHANNELS_LENGTH / 2], I2S2_BUFFER_LENGTH / 2);
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <PmodI2S2_AudioRead_24b>:

void PmodI2S2_AudioRead_24b(uint16_t *rxBuf, int32_t *L_Channel, int32_t *R_Channel)
{
 8001044:	b480      	push	{r7}
 8001046:	b087      	sub	sp, #28
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
	while(I2S2_state == Busy){};
 8001050:	bf00      	nop
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <PmodI2S2_AudioRead_24b+0x90>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d0fb      	beq.n	8001052 <PmodI2S2_AudioRead_24b+0xe>
	I2S2_state = Busy;
 800105a:	4b1e      	ldr	r3, [pc, #120]	; (80010d4 <PmodI2S2_AudioRead_24b+0x90>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i + 3 < I2S2_BUFFER_LENGTH / 2; i += 4)
 8001060:	2300      	movs	r3, #0
 8001062:	617b      	str	r3, [r7, #20]
 8001064:	e02b      	b.n	80010be <PmodI2S2_AudioRead_24b+0x7a>
	{
		L_Channel[i / 4] = (int32_t) ( (rxBuf[i]     << 16) | rxBuf[i + 1] );
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	68fa      	ldr	r2, [r7, #12]
 800106c:	4413      	add	r3, r2
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	041a      	lsls	r2, r3, #16
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	3301      	adds	r3, #1
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	68f9      	ldr	r1, [r7, #12]
 800107a:	440b      	add	r3, r1
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	f023 0303 	bic.w	r3, r3, #3
 8001086:	68b9      	ldr	r1, [r7, #8]
 8001088:	440b      	add	r3, r1
 800108a:	4302      	orrs	r2, r0
 800108c:	601a      	str	r2, [r3, #0]
		R_Channel[i / 4] = (int32_t) ( (rxBuf[i + 2] << 16) | rxBuf[i + 3] );
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	3302      	adds	r3, #2
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	68fa      	ldr	r2, [r7, #12]
 8001096:	4413      	add	r3, r2
 8001098:	881b      	ldrh	r3, [r3, #0]
 800109a:	041a      	lsls	r2, r3, #16
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	3303      	adds	r3, #3
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	68f9      	ldr	r1, [r7, #12]
 80010a4:	440b      	add	r3, r1
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	f023 0303 	bic.w	r3, r3, #3
 80010b0:	6879      	ldr	r1, [r7, #4]
 80010b2:	440b      	add	r3, r1
 80010b4:	4302      	orrs	r2, r0
 80010b6:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i + 3 < I2S2_BUFFER_LENGTH / 2; i += 4)
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	3304      	adds	r3, #4
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	3303      	adds	r3, #3
 80010c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80010c6:	d3ce      	bcc.n	8001066 <PmodI2S2_AudioRead_24b+0x22>
	}
}
 80010c8:	bf00      	nop
 80010ca:	371c      	adds	r7, #28
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	20000820 	.word	0x20000820

080010d8 <PmodI2S2_AudioWrite_24b>:

void PmodI2S2_AudioWrite_24b(uint16_t *txBuf, int32_t *L_Channel, int32_t *R_Channel)
{
 80010d8:	b480      	push	{r7}
 80010da:	b087      	sub	sp, #28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
	while(I2S2_state == Busy){};
 80010e4:	bf00      	nop
 80010e6:	4b26      	ldr	r3, [pc, #152]	; (8001180 <PmodI2S2_AudioWrite_24b+0xa8>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d0fb      	beq.n	80010e6 <PmodI2S2_AudioWrite_24b+0xe>
	I2S2_state = Busy;
 80010ee:	4b24      	ldr	r3, [pc, #144]	; (8001180 <PmodI2S2_AudioWrite_24b+0xa8>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i + 3 < I2S2_BUFFER_LENGTH / 2; i += 4)
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	e037      	b.n	800116a <PmodI2S2_AudioWrite_24b+0x92>
	{
		txBuf[i]     = (L_Channel[i / 4] >> 16) & 0xFFFF;
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	f023 0303 	bic.w	r3, r3, #3
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	4413      	add	r3, r2
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	0c19      	lsrs	r1, r3, #16
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	4413      	add	r3, r2
 8001110:	b28a      	uxth	r2, r1
 8001112:	801a      	strh	r2, [r3, #0]
		txBuf[i + 1] =  L_Channel[i / 4] & 0xFFFF;
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	f023 0303 	bic.w	r3, r3, #3
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	4413      	add	r3, r2
 800111e:	6819      	ldr	r1, [r3, #0]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3301      	adds	r3, #1
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	4413      	add	r3, r2
 800112a:	b28a      	uxth	r2, r1
 800112c:	801a      	strh	r2, [r3, #0]
		txBuf[i + 2] = (R_Channel[i / 4] >> 16) & 0xFFFF;
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	f023 0303 	bic.w	r3, r3, #3
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	4413      	add	r3, r2
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	0c19      	lsrs	r1, r3, #16
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	3302      	adds	r3, #2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	4413      	add	r3, r2
 8001146:	b28a      	uxth	r2, r1
 8001148:	801a      	strh	r2, [r3, #0]
		txBuf[i + 3] =  R_Channel[i / 4] & 0xFFFF;
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	f023 0303 	bic.w	r3, r3, #3
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	4413      	add	r3, r2
 8001154:	6819      	ldr	r1, [r3, #0]
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3303      	adds	r3, #3
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	68fa      	ldr	r2, [r7, #12]
 800115e:	4413      	add	r3, r2
 8001160:	b28a      	uxth	r2, r1
 8001162:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i + 3 < I2S2_BUFFER_LENGTH / 2; i += 4)
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	3304      	adds	r3, #4
 8001168:	617b      	str	r3, [r7, #20]
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	3303      	adds	r3, #3
 800116e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001172:	d3c2      	bcc.n	80010fa <PmodI2S2_AudioWrite_24b+0x22>
	}
}
 8001174:	bf00      	nop
 8001176:	371c      	adds	r7, #28
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	20000820 	.word	0x20000820

08001184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001188:	2201      	movs	r2, #1
 800118a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800118e:	4802      	ldr	r0, [pc, #8]	; (8001198 <Error_Handler+0x14>)
 8001190:	f001 f96a 	bl	8002468 <HAL_GPIO_WritePin>
  /* USER CODE END Error_Handler_Debug */
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40020c00 	.word	0x40020c00

0800119c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <HAL_MspInit+0x4c>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011aa:	4a0f      	ldr	r2, [pc, #60]	; (80011e8 <HAL_MspInit+0x4c>)
 80011ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011b0:	6453      	str	r3, [r2, #68]	; 0x44
 80011b2:	4b0d      	ldr	r3, [pc, #52]	; (80011e8 <HAL_MspInit+0x4c>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	603b      	str	r3, [r7, #0]
 80011c2:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <HAL_MspInit+0x4c>)
 80011c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c6:	4a08      	ldr	r2, [pc, #32]	; (80011e8 <HAL_MspInit+0x4c>)
 80011c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011cc:	6413      	str	r3, [r2, #64]	; 0x40
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <HAL_MspInit+0x4c>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d6:	603b      	str	r3, [r7, #0]
 80011d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011da:	2007      	movs	r0, #7
 80011dc:	f000 fbc6 	bl	800196c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40023800 	.word	0x40023800

080011ec <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <HAL_CRC_MspInit+0x3c>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d10d      	bne.n	800121a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	4b0a      	ldr	r3, [pc, #40]	; (800122c <HAL_CRC_MspInit+0x40>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <HAL_CRC_MspInit+0x40>)
 8001208:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800120c:	6313      	str	r3, [r2, #48]	; 0x30
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <HAL_CRC_MspInit+0x40>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001212:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800121a:	bf00      	nop
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	40023000 	.word	0x40023000
 800122c:	40023800 	.word	0x40023800

08001230 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08e      	sub	sp, #56	; 0x38
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4aa3      	ldr	r2, [pc, #652]	; (80014dc <HAL_I2S_MspInit+0x2ac>)
 800124e:	4293      	cmp	r3, r2
 8001250:	f040 80bf 	bne.w	80013d2 <HAL_I2S_MspInit+0x1a2>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	623b      	str	r3, [r7, #32]
 8001258:	4ba1      	ldr	r3, [pc, #644]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 800125a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125c:	4aa0      	ldr	r2, [pc, #640]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 800125e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001262:	6413      	str	r3, [r2, #64]	; 0x40
 8001264:	4b9e      	ldr	r3, [pc, #632]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 8001266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001268:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800126c:	623b      	str	r3, [r7, #32]
 800126e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
 8001274:	4b9a      	ldr	r3, [pc, #616]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 8001276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001278:	4a99      	ldr	r2, [pc, #612]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 800127a:	f043 0304 	orr.w	r3, r3, #4
 800127e:	6313      	str	r3, [r2, #48]	; 0x30
 8001280:	4b97      	ldr	r3, [pc, #604]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 8001282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001284:	f003 0304 	and.w	r3, r3, #4
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800128c:	2300      	movs	r3, #0
 800128e:	61bb      	str	r3, [r7, #24]
 8001290:	4b93      	ldr	r3, [pc, #588]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 8001292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001294:	4a92      	ldr	r2, [pc, #584]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 8001296:	f043 0302 	orr.w	r3, r3, #2
 800129a:	6313      	str	r3, [r2, #48]	; 0x30
 800129c:	4b90      	ldr	r3, [pc, #576]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 800129e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	61bb      	str	r3, [r7, #24]
 80012a6:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012a8:	2304      	movs	r3, #4
 80012aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ac:	2302      	movs	r3, #2
 80012ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b4:	2300      	movs	r3, #0
 80012b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 80012b8:	2306      	movs	r3, #6
 80012ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c0:	4619      	mov	r1, r3
 80012c2:	4888      	ldr	r0, [pc, #544]	; (80014e4 <HAL_I2S_MspInit+0x2b4>)
 80012c4:	f000 ff1e 	bl	8002104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin|GPIO_PIN_6;
 80012c8:	2348      	movs	r3, #72	; 0x48
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012cc:	2302      	movs	r3, #2
 80012ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d4:	2300      	movs	r3, #0
 80012d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012d8:	2305      	movs	r3, #5
 80012da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e0:	4619      	mov	r1, r3
 80012e2:	4880      	ldr	r0, [pc, #512]	; (80014e4 <HAL_I2S_MspInit+0x2b4>)
 80012e4:	f000 ff0e 	bl	8002104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80012e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	2302      	movs	r3, #2
 80012f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2300      	movs	r3, #0
 80012f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012fa:	2305      	movs	r3, #5
 80012fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001302:	4619      	mov	r1, r3
 8001304:	4878      	ldr	r0, [pc, #480]	; (80014e8 <HAL_I2S_MspInit+0x2b8>)
 8001306:	f000 fefd 	bl	8002104 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* I2S2_EXT_RX Init */
    hdma_i2s2_ext_rx.Instance = DMA1_Stream3;
 800130a:	4b78      	ldr	r3, [pc, #480]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 800130c:	4a78      	ldr	r2, [pc, #480]	; (80014f0 <HAL_I2S_MspInit+0x2c0>)
 800130e:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_rx.Init.Channel = DMA_CHANNEL_3;
 8001310:	4b76      	ldr	r3, [pc, #472]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 8001312:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001316:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001318:	4b74      	ldr	r3, [pc, #464]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800131e:	4b73      	ldr	r3, [pc, #460]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 8001320:	2200      	movs	r2, #0
 8001322:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001324:	4b71      	ldr	r3, [pc, #452]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 8001326:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800132a:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800132c:	4b6f      	ldr	r3, [pc, #444]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 800132e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001332:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001334:	4b6d      	ldr	r3, [pc, #436]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 8001336:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800133a:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_rx.Init.Mode = DMA_CIRCULAR;
 800133c:	4b6b      	ldr	r3, [pc, #428]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 800133e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001342:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001344:	4b69      	ldr	r3, [pc, #420]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 8001346:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800134a:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800134c:	4b67      	ldr	r3, [pc, #412]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 800134e:	2200      	movs	r2, #0
 8001350:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_rx) != HAL_OK)
 8001352:	4866      	ldr	r0, [pc, #408]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 8001354:	f000 fb68 	bl	8001a28 <HAL_DMA_Init>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <HAL_I2S_MspInit+0x132>
    {
      Error_Handler();
 800135e:	f7ff ff11 	bl	8001184 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s2_ext_rx);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a61      	ldr	r2, [pc, #388]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 8001366:	63da      	str	r2, [r3, #60]	; 0x3c
 8001368:	4a60      	ldr	r2, [pc, #384]	; (80014ec <HAL_I2S_MspInit+0x2bc>)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800136e:	4b61      	ldr	r3, [pc, #388]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 8001370:	4a61      	ldr	r2, [pc, #388]	; (80014f8 <HAL_I2S_MspInit+0x2c8>)
 8001372:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001374:	4b5f      	ldr	r3, [pc, #380]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 8001376:	2200      	movs	r2, #0
 8001378:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800137a:	4b5e      	ldr	r3, [pc, #376]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 800137c:	2240      	movs	r2, #64	; 0x40
 800137e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001380:	4b5c      	ldr	r3, [pc, #368]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001386:	4b5b      	ldr	r3, [pc, #364]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 8001388:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800138c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800138e:	4b59      	ldr	r3, [pc, #356]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 8001390:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001394:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001396:	4b57      	ldr	r3, [pc, #348]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 8001398:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800139c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800139e:	4b55      	ldr	r3, [pc, #340]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 80013a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013a4:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80013a6:	4b53      	ldr	r3, [pc, #332]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 80013a8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013ac:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013ae:	4b51      	ldr	r3, [pc, #324]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80013b4:	484f      	ldr	r0, [pc, #316]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 80013b6:	f000 fb37 	bl	8001a28 <HAL_DMA_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <HAL_I2S_MspInit+0x194>
    {
      Error_Handler();
 80013c0:	f7ff fee0 	bl	8001184 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4a4b      	ldr	r2, [pc, #300]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 80013c8:	639a      	str	r2, [r3, #56]	; 0x38
 80013ca:	4a4a      	ldr	r2, [pc, #296]	; (80014f4 <HAL_I2S_MspInit+0x2c4>)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80013d0:	e080      	b.n	80014d4 <HAL_I2S_MspInit+0x2a4>
  else if(hi2s->Instance==SPI3)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a49      	ldr	r2, [pc, #292]	; (80014fc <HAL_I2S_MspInit+0x2cc>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d17b      	bne.n	80014d4 <HAL_I2S_MspInit+0x2a4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	4b3f      	ldr	r3, [pc, #252]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 80013e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e4:	4a3e      	ldr	r2, [pc, #248]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 80013e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013ea:	6413      	str	r3, [r2, #64]	; 0x40
 80013ec:	4b3c      	ldr	r3, [pc, #240]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 80013ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013f4:	617b      	str	r3, [r7, #20]
 80013f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f8:	2300      	movs	r3, #0
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	4b38      	ldr	r3, [pc, #224]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 80013fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001400:	4a37      	ldr	r2, [pc, #220]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 8001402:	f043 0301 	orr.w	r3, r3, #1
 8001406:	6313      	str	r3, [r2, #48]	; 0x30
 8001408:	4b35      	ldr	r3, [pc, #212]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 800140a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140c:	f003 0301 	and.w	r3, r3, #1
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	4b31      	ldr	r3, [pc, #196]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141c:	4a30      	ldr	r2, [pc, #192]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 800141e:	f043 0304 	orr.w	r3, r3, #4
 8001422:	6313      	str	r3, [r2, #48]	; 0x30
 8001424:	4b2e      	ldr	r3, [pc, #184]	; (80014e0 <HAL_I2S_MspInit+0x2b0>)
 8001426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001430:	2310      	movs	r3, #16
 8001432:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001434:	2302      	movs	r3, #2
 8001436:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143c:	2300      	movs	r3, #0
 800143e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001440:	2306      	movs	r3, #6
 8001442:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001444:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001448:	4619      	mov	r1, r3
 800144a:	482d      	ldr	r0, [pc, #180]	; (8001500 <HAL_I2S_MspInit+0x2d0>)
 800144c:	f000 fe5a 	bl	8002104 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001450:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001456:	2302      	movs	r3, #2
 8001458:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2300      	movs	r3, #0
 8001460:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001462:	2306      	movs	r3, #6
 8001464:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800146a:	4619      	mov	r1, r3
 800146c:	481d      	ldr	r0, [pc, #116]	; (80014e4 <HAL_I2S_MspInit+0x2b4>)
 800146e:	f000 fe49 	bl	8002104 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 8001472:	4b24      	ldr	r3, [pc, #144]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 8001474:	4a24      	ldr	r2, [pc, #144]	; (8001508 <HAL_I2S_MspInit+0x2d8>)
 8001476:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8001478:	4b22      	ldr	r3, [pc, #136]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 800147a:	2200      	movs	r2, #0
 800147c:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800147e:	4b21      	ldr	r3, [pc, #132]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001484:	4b1f      	ldr	r3, [pc, #124]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 8001486:	2200      	movs	r2, #0
 8001488:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800148a:	4b1e      	ldr	r3, [pc, #120]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 800148c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001490:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001492:	4b1c      	ldr	r3, [pc, #112]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 8001494:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001498:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800149a:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 800149c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014a0:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 80014a2:	4b18      	ldr	r3, [pc, #96]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 80014a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014a8:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80014aa:	4b16      	ldr	r3, [pc, #88]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 80014ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014b0:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014b2:	4b14      	ldr	r3, [pc, #80]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80014b8:	4812      	ldr	r0, [pc, #72]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 80014ba:	f000 fab5 	bl	8001a28 <HAL_DMA_Init>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <HAL_I2S_MspInit+0x298>
      Error_Handler();
 80014c4:	f7ff fe5e 	bl	8001184 <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi3_rx);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 80014cc:	63da      	str	r2, [r3, #60]	; 0x3c
 80014ce:	4a0d      	ldr	r2, [pc, #52]	; (8001504 <HAL_I2S_MspInit+0x2d4>)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80014d4:	bf00      	nop
 80014d6:	3738      	adds	r7, #56	; 0x38
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40003800 	.word	0x40003800
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40020800 	.word	0x40020800
 80014e8:	40020400 	.word	0x40020400
 80014ec:	2000802c 	.word	0x2000802c
 80014f0:	40026058 	.word	0x40026058
 80014f4:	2000808c 	.word	0x2000808c
 80014f8:	40026070 	.word	0x40026070
 80014fc:	40003c00 	.word	0x40003c00
 8001500:	40020000 	.word	0x40020000
 8001504:	200080ec 	.word	0x200080ec
 8001508:	40026010 	.word	0x40026010

0800150c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800151a:	b480      	push	{r7}
 800151c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800151e:	e7fe      	b.n	800151e <HardFault_Handler+0x4>

08001520 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001524:	e7fe      	b.n	8001524 <MemManage_Handler+0x4>

08001526 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800152a:	e7fe      	b.n	800152a <BusFault_Handler+0x4>

0800152c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001530:	e7fe      	b.n	8001530 <UsageFault_Handler+0x4>

08001532 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001560:	f000 f8f2 	bl	8001748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}

08001568 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800156c:	4802      	ldr	r0, [pc, #8]	; (8001578 <DMA1_Stream0_IRQHandler+0x10>)
 800156e:	f000 fb61 	bl	8001c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200080ec 	.word	0x200080ec

0800157c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_rx);
 8001580:	4802      	ldr	r0, [pc, #8]	; (800158c <DMA1_Stream3_IRQHandler+0x10>)
 8001582:	f000 fb57 	bl	8001c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	2000802c 	.word	0x2000802c

08001590 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001594:	4802      	ldr	r0, [pc, #8]	; (80015a0 <DMA1_Stream4_IRQHandler+0x10>)
 8001596:	f000 fb4d 	bl	8001c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	2000808c 	.word	0x2000808c

080015a4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80015a8:	4802      	ldr	r0, [pc, #8]	; (80015b4 <OTG_FS_IRQHandler+0x10>)
 80015aa:	f002 f8f1 	bl	8003790 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20008804 	.word	0x20008804

080015b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015c0:	4a14      	ldr	r2, [pc, #80]	; (8001614 <_sbrk+0x5c>)
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <_sbrk+0x60>)
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015cc:	4b13      	ldr	r3, [pc, #76]	; (800161c <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015d4:	4b11      	ldr	r3, [pc, #68]	; (800161c <_sbrk+0x64>)
 80015d6:	4a12      	ldr	r2, [pc, #72]	; (8001620 <_sbrk+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015da:	4b10      	ldr	r3, [pc, #64]	; (800161c <_sbrk+0x64>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d207      	bcs.n	80015f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015e8:	f009 fc1a 	bl	800ae20 <__errno>
 80015ec:	4602      	mov	r2, r0
 80015ee:	230c      	movs	r3, #12
 80015f0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015f6:	e009      	b.n	800160c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <_sbrk+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015fe:	4b07      	ldr	r3, [pc, #28]	; (800161c <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	4a05      	ldr	r2, [pc, #20]	; (800161c <_sbrk+0x64>)
 8001608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800160a:	68fb      	ldr	r3, [r7, #12]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3718      	adds	r7, #24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20020000 	.word	0x20020000
 8001618:	00000400 	.word	0x00000400
 800161c:	20000784 	.word	0x20000784
 8001620:	20008c10 	.word	0x20008c10

08001624 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001628:	4b08      	ldr	r3, [pc, #32]	; (800164c <SystemInit+0x28>)
 800162a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800162e:	4a07      	ldr	r2, [pc, #28]	; (800164c <SystemInit+0x28>)
 8001630:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001634:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001638:	4b04      	ldr	r3, [pc, #16]	; (800164c <SystemInit+0x28>)
 800163a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800163e:	609a      	str	r2, [r3, #8]
#endif
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001688 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001654:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001656:	e003      	b.n	8001660 <LoopCopyDataInit>

08001658 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800165a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800165c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800165e:	3104      	adds	r1, #4

08001660 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001660:	480b      	ldr	r0, [pc, #44]	; (8001690 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001662:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001664:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001666:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001668:	d3f6      	bcc.n	8001658 <CopyDataInit>
  ldr  r2, =_sbss
 800166a:	4a0b      	ldr	r2, [pc, #44]	; (8001698 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800166c:	e002      	b.n	8001674 <LoopFillZerobss>

0800166e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800166e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001670:	f842 3b04 	str.w	r3, [r2], #4

08001674 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001674:	4b09      	ldr	r3, [pc, #36]	; (800169c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001676:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001678:	d3f9      	bcc.n	800166e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800167a:	f7ff ffd3 	bl	8001624 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800167e:	f009 fbd5 	bl	800ae2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001682:	f7ff f999 	bl	80009b8 <main>
  bx  lr    
 8001686:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001688:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800168c:	0800ceb8 	.word	0x0800ceb8
  ldr  r0, =_sdata
 8001690:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001694:	20000764 	.word	0x20000764
  ldr  r2, =_sbss
 8001698:	20000764 	.word	0x20000764
  ldr  r3, = _ebss
 800169c:	20008c10 	.word	0x20008c10

080016a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <ADC_IRQHandler>
	...

080016a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016a8:	4b0e      	ldr	r3, [pc, #56]	; (80016e4 <HAL_Init+0x40>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a0d      	ldr	r2, [pc, #52]	; (80016e4 <HAL_Init+0x40>)
 80016ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016b4:	4b0b      	ldr	r3, [pc, #44]	; (80016e4 <HAL_Init+0x40>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a0a      	ldr	r2, [pc, #40]	; (80016e4 <HAL_Init+0x40>)
 80016ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016c0:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <HAL_Init+0x40>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a07      	ldr	r2, [pc, #28]	; (80016e4 <HAL_Init+0x40>)
 80016c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016cc:	2003      	movs	r0, #3
 80016ce:	f000 f94d 	bl	800196c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016d2:	2000      	movs	r0, #0
 80016d4:	f000 f808 	bl	80016e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016d8:	f7ff fd60 	bl	800119c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023c00 	.word	0x40023c00

080016e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016f0:	4b12      	ldr	r3, [pc, #72]	; (800173c <HAL_InitTick+0x54>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4b12      	ldr	r3, [pc, #72]	; (8001740 <HAL_InitTick+0x58>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	4619      	mov	r1, r3
 80016fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001702:	fbb2 f3f3 	udiv	r3, r2, r3
 8001706:	4618      	mov	r0, r3
 8001708:	f000 f965 	bl	80019d6 <HAL_SYSTICK_Config>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e00e      	b.n	8001734 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b0f      	cmp	r3, #15
 800171a:	d80a      	bhi.n	8001732 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800171c:	2200      	movs	r2, #0
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001724:	f000 f92d 	bl	8001982 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001728:	4a06      	ldr	r2, [pc, #24]	; (8001744 <HAL_InitTick+0x5c>)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800172e:	2300      	movs	r3, #0
 8001730:	e000      	b.n	8001734 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
}
 8001734:	4618      	mov	r0, r3
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000410 	.word	0x20000410
 8001740:	20000418 	.word	0x20000418
 8001744:	20000414 	.word	0x20000414

08001748 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800174c:	4b06      	ldr	r3, [pc, #24]	; (8001768 <HAL_IncTick+0x20>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <HAL_IncTick+0x24>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4413      	add	r3, r2
 8001758:	4a04      	ldr	r2, [pc, #16]	; (800176c <HAL_IncTick+0x24>)
 800175a:	6013      	str	r3, [r2, #0]
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	20000418 	.word	0x20000418
 800176c:	200081dc 	.word	0x200081dc

08001770 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return uwTick;
 8001774:	4b03      	ldr	r3, [pc, #12]	; (8001784 <HAL_GetTick+0x14>)
 8001776:	681b      	ldr	r3, [r3, #0]
}
 8001778:	4618      	mov	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	200081dc 	.word	0x200081dc

08001788 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001790:	f7ff ffee 	bl	8001770 <HAL_GetTick>
 8001794:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80017a0:	d005      	beq.n	80017ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017a2:	4b09      	ldr	r3, [pc, #36]	; (80017c8 <HAL_Delay+0x40>)
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4413      	add	r3, r2
 80017ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017ae:	bf00      	nop
 80017b0:	f7ff ffde 	bl	8001770 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d8f7      	bhi.n	80017b0 <HAL_Delay+0x28>
  {
  }
}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000418 	.word	0x20000418

080017cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017dc:	4b0c      	ldr	r3, [pc, #48]	; (8001810 <__NVIC_SetPriorityGrouping+0x44>)
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017e2:	68ba      	ldr	r2, [r7, #8]
 80017e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017e8:	4013      	ands	r3, r2
 80017ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017fe:	4a04      	ldr	r2, [pc, #16]	; (8001810 <__NVIC_SetPriorityGrouping+0x44>)
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	60d3      	str	r3, [r2, #12]
}
 8001804:	bf00      	nop
 8001806:	3714      	adds	r7, #20
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001818:	4b04      	ldr	r3, [pc, #16]	; (800182c <__NVIC_GetPriorityGrouping+0x18>)
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	f003 0307 	and.w	r3, r3, #7
}
 8001822:	4618      	mov	r0, r3
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	e000ed00 	.word	0xe000ed00

08001830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800183a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183e:	2b00      	cmp	r3, #0
 8001840:	db0b      	blt.n	800185a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	f003 021f 	and.w	r2, r3, #31
 8001848:	4907      	ldr	r1, [pc, #28]	; (8001868 <__NVIC_EnableIRQ+0x38>)
 800184a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184e:	095b      	lsrs	r3, r3, #5
 8001850:	2001      	movs	r0, #1
 8001852:	fa00 f202 	lsl.w	r2, r0, r2
 8001856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	e000e100 	.word	0xe000e100

0800186c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	6039      	str	r1, [r7, #0]
 8001876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187c:	2b00      	cmp	r3, #0
 800187e:	db0a      	blt.n	8001896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	b2da      	uxtb	r2, r3
 8001884:	490c      	ldr	r1, [pc, #48]	; (80018b8 <__NVIC_SetPriority+0x4c>)
 8001886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188a:	0112      	lsls	r2, r2, #4
 800188c:	b2d2      	uxtb	r2, r2
 800188e:	440b      	add	r3, r1
 8001890:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001894:	e00a      	b.n	80018ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	b2da      	uxtb	r2, r3
 800189a:	4908      	ldr	r1, [pc, #32]	; (80018bc <__NVIC_SetPriority+0x50>)
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	f003 030f 	and.w	r3, r3, #15
 80018a2:	3b04      	subs	r3, #4
 80018a4:	0112      	lsls	r2, r2, #4
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	440b      	add	r3, r1
 80018aa:	761a      	strb	r2, [r3, #24]
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr
 80018b8:	e000e100 	.word	0xe000e100
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b089      	sub	sp, #36	; 0x24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	f1c3 0307 	rsb	r3, r3, #7
 80018da:	2b04      	cmp	r3, #4
 80018dc:	bf28      	it	cs
 80018de:	2304      	movcs	r3, #4
 80018e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	3304      	adds	r3, #4
 80018e6:	2b06      	cmp	r3, #6
 80018e8:	d902      	bls.n	80018f0 <NVIC_EncodePriority+0x30>
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	3b03      	subs	r3, #3
 80018ee:	e000      	b.n	80018f2 <NVIC_EncodePriority+0x32>
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	43da      	mvns	r2, r3
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	401a      	ands	r2, r3
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001908:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	fa01 f303 	lsl.w	r3, r1, r3
 8001912:	43d9      	mvns	r1, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001918:	4313      	orrs	r3, r2
         );
}
 800191a:	4618      	mov	r0, r3
 800191c:	3724      	adds	r7, #36	; 0x24
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
	...

08001928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3b01      	subs	r3, #1
 8001934:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001938:	d301      	bcc.n	800193e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800193a:	2301      	movs	r3, #1
 800193c:	e00f      	b.n	800195e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800193e:	4a0a      	ldr	r2, [pc, #40]	; (8001968 <SysTick_Config+0x40>)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3b01      	subs	r3, #1
 8001944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001946:	210f      	movs	r1, #15
 8001948:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800194c:	f7ff ff8e 	bl	800186c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001950:	4b05      	ldr	r3, [pc, #20]	; (8001968 <SysTick_Config+0x40>)
 8001952:	2200      	movs	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001956:	4b04      	ldr	r3, [pc, #16]	; (8001968 <SysTick_Config+0x40>)
 8001958:	2207      	movs	r2, #7
 800195a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	e000e010 	.word	0xe000e010

0800196c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff ff29 	bl	80017cc <__NVIC_SetPriorityGrouping>
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001982:	b580      	push	{r7, lr}
 8001984:	b086      	sub	sp, #24
 8001986:	af00      	add	r7, sp, #0
 8001988:	4603      	mov	r3, r0
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
 800198e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001994:	f7ff ff3e 	bl	8001814 <__NVIC_GetPriorityGrouping>
 8001998:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	6978      	ldr	r0, [r7, #20]
 80019a0:	f7ff ff8e 	bl	80018c0 <NVIC_EncodePriority>
 80019a4:	4602      	mov	r2, r0
 80019a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019aa:	4611      	mov	r1, r2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff5d 	bl	800186c <__NVIC_SetPriority>
}
 80019b2:	bf00      	nop
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	4603      	mov	r3, r0
 80019c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ff31 	bl	8001830 <__NVIC_EnableIRQ>
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b082      	sub	sp, #8
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7ff ffa2 	bl	8001928 <SysTick_Config>
 80019e4:	4603      	mov	r3, r0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b082      	sub	sp, #8
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d101      	bne.n	8001a00 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e00e      	b.n	8001a1e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	795b      	ldrb	r3, [r3, #5]
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d105      	bne.n	8001a16 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7ff fbeb 	bl	80011ec <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2201      	movs	r2, #1
 8001a1a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
	...

08001a28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a34:	f7ff fe9c 	bl	8001770 <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d101      	bne.n	8001a44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e099      	b.n	8001b78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2202      	movs	r2, #2
 8001a50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f022 0201 	bic.w	r2, r2, #1
 8001a62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a64:	e00f      	b.n	8001a86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a66:	f7ff fe83 	bl	8001770 <HAL_GetTick>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b05      	cmp	r3, #5
 8001a72:	d908      	bls.n	8001a86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2220      	movs	r2, #32
 8001a78:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e078      	b.n	8001b78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1e8      	bne.n	8001a66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a9c:	697a      	ldr	r2, [r7, #20]
 8001a9e:	4b38      	ldr	r3, [pc, #224]	; (8001b80 <HAL_DMA_Init+0x158>)
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ab2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	691b      	ldr	r3, [r3, #16]
 8001ab8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001abe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001adc:	2b04      	cmp	r3, #4
 8001ade:	d107      	bne.n	8001af0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	f023 0307 	bic.w	r3, r3, #7
 8001b06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b16:	2b04      	cmp	r3, #4
 8001b18:	d117      	bne.n	8001b4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d00e      	beq.n	8001b4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 fa6f 	bl	8002010 <DMA_CheckFifoParam>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d008      	beq.n	8001b4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2240      	movs	r2, #64	; 0x40
 8001b3c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2201      	movs	r2, #1
 8001b42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001b46:	2301      	movs	r3, #1
 8001b48:	e016      	b.n	8001b78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	697a      	ldr	r2, [r7, #20]
 8001b50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f000 fa26 	bl	8001fa4 <DMA_CalcBaseAndBitshift>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b60:	223f      	movs	r2, #63	; 0x3f
 8001b62:	409a      	lsls	r2, r3
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3718      	adds	r7, #24
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	f010803f 	.word	0xf010803f

08001b84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
 8001b90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b92:	2300      	movs	r3, #0
 8001b94:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b9a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d101      	bne.n	8001baa <HAL_DMA_Start_IT+0x26>
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	e040      	b.n	8001c2c <HAL_DMA_Start_IT+0xa8>
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2201      	movs	r2, #1
 8001bae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d12f      	bne.n	8001c1e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f000 f9b8 	bl	8001f48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bdc:	223f      	movs	r2, #63	; 0x3f
 8001bde:	409a      	lsls	r2, r3
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f042 0216 	orr.w	r2, r2, #22
 8001bf2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d007      	beq.n	8001c0c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f042 0208 	orr.w	r2, r2, #8
 8001c0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f042 0201 	orr.w	r2, r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	e005      	b.n	8001c2a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c26:	2302      	movs	r3, #2
 8001c28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c40:	4b92      	ldr	r3, [pc, #584]	; (8001e8c <HAL_DMA_IRQHandler+0x258>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a92      	ldr	r2, [pc, #584]	; (8001e90 <HAL_DMA_IRQHandler+0x25c>)
 8001c46:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4a:	0a9b      	lsrs	r3, r3, #10
 8001c4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c5e:	2208      	movs	r2, #8
 8001c60:	409a      	lsls	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4013      	ands	r3, r2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d01a      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d013      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0204 	bic.w	r2, r2, #4
 8001c86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c8c:	2208      	movs	r2, #8
 8001c8e:	409a      	lsls	r2, r3
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c98:	f043 0201 	orr.w	r2, r3, #1
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d012      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00b      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cce:	f043 0202 	orr.w	r2, r3, #2
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cda:	2204      	movs	r2, #4
 8001cdc:	409a      	lsls	r2, r3
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d012      	beq.n	8001d0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d00b      	beq.n	8001d0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cf8:	2204      	movs	r2, #4
 8001cfa:	409a      	lsls	r2, r3
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d04:	f043 0204 	orr.w	r2, r3, #4
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d10:	2210      	movs	r2, #16
 8001d12:	409a      	lsls	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d043      	beq.n	8001da4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0308 	and.w	r3, r3, #8
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d03c      	beq.n	8001da4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d2e:	2210      	movs	r2, #16
 8001d30:	409a      	lsls	r2, r3
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d018      	beq.n	8001d76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d108      	bne.n	8001d64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d024      	beq.n	8001da4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	4798      	blx	r3
 8001d62:	e01f      	b.n	8001da4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d01b      	beq.n	8001da4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	4798      	blx	r3
 8001d74:	e016      	b.n	8001da4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d107      	bne.n	8001d94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0208 	bic.w	r2, r2, #8
 8001d92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d003      	beq.n	8001da4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001da8:	2220      	movs	r2, #32
 8001daa:	409a      	lsls	r2, r3
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	4013      	ands	r3, r2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f000 808e 	beq.w	8001ed2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0310 	and.w	r3, r3, #16
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 8086 	beq.w	8001ed2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dca:	2220      	movs	r2, #32
 8001dcc:	409a      	lsls	r2, r3
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b05      	cmp	r3, #5
 8001ddc:	d136      	bne.n	8001e4c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f022 0216 	bic.w	r2, r2, #22
 8001dec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	695a      	ldr	r2, [r3, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001dfc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d103      	bne.n	8001e0e <HAL_DMA_IRQHandler+0x1da>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d007      	beq.n	8001e1e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 0208 	bic.w	r2, r2, #8
 8001e1c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e22:	223f      	movs	r2, #63	; 0x3f
 8001e24:	409a      	lsls	r2, r3
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2201      	movs	r2, #1
 8001e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d07d      	beq.n	8001f3e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	4798      	blx	r3
        }
        return;
 8001e4a:	e078      	b.n	8001f3e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d01c      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d108      	bne.n	8001e7a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d030      	beq.n	8001ed2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	4798      	blx	r3
 8001e78:	e02b      	b.n	8001ed2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d027      	beq.n	8001ed2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	4798      	blx	r3
 8001e8a:	e022      	b.n	8001ed2 <HAL_DMA_IRQHandler+0x29e>
 8001e8c:	20000410 	.word	0x20000410
 8001e90:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10f      	bne.n	8001ec2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f022 0210 	bic.w	r2, r2, #16
 8001eb0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d032      	beq.n	8001f40 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d022      	beq.n	8001f2c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2205      	movs	r2, #5
 8001eea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f022 0201 	bic.w	r2, r2, #1
 8001efc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	3301      	adds	r3, #1
 8001f02:	60bb      	str	r3, [r7, #8]
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d307      	bcc.n	8001f1a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d1f2      	bne.n	8001efe <HAL_DMA_IRQHandler+0x2ca>
 8001f18:	e000      	b.n	8001f1c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001f1a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d005      	beq.n	8001f40 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	4798      	blx	r3
 8001f3c:	e000      	b.n	8001f40 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001f3e:	bf00      	nop
    }
  }
}
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop

08001f48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
 8001f54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b40      	cmp	r3, #64	; 0x40
 8001f74:	d108      	bne.n	8001f88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f86:	e007      	b.n	8001f98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	60da      	str	r2, [r3, #12]
}
 8001f98:	bf00      	nop
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	3b10      	subs	r3, #16
 8001fb4:	4a14      	ldr	r2, [pc, #80]	; (8002008 <DMA_CalcBaseAndBitshift+0x64>)
 8001fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fba:	091b      	lsrs	r3, r3, #4
 8001fbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001fbe:	4a13      	ldr	r2, [pc, #76]	; (800200c <DMA_CalcBaseAndBitshift+0x68>)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2b03      	cmp	r3, #3
 8001fd0:	d909      	bls.n	8001fe6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001fda:	f023 0303 	bic.w	r3, r3, #3
 8001fde:	1d1a      	adds	r2, r3, #4
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	659a      	str	r2, [r3, #88]	; 0x58
 8001fe4:	e007      	b.n	8001ff6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001fee:	f023 0303 	bic.w	r3, r3, #3
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3714      	adds	r7, #20
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	aaaaaaab 	.word	0xaaaaaaab
 800200c:	0800ccc0 	.word	0x0800ccc0

08002010 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002018:	2300      	movs	r3, #0
 800201a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002020:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d11f      	bne.n	800206a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	2b03      	cmp	r3, #3
 800202e:	d855      	bhi.n	80020dc <DMA_CheckFifoParam+0xcc>
 8002030:	a201      	add	r2, pc, #4	; (adr r2, 8002038 <DMA_CheckFifoParam+0x28>)
 8002032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002036:	bf00      	nop
 8002038:	08002049 	.word	0x08002049
 800203c:	0800205b 	.word	0x0800205b
 8002040:	08002049 	.word	0x08002049
 8002044:	080020dd 	.word	0x080020dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d045      	beq.n	80020e0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002058:	e042      	b.n	80020e0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002062:	d13f      	bne.n	80020e4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002068:	e03c      	b.n	80020e4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002072:	d121      	bne.n	80020b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2b03      	cmp	r3, #3
 8002078:	d836      	bhi.n	80020e8 <DMA_CheckFifoParam+0xd8>
 800207a:	a201      	add	r2, pc, #4	; (adr r2, 8002080 <DMA_CheckFifoParam+0x70>)
 800207c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002080:	08002091 	.word	0x08002091
 8002084:	08002097 	.word	0x08002097
 8002088:	08002091 	.word	0x08002091
 800208c:	080020a9 	.word	0x080020a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	73fb      	strb	r3, [r7, #15]
      break;
 8002094:	e02f      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d024      	beq.n	80020ec <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020a6:	e021      	b.n	80020ec <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80020b0:	d11e      	bne.n	80020f0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020b6:	e01b      	b.n	80020f0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d902      	bls.n	80020c4 <DMA_CheckFifoParam+0xb4>
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d003      	beq.n	80020ca <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020c2:	e018      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	73fb      	strb	r3, [r7, #15]
      break;
 80020c8:	e015      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00e      	beq.n	80020f4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	73fb      	strb	r3, [r7, #15]
      break;
 80020da:	e00b      	b.n	80020f4 <DMA_CheckFifoParam+0xe4>
      break;
 80020dc:	bf00      	nop
 80020de:	e00a      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
      break;
 80020e0:	bf00      	nop
 80020e2:	e008      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
      break;
 80020e4:	bf00      	nop
 80020e6:	e006      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
      break;
 80020e8:	bf00      	nop
 80020ea:	e004      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
      break;
 80020ec:	bf00      	nop
 80020ee:	e002      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
      break;   
 80020f0:	bf00      	nop
 80020f2:	e000      	b.n	80020f6 <DMA_CheckFifoParam+0xe6>
      break;
 80020f4:	bf00      	nop
    }
  } 
  
  return status; 
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3714      	adds	r7, #20
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002104:	b480      	push	{r7}
 8002106:	b089      	sub	sp, #36	; 0x24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800210e:	2300      	movs	r3, #0
 8002110:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002116:	2300      	movs	r3, #0
 8002118:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800211a:	2300      	movs	r3, #0
 800211c:	61fb      	str	r3, [r7, #28]
 800211e:	e16b      	b.n	80023f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002120:	2201      	movs	r2, #1
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	4013      	ands	r3, r2
 8002132:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	429a      	cmp	r2, r3
 800213a:	f040 815a 	bne.w	80023f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d00b      	beq.n	800215e <HAL_GPIO_Init+0x5a>
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	2b02      	cmp	r3, #2
 800214c:	d007      	beq.n	800215e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002152:	2b11      	cmp	r3, #17
 8002154:	d003      	beq.n	800215e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b12      	cmp	r3, #18
 800215c:	d130      	bne.n	80021c0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	2203      	movs	r2, #3
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4013      	ands	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	68da      	ldr	r2, [r3, #12]
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4313      	orrs	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002194:	2201      	movs	r2, #1
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	091b      	lsrs	r3, r3, #4
 80021aa:	f003 0201 	and.w	r2, r3, #1
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	2203      	movs	r2, #3
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4013      	ands	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d003      	beq.n	8002200 <HAL_GPIO_Init+0xfc>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	2b12      	cmp	r3, #18
 80021fe:	d123      	bne.n	8002248 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	08da      	lsrs	r2, r3, #3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3208      	adds	r2, #8
 8002208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800220c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	220f      	movs	r2, #15
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	691a      	ldr	r2, [r3, #16]
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	f003 0307 	and.w	r3, r3, #7
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	4313      	orrs	r3, r2
 8002238:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	08da      	lsrs	r2, r3, #3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	3208      	adds	r2, #8
 8002242:	69b9      	ldr	r1, [r7, #24]
 8002244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	2203      	movs	r2, #3
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4013      	ands	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f003 0203 	and.w	r2, r3, #3
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 80b4 	beq.w	80023f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b5f      	ldr	r3, [pc, #380]	; (800240c <HAL_GPIO_Init+0x308>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002292:	4a5e      	ldr	r2, [pc, #376]	; (800240c <HAL_GPIO_Init+0x308>)
 8002294:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002298:	6453      	str	r3, [r2, #68]	; 0x44
 800229a:	4b5c      	ldr	r3, [pc, #368]	; (800240c <HAL_GPIO_Init+0x308>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022a6:	4a5a      	ldr	r2, [pc, #360]	; (8002410 <HAL_GPIO_Init+0x30c>)
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	089b      	lsrs	r3, r3, #2
 80022ac:	3302      	adds	r3, #2
 80022ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	220f      	movs	r2, #15
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a51      	ldr	r2, [pc, #324]	; (8002414 <HAL_GPIO_Init+0x310>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d02b      	beq.n	800232a <HAL_GPIO_Init+0x226>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a50      	ldr	r2, [pc, #320]	; (8002418 <HAL_GPIO_Init+0x314>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d025      	beq.n	8002326 <HAL_GPIO_Init+0x222>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a4f      	ldr	r2, [pc, #316]	; (800241c <HAL_GPIO_Init+0x318>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d01f      	beq.n	8002322 <HAL_GPIO_Init+0x21e>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a4e      	ldr	r2, [pc, #312]	; (8002420 <HAL_GPIO_Init+0x31c>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d019      	beq.n	800231e <HAL_GPIO_Init+0x21a>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a4d      	ldr	r2, [pc, #308]	; (8002424 <HAL_GPIO_Init+0x320>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d013      	beq.n	800231a <HAL_GPIO_Init+0x216>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a4c      	ldr	r2, [pc, #304]	; (8002428 <HAL_GPIO_Init+0x324>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d00d      	beq.n	8002316 <HAL_GPIO_Init+0x212>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a4b      	ldr	r2, [pc, #300]	; (800242c <HAL_GPIO_Init+0x328>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d007      	beq.n	8002312 <HAL_GPIO_Init+0x20e>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a4a      	ldr	r2, [pc, #296]	; (8002430 <HAL_GPIO_Init+0x32c>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d101      	bne.n	800230e <HAL_GPIO_Init+0x20a>
 800230a:	2307      	movs	r3, #7
 800230c:	e00e      	b.n	800232c <HAL_GPIO_Init+0x228>
 800230e:	2308      	movs	r3, #8
 8002310:	e00c      	b.n	800232c <HAL_GPIO_Init+0x228>
 8002312:	2306      	movs	r3, #6
 8002314:	e00a      	b.n	800232c <HAL_GPIO_Init+0x228>
 8002316:	2305      	movs	r3, #5
 8002318:	e008      	b.n	800232c <HAL_GPIO_Init+0x228>
 800231a:	2304      	movs	r3, #4
 800231c:	e006      	b.n	800232c <HAL_GPIO_Init+0x228>
 800231e:	2303      	movs	r3, #3
 8002320:	e004      	b.n	800232c <HAL_GPIO_Init+0x228>
 8002322:	2302      	movs	r3, #2
 8002324:	e002      	b.n	800232c <HAL_GPIO_Init+0x228>
 8002326:	2301      	movs	r3, #1
 8002328:	e000      	b.n	800232c <HAL_GPIO_Init+0x228>
 800232a:	2300      	movs	r3, #0
 800232c:	69fa      	ldr	r2, [r7, #28]
 800232e:	f002 0203 	and.w	r2, r2, #3
 8002332:	0092      	lsls	r2, r2, #2
 8002334:	4093      	lsls	r3, r2
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4313      	orrs	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800233c:	4934      	ldr	r1, [pc, #208]	; (8002410 <HAL_GPIO_Init+0x30c>)
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	089b      	lsrs	r3, r3, #2
 8002342:	3302      	adds	r3, #2
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800234a:	4b3a      	ldr	r3, [pc, #232]	; (8002434 <HAL_GPIO_Init+0x330>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	43db      	mvns	r3, r3
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	4013      	ands	r3, r2
 8002358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d003      	beq.n	800236e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	4313      	orrs	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800236e:	4a31      	ldr	r2, [pc, #196]	; (8002434 <HAL_GPIO_Init+0x330>)
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002374:	4b2f      	ldr	r3, [pc, #188]	; (8002434 <HAL_GPIO_Init+0x330>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	43db      	mvns	r3, r3
 800237e:	69ba      	ldr	r2, [r7, #24]
 8002380:	4013      	ands	r3, r2
 8002382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d003      	beq.n	8002398 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	4313      	orrs	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002398:	4a26      	ldr	r2, [pc, #152]	; (8002434 <HAL_GPIO_Init+0x330>)
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800239e:	4b25      	ldr	r3, [pc, #148]	; (8002434 <HAL_GPIO_Init+0x330>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	43db      	mvns	r3, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4013      	ands	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023ba:	69ba      	ldr	r2, [r7, #24]
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	4313      	orrs	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023c2:	4a1c      	ldr	r2, [pc, #112]	; (8002434 <HAL_GPIO_Init+0x330>)
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023c8:	4b1a      	ldr	r3, [pc, #104]	; (8002434 <HAL_GPIO_Init+0x330>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	43db      	mvns	r3, r3
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	4013      	ands	r3, r2
 80023d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d003      	beq.n	80023ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023ec:	4a11      	ldr	r2, [pc, #68]	; (8002434 <HAL_GPIO_Init+0x330>)
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3301      	adds	r3, #1
 80023f6:	61fb      	str	r3, [r7, #28]
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	2b0f      	cmp	r3, #15
 80023fc:	f67f ae90 	bls.w	8002120 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002400:	bf00      	nop
 8002402:	3724      	adds	r7, #36	; 0x24
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	40023800 	.word	0x40023800
 8002410:	40013800 	.word	0x40013800
 8002414:	40020000 	.word	0x40020000
 8002418:	40020400 	.word	0x40020400
 800241c:	40020800 	.word	0x40020800
 8002420:	40020c00 	.word	0x40020c00
 8002424:	40021000 	.word	0x40021000
 8002428:	40021400 	.word	0x40021400
 800242c:	40021800 	.word	0x40021800
 8002430:	40021c00 	.word	0x40021c00
 8002434:	40013c00 	.word	0x40013c00

08002438 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002438:	b480      	push	{r7}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	691a      	ldr	r2, [r3, #16]
 8002448:	887b      	ldrh	r3, [r7, #2]
 800244a:	4013      	ands	r3, r2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d002      	beq.n	8002456 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002450:	2301      	movs	r3, #1
 8002452:	73fb      	strb	r3, [r7, #15]
 8002454:	e001      	b.n	800245a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002456:	2300      	movs	r3, #0
 8002458:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800245a:	7bfb      	ldrb	r3, [r7, #15]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
 8002474:	4613      	mov	r3, r2
 8002476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002478:	787b      	ldrb	r3, [r7, #1]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247e:	887a      	ldrh	r2, [r7, #2]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002484:	e003      	b.n	800248e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002486:	887b      	ldrh	r3, [r7, #2]
 8002488:	041a      	lsls	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	619a      	str	r2, [r3, #24]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	460b      	mov	r3, r1
 80024a4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	695a      	ldr	r2, [r3, #20]
 80024aa:	887b      	ldrh	r3, [r7, #2]
 80024ac:	401a      	ands	r2, r3
 80024ae:	887b      	ldrh	r3, [r7, #2]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d104      	bne.n	80024be <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80024b4:	887b      	ldrh	r3, [r7, #2]
 80024b6:	041a      	lsls	r2, r3, #16
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80024bc:	e002      	b.n	80024c4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80024be:	887a      	ldrh	r2, [r7, #2]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	619a      	str	r2, [r3, #24]
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b088      	sub	sp, #32
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e128      	b.n	8002734 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d109      	bne.n	8002502 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a90      	ldr	r2, [pc, #576]	; (800273c <HAL_I2S_Init+0x26c>)
 80024fa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7fe fe97 	bl	8001230 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2202      	movs	r2, #2
 8002506:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002518:	f023 030f 	bic.w	r3, r3, #15
 800251c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2202      	movs	r2, #2
 8002524:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	2b02      	cmp	r3, #2
 800252c:	d060      	beq.n	80025f0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d102      	bne.n	800253c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002536:	2310      	movs	r3, #16
 8002538:	617b      	str	r3, [r7, #20]
 800253a:	e001      	b.n	8002540 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800253c:	2320      	movs	r3, #32
 800253e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	2b20      	cmp	r3, #32
 8002546:	d802      	bhi.n	800254e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800254e:	2001      	movs	r0, #1
 8002550:	f002 fe6e 	bl	8005230 <HAL_RCCEx_GetPeriphCLKFreq>
 8002554:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800255e:	d125      	bne.n	80025ac <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d010      	beq.n	800258a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002572:	4613      	mov	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	461a      	mov	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	695b      	ldr	r3, [r3, #20]
 8002580:	fbb2 f3f3 	udiv	r3, r2, r3
 8002584:	3305      	adds	r3, #5
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	e01f      	b.n	80025ca <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	00db      	lsls	r3, r3, #3
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	fbb2 f2f3 	udiv	r2, r2, r3
 8002594:	4613      	mov	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	461a      	mov	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a6:	3305      	adds	r3, #5
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	e00e      	b.n	80025ca <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80025ac:	68fa      	ldr	r2, [r7, #12]
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80025b4:	4613      	mov	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	461a      	mov	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c6:	3305      	adds	r3, #5
 80025c8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	4a5c      	ldr	r2, [pc, #368]	; (8002740 <HAL_I2S_Init+0x270>)
 80025ce:	fba2 2303 	umull	r2, r3, r2, r3
 80025d2:	08db      	lsrs	r3, r3, #3
 80025d4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	085b      	lsrs	r3, r3, #1
 80025e6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	021b      	lsls	r3, r3, #8
 80025ec:	61bb      	str	r3, [r7, #24]
 80025ee:	e003      	b.n	80025f8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80025f0:	2302      	movs	r3, #2
 80025f2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d902      	bls.n	8002604 <HAL_I2S_Init+0x134>
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	2bff      	cmp	r3, #255	; 0xff
 8002602:	d907      	bls.n	8002614 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002608:	f043 0210 	orr.w	r2, r3, #16
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e08f      	b.n	8002734 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691a      	ldr	r2, [r3, #16]
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	ea42 0103 	orr.w	r1, r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	69fa      	ldr	r2, [r7, #28]
 8002624:	430a      	orrs	r2, r1
 8002626:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002632:	f023 030f 	bic.w	r3, r3, #15
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	6851      	ldr	r1, [r2, #4]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6892      	ldr	r2, [r2, #8]
 800263e:	4311      	orrs	r1, r2
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	68d2      	ldr	r2, [r2, #12]
 8002644:	4311      	orrs	r1, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6992      	ldr	r2, [r2, #24]
 800264a:	430a      	orrs	r2, r1
 800264c:	431a      	orrs	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002656:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d161      	bne.n	8002724 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a38      	ldr	r2, [pc, #224]	; (8002744 <HAL_I2S_Init+0x274>)
 8002664:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a37      	ldr	r2, [pc, #220]	; (8002748 <HAL_I2S_Init+0x278>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d101      	bne.n	8002674 <HAL_I2S_Init+0x1a4>
 8002670:	4b36      	ldr	r3, [pc, #216]	; (800274c <HAL_I2S_Init+0x27c>)
 8002672:	e001      	b.n	8002678 <HAL_I2S_Init+0x1a8>
 8002674:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	6812      	ldr	r2, [r2, #0]
 800267e:	4932      	ldr	r1, [pc, #200]	; (8002748 <HAL_I2S_Init+0x278>)
 8002680:	428a      	cmp	r2, r1
 8002682:	d101      	bne.n	8002688 <HAL_I2S_Init+0x1b8>
 8002684:	4a31      	ldr	r2, [pc, #196]	; (800274c <HAL_I2S_Init+0x27c>)
 8002686:	e001      	b.n	800268c <HAL_I2S_Init+0x1bc>
 8002688:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800268c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002690:	f023 030f 	bic.w	r3, r3, #15
 8002694:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2b      	ldr	r2, [pc, #172]	; (8002748 <HAL_I2S_Init+0x278>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d101      	bne.n	80026a4 <HAL_I2S_Init+0x1d4>
 80026a0:	4b2a      	ldr	r3, [pc, #168]	; (800274c <HAL_I2S_Init+0x27c>)
 80026a2:	e001      	b.n	80026a8 <HAL_I2S_Init+0x1d8>
 80026a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80026a8:	2202      	movs	r2, #2
 80026aa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a25      	ldr	r2, [pc, #148]	; (8002748 <HAL_I2S_Init+0x278>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d101      	bne.n	80026ba <HAL_I2S_Init+0x1ea>
 80026b6:	4b25      	ldr	r3, [pc, #148]	; (800274c <HAL_I2S_Init+0x27c>)
 80026b8:	e001      	b.n	80026be <HAL_I2S_Init+0x1ee>
 80026ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80026be:	69db      	ldr	r3, [r3, #28]
 80026c0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026ca:	d003      	beq.n	80026d4 <HAL_I2S_Init+0x204>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d103      	bne.n	80026dc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80026d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	e001      	b.n	80026e0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80026dc:	2300      	movs	r3, #0
 80026de:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	b299      	uxth	r1, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80026f6:	4303      	orrs	r3, r0
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	430b      	orrs	r3, r1
 80026fc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80026fe:	4313      	orrs	r3, r2
 8002700:	b29a      	uxth	r2, r3
 8002702:	897b      	ldrh	r3, [r7, #10]
 8002704:	4313      	orrs	r3, r2
 8002706:	b29b      	uxth	r3, r3
 8002708:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800270c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a0d      	ldr	r2, [pc, #52]	; (8002748 <HAL_I2S_Init+0x278>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d101      	bne.n	800271c <HAL_I2S_Init+0x24c>
 8002718:	4b0c      	ldr	r3, [pc, #48]	; (800274c <HAL_I2S_Init+0x27c>)
 800271a:	e001      	b.n	8002720 <HAL_I2S_Init+0x250>
 800271c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002720:	897a      	ldrh	r2, [r7, #10]
 8002722:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3720      	adds	r7, #32
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	08002a55 	.word	0x08002a55
 8002740:	cccccccd 	.word	0xcccccccd
 8002744:	08002e7d 	.word	0x08002e7d
 8002748:	40003800 	.word	0x40003800
 800274c:	40003400 	.word	0x40003400

08002750 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	4613      	mov	r3, r2
 800275c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d002      	beq.n	800276a <HAL_I2S_Receive_DMA+0x1a>
 8002764:	88fb      	ldrh	r3, [r7, #6]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e0a1      	b.n	80028b2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b01      	cmp	r3, #1
 8002778:	d101      	bne.n	800277e <HAL_I2S_Receive_DMA+0x2e>
 800277a:	2302      	movs	r3, #2
 800277c:	e099      	b.n	80028b2 <HAL_I2S_Receive_DMA+0x162>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2201      	movs	r2, #1
 8002782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b01      	cmp	r3, #1
 8002790:	d005      	beq.n	800279e <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800279a:	2302      	movs	r3, #2
 800279c:	e089      	b.n	80028b2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2204      	movs	r2, #4
 80027a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d002      	beq.n	80027ca <HAL_I2S_Receive_DMA+0x7a>
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	2b05      	cmp	r3, #5
 80027c8:	d10a      	bne.n	80027e0 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	b29a      	uxth	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80027d4:	88fb      	ldrh	r3, [r7, #6]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	b29a      	uxth	r2, r3
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	865a      	strh	r2, [r3, #50]	; 0x32
 80027de:	e005      	b.n	80027ec <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	88fa      	ldrh	r2, [r7, #6]
 80027e4:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	88fa      	ldrh	r2, [r7, #6]
 80027ea:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f0:	4a32      	ldr	r2, [pc, #200]	; (80028bc <HAL_I2S_Receive_DMA+0x16c>)
 80027f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f8:	4a31      	ldr	r2, [pc, #196]	; (80028c0 <HAL_I2S_Receive_DMA+0x170>)
 80027fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002800:	4a30      	ldr	r2, [pc, #192]	; (80028c4 <HAL_I2S_Receive_DMA+0x174>)
 8002802:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800280e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002812:	d10a      	bne.n	800282a <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002814:	2300      	movs	r3, #0
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	330c      	adds	r3, #12
 8002834:	4619      	mov	r1, r3
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800283a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002840:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002842:	f7ff f99f 	bl	8001b84 <HAL_DMA_Start_IT>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00f      	beq.n	800286c <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002850:	f043 0208 	orr.w	r2, r3, #8
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e022      	b.n	80028b2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002876:	2b00      	cmp	r3, #0
 8002878:	d107      	bne.n	800288a <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	69da      	ldr	r2, [r3, #28]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002888:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	2b00      	cmp	r3, #0
 8002896:	d107      	bne.n	80028a8 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f042 0201 	orr.w	r2, r2, #1
 80028a6:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3718      	adds	r7, #24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	08002933 	.word	0x08002933
 80028c0:	080028f1 	.word	0x080028f1
 80028c4:	0800294f 	.word	0x0800294f

080028c8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fc:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10e      	bne.n	8002924 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0201 	bic.w	r2, r2, #1
 8002914:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f7fe fb83 	bl	8001030 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800292a:	bf00      	nop
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b084      	sub	sp, #16
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800293e:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f7fe fb6b 	bl	800101c <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002946:	bf00      	nop
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800295a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0203 	bic.w	r2, r2, #3
 800296a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002984:	f043 0208 	orr.w	r2, r3, #8
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f7ff ffa5 	bl	80028dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b082      	sub	sp, #8
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a6:	881a      	ldrh	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b2:	1c9a      	adds	r2, r3, #2
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029bc:	b29b      	uxth	r3, r3
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d10e      	bne.n	80029ee <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80029de:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7ff ff6d 	bl	80028c8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b082      	sub	sp, #8
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68da      	ldr	r2, [r3, #12]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a08:	b292      	uxth	r2, r2
 8002a0a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a10:	1c9a      	adds	r2, r3, #2
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10e      	bne.n	8002a4c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002a3c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7fe faf2 	bl	8001030 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a4c:	bf00      	nop
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b04      	cmp	r3, #4
 8002a6e:	d13a      	bne.n	8002ae6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d109      	bne.n	8002a8e <I2S_IRQHandler+0x3a>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a84:	2b40      	cmp	r3, #64	; 0x40
 8002a86:	d102      	bne.n	8002a8e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f7ff ffb4 	bl	80029f6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a94:	2b40      	cmp	r3, #64	; 0x40
 8002a96:	d126      	bne.n	8002ae6 <I2S_IRQHandler+0x92>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f003 0320 	and.w	r3, r3, #32
 8002aa2:	2b20      	cmp	r3, #32
 8002aa4:	d11f      	bne.n	8002ae6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002ab4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	613b      	str	r3, [r7, #16]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	613b      	str	r3, [r7, #16]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	613b      	str	r3, [r7, #16]
 8002aca:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad8:	f043 0202 	orr.w	r2, r3, #2
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff fefb 	bl	80028dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b03      	cmp	r3, #3
 8002af0:	d136      	bne.n	8002b60 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	d109      	bne.n	8002b10 <I2S_IRQHandler+0xbc>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b06:	2b80      	cmp	r3, #128	; 0x80
 8002b08:	d102      	bne.n	8002b10 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7ff ff45 	bl	800299a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	f003 0308 	and.w	r3, r3, #8
 8002b16:	2b08      	cmp	r3, #8
 8002b18:	d122      	bne.n	8002b60 <I2S_IRQHandler+0x10c>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f003 0320 	and.w	r3, r3, #32
 8002b24:	2b20      	cmp	r3, #32
 8002b26:	d11b      	bne.n	8002b60 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002b36:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002b38:	2300      	movs	r3, #0
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b52:	f043 0204 	orr.w	r2, r3, #4
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f7ff febe 	bl	80028dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b60:	bf00      	nop
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <HAL_I2SEx_TransmitReceive_DMA>:
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData,
                                                uint16_t Size)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b088      	sub	sp, #32
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
 8002b74:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d002      	beq.n	8002b94 <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b92:	e160      	b.n	8002e56 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d005      	beq.n	8002ba6 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d002      	beq.n	8002ba6 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8002ba0:	887b      	ldrh	r3, [r7, #2]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e15a      	b.n	8002e60 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d101      	bne.n	8002bba <HAL_I2SEx_TransmitReceive_DMA+0x52>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	e152      	b.n	8002e60 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	f003 0307 	and.w	r3, r3, #7
 8002bd8:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	2b03      	cmp	r3, #3
 8002bde:	d002      	beq.n	8002be6 <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	2b05      	cmp	r3, #5
 8002be4:	d114      	bne.n	8002c10 <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 8002be6:	887b      	ldrh	r3, [r7, #2]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002bf0:	887b      	ldrh	r3, [r7, #2]
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8002bfa:	887b      	ldrh	r3, [r7, #2]
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002c04:	887b      	ldrh	r3, [r7, #2]
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	865a      	strh	r2, [r3, #50]	; 0x32
 8002c0e:	e00b      	b.n	8002c28 <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	887a      	ldrh	r2, [r7, #2]
 8002c14:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	887a      	ldrh	r2, [r7, #2]
 8002c1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	887a      	ldrh	r2, [r7, #2]
 8002c20:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	887a      	ldrh	r2, [r7, #2]
 8002c26:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2205      	movs	r2, #5
 8002c32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c3a:	4a8b      	ldr	r2, [pc, #556]	; (8002e68 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 8002c3c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c42:	4a8a      	ldr	r2, [pc, #552]	; (8002e6c <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8002c44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c4a:	4a89      	ldr	r2, [pc, #548]	; (8002e70 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8002c4c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback  = I2SEx_TxRxDMAHalfCplt;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c52:	4a85      	ldr	r2, [pc, #532]	; (8002e68 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 8002c54:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c5a:	4a84      	ldr	r2, [pc, #528]	; (8002e6c <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8002c5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c62:	4a83      	ldr	r2, [pc, #524]	; (8002e70 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8002c64:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c70:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c78:	d002      	beq.n	8002c80 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d16b      	bne.n	8002d58 <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a79      	ldr	r2, [pc, #484]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d101      	bne.n	8002c96 <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 8002c92:	4b79      	ldr	r3, [pc, #484]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002c94:	e001      	b.n	8002c9a <HAL_I2SEx_TransmitReceive_DMA+0x132>
 8002c96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c9a:	330c      	adds	r3, #12
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	f7fe ff6c 	bl	8001b84 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a70      	ldr	r2, [pc, #448]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d101      	bne.n	8002cba <HAL_I2SEx_TransmitReceive_DMA+0x152>
 8002cb6:	4b70      	ldr	r3, [pc, #448]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002cb8:	e001      	b.n	8002cbe <HAL_I2SEx_TransmitReceive_DMA+0x156>
 8002cba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	496b      	ldr	r1, [pc, #428]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002cc6:	428b      	cmp	r3, r1
 8002cc8:	d101      	bne.n	8002cce <HAL_I2SEx_TransmitReceive_DMA+0x166>
 8002cca:	4b6b      	ldr	r3, [pc, #428]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002ccc:	e001      	b.n	8002cd2 <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 8002cce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002cd2:	f042 0201 	orr.w	r2, r2, #1
 8002cd6:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8002cd8:	f107 0308 	add.w	r3, r7, #8
 8002cdc:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	6819      	ldr	r1, [r3, #0]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	330c      	adds	r3, #12
 8002cec:	461a      	mov	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	f7fe ff46 	bl	8001b84 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685a      	ldr	r2, [r3, #4]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0202 	orr.w	r2, r2, #2
 8002d06:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d16:	f000 809e 	beq.w	8002e56 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a55      	ldr	r2, [pc, #340]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d101      	bne.n	8002d28 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 8002d24:	4b54      	ldr	r3, [pc, #336]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002d26:	e001      	b.n	8002d2c <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 8002d28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d2c:	69da      	ldr	r2, [r3, #28]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4950      	ldr	r1, [pc, #320]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002d34:	428b      	cmp	r3, r1
 8002d36:	d101      	bne.n	8002d3c <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8002d38:	4b4f      	ldr	r3, [pc, #316]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002d3a:	e001      	b.n	8002d40 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 8002d3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d44:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	69da      	ldr	r2, [r3, #28]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d54:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002d56:	e07e      	b.n	8002e56 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d66:	d10a      	bne.n	8002d7e <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002d68:	2300      	movs	r3, #0
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	613b      	str	r3, [r7, #16]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	613b      	str	r3, [r7, #16]
 8002d7c:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8002d7e:	f107 0308 	add.w	r3, r7, #8
 8002d82:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	6819      	ldr	r1, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a38      	ldr	r2, [pc, #224]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d101      	bne.n	8002d9a <HAL_I2SEx_TransmitReceive_DMA+0x232>
 8002d96:	4b38      	ldr	r3, [pc, #224]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002d98:	e001      	b.n	8002d9e <HAL_I2SEx_TransmitReceive_DMA+0x236>
 8002d9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d9e:	330c      	adds	r3, #12
 8002da0:	461a      	mov	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	f7fe feec 	bl	8001b84 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a30      	ldr	r2, [pc, #192]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d101      	bne.n	8002dba <HAL_I2SEx_TransmitReceive_DMA+0x252>
 8002db6:	4b30      	ldr	r3, [pc, #192]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002db8:	e001      	b.n	8002dbe <HAL_I2SEx_TransmitReceive_DMA+0x256>
 8002dba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	492b      	ldr	r1, [pc, #172]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002dc6:	428b      	cmp	r3, r1
 8002dc8:	d101      	bne.n	8002dce <HAL_I2SEx_TransmitReceive_DMA+0x266>
 8002dca:	4b2b      	ldr	r3, [pc, #172]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002dcc:	e001      	b.n	8002dd2 <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 8002dce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002dd2:	f042 0202 	orr.w	r2, r2, #2
 8002dd6:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8002dd8:	1d3b      	adds	r3, r7, #4
 8002dda:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	330c      	adds	r3, #12
 8002de6:	4619      	mov	r1, r3
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	f7fe fec7 	bl	8001b84 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f042 0201 	orr.w	r2, r2, #1
 8002e04:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e14:	d01e      	beq.n	8002e54 <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a16      	ldr	r2, [pc, #88]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d101      	bne.n	8002e24 <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 8002e20:	4b15      	ldr	r3, [pc, #84]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002e22:	e001      	b.n	8002e28 <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 8002e24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e28:	69da      	ldr	r2, [r3, #28]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4911      	ldr	r1, [pc, #68]	; (8002e74 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8002e30:	428b      	cmp	r3, r1
 8002e32:	d101      	bne.n	8002e38 <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 8002e34:	4b10      	ldr	r3, [pc, #64]	; (8002e78 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8002e36:	e001      	b.n	8002e3c <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 8002e38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e40:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	69da      	ldr	r2, [r3, #28]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e50:	61da      	str	r2, [r3, #28]
 8002e52:	e000      	b.n	8002e56 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 8002e54:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 8002e5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3720      	adds	r7, #32
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	08003125 	.word	0x08003125
 8002e6c:	08003141 	.word	0x08003141
 8002e70:	08003279 	.word	0x08003279
 8002e74:	40003800 	.word	0x40003800
 8002e78:	40003400 	.word	0x40003400

08002e7c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b088      	sub	sp, #32
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4aa2      	ldr	r2, [pc, #648]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d101      	bne.n	8002e9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002e96:	4ba2      	ldr	r3, [pc, #648]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002e98:	e001      	b.n	8002e9e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002e9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a9b      	ldr	r2, [pc, #620]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d101      	bne.n	8002eb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002eb4:	4b9a      	ldr	r3, [pc, #616]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002eb6:	e001      	b.n	8002ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002eb8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec8:	d004      	beq.n	8002ed4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f040 8099 	bne.w	8003006 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d107      	bne.n	8002eee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d002      	beq.n	8002eee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 fa05 	bl	80032f8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d107      	bne.n	8002f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 faa8 	bl	8003458 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f0e:	2b40      	cmp	r3, #64	; 0x40
 8002f10:	d13a      	bne.n	8002f88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f003 0320 	and.w	r3, r3, #32
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d035      	beq.n	8002f88 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a7e      	ldr	r2, [pc, #504]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d101      	bne.n	8002f2a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002f26:	4b7e      	ldr	r3, [pc, #504]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002f28:	e001      	b.n	8002f2e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002f2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f2e:	685a      	ldr	r2, [r3, #4]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4979      	ldr	r1, [pc, #484]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002f36:	428b      	cmp	r3, r1
 8002f38:	d101      	bne.n	8002f3e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002f3a:	4b79      	ldr	r3, [pc, #484]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002f3c:	e001      	b.n	8002f42 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002f3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f42:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f46:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f56:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	60fb      	str	r3, [r7, #12]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2201      	movs	r2, #1
 8002f72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	f043 0202 	orr.w	r2, r3, #2
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7ff fcaa 	bl	80028dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	2b08      	cmp	r3, #8
 8002f90:	f040 80be 	bne.w	8003110 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f003 0320 	and.w	r3, r3, #32
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 80b8 	beq.w	8003110 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685a      	ldr	r2, [r3, #4]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002fae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a59      	ldr	r2, [pc, #356]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d101      	bne.n	8002fbe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002fba:	4b59      	ldr	r3, [pc, #356]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002fbc:	e001      	b.n	8002fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002fbe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fc2:	685a      	ldr	r2, [r3, #4]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4954      	ldr	r1, [pc, #336]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002fca:	428b      	cmp	r3, r1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002fce:	4b54      	ldr	r3, [pc, #336]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002fd0:	e001      	b.n	8002fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002fd2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fd6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002fda:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60bb      	str	r3, [r7, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	60bb      	str	r3, [r7, #8]
 8002fe8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	f043 0204 	orr.w	r2, r3, #4
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7ff fc6c 	bl	80028dc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003004:	e084      	b.n	8003110 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b02      	cmp	r3, #2
 800300e:	d107      	bne.n	8003020 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003016:	2b00      	cmp	r3, #0
 8003018:	d002      	beq.n	8003020 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 f99e 	bl	800335c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	f003 0301 	and.w	r3, r3, #1
 8003026:	2b01      	cmp	r3, #1
 8003028:	d107      	bne.n	800303a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 f9dd 	bl	80033f4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003040:	2b40      	cmp	r3, #64	; 0x40
 8003042:	d12f      	bne.n	80030a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	f003 0320 	and.w	r3, r3, #32
 800304a:	2b00      	cmp	r3, #0
 800304c:	d02a      	beq.n	80030a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800305c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a2e      	ldr	r2, [pc, #184]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d101      	bne.n	800306c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003068:	4b2d      	ldr	r3, [pc, #180]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800306a:	e001      	b.n	8003070 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800306c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4929      	ldr	r1, [pc, #164]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003078:	428b      	cmp	r3, r1
 800307a:	d101      	bne.n	8003080 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800307c:	4b28      	ldr	r3, [pc, #160]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800307e:	e001      	b.n	8003084 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003080:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003084:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003088:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003096:	f043 0202 	orr.w	r2, r3, #2
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	f7ff fc1c 	bl	80028dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b08      	cmp	r3, #8
 80030ac:	d131      	bne.n	8003112 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	f003 0320 	and.w	r3, r3, #32
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d02c      	beq.n	8003112 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a17      	ldr	r2, [pc, #92]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d101      	bne.n	80030c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80030c2:	4b17      	ldr	r3, [pc, #92]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80030c4:	e001      	b.n	80030ca <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80030c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4912      	ldr	r1, [pc, #72]	; (800311c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80030d2:	428b      	cmp	r3, r1
 80030d4:	d101      	bne.n	80030da <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80030d6:	4b12      	ldr	r3, [pc, #72]	; (8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80030d8:	e001      	b.n	80030de <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80030da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80030de:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80030e2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030f2:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003100:	f043 0204 	orr.w	r2, r3, #4
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff fbe7 	bl	80028dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800310e:	e000      	b.n	8003112 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003110:	bf00      	nop
}
 8003112:	bf00      	nop
 8003114:	3720      	adds	r7, #32
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40003800 	.word	0x40003800
 8003120:	40003400 	.word	0x40003400

08003124 <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003130:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 8003132:	68f8      	ldr	r0, [r7, #12]
 8003134:	f7fd ff1a 	bl	8000f6c <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003138:	bf00      	nop
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800314c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	2b00      	cmp	r3, #0
 8003154:	f040 8084 	bne.w	8003260 <I2SEx_TxRxDMACplt+0x120>
  {
    if (hi2s->hdmarx == hdma)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	429a      	cmp	r2, r3
 8003160:	d13c      	bne.n	80031dc <I2SEx_TxRxDMACplt+0x9c>
    {
      /* Disable Rx DMA Request */
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	69db      	ldr	r3, [r3, #28]
 8003168:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800316c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003170:	d006      	beq.n	8003180 <I2SEx_TxRxDMACplt+0x40>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800317c:	2b00      	cmp	r3, #0
 800317e:	d116      	bne.n	80031ae <I2SEx_TxRxDMACplt+0x6e>
      {
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a3a      	ldr	r2, [pc, #232]	; (8003270 <I2SEx_TxRxDMACplt+0x130>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d101      	bne.n	800318e <I2SEx_TxRxDMACplt+0x4e>
 800318a:	4b3a      	ldr	r3, [pc, #232]	; (8003274 <I2SEx_TxRxDMACplt+0x134>)
 800318c:	e001      	b.n	8003192 <I2SEx_TxRxDMACplt+0x52>
 800318e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4935      	ldr	r1, [pc, #212]	; (8003270 <I2SEx_TxRxDMACplt+0x130>)
 800319a:	428b      	cmp	r3, r1
 800319c:	d101      	bne.n	80031a2 <I2SEx_TxRxDMACplt+0x62>
 800319e:	4b35      	ldr	r3, [pc, #212]	; (8003274 <I2SEx_TxRxDMACplt+0x134>)
 80031a0:	e001      	b.n	80031a6 <I2SEx_TxRxDMACplt+0x66>
 80031a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031a6:	f022 0201 	bic.w	r2, r2, #1
 80031aa:	605a      	str	r2, [r3, #4]
 80031ac:	e007      	b.n	80031be <I2SEx_TxRxDMACplt+0x7e>
      }
      else
      {
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0201 	bic.w	r2, r2, #1
 80031bc:	605a      	str	r2, [r3, #4]
      }

      hi2s->RxXferCount = 0U;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	865a      	strh	r2, [r3, #50]	; 0x32

      if (hi2s->TxXferCount == 0U)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d106      	bne.n	80031dc <I2SEx_TxRxDMACplt+0x9c>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
        hi2s->TxRxCpltCallback(hi2s);
#else
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f7fd fef4 	bl	8000fc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
      }
    }

    if (hi2s->hdmatx == hdma)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d13c      	bne.n	8003260 <I2SEx_TxRxDMACplt+0x120>
    {
      /* Disable Tx DMA Request */
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	69db      	ldr	r3, [r3, #28]
 80031ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031f4:	d006      	beq.n	8003204 <I2SEx_TxRxDMACplt+0xc4>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8003200:	2b00      	cmp	r3, #0
 8003202:	d108      	bne.n	8003216 <I2SEx_TxRxDMACplt+0xd6>
      {
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 0202 	bic.w	r2, r2, #2
 8003212:	605a      	str	r2, [r3, #4]
 8003214:	e015      	b.n	8003242 <I2SEx_TxRxDMACplt+0x102>
      }
      else
      {
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a15      	ldr	r2, [pc, #84]	; (8003270 <I2SEx_TxRxDMACplt+0x130>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d101      	bne.n	8003224 <I2SEx_TxRxDMACplt+0xe4>
 8003220:	4b14      	ldr	r3, [pc, #80]	; (8003274 <I2SEx_TxRxDMACplt+0x134>)
 8003222:	e001      	b.n	8003228 <I2SEx_TxRxDMACplt+0xe8>
 8003224:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003228:	685a      	ldr	r2, [r3, #4]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4910      	ldr	r1, [pc, #64]	; (8003270 <I2SEx_TxRxDMACplt+0x130>)
 8003230:	428b      	cmp	r3, r1
 8003232:	d101      	bne.n	8003238 <I2SEx_TxRxDMACplt+0xf8>
 8003234:	4b0f      	ldr	r3, [pc, #60]	; (8003274 <I2SEx_TxRxDMACplt+0x134>)
 8003236:	e001      	b.n	800323c <I2SEx_TxRxDMACplt+0xfc>
 8003238:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800323c:	f022 0202 	bic.w	r2, r2, #2
 8003240:	605a      	str	r2, [r3, #4]
      }

      hi2s->TxXferCount = 0U;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2s->RxXferCount == 0U)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800324c:	b29b      	uxth	r3, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d106      	bne.n	8003260 <I2SEx_TxRxDMACplt+0x120>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
        hi2s->TxRxCpltCallback(hi2s);
#else
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f7fd feb2 	bl	8000fc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
      }
    }
  }
  HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f7fd feaf 	bl	8000fc4 <HAL_I2SEx_TxRxCpltCallback>
}
 8003266:	bf00      	nop
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	40003800 	.word	0x40003800
 8003274:	40003400 	.word	0x40003400

08003278 <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003284:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0203 	bic.w	r2, r2, #3
 8003294:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a15      	ldr	r2, [pc, #84]	; (80032f0 <I2SEx_TxRxDMAError+0x78>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d101      	bne.n	80032a4 <I2SEx_TxRxDMAError+0x2c>
 80032a0:	4b14      	ldr	r3, [pc, #80]	; (80032f4 <I2SEx_TxRxDMAError+0x7c>)
 80032a2:	e001      	b.n	80032a8 <I2SEx_TxRxDMAError+0x30>
 80032a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4910      	ldr	r1, [pc, #64]	; (80032f0 <I2SEx_TxRxDMAError+0x78>)
 80032b0:	428b      	cmp	r3, r1
 80032b2:	d101      	bne.n	80032b8 <I2SEx_TxRxDMAError+0x40>
 80032b4:	4b0f      	ldr	r3, [pc, #60]	; (80032f4 <I2SEx_TxRxDMAError+0x7c>)
 80032b6:	e001      	b.n	80032bc <I2SEx_TxRxDMAError+0x44>
 80032b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032bc:	f022 0203 	bic.w	r2, r2, #3
 80032c0:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032da:	f043 0208 	orr.w	r2, r3, #8
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f7ff fafa 	bl	80028dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80032e8:	bf00      	nop
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40003800 	.word	0x40003800
 80032f4:	40003400 	.word	0x40003400

080032f8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003304:	1c99      	adds	r1, r3, #2
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	6251      	str	r1, [r2, #36]	; 0x24
 800330a:	881a      	ldrh	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003316:	b29b      	uxth	r3, r3
 8003318:	3b01      	subs	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003324:	b29b      	uxth	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d113      	bne.n	8003352 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003338:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800333e:	b29b      	uxth	r3, r3
 8003340:	2b00      	cmp	r3, #0
 8003342:	d106      	bne.n	8003352 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7fd fe39 	bl	8000fc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003352:	bf00      	nop
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
	...

0800335c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003368:	1c99      	adds	r1, r3, #2
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6251      	str	r1, [r2, #36]	; 0x24
 800336e:	8819      	ldrh	r1, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a1d      	ldr	r2, [pc, #116]	; (80033ec <I2SEx_TxISR_I2SExt+0x90>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d101      	bne.n	800337e <I2SEx_TxISR_I2SExt+0x22>
 800337a:	4b1d      	ldr	r3, [pc, #116]	; (80033f0 <I2SEx_TxISR_I2SExt+0x94>)
 800337c:	e001      	b.n	8003382 <I2SEx_TxISR_I2SExt+0x26>
 800337e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003382:	460a      	mov	r2, r1
 8003384:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338a:	b29b      	uxth	r3, r3
 800338c:	3b01      	subs	r3, #1
 800338e:	b29a      	uxth	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003398:	b29b      	uxth	r3, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d121      	bne.n	80033e2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a12      	ldr	r2, [pc, #72]	; (80033ec <I2SEx_TxISR_I2SExt+0x90>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d101      	bne.n	80033ac <I2SEx_TxISR_I2SExt+0x50>
 80033a8:	4b11      	ldr	r3, [pc, #68]	; (80033f0 <I2SEx_TxISR_I2SExt+0x94>)
 80033aa:	e001      	b.n	80033b0 <I2SEx_TxISR_I2SExt+0x54>
 80033ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033b0:	685a      	ldr	r2, [r3, #4]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	490d      	ldr	r1, [pc, #52]	; (80033ec <I2SEx_TxISR_I2SExt+0x90>)
 80033b8:	428b      	cmp	r3, r1
 80033ba:	d101      	bne.n	80033c0 <I2SEx_TxISR_I2SExt+0x64>
 80033bc:	4b0c      	ldr	r3, [pc, #48]	; (80033f0 <I2SEx_TxISR_I2SExt+0x94>)
 80033be:	e001      	b.n	80033c4 <I2SEx_TxISR_I2SExt+0x68>
 80033c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d106      	bne.n	80033e2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7fd fdf1 	bl	8000fc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	40003800 	.word	0x40003800
 80033f0:	40003400 	.word	0x40003400

080033f4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68d8      	ldr	r0, [r3, #12]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003406:	1c99      	adds	r1, r3, #2
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800340c:	b282      	uxth	r2, r0
 800340e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003414:	b29b      	uxth	r3, r3
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003422:	b29b      	uxth	r3, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	d113      	bne.n	8003450 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	685a      	ldr	r2, [r3, #4]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003436:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343c:	b29b      	uxth	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d106      	bne.n	8003450 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7fd fdba 	bl	8000fc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003450:	bf00      	nop
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a20      	ldr	r2, [pc, #128]	; (80034e8 <I2SEx_RxISR_I2SExt+0x90>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d101      	bne.n	800346e <I2SEx_RxISR_I2SExt+0x16>
 800346a:	4b20      	ldr	r3, [pc, #128]	; (80034ec <I2SEx_RxISR_I2SExt+0x94>)
 800346c:	e001      	b.n	8003472 <I2SEx_RxISR_I2SExt+0x1a>
 800346e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003472:	68d8      	ldr	r0, [r3, #12]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003478:	1c99      	adds	r1, r3, #2
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800347e:	b282      	uxth	r2, r0
 8003480:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003486:	b29b      	uxth	r3, r3
 8003488:	3b01      	subs	r3, #1
 800348a:	b29a      	uxth	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003494:	b29b      	uxth	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d121      	bne.n	80034de <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a12      	ldr	r2, [pc, #72]	; (80034e8 <I2SEx_RxISR_I2SExt+0x90>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d101      	bne.n	80034a8 <I2SEx_RxISR_I2SExt+0x50>
 80034a4:	4b11      	ldr	r3, [pc, #68]	; (80034ec <I2SEx_RxISR_I2SExt+0x94>)
 80034a6:	e001      	b.n	80034ac <I2SEx_RxISR_I2SExt+0x54>
 80034a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	490d      	ldr	r1, [pc, #52]	; (80034e8 <I2SEx_RxISR_I2SExt+0x90>)
 80034b4:	428b      	cmp	r3, r1
 80034b6:	d101      	bne.n	80034bc <I2SEx_RxISR_I2SExt+0x64>
 80034b8:	4b0c      	ldr	r3, [pc, #48]	; (80034ec <I2SEx_RxISR_I2SExt+0x94>)
 80034ba:	e001      	b.n	80034c0 <I2SEx_RxISR_I2SExt+0x68>
 80034bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034c0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034c4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d106      	bne.n	80034de <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f7fd fd73 	bl	8000fc4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80034de:	bf00      	nop
 80034e0:	3708      	adds	r7, #8
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	40003800 	.word	0x40003800
 80034ec:	40003400 	.word	0x40003400

080034f0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80034f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034f2:	b08f      	sub	sp, #60	; 0x3c
 80034f4:	af0a      	add	r7, sp, #40	; 0x28
 80034f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e10f      	b.n	8003722 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b00      	cmp	r3, #0
 8003512:	d106      	bne.n	8003522 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f005 fa6b 	bl	80089f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2203      	movs	r2, #3
 8003526:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800352e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003532:	2b00      	cmp	r3, #0
 8003534:	d102      	bne.n	800353c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f001 ffe6 	bl	8005512 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	603b      	str	r3, [r7, #0]
 800354c:	687e      	ldr	r6, [r7, #4]
 800354e:	466d      	mov	r5, sp
 8003550:	f106 0410 	add.w	r4, r6, #16
 8003554:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003556:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003558:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800355a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800355c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003560:	e885 0003 	stmia.w	r5, {r0, r1}
 8003564:	1d33      	adds	r3, r6, #4
 8003566:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003568:	6838      	ldr	r0, [r7, #0]
 800356a:	f001 febd 	bl	80052e8 <USB_CoreInit>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d005      	beq.n	8003580 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2202      	movs	r2, #2
 8003578:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e0d0      	b.n	8003722 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2100      	movs	r1, #0
 8003586:	4618      	mov	r0, r3
 8003588:	f001 ffd4 	bl	8005534 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800358c:	2300      	movs	r3, #0
 800358e:	73fb      	strb	r3, [r7, #15]
 8003590:	e04a      	b.n	8003628 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003592:	7bfa      	ldrb	r2, [r7, #15]
 8003594:	6879      	ldr	r1, [r7, #4]
 8003596:	4613      	mov	r3, r2
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	1a9b      	subs	r3, r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	440b      	add	r3, r1
 80035a0:	333d      	adds	r3, #61	; 0x3d
 80035a2:	2201      	movs	r2, #1
 80035a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	1a9b      	subs	r3, r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	333c      	adds	r3, #60	; 0x3c
 80035b6:	7bfa      	ldrb	r2, [r7, #15]
 80035b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80035ba:	7bfa      	ldrb	r2, [r7, #15]
 80035bc:	7bfb      	ldrb	r3, [r7, #15]
 80035be:	b298      	uxth	r0, r3
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	00db      	lsls	r3, r3, #3
 80035c6:	1a9b      	subs	r3, r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	440b      	add	r3, r1
 80035cc:	3342      	adds	r3, #66	; 0x42
 80035ce:	4602      	mov	r2, r0
 80035d0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80035d2:	7bfa      	ldrb	r2, [r7, #15]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	333f      	adds	r3, #63	; 0x3f
 80035e2:	2200      	movs	r2, #0
 80035e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80035e6:	7bfa      	ldrb	r2, [r7, #15]
 80035e8:	6879      	ldr	r1, [r7, #4]
 80035ea:	4613      	mov	r3, r2
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	1a9b      	subs	r3, r3, r2
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	440b      	add	r3, r1
 80035f4:	3344      	adds	r3, #68	; 0x44
 80035f6:	2200      	movs	r2, #0
 80035f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80035fa:	7bfa      	ldrb	r2, [r7, #15]
 80035fc:	6879      	ldr	r1, [r7, #4]
 80035fe:	4613      	mov	r3, r2
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	1a9b      	subs	r3, r3, r2
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	440b      	add	r3, r1
 8003608:	3348      	adds	r3, #72	; 0x48
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800360e:	7bfa      	ldrb	r2, [r7, #15]
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	00db      	lsls	r3, r3, #3
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	3350      	adds	r3, #80	; 0x50
 800361e:	2200      	movs	r2, #0
 8003620:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003622:	7bfb      	ldrb	r3, [r7, #15]
 8003624:	3301      	adds	r3, #1
 8003626:	73fb      	strb	r3, [r7, #15]
 8003628:	7bfa      	ldrb	r2, [r7, #15]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	429a      	cmp	r2, r3
 8003630:	d3af      	bcc.n	8003592 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003632:	2300      	movs	r3, #0
 8003634:	73fb      	strb	r3, [r7, #15]
 8003636:	e044      	b.n	80036c2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003638:	7bfa      	ldrb	r2, [r7, #15]
 800363a:	6879      	ldr	r1, [r7, #4]
 800363c:	4613      	mov	r3, r2
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	1a9b      	subs	r3, r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800364a:	2200      	movs	r2, #0
 800364c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800364e:	7bfa      	ldrb	r2, [r7, #15]
 8003650:	6879      	ldr	r1, [r7, #4]
 8003652:	4613      	mov	r3, r2
 8003654:	00db      	lsls	r3, r3, #3
 8003656:	1a9b      	subs	r3, r3, r2
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	440b      	add	r3, r1
 800365c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003660:	7bfa      	ldrb	r2, [r7, #15]
 8003662:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003664:	7bfa      	ldrb	r2, [r7, #15]
 8003666:	6879      	ldr	r1, [r7, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	1a9b      	subs	r3, r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	440b      	add	r3, r1
 8003672:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003676:	2200      	movs	r2, #0
 8003678:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800367a:	7bfa      	ldrb	r2, [r7, #15]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	1a9b      	subs	r3, r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003690:	7bfa      	ldrb	r2, [r7, #15]
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	4613      	mov	r3, r2
 8003696:	00db      	lsls	r3, r3, #3
 8003698:	1a9b      	subs	r3, r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	440b      	add	r3, r1
 800369e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80036a2:	2200      	movs	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80036a6:	7bfa      	ldrb	r2, [r7, #15]
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	1a9b      	subs	r3, r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
 80036be:	3301      	adds	r3, #1
 80036c0:	73fb      	strb	r3, [r7, #15]
 80036c2:	7bfa      	ldrb	r2, [r7, #15]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d3b5      	bcc.n	8003638 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	603b      	str	r3, [r7, #0]
 80036d2:	687e      	ldr	r6, [r7, #4]
 80036d4:	466d      	mov	r5, sp
 80036d6:	f106 0410 	add.w	r4, r6, #16
 80036da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80036e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80036ea:	1d33      	adds	r3, r6, #4
 80036ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036ee:	6838      	ldr	r0, [r7, #0]
 80036f0:	f001 ff4a 	bl	8005588 <USB_DevInit>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2202      	movs	r2, #2
 80036fe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e00d      	b.n	8003722 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2201      	movs	r2, #1
 8003712:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f002 ff92 	bl	8006644 <USB_DevDisconnect>

  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800372a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b084      	sub	sp, #16
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800373e:	2b01      	cmp	r3, #1
 8003740:	d101      	bne.n	8003746 <HAL_PCD_Start+0x1c>
 8003742:	2302      	movs	r3, #2
 8003744:	e020      	b.n	8003788 <HAL_PCD_Start+0x5e>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003752:	2b01      	cmp	r3, #1
 8003754:	d109      	bne.n	800376a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800375a:	2b01      	cmp	r3, #1
 800375c:	d005      	beq.n	800376a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003762:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f001 febe 	bl	80054f0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4618      	mov	r0, r3
 800377a:	f002 ff42 	bl	8006602 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003790:	b590      	push	{r4, r7, lr}
 8003792:	b08d      	sub	sp, #52	; 0x34
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800379e:	6a3b      	ldr	r3, [r7, #32]
 80037a0:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f003 f800 	bl	80067ac <USB_GetMode>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f040 839d 	bne.w	8003eee <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f002 ff64 	bl	8006686 <USB_ReadInterrupts>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f000 8393 	beq.w	8003eec <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f002 ff5b 	bl	8006686 <USB_ReadInterrupts>
 80037d0:	4603      	mov	r3, r0
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d107      	bne.n	80037ea <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695a      	ldr	r2, [r3, #20]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f002 0202 	and.w	r2, r2, #2
 80037e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f002 ff49 	bl	8006686 <USB_ReadInterrupts>
 80037f4:	4603      	mov	r3, r0
 80037f6:	f003 0310 	and.w	r3, r3, #16
 80037fa:	2b10      	cmp	r3, #16
 80037fc:	d161      	bne.n	80038c2 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	699a      	ldr	r2, [r3, #24]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0210 	bic.w	r2, r2, #16
 800380c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800380e:	6a3b      	ldr	r3, [r7, #32]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	f003 020f 	and.w	r2, r3, #15
 800381a:	4613      	mov	r3, r2
 800381c:	00db      	lsls	r3, r3, #3
 800381e:	1a9b      	subs	r3, r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	4413      	add	r3, r2
 800382a:	3304      	adds	r3, #4
 800382c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	0c5b      	lsrs	r3, r3, #17
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	2b02      	cmp	r3, #2
 8003838:	d124      	bne.n	8003884 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003840:	4013      	ands	r3, r2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d035      	beq.n	80038b2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	091b      	lsrs	r3, r3, #4
 800384e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003850:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003854:	b29b      	uxth	r3, r3
 8003856:	461a      	mov	r2, r3
 8003858:	6a38      	ldr	r0, [r7, #32]
 800385a:	f002 fdaf 	bl	80063bc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	091b      	lsrs	r3, r3, #4
 8003866:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800386a:	441a      	add	r2, r3
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	699a      	ldr	r2, [r3, #24]
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	091b      	lsrs	r3, r3, #4
 8003878:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800387c:	441a      	add	r2, r3
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	619a      	str	r2, [r3, #24]
 8003882:	e016      	b.n	80038b2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	0c5b      	lsrs	r3, r3, #17
 8003888:	f003 030f 	and.w	r3, r3, #15
 800388c:	2b06      	cmp	r3, #6
 800388e:	d110      	bne.n	80038b2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003896:	2208      	movs	r2, #8
 8003898:	4619      	mov	r1, r3
 800389a:	6a38      	ldr	r0, [r7, #32]
 800389c:	f002 fd8e 	bl	80063bc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	699a      	ldr	r2, [r3, #24]
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	091b      	lsrs	r3, r3, #4
 80038a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038ac:	441a      	add	r2, r3
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699a      	ldr	r2, [r3, #24]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 0210 	orr.w	r2, r2, #16
 80038c0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f002 fedd 	bl	8006686 <USB_ReadInterrupts>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038d2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80038d6:	d16e      	bne.n	80039b6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80038d8:	2300      	movs	r3, #0
 80038da:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f002 fee3 	bl	80066ac <USB_ReadDevAllOutEpInterrupt>
 80038e6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80038e8:	e062      	b.n	80039b0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80038ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d057      	beq.n	80039a4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	4611      	mov	r1, r2
 80038fe:	4618      	mov	r0, r3
 8003900:	f002 ff08 	bl	8006714 <USB_ReadDevOutEPInterrupt>
 8003904:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	f003 0301 	and.w	r3, r3, #1
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00c      	beq.n	800392a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003912:	015a      	lsls	r2, r3, #5
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	4413      	add	r3, r2
 8003918:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800391c:	461a      	mov	r2, r3
 800391e:	2301      	movs	r3, #1
 8003920:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003922:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f000 fdb1 	bl	800448c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	f003 0308 	and.w	r3, r3, #8
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00c      	beq.n	800394e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003936:	015a      	lsls	r2, r3, #5
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	4413      	add	r3, r2
 800393c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003940:	461a      	mov	r2, r3
 8003942:	2308      	movs	r3, #8
 8003944:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003946:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 feab 	bl	80046a4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	f003 0310 	and.w	r3, r3, #16
 8003954:	2b00      	cmp	r3, #0
 8003956:	d008      	beq.n	800396a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395a:	015a      	lsls	r2, r3, #5
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	4413      	add	r3, r2
 8003960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003964:	461a      	mov	r2, r3
 8003966:	2310      	movs	r3, #16
 8003968:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	f003 0320 	and.w	r3, r3, #32
 8003970:	2b00      	cmp	r3, #0
 8003972:	d008      	beq.n	8003986 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003976:	015a      	lsls	r2, r3, #5
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	4413      	add	r3, r2
 800397c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003980:	461a      	mov	r2, r3
 8003982:	2320      	movs	r3, #32
 8003984:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d009      	beq.n	80039a4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003992:	015a      	lsls	r2, r3, #5
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	4413      	add	r3, r2
 8003998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800399c:	461a      	mov	r2, r3
 800399e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80039a2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	3301      	adds	r3, #1
 80039a8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80039aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ac:	085b      	lsrs	r3, r3, #1
 80039ae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80039b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d199      	bne.n	80038ea <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f002 fe63 	bl	8006686 <USB_ReadInterrupts>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80039ca:	f040 80c0 	bne.w	8003b4e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f002 fe84 	bl	80066e0 <USB_ReadDevAllInEpInterrupt>
 80039d8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80039da:	2300      	movs	r3, #0
 80039dc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80039de:	e0b2      	b.n	8003b46 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80039e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 80a7 	beq.w	8003b3a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	4611      	mov	r1, r2
 80039f6:	4618      	mov	r0, r3
 80039f8:	f002 feaa 	bl	8006750 <USB_ReadDevInEPInterrupt>
 80039fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d057      	beq.n	8003ab8 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0a:	f003 030f 	and.w	r3, r3, #15
 8003a0e:	2201      	movs	r2, #1
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	43db      	mvns	r3, r3
 8003a22:	69f9      	ldr	r1, [r7, #28]
 8003a24:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a28:	4013      	ands	r3, r2
 8003a2a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	015a      	lsls	r2, r3, #5
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	4413      	add	r3, r2
 8003a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a38:	461a      	mov	r2, r3
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d132      	bne.n	8003aac <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003a46:	6879      	ldr	r1, [r7, #4]
 8003a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	440b      	add	r3, r1
 8003a54:	3348      	adds	r3, #72	; 0x48
 8003a56:	6819      	ldr	r1, [r3, #0]
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	00db      	lsls	r3, r3, #3
 8003a60:	1a9b      	subs	r3, r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	4403      	add	r3, r0
 8003a66:	3344      	adds	r3, #68	; 0x44
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4419      	add	r1, r3
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a70:	4613      	mov	r3, r2
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	1a9b      	subs	r3, r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4403      	add	r3, r0
 8003a7a:	3348      	adds	r3, #72	; 0x48
 8003a7c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d113      	bne.n	8003aac <HAL_PCD_IRQHandler+0x31c>
 8003a84:	6879      	ldr	r1, [r7, #4]
 8003a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a88:	4613      	mov	r3, r2
 8003a8a:	00db      	lsls	r3, r3, #3
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	3350      	adds	r3, #80	; 0x50
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d108      	bne.n	8003aac <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6818      	ldr	r0, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	f002 feb2 	bl	8006810 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f005 f82f 	bl	8008b16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2308      	movs	r3, #8
 8003ad2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	f003 0310 	and.w	r3, r3, #16
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d008      	beq.n	8003af0 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae0:	015a      	lsls	r2, r3, #5
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003aea:	461a      	mov	r2, r3
 8003aec:	2310      	movs	r3, #16
 8003aee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d008      	beq.n	8003b0c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afc:	015a      	lsls	r2, r3, #5
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	4413      	add	r3, r2
 8003b02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b06:	461a      	mov	r2, r3
 8003b08:	2340      	movs	r3, #64	; 0x40
 8003b0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d008      	beq.n	8003b28 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b22:	461a      	mov	r2, r3
 8003b24:	2302      	movs	r3, #2
 8003b26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d003      	beq.n	8003b3a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003b32:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 fc1b 	bl	8004370 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b42:	085b      	lsrs	r3, r3, #1
 8003b44:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f47f af49 	bne.w	80039e0 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f002 fd97 	bl	8006686 <USB_ReadInterrupts>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b62:	d122      	bne.n	8003baa <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	69fa      	ldr	r2, [r7, #28]
 8003b6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b72:	f023 0301 	bic.w	r3, r3, #1
 8003b76:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d108      	bne.n	8003b94 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 fe27 	bl	80047e0 <HAL_PCDEx_LPM_Callback>
 8003b92:	e002      	b.n	8003b9a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f005 f835 	bl	8008c04 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695a      	ldr	r2, [r3, #20]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003ba8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f002 fd69 	bl	8006686 <USB_ReadInterrupts>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bbe:	d112      	bne.n	8003be6 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d102      	bne.n	8003bd6 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f004 fff1 	bl	8008bb8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695a      	ldr	r2, [r3, #20]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003be4:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f002 fd4b 	bl	8006686 <USB_ReadInterrupts>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bfa:	f040 80c7 	bne.w	8003d8c <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	69fa      	ldr	r2, [r7, #28]
 8003c08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c0c:	f023 0301 	bic.w	r3, r3, #1
 8003c10:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2110      	movs	r1, #16
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f001 fe19 	bl	8005850 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c1e:	2300      	movs	r3, #0
 8003c20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c22:	e056      	b.n	8003cd2 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c26:	015a      	lsls	r2, r3, #5
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c30:	461a      	mov	r2, r3
 8003c32:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003c36:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c3a:	015a      	lsls	r2, r3, #5
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	4413      	add	r3, r2
 8003c40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c48:	0151      	lsls	r1, r2, #5
 8003c4a:	69fa      	ldr	r2, [r7, #28]
 8003c4c:	440a      	add	r2, r1
 8003c4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c52:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003c56:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c5a:	015a      	lsls	r2, r3, #5
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	4413      	add	r3, r2
 8003c60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c68:	0151      	lsls	r1, r2, #5
 8003c6a:	69fa      	ldr	r2, [r7, #28]
 8003c6c:	440a      	add	r2, r1
 8003c6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003c72:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c76:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7a:	015a      	lsls	r2, r3, #5
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	4413      	add	r3, r2
 8003c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c84:	461a      	mov	r2, r3
 8003c86:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003c8a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c8e:	015a      	lsls	r2, r3, #5
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	4413      	add	r3, r2
 8003c94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c9c:	0151      	lsls	r1, r2, #5
 8003c9e:	69fa      	ldr	r2, [r7, #28]
 8003ca0:	440a      	add	r2, r1
 8003ca2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ca6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003caa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cae:	015a      	lsls	r2, r3, #5
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003cbc:	0151      	lsls	r1, r2, #5
 8003cbe:	69fa      	ldr	r2, [r7, #28]
 8003cc0:	440a      	add	r2, r1
 8003cc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003cc6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003cca:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cce:	3301      	adds	r3, #1
 8003cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d3a3      	bcc.n	8003c24 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ce2:	69db      	ldr	r3, [r3, #28]
 8003ce4:	69fa      	ldr	r2, [r7, #28]
 8003ce6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003cea:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003cee:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d016      	beq.n	8003d26 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d02:	69fa      	ldr	r2, [r7, #28]
 8003d04:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d08:	f043 030b 	orr.w	r3, r3, #11
 8003d0c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d18:	69fa      	ldr	r2, [r7, #28]
 8003d1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d1e:	f043 030b 	orr.w	r3, r3, #11
 8003d22:	6453      	str	r3, [r2, #68]	; 0x44
 8003d24:	e015      	b.n	8003d52 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	69fa      	ldr	r2, [r7, #28]
 8003d30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003d38:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003d3c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	69fa      	ldr	r2, [r7, #28]
 8003d48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d4c:	f043 030b 	orr.w	r3, r3, #11
 8003d50:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	69fa      	ldr	r2, [r7, #28]
 8003d5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d60:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003d64:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6818      	ldr	r0, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d76:	461a      	mov	r2, r3
 8003d78:	f002 fd4a 	bl	8006810 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003d8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f002 fc78 	bl	8006686 <USB_ReadInterrupts>
 8003d96:	4603      	mov	r3, r0
 8003d98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003da0:	d124      	bne.n	8003dec <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f002 fd0e 	bl	80067c8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f001 fdae 	bl	8005912 <USB_GetDevSpeed>
 8003db6:	4603      	mov	r3, r0
 8003db8:	461a      	mov	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681c      	ldr	r4, [r3, #0]
 8003dc2:	f001 f947 	bl	8005054 <HAL_RCC_GetHCLKFreq>
 8003dc6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f001 faeb 	bl	80053ac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f004 fec5 	bl	8008b66 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695a      	ldr	r2, [r3, #20]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003dea:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f002 fc48 	bl	8006686 <USB_ReadInterrupts>
 8003df6:	4603      	mov	r3, r0
 8003df8:	f003 0308 	and.w	r3, r3, #8
 8003dfc:	2b08      	cmp	r3, #8
 8003dfe:	d10a      	bne.n	8003e16 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f004 fea2 	bl	8008b4a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	695a      	ldr	r2, [r3, #20]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f002 0208 	and.w	r2, r2, #8
 8003e14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f002 fc33 	bl	8006686 <USB_ReadInterrupts>
 8003e20:	4603      	mov	r3, r0
 8003e22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e2a:	d10f      	bne.n	8003e4c <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	4619      	mov	r1, r3
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f004 ff04 	bl	8008c44 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	695a      	ldr	r2, [r3, #20]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003e4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f002 fc18 	bl	8006686 <USB_ReadInterrupts>
 8003e56:	4603      	mov	r3, r0
 8003e58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e5c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e60:	d10f      	bne.n	8003e82 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f004 fed7 	bl	8008c20 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695a      	ldr	r2, [r3, #20]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003e80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f002 fbfd 	bl	8006686 <USB_ReadInterrupts>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e96:	d10a      	bne.n	8003eae <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f004 fee5 	bl	8008c68 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	695a      	ldr	r2, [r3, #20]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003eac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f002 fbe7 	bl	8006686 <USB_ReadInterrupts>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	f003 0304 	and.w	r3, r3, #4
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d115      	bne.n	8003eee <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	f003 0304 	and.w	r3, r3, #4
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d002      	beq.n	8003eda <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f004 fed5 	bl	8008c84 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6859      	ldr	r1, [r3, #4]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	605a      	str	r2, [r3, #4]
 8003eea:	e000      	b.n	8003eee <HAL_PCD_IRQHandler+0x75e>
      return;
 8003eec:	bf00      	nop
    }
  }
}
 8003eee:	3734      	adds	r7, #52	; 0x34
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd90      	pop	{r4, r7, pc}

08003ef4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	460b      	mov	r3, r1
 8003efe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d101      	bne.n	8003f0e <HAL_PCD_SetAddress+0x1a>
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e013      	b.n	8003f36 <HAL_PCD_SetAddress+0x42>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	78fa      	ldrb	r2, [r7, #3]
 8003f1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	78fa      	ldrb	r2, [r7, #3]
 8003f24:	4611      	mov	r1, r2
 8003f26:	4618      	mov	r0, r3
 8003f28:	f002 fb45 	bl	80065b6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b084      	sub	sp, #16
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
 8003f46:	4608      	mov	r0, r1
 8003f48:	4611      	mov	r1, r2
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	70fb      	strb	r3, [r7, #3]
 8003f50:	460b      	mov	r3, r1
 8003f52:	803b      	strh	r3, [r7, #0]
 8003f54:	4613      	mov	r3, r2
 8003f56:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	da0f      	bge.n	8003f84 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f64:	78fb      	ldrb	r3, [r7, #3]
 8003f66:	f003 020f 	and.w	r2, r3, #15
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	00db      	lsls	r3, r3, #3
 8003f6e:	1a9b      	subs	r3, r3, r2
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	3338      	adds	r3, #56	; 0x38
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	4413      	add	r3, r2
 8003f78:	3304      	adds	r3, #4
 8003f7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	705a      	strb	r2, [r3, #1]
 8003f82:	e00f      	b.n	8003fa4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f84:	78fb      	ldrb	r3, [r7, #3]
 8003f86:	f003 020f 	and.w	r2, r3, #15
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	1a9b      	subs	r3, r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	4413      	add	r3, r2
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003fa4:	78fb      	ldrb	r3, [r7, #3]
 8003fa6:	f003 030f 	and.w	r3, r3, #15
 8003faa:	b2da      	uxtb	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003fb0:	883a      	ldrh	r2, [r7, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	78ba      	ldrb	r2, [r7, #2]
 8003fba:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	785b      	ldrb	r3, [r3, #1]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d004      	beq.n	8003fce <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003fce:	78bb      	ldrb	r3, [r7, #2]
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d102      	bne.n	8003fda <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <HAL_PCD_EP_Open+0xaa>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	e00e      	b.n	8004006 <HAL_PCD_EP_Open+0xc8>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	68f9      	ldr	r1, [r7, #12]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f001 fcb0 	bl	800595c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004004:	7afb      	ldrb	r3, [r7, #11]
}
 8004006:	4618      	mov	r0, r3
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b084      	sub	sp, #16
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
 8004016:	460b      	mov	r3, r1
 8004018:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800401a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800401e:	2b00      	cmp	r3, #0
 8004020:	da0f      	bge.n	8004042 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004022:	78fb      	ldrb	r3, [r7, #3]
 8004024:	f003 020f 	and.w	r2, r3, #15
 8004028:	4613      	mov	r3, r2
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	1a9b      	subs	r3, r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	3338      	adds	r3, #56	; 0x38
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	4413      	add	r3, r2
 8004036:	3304      	adds	r3, #4
 8004038:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2201      	movs	r2, #1
 800403e:	705a      	strb	r2, [r3, #1]
 8004040:	e00f      	b.n	8004062 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004042:	78fb      	ldrb	r3, [r7, #3]
 8004044:	f003 020f 	and.w	r2, r3, #15
 8004048:	4613      	mov	r3, r2
 800404a:	00db      	lsls	r3, r3, #3
 800404c:	1a9b      	subs	r3, r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	4413      	add	r3, r2
 8004058:	3304      	adds	r3, #4
 800405a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004062:	78fb      	ldrb	r3, [r7, #3]
 8004064:	f003 030f 	and.w	r3, r3, #15
 8004068:	b2da      	uxtb	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004074:	2b01      	cmp	r3, #1
 8004076:	d101      	bne.n	800407c <HAL_PCD_EP_Close+0x6e>
 8004078:	2302      	movs	r3, #2
 800407a:	e00e      	b.n	800409a <HAL_PCD_EP_Close+0x8c>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68f9      	ldr	r1, [r7, #12]
 800408a:	4618      	mov	r0, r3
 800408c:	f001 fcee 	bl	8005a6c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3710      	adds	r7, #16
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b086      	sub	sp, #24
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	60f8      	str	r0, [r7, #12]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	603b      	str	r3, [r7, #0]
 80040ae:	460b      	mov	r3, r1
 80040b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040b2:	7afb      	ldrb	r3, [r7, #11]
 80040b4:	f003 020f 	and.w	r2, r3, #15
 80040b8:	4613      	mov	r3, r2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	1a9b      	subs	r3, r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4413      	add	r3, r2
 80040c8:	3304      	adds	r3, #4
 80040ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	683a      	ldr	r2, [r7, #0]
 80040d6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	2200      	movs	r2, #0
 80040dc:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2200      	movs	r2, #0
 80040e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040e4:	7afb      	ldrb	r3, [r7, #11]
 80040e6:	f003 030f 	and.w	r3, r3, #15
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d102      	bne.n	80040fe <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80040fe:	7afb      	ldrb	r3, [r7, #11]
 8004100:	f003 030f 	and.w	r3, r3, #15
 8004104:	2b00      	cmp	r3, #0
 8004106:	d109      	bne.n	800411c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6818      	ldr	r0, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	461a      	mov	r2, r3
 8004114:	6979      	ldr	r1, [r7, #20]
 8004116:	f001 ffc9 	bl	80060ac <USB_EP0StartXfer>
 800411a:	e008      	b.n	800412e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6818      	ldr	r0, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	b2db      	uxtb	r3, r3
 8004126:	461a      	mov	r2, r3
 8004128:	6979      	ldr	r1, [r7, #20]
 800412a:	f001 fd7b 	bl	8005c24 <USB_EPStartXfer>
  }

  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3718      	adds	r7, #24
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	460b      	mov	r3, r1
 8004142:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004144:	78fb      	ldrb	r3, [r7, #3]
 8004146:	f003 020f 	and.w	r2, r3, #15
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	4613      	mov	r3, r2
 800414e:	00db      	lsls	r3, r3, #3
 8004150:	1a9b      	subs	r3, r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	440b      	add	r3, r1
 8004156:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800415a:	681b      	ldr	r3, [r3, #0]
}
 800415c:	4618      	mov	r0, r3
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	607a      	str	r2, [r7, #4]
 8004172:	603b      	str	r3, [r7, #0]
 8004174:	460b      	mov	r3, r1
 8004176:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004178:	7afb      	ldrb	r3, [r7, #11]
 800417a:	f003 020f 	and.w	r2, r3, #15
 800417e:	4613      	mov	r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	1a9b      	subs	r3, r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	3338      	adds	r3, #56	; 0x38
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	4413      	add	r3, r2
 800418c:	3304      	adds	r3, #4
 800418e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	2200      	movs	r2, #0
 80041a0:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	2201      	movs	r2, #1
 80041a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041a8:	7afb      	ldrb	r3, [r7, #11]
 80041aa:	f003 030f 	and.w	r3, r3, #15
 80041ae:	b2da      	uxtb	r2, r3
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d102      	bne.n	80041c2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80041c2:	7afb      	ldrb	r3, [r7, #11]
 80041c4:	f003 030f 	and.w	r3, r3, #15
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d109      	bne.n	80041e0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6818      	ldr	r0, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	461a      	mov	r2, r3
 80041d8:	6979      	ldr	r1, [r7, #20]
 80041da:	f001 ff67 	bl	80060ac <USB_EP0StartXfer>
 80041de:	e008      	b.n	80041f2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6818      	ldr	r0, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	461a      	mov	r2, r3
 80041ec:	6979      	ldr	r1, [r7, #20]
 80041ee:	f001 fd19 	bl	8005c24 <USB_EPStartXfer>
  }

  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3718      	adds	r7, #24
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	460b      	mov	r3, r1
 8004206:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004208:	78fb      	ldrb	r3, [r7, #3]
 800420a:	f003 020f 	and.w	r2, r3, #15
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	429a      	cmp	r2, r3
 8004214:	d901      	bls.n	800421a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e050      	b.n	80042bc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800421a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800421e:	2b00      	cmp	r3, #0
 8004220:	da0f      	bge.n	8004242 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004222:	78fb      	ldrb	r3, [r7, #3]
 8004224:	f003 020f 	and.w	r2, r3, #15
 8004228:	4613      	mov	r3, r2
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	1a9b      	subs	r3, r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	3338      	adds	r3, #56	; 0x38
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	4413      	add	r3, r2
 8004236:	3304      	adds	r3, #4
 8004238:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2201      	movs	r2, #1
 800423e:	705a      	strb	r2, [r3, #1]
 8004240:	e00d      	b.n	800425e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004242:	78fa      	ldrb	r2, [r7, #3]
 8004244:	4613      	mov	r3, r2
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	1a9b      	subs	r3, r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	4413      	add	r3, r2
 8004254:	3304      	adds	r3, #4
 8004256:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2200      	movs	r2, #0
 800425c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2201      	movs	r2, #1
 8004262:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004264:	78fb      	ldrb	r3, [r7, #3]
 8004266:	f003 030f 	and.w	r3, r3, #15
 800426a:	b2da      	uxtb	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004276:	2b01      	cmp	r3, #1
 8004278:	d101      	bne.n	800427e <HAL_PCD_EP_SetStall+0x82>
 800427a:	2302      	movs	r3, #2
 800427c:	e01e      	b.n	80042bc <HAL_PCD_EP_SetStall+0xc0>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68f9      	ldr	r1, [r7, #12]
 800428c:	4618      	mov	r0, r3
 800428e:	f002 f8be 	bl	800640e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004292:	78fb      	ldrb	r3, [r7, #3]
 8004294:	f003 030f 	and.w	r3, r3, #15
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10a      	bne.n	80042b2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6818      	ldr	r0, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	b2d9      	uxtb	r1, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80042ac:	461a      	mov	r2, r3
 80042ae:	f002 faaf 	bl	8006810 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	460b      	mov	r3, r1
 80042ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	f003 020f 	and.w	r2, r3, #15
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d901      	bls.n	80042e2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e042      	b.n	8004368 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	da0f      	bge.n	800430a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042ea:	78fb      	ldrb	r3, [r7, #3]
 80042ec:	f003 020f 	and.w	r2, r3, #15
 80042f0:	4613      	mov	r3, r2
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	1a9b      	subs	r3, r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	3338      	adds	r3, #56	; 0x38
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	4413      	add	r3, r2
 80042fe:	3304      	adds	r3, #4
 8004300:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2201      	movs	r2, #1
 8004306:	705a      	strb	r2, [r3, #1]
 8004308:	e00f      	b.n	800432a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800430a:	78fb      	ldrb	r3, [r7, #3]
 800430c:	f003 020f 	and.w	r2, r3, #15
 8004310:	4613      	mov	r3, r2
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	1a9b      	subs	r3, r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	4413      	add	r3, r2
 8004320:	3304      	adds	r3, #4
 8004322:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004330:	78fb      	ldrb	r3, [r7, #3]
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	b2da      	uxtb	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004342:	2b01      	cmp	r3, #1
 8004344:	d101      	bne.n	800434a <HAL_PCD_EP_ClrStall+0x86>
 8004346:	2302      	movs	r3, #2
 8004348:	e00e      	b.n	8004368 <HAL_PCD_EP_ClrStall+0xa4>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68f9      	ldr	r1, [r7, #12]
 8004358:	4618      	mov	r0, r3
 800435a:	f002 f8c6 	bl	80064ea <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08a      	sub	sp, #40	; 0x28
 8004374:	af02      	add	r7, sp, #8
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	4613      	mov	r3, r2
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	1a9b      	subs	r3, r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	3338      	adds	r3, #56	; 0x38
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	4413      	add	r3, r2
 8004394:	3304      	adds	r3, #4
 8004396:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	699a      	ldr	r2, [r3, #24]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d901      	bls.n	80043a8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e06c      	b.n	8004482 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	695a      	ldr	r2, [r3, #20]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	69fa      	ldr	r2, [r7, #28]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d902      	bls.n	80043c4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	3303      	adds	r3, #3
 80043c8:	089b      	lsrs	r3, r3, #2
 80043ca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80043cc:	e02b      	b.n	8004426 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	695a      	ldr	r2, [r3, #20]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	69fa      	ldr	r2, [r7, #28]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d902      	bls.n	80043ea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	3303      	adds	r3, #3
 80043ee:	089b      	lsrs	r3, r3, #2
 80043f0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	68d9      	ldr	r1, [r3, #12]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	b2da      	uxtb	r2, r3
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004402:	b2db      	uxtb	r3, r3
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	4603      	mov	r3, r0
 8004408:	6978      	ldr	r0, [r7, #20]
 800440a:	f001 ffa2 	bl	8006352 <USB_WritePacket>

    ep->xfer_buff  += len;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	441a      	add	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	699a      	ldr	r2, [r3, #24]
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	441a      	add	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	b29b      	uxth	r3, r3
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	429a      	cmp	r2, r3
 800443a:	d809      	bhi.n	8004450 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	699a      	ldr	r2, [r3, #24]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004444:	429a      	cmp	r2, r3
 8004446:	d203      	bcs.n	8004450 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1be      	bne.n	80043ce <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	695a      	ldr	r2, [r3, #20]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	429a      	cmp	r2, r3
 800445a:	d811      	bhi.n	8004480 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	2201      	movs	r2, #1
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004470:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	43db      	mvns	r3, r3
 8004476:	6939      	ldr	r1, [r7, #16]
 8004478:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800447c:	4013      	ands	r3, r2
 800447e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3720      	adds	r7, #32
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	333c      	adds	r3, #60	; 0x3c
 80044a4:	3304      	adds	r3, #4
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	015a      	lsls	r2, r3, #5
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	4413      	add	r3, r2
 80044b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	f040 80a0 	bne.w	8004604 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 0308 	and.w	r3, r3, #8
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d015      	beq.n	80044fa <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	4a72      	ldr	r2, [pc, #456]	; (800469c <PCD_EP_OutXfrComplete_int+0x210>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	f240 80dd 	bls.w	8004692 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044de:	2b00      	cmp	r3, #0
 80044e0:	f000 80d7 	beq.w	8004692 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f0:	461a      	mov	r2, r3
 80044f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044f6:	6093      	str	r3, [r2, #8]
 80044f8:	e0cb      	b.n	8004692 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f003 0320 	and.w	r3, r3, #32
 8004500:	2b00      	cmp	r3, #0
 8004502:	d009      	beq.n	8004518 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	015a      	lsls	r2, r3, #5
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	4413      	add	r3, r2
 800450c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004510:	461a      	mov	r2, r3
 8004512:	2320      	movs	r3, #32
 8004514:	6093      	str	r3, [r2, #8]
 8004516:	e0bc      	b.n	8004692 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800451e:	2b00      	cmp	r3, #0
 8004520:	f040 80b7 	bne.w	8004692 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a5d      	ldr	r2, [pc, #372]	; (800469c <PCD_EP_OutXfrComplete_int+0x210>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d90f      	bls.n	800454c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00a      	beq.n	800454c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	015a      	lsls	r2, r3, #5
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	4413      	add	r3, r2
 800453e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004542:	461a      	mov	r2, r3
 8004544:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004548:	6093      	str	r3, [r2, #8]
 800454a:	e0a2      	b.n	8004692 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800454c:	6879      	ldr	r1, [r7, #4]
 800454e:	683a      	ldr	r2, [r7, #0]
 8004550:	4613      	mov	r3, r2
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	1a9b      	subs	r3, r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800455e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	0159      	lsls	r1, r3, #5
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	440b      	add	r3, r1
 8004568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004572:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	4613      	mov	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	1a9b      	subs	r3, r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	4403      	add	r3, r0
 8004582:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004586:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	683a      	ldr	r2, [r7, #0]
 800458c:	4613      	mov	r3, r2
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	1a9b      	subs	r3, r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	440b      	add	r3, r1
 8004596:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800459a:	6819      	ldr	r1, [r3, #0]
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	4613      	mov	r3, r2
 80045a2:	00db      	lsls	r3, r3, #3
 80045a4:	1a9b      	subs	r3, r3, r2
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	4403      	add	r3, r0
 80045aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4419      	add	r1, r3
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	4613      	mov	r3, r2
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	1a9b      	subs	r3, r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4403      	add	r3, r0
 80045c0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80045c4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d114      	bne.n	80045f6 <PCD_EP_OutXfrComplete_int+0x16a>
 80045cc:	6879      	ldr	r1, [r7, #4]
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	4613      	mov	r3, r2
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	1a9b      	subs	r3, r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	440b      	add	r3, r1
 80045da:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d108      	bne.n	80045f6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6818      	ldr	r0, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80045ee:	461a      	mov	r2, r3
 80045f0:	2101      	movs	r1, #1
 80045f2:	f002 f90d 	bl	8006810 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	4619      	mov	r1, r3
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f004 fa6f 	bl	8008ae0 <HAL_PCD_DataOutStageCallback>
 8004602:	e046      	b.n	8004692 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4a26      	ldr	r2, [pc, #152]	; (80046a0 <PCD_EP_OutXfrComplete_int+0x214>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d124      	bne.n	8004656 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00a      	beq.n	800462c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	015a      	lsls	r2, r3, #5
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	4413      	add	r3, r2
 800461e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004622:	461a      	mov	r2, r3
 8004624:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004628:	6093      	str	r3, [r2, #8]
 800462a:	e032      	b.n	8004692 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f003 0320 	and.w	r3, r3, #32
 8004632:	2b00      	cmp	r3, #0
 8004634:	d008      	beq.n	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	015a      	lsls	r2, r3, #5
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	4413      	add	r3, r2
 800463e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004642:	461a      	mov	r2, r3
 8004644:	2320      	movs	r3, #32
 8004646:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	b2db      	uxtb	r3, r3
 800464c:	4619      	mov	r1, r3
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f004 fa46 	bl	8008ae0 <HAL_PCD_DataOutStageCallback>
 8004654:	e01d      	b.n	8004692 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d114      	bne.n	8004686 <PCD_EP_OutXfrComplete_int+0x1fa>
 800465c:	6879      	ldr	r1, [r7, #4]
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	4613      	mov	r3, r2
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	1a9b      	subs	r3, r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	440b      	add	r3, r1
 800466a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d108      	bne.n	8004686 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6818      	ldr	r0, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800467e:	461a      	mov	r2, r3
 8004680:	2100      	movs	r1, #0
 8004682:	f002 f8c5 	bl	8006810 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	b2db      	uxtb	r3, r3
 800468a:	4619      	mov	r1, r3
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f004 fa27 	bl	8008ae0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3718      	adds	r7, #24
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	4f54300a 	.word	0x4f54300a
 80046a0:	4f54310a 	.word	0x4f54310a

080046a4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b086      	sub	sp, #24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	333c      	adds	r3, #60	; 0x3c
 80046bc:	3304      	adds	r3, #4
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	4a15      	ldr	r2, [pc, #84]	; (800472c <PCD_EP_OutSetupPacket_int+0x88>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d90e      	bls.n	80046f8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d009      	beq.n	80046f8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	015a      	lsls	r2, r3, #5
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	4413      	add	r3, r2
 80046ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046f0:	461a      	mov	r2, r3
 80046f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f004 f9df 	bl	8008abc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	4a0a      	ldr	r2, [pc, #40]	; (800472c <PCD_EP_OutSetupPacket_int+0x88>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d90c      	bls.n	8004720 <PCD_EP_OutSetupPacket_int+0x7c>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d108      	bne.n	8004720 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6818      	ldr	r0, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004718:	461a      	mov	r2, r3
 800471a:	2101      	movs	r1, #1
 800471c:	f002 f878 	bl	8006810 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3718      	adds	r7, #24
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	4f54300a 	.word	0x4f54300a

08004730 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	460b      	mov	r3, r1
 800473a:	70fb      	strb	r3, [r7, #3]
 800473c:	4613      	mov	r3, r2
 800473e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004748:	78fb      	ldrb	r3, [r7, #3]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d107      	bne.n	800475e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800474e:	883b      	ldrh	r3, [r7, #0]
 8004750:	0419      	lsls	r1, r3, #16
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68ba      	ldr	r2, [r7, #8]
 8004758:	430a      	orrs	r2, r1
 800475a:	629a      	str	r2, [r3, #40]	; 0x28
 800475c:	e028      	b.n	80047b0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004764:	0c1b      	lsrs	r3, r3, #16
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	4413      	add	r3, r2
 800476a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800476c:	2300      	movs	r3, #0
 800476e:	73fb      	strb	r3, [r7, #15]
 8004770:	e00d      	b.n	800478e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	7bfb      	ldrb	r3, [r7, #15]
 8004778:	3340      	adds	r3, #64	; 0x40
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	4413      	add	r3, r2
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	0c1b      	lsrs	r3, r3, #16
 8004782:	68ba      	ldr	r2, [r7, #8]
 8004784:	4413      	add	r3, r2
 8004786:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004788:	7bfb      	ldrb	r3, [r7, #15]
 800478a:	3301      	adds	r3, #1
 800478c:	73fb      	strb	r3, [r7, #15]
 800478e:	7bfa      	ldrb	r2, [r7, #15]
 8004790:	78fb      	ldrb	r3, [r7, #3]
 8004792:	3b01      	subs	r3, #1
 8004794:	429a      	cmp	r2, r3
 8004796:	d3ec      	bcc.n	8004772 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004798:	883b      	ldrh	r3, [r7, #0]
 800479a:	0418      	lsls	r0, r3, #16
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6819      	ldr	r1, [r3, #0]
 80047a0:	78fb      	ldrb	r3, [r7, #3]
 80047a2:	3b01      	subs	r3, #1
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	4302      	orrs	r2, r0
 80047a8:	3340      	adds	r3, #64	; 0x40
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	440b      	add	r3, r1
 80047ae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3714      	adds	r7, #20
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr

080047be <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
 80047c6:	460b      	mov	r3, r1
 80047c8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	887a      	ldrh	r2, [r7, #2]
 80047d0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	460b      	mov	r3, r1
 80047ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e25b      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	d075      	beq.n	8004902 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004816:	4ba3      	ldr	r3, [pc, #652]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 030c 	and.w	r3, r3, #12
 800481e:	2b04      	cmp	r3, #4
 8004820:	d00c      	beq.n	800483c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004822:	4ba0      	ldr	r3, [pc, #640]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800482a:	2b08      	cmp	r3, #8
 800482c:	d112      	bne.n	8004854 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800482e:	4b9d      	ldr	r3, [pc, #628]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004836:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800483a:	d10b      	bne.n	8004854 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800483c:	4b99      	ldr	r3, [pc, #612]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d05b      	beq.n	8004900 <HAL_RCC_OscConfig+0x108>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d157      	bne.n	8004900 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e236      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800485c:	d106      	bne.n	800486c <HAL_RCC_OscConfig+0x74>
 800485e:	4b91      	ldr	r3, [pc, #580]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a90      	ldr	r2, [pc, #576]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004868:	6013      	str	r3, [r2, #0]
 800486a:	e01d      	b.n	80048a8 <HAL_RCC_OscConfig+0xb0>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004874:	d10c      	bne.n	8004890 <HAL_RCC_OscConfig+0x98>
 8004876:	4b8b      	ldr	r3, [pc, #556]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a8a      	ldr	r2, [pc, #552]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 800487c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004880:	6013      	str	r3, [r2, #0]
 8004882:	4b88      	ldr	r3, [pc, #544]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a87      	ldr	r2, [pc, #540]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800488c:	6013      	str	r3, [r2, #0]
 800488e:	e00b      	b.n	80048a8 <HAL_RCC_OscConfig+0xb0>
 8004890:	4b84      	ldr	r3, [pc, #528]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a83      	ldr	r2, [pc, #524]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004896:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800489a:	6013      	str	r3, [r2, #0]
 800489c:	4b81      	ldr	r3, [pc, #516]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a80      	ldr	r2, [pc, #512]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 80048a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d013      	beq.n	80048d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048b0:	f7fc ff5e 	bl	8001770 <HAL_GetTick>
 80048b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048b6:	e008      	b.n	80048ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048b8:	f7fc ff5a 	bl	8001770 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b64      	cmp	r3, #100	; 0x64
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e1fb      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ca:	4b76      	ldr	r3, [pc, #472]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d0f0      	beq.n	80048b8 <HAL_RCC_OscConfig+0xc0>
 80048d6:	e014      	b.n	8004902 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d8:	f7fc ff4a 	bl	8001770 <HAL_GetTick>
 80048dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048de:	e008      	b.n	80048f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048e0:	f7fc ff46 	bl	8001770 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	2b64      	cmp	r3, #100	; 0x64
 80048ec:	d901      	bls.n	80048f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e1e7      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048f2:	4b6c      	ldr	r3, [pc, #432]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d1f0      	bne.n	80048e0 <HAL_RCC_OscConfig+0xe8>
 80048fe:	e000      	b.n	8004902 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004900:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d063      	beq.n	80049d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800490e:	4b65      	ldr	r3, [pc, #404]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f003 030c 	and.w	r3, r3, #12
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00b      	beq.n	8004932 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800491a:	4b62      	ldr	r3, [pc, #392]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004922:	2b08      	cmp	r3, #8
 8004924:	d11c      	bne.n	8004960 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004926:	4b5f      	ldr	r3, [pc, #380]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d116      	bne.n	8004960 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004932:	4b5c      	ldr	r3, [pc, #368]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d005      	beq.n	800494a <HAL_RCC_OscConfig+0x152>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d001      	beq.n	800494a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e1bb      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800494a:	4b56      	ldr	r3, [pc, #344]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	4952      	ldr	r1, [pc, #328]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 800495a:	4313      	orrs	r3, r2
 800495c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800495e:	e03a      	b.n	80049d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d020      	beq.n	80049aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004968:	4b4f      	ldr	r3, [pc, #316]	; (8004aa8 <HAL_RCC_OscConfig+0x2b0>)
 800496a:	2201      	movs	r2, #1
 800496c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800496e:	f7fc feff 	bl	8001770 <HAL_GetTick>
 8004972:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004974:	e008      	b.n	8004988 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004976:	f7fc fefb 	bl	8001770 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d901      	bls.n	8004988 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e19c      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004988:	4b46      	ldr	r3, [pc, #280]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d0f0      	beq.n	8004976 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004994:	4b43      	ldr	r3, [pc, #268]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	4940      	ldr	r1, [pc, #256]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	600b      	str	r3, [r1, #0]
 80049a8:	e015      	b.n	80049d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049aa:	4b3f      	ldr	r3, [pc, #252]	; (8004aa8 <HAL_RCC_OscConfig+0x2b0>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b0:	f7fc fede 	bl	8001770 <HAL_GetTick>
 80049b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049b8:	f7fc feda 	bl	8001770 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e17b      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049ca:	4b36      	ldr	r3, [pc, #216]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0302 	and.w	r3, r3, #2
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1f0      	bne.n	80049b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d030      	beq.n	8004a44 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d016      	beq.n	8004a18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049ea:	4b30      	ldr	r3, [pc, #192]	; (8004aac <HAL_RCC_OscConfig+0x2b4>)
 80049ec:	2201      	movs	r2, #1
 80049ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049f0:	f7fc febe 	bl	8001770 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049f8:	f7fc feba 	bl	8001770 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e15b      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a0a:	4b26      	ldr	r3, [pc, #152]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004a0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0f0      	beq.n	80049f8 <HAL_RCC_OscConfig+0x200>
 8004a16:	e015      	b.n	8004a44 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a18:	4b24      	ldr	r3, [pc, #144]	; (8004aac <HAL_RCC_OscConfig+0x2b4>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a1e:	f7fc fea7 	bl	8001770 <HAL_GetTick>
 8004a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a24:	e008      	b.n	8004a38 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a26:	f7fc fea3 	bl	8001770 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	2b02      	cmp	r3, #2
 8004a32:	d901      	bls.n	8004a38 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a34:	2303      	movs	r3, #3
 8004a36:	e144      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a38:	4b1a      	ldr	r3, [pc, #104]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004a3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1f0      	bne.n	8004a26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 80a0 	beq.w	8004b92 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a52:	2300      	movs	r3, #0
 8004a54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a56:	4b13      	ldr	r3, [pc, #76]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10f      	bne.n	8004a82 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a62:	2300      	movs	r3, #0
 8004a64:	60bb      	str	r3, [r7, #8]
 8004a66:	4b0f      	ldr	r3, [pc, #60]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6a:	4a0e      	ldr	r2, [pc, #56]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a70:	6413      	str	r3, [r2, #64]	; 0x40
 8004a72:	4b0c      	ldr	r3, [pc, #48]	; (8004aa4 <HAL_RCC_OscConfig+0x2ac>)
 8004a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a7a:	60bb      	str	r3, [r7, #8]
 8004a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a82:	4b0b      	ldr	r3, [pc, #44]	; (8004ab0 <HAL_RCC_OscConfig+0x2b8>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d121      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a8e:	4b08      	ldr	r3, [pc, #32]	; (8004ab0 <HAL_RCC_OscConfig+0x2b8>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a07      	ldr	r2, [pc, #28]	; (8004ab0 <HAL_RCC_OscConfig+0x2b8>)
 8004a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a9a:	f7fc fe69 	bl	8001770 <HAL_GetTick>
 8004a9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa0:	e011      	b.n	8004ac6 <HAL_RCC_OscConfig+0x2ce>
 8004aa2:	bf00      	nop
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	42470000 	.word	0x42470000
 8004aac:	42470e80 	.word	0x42470e80
 8004ab0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ab4:	f7fc fe5c 	bl	8001770 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d901      	bls.n	8004ac6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e0fd      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac6:	4b81      	ldr	r3, [pc, #516]	; (8004ccc <HAL_RCC_OscConfig+0x4d4>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d0f0      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d106      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x2f0>
 8004ada:	4b7d      	ldr	r3, [pc, #500]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ade:	4a7c      	ldr	r2, [pc, #496]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004ae0:	f043 0301 	orr.w	r3, r3, #1
 8004ae4:	6713      	str	r3, [r2, #112]	; 0x70
 8004ae6:	e01c      	b.n	8004b22 <HAL_RCC_OscConfig+0x32a>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	2b05      	cmp	r3, #5
 8004aee:	d10c      	bne.n	8004b0a <HAL_RCC_OscConfig+0x312>
 8004af0:	4b77      	ldr	r3, [pc, #476]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004af2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004af4:	4a76      	ldr	r2, [pc, #472]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004af6:	f043 0304 	orr.w	r3, r3, #4
 8004afa:	6713      	str	r3, [r2, #112]	; 0x70
 8004afc:	4b74      	ldr	r3, [pc, #464]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b00:	4a73      	ldr	r2, [pc, #460]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b02:	f043 0301 	orr.w	r3, r3, #1
 8004b06:	6713      	str	r3, [r2, #112]	; 0x70
 8004b08:	e00b      	b.n	8004b22 <HAL_RCC_OscConfig+0x32a>
 8004b0a:	4b71      	ldr	r3, [pc, #452]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b0e:	4a70      	ldr	r2, [pc, #448]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b10:	f023 0301 	bic.w	r3, r3, #1
 8004b14:	6713      	str	r3, [r2, #112]	; 0x70
 8004b16:	4b6e      	ldr	r3, [pc, #440]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b1a:	4a6d      	ldr	r2, [pc, #436]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b1c:	f023 0304 	bic.w	r3, r3, #4
 8004b20:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d015      	beq.n	8004b56 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b2a:	f7fc fe21 	bl	8001770 <HAL_GetTick>
 8004b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b30:	e00a      	b.n	8004b48 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b32:	f7fc fe1d 	bl	8001770 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d901      	bls.n	8004b48 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	e0bc      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b48:	4b61      	ldr	r3, [pc, #388]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0ee      	beq.n	8004b32 <HAL_RCC_OscConfig+0x33a>
 8004b54:	e014      	b.n	8004b80 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b56:	f7fc fe0b 	bl	8001770 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b5c:	e00a      	b.n	8004b74 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b5e:	f7fc fe07 	bl	8001770 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d901      	bls.n	8004b74 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e0a6      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b74:	4b56      	ldr	r3, [pc, #344]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1ee      	bne.n	8004b5e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b80:	7dfb      	ldrb	r3, [r7, #23]
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d105      	bne.n	8004b92 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b86:	4b52      	ldr	r3, [pc, #328]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8a:	4a51      	ldr	r2, [pc, #324]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b90:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 8092 	beq.w	8004cc0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b9c:	4b4c      	ldr	r3, [pc, #304]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 030c 	and.w	r3, r3, #12
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d05c      	beq.n	8004c62 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d141      	bne.n	8004c34 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bb0:	4b48      	ldr	r3, [pc, #288]	; (8004cd4 <HAL_RCC_OscConfig+0x4dc>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb6:	f7fc fddb 	bl	8001770 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bbc:	e008      	b.n	8004bd0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bbe:	f7fc fdd7 	bl	8001770 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e078      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bd0:	4b3f      	ldr	r3, [pc, #252]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1f0      	bne.n	8004bbe <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	69da      	ldr	r2, [r3, #28]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	431a      	orrs	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bea:	019b      	lsls	r3, r3, #6
 8004bec:	431a      	orrs	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf2:	085b      	lsrs	r3, r3, #1
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	041b      	lsls	r3, r3, #16
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfe:	061b      	lsls	r3, r3, #24
 8004c00:	4933      	ldr	r1, [pc, #204]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c06:	4b33      	ldr	r3, [pc, #204]	; (8004cd4 <HAL_RCC_OscConfig+0x4dc>)
 8004c08:	2201      	movs	r2, #1
 8004c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0c:	f7fc fdb0 	bl	8001770 <HAL_GetTick>
 8004c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c12:	e008      	b.n	8004c26 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c14:	f7fc fdac 	bl	8001770 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e04d      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c26:	4b2a      	ldr	r3, [pc, #168]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d0f0      	beq.n	8004c14 <HAL_RCC_OscConfig+0x41c>
 8004c32:	e045      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c34:	4b27      	ldr	r3, [pc, #156]	; (8004cd4 <HAL_RCC_OscConfig+0x4dc>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c3a:	f7fc fd99 	bl	8001770 <HAL_GetTick>
 8004c3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c40:	e008      	b.n	8004c54 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c42:	f7fc fd95 	bl	8001770 <HAL_GetTick>
 8004c46:	4602      	mov	r2, r0
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d901      	bls.n	8004c54 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e036      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c54:	4b1e      	ldr	r3, [pc, #120]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1f0      	bne.n	8004c42 <HAL_RCC_OscConfig+0x44a>
 8004c60:	e02e      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d101      	bne.n	8004c6e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e029      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c6e:	4b18      	ldr	r3, [pc, #96]	; (8004cd0 <HAL_RCC_OscConfig+0x4d8>)
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d11c      	bne.n	8004cbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d115      	bne.n	8004cbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c96:	4013      	ands	r3, r2
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d10d      	bne.n	8004cbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d106      	bne.n	8004cbc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d001      	beq.n	8004cc0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e000      	b.n	8004cc2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3718      	adds	r7, #24
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	40007000 	.word	0x40007000
 8004cd0:	40023800 	.word	0x40023800
 8004cd4:	42470060 	.word	0x42470060

08004cd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e0cc      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cec:	4b68      	ldr	r3, [pc, #416]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 030f 	and.w	r3, r3, #15
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d90c      	bls.n	8004d14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cfa:	4b65      	ldr	r3, [pc, #404]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004cfc:	683a      	ldr	r2, [r7, #0]
 8004cfe:	b2d2      	uxtb	r2, r2
 8004d00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d02:	4b63      	ldr	r3, [pc, #396]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 030f 	and.w	r3, r3, #15
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d001      	beq.n	8004d14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e0b8      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d020      	beq.n	8004d62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d2c:	4b59      	ldr	r3, [pc, #356]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	4a58      	ldr	r2, [pc, #352]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d005      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d44:	4b53      	ldr	r3, [pc, #332]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	4a52      	ldr	r2, [pc, #328]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d50:	4b50      	ldr	r3, [pc, #320]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	494d      	ldr	r1, [pc, #308]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d044      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d107      	bne.n	8004d86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d76:	4b47      	ldr	r3, [pc, #284]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d119      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e07f      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d003      	beq.n	8004d96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d92:	2b03      	cmp	r3, #3
 8004d94:	d107      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d96:	4b3f      	ldr	r3, [pc, #252]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d109      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e06f      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004da6:	4b3b      	ldr	r3, [pc, #236]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e067      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004db6:	4b37      	ldr	r3, [pc, #220]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f023 0203 	bic.w	r2, r3, #3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	4934      	ldr	r1, [pc, #208]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dc8:	f7fc fcd2 	bl	8001770 <HAL_GetTick>
 8004dcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dce:	e00a      	b.n	8004de6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dd0:	f7fc fcce 	bl	8001770 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e04f      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004de6:	4b2b      	ldr	r3, [pc, #172]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	f003 020c 	and.w	r2, r3, #12
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d1eb      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004df8:	4b25      	ldr	r3, [pc, #148]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 030f 	and.w	r3, r3, #15
 8004e00:	683a      	ldr	r2, [r7, #0]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d20c      	bcs.n	8004e20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e06:	4b22      	ldr	r3, [pc, #136]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e0e:	4b20      	ldr	r3, [pc, #128]	; (8004e90 <HAL_RCC_ClockConfig+0x1b8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 030f 	and.w	r3, r3, #15
 8004e16:	683a      	ldr	r2, [r7, #0]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d001      	beq.n	8004e20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e032      	b.n	8004e86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0304 	and.w	r3, r3, #4
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e2c:	4b19      	ldr	r3, [pc, #100]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	4916      	ldr	r1, [pc, #88]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0308 	and.w	r3, r3, #8
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d009      	beq.n	8004e5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e4a:	4b12      	ldr	r3, [pc, #72]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	00db      	lsls	r3, r3, #3
 8004e58:	490e      	ldr	r1, [pc, #56]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e5e:	f000 f821 	bl	8004ea4 <HAL_RCC_GetSysClockFreq>
 8004e62:	4601      	mov	r1, r0
 8004e64:	4b0b      	ldr	r3, [pc, #44]	; (8004e94 <HAL_RCC_ClockConfig+0x1bc>)
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	091b      	lsrs	r3, r3, #4
 8004e6a:	f003 030f 	and.w	r3, r3, #15
 8004e6e:	4a0a      	ldr	r2, [pc, #40]	; (8004e98 <HAL_RCC_ClockConfig+0x1c0>)
 8004e70:	5cd3      	ldrb	r3, [r2, r3]
 8004e72:	fa21 f303 	lsr.w	r3, r1, r3
 8004e76:	4a09      	ldr	r2, [pc, #36]	; (8004e9c <HAL_RCC_ClockConfig+0x1c4>)
 8004e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e7a:	4b09      	ldr	r3, [pc, #36]	; (8004ea0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fc fc32 	bl	80016e8 <HAL_InitTick>

  return HAL_OK;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	40023c00 	.word	0x40023c00
 8004e94:	40023800 	.word	0x40023800
 8004e98:	0800ccb0 	.word	0x0800ccb0
 8004e9c:	20000410 	.word	0x20000410
 8004ea0:	20000414 	.word	0x20000414

08004ea4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	607b      	str	r3, [r7, #4]
 8004eae:	2300      	movs	r3, #0
 8004eb0:	60fb      	str	r3, [r7, #12]
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004eba:	4b63      	ldr	r3, [pc, #396]	; (8005048 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f003 030c 	and.w	r3, r3, #12
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d007      	beq.n	8004ed6 <HAL_RCC_GetSysClockFreq+0x32>
 8004ec6:	2b08      	cmp	r3, #8
 8004ec8:	d008      	beq.n	8004edc <HAL_RCC_GetSysClockFreq+0x38>
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f040 80b4 	bne.w	8005038 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ed0:	4b5e      	ldr	r3, [pc, #376]	; (800504c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004ed2:	60bb      	str	r3, [r7, #8]
       break;
 8004ed4:	e0b3      	b.n	800503e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ed6:	4b5e      	ldr	r3, [pc, #376]	; (8005050 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004ed8:	60bb      	str	r3, [r7, #8]
      break;
 8004eda:	e0b0      	b.n	800503e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004edc:	4b5a      	ldr	r3, [pc, #360]	; (8005048 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ee4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ee6:	4b58      	ldr	r3, [pc, #352]	; (8005048 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d04a      	beq.n	8004f88 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ef2:	4b55      	ldr	r3, [pc, #340]	; (8005048 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	099b      	lsrs	r3, r3, #6
 8004ef8:	f04f 0400 	mov.w	r4, #0
 8004efc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004f00:	f04f 0200 	mov.w	r2, #0
 8004f04:	ea03 0501 	and.w	r5, r3, r1
 8004f08:	ea04 0602 	and.w	r6, r4, r2
 8004f0c:	4629      	mov	r1, r5
 8004f0e:	4632      	mov	r2, r6
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	f04f 0400 	mov.w	r4, #0
 8004f18:	0154      	lsls	r4, r2, #5
 8004f1a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004f1e:	014b      	lsls	r3, r1, #5
 8004f20:	4619      	mov	r1, r3
 8004f22:	4622      	mov	r2, r4
 8004f24:	1b49      	subs	r1, r1, r5
 8004f26:	eb62 0206 	sbc.w	r2, r2, r6
 8004f2a:	f04f 0300 	mov.w	r3, #0
 8004f2e:	f04f 0400 	mov.w	r4, #0
 8004f32:	0194      	lsls	r4, r2, #6
 8004f34:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004f38:	018b      	lsls	r3, r1, #6
 8004f3a:	1a5b      	subs	r3, r3, r1
 8004f3c:	eb64 0402 	sbc.w	r4, r4, r2
 8004f40:	f04f 0100 	mov.w	r1, #0
 8004f44:	f04f 0200 	mov.w	r2, #0
 8004f48:	00e2      	lsls	r2, r4, #3
 8004f4a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004f4e:	00d9      	lsls	r1, r3, #3
 8004f50:	460b      	mov	r3, r1
 8004f52:	4614      	mov	r4, r2
 8004f54:	195b      	adds	r3, r3, r5
 8004f56:	eb44 0406 	adc.w	r4, r4, r6
 8004f5a:	f04f 0100 	mov.w	r1, #0
 8004f5e:	f04f 0200 	mov.w	r2, #0
 8004f62:	0262      	lsls	r2, r4, #9
 8004f64:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004f68:	0259      	lsls	r1, r3, #9
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	4614      	mov	r4, r2
 8004f6e:	4618      	mov	r0, r3
 8004f70:	4621      	mov	r1, r4
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f04f 0400 	mov.w	r4, #0
 8004f78:	461a      	mov	r2, r3
 8004f7a:	4623      	mov	r3, r4
 8004f7c:	f7fb fb9c 	bl	80006b8 <__aeabi_uldivmod>
 8004f80:	4603      	mov	r3, r0
 8004f82:	460c      	mov	r4, r1
 8004f84:	60fb      	str	r3, [r7, #12]
 8004f86:	e049      	b.n	800501c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f88:	4b2f      	ldr	r3, [pc, #188]	; (8005048 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	099b      	lsrs	r3, r3, #6
 8004f8e:	f04f 0400 	mov.w	r4, #0
 8004f92:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004f96:	f04f 0200 	mov.w	r2, #0
 8004f9a:	ea03 0501 	and.w	r5, r3, r1
 8004f9e:	ea04 0602 	and.w	r6, r4, r2
 8004fa2:	4629      	mov	r1, r5
 8004fa4:	4632      	mov	r2, r6
 8004fa6:	f04f 0300 	mov.w	r3, #0
 8004faa:	f04f 0400 	mov.w	r4, #0
 8004fae:	0154      	lsls	r4, r2, #5
 8004fb0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004fb4:	014b      	lsls	r3, r1, #5
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4622      	mov	r2, r4
 8004fba:	1b49      	subs	r1, r1, r5
 8004fbc:	eb62 0206 	sbc.w	r2, r2, r6
 8004fc0:	f04f 0300 	mov.w	r3, #0
 8004fc4:	f04f 0400 	mov.w	r4, #0
 8004fc8:	0194      	lsls	r4, r2, #6
 8004fca:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004fce:	018b      	lsls	r3, r1, #6
 8004fd0:	1a5b      	subs	r3, r3, r1
 8004fd2:	eb64 0402 	sbc.w	r4, r4, r2
 8004fd6:	f04f 0100 	mov.w	r1, #0
 8004fda:	f04f 0200 	mov.w	r2, #0
 8004fde:	00e2      	lsls	r2, r4, #3
 8004fe0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004fe4:	00d9      	lsls	r1, r3, #3
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4614      	mov	r4, r2
 8004fea:	195b      	adds	r3, r3, r5
 8004fec:	eb44 0406 	adc.w	r4, r4, r6
 8004ff0:	f04f 0100 	mov.w	r1, #0
 8004ff4:	f04f 0200 	mov.w	r2, #0
 8004ff8:	02a2      	lsls	r2, r4, #10
 8004ffa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004ffe:	0299      	lsls	r1, r3, #10
 8005000:	460b      	mov	r3, r1
 8005002:	4614      	mov	r4, r2
 8005004:	4618      	mov	r0, r3
 8005006:	4621      	mov	r1, r4
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f04f 0400 	mov.w	r4, #0
 800500e:	461a      	mov	r2, r3
 8005010:	4623      	mov	r3, r4
 8005012:	f7fb fb51 	bl	80006b8 <__aeabi_uldivmod>
 8005016:	4603      	mov	r3, r0
 8005018:	460c      	mov	r4, r1
 800501a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800501c:	4b0a      	ldr	r3, [pc, #40]	; (8005048 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	0c1b      	lsrs	r3, r3, #16
 8005022:	f003 0303 	and.w	r3, r3, #3
 8005026:	3301      	adds	r3, #1
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	fbb2 f3f3 	udiv	r3, r2, r3
 8005034:	60bb      	str	r3, [r7, #8]
      break;
 8005036:	e002      	b.n	800503e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005038:	4b04      	ldr	r3, [pc, #16]	; (800504c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800503a:	60bb      	str	r3, [r7, #8]
      break;
 800503c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800503e:	68bb      	ldr	r3, [r7, #8]
}
 8005040:	4618      	mov	r0, r3
 8005042:	3714      	adds	r7, #20
 8005044:	46bd      	mov	sp, r7
 8005046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005048:	40023800 	.word	0x40023800
 800504c:	00f42400 	.word	0x00f42400
 8005050:	007a1200 	.word	0x007a1200

08005054 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005054:	b480      	push	{r7}
 8005056:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005058:	4b03      	ldr	r3, [pc, #12]	; (8005068 <HAL_RCC_GetHCLKFreq+0x14>)
 800505a:	681b      	ldr	r3, [r3, #0]
}
 800505c:	4618      	mov	r0, r3
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	20000410 	.word	0x20000410

0800506c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005078:	2300      	movs	r3, #0
 800507a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0301 	and.w	r3, r3, #1
 8005084:	2b00      	cmp	r3, #0
 8005086:	d105      	bne.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005090:	2b00      	cmp	r3, #0
 8005092:	d035      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005094:	4b62      	ldr	r3, [pc, #392]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005096:	2200      	movs	r2, #0
 8005098:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800509a:	f7fc fb69 	bl	8001770 <HAL_GetTick>
 800509e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050a0:	e008      	b.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050a2:	f7fc fb65 	bl	8001770 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e0b0      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80050b4:	4b5b      	ldr	r3, [pc, #364]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1f0      	bne.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	019a      	lsls	r2, r3, #6
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	071b      	lsls	r3, r3, #28
 80050cc:	4955      	ldr	r1, [pc, #340]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050d4:	4b52      	ldr	r3, [pc, #328]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80050d6:	2201      	movs	r2, #1
 80050d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050da:	f7fc fb49 	bl	8001770 <HAL_GetTick>
 80050de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050e0:	e008      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050e2:	f7fc fb45 	bl	8001770 <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d901      	bls.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e090      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050f4:	4b4b      	ldr	r3, [pc, #300]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d0f0      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b00      	cmp	r3, #0
 800510a:	f000 8083 	beq.w	8005214 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800510e:	2300      	movs	r3, #0
 8005110:	60fb      	str	r3, [r7, #12]
 8005112:	4b44      	ldr	r3, [pc, #272]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	4a43      	ldr	r2, [pc, #268]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800511c:	6413      	str	r3, [r2, #64]	; 0x40
 800511e:	4b41      	ldr	r3, [pc, #260]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005126:	60fb      	str	r3, [r7, #12]
 8005128:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800512a:	4b3f      	ldr	r3, [pc, #252]	; (8005228 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a3e      	ldr	r2, [pc, #248]	; (8005228 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005134:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005136:	f7fc fb1b 	bl	8001770 <HAL_GetTick>
 800513a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800513c:	e008      	b.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800513e:	f7fc fb17 	bl	8001770 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d901      	bls.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e062      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005150:	4b35      	ldr	r3, [pc, #212]	; (8005228 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005158:	2b00      	cmp	r3, #0
 800515a:	d0f0      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800515c:	4b31      	ldr	r3, [pc, #196]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800515e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005160:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005164:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d02f      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	429a      	cmp	r2, r3
 8005178:	d028      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800517a:	4b2a      	ldr	r3, [pc, #168]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800517c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800517e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005182:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005184:	4b29      	ldr	r3, [pc, #164]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005186:	2201      	movs	r2, #1
 8005188:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800518a:	4b28      	ldr	r3, [pc, #160]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800518c:	2200      	movs	r2, #0
 800518e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005190:	4a24      	ldr	r2, [pc, #144]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005196:	4b23      	ldr	r3, [pc, #140]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d114      	bne.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80051a2:	f7fc fae5 	bl	8001770 <HAL_GetTick>
 80051a6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051a8:	e00a      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051aa:	f7fc fae1 	bl	8001770 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d901      	bls.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e02a      	b.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051c0:	4b18      	ldr	r3, [pc, #96]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0ee      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051d8:	d10d      	bne.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80051da:	4b12      	ldr	r3, [pc, #72]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80051ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ee:	490d      	ldr	r1, [pc, #52]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	608b      	str	r3, [r1, #8]
 80051f4:	e005      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80051f6:	4b0b      	ldr	r3, [pc, #44]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	4a0a      	ldr	r2, [pc, #40]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051fc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005200:	6093      	str	r3, [r2, #8]
 8005202:	4b08      	ldr	r3, [pc, #32]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005204:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800520e:	4905      	ldr	r1, [pc, #20]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005210:	4313      	orrs	r3, r2
 8005212:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3718      	adds	r7, #24
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	42470068 	.word	0x42470068
 8005224:	40023800 	.word	0x40023800
 8005228:	40007000 	.word	0x40007000
 800522c:	42470e40 	.word	0x42470e40

08005230 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005238:	2300      	movs	r3, #0
 800523a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800523c:	2300      	movs	r3, #0
 800523e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005240:	2300      	movs	r3, #0
 8005242:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005244:	2300      	movs	r3, #0
 8005246:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d13d      	bne.n	80052ca <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800524e:	4b22      	ldr	r3, [pc, #136]	; (80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005256:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d004      	beq.n	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800525e:	2b01      	cmp	r3, #1
 8005260:	d12f      	bne.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005262:	4b1e      	ldr	r3, [pc, #120]	; (80052dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005264:	617b      	str	r3, [r7, #20]
          break;
 8005266:	e02f      	b.n	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005268:	4b1b      	ldr	r3, [pc, #108]	; (80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005270:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005274:	d108      	bne.n	8005288 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005276:	4b18      	ldr	r3, [pc, #96]	; (80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800527e:	4a18      	ldr	r2, [pc, #96]	; (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005280:	fbb2 f3f3 	udiv	r3, r2, r3
 8005284:	613b      	str	r3, [r7, #16]
 8005286:	e007      	b.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005288:	4b13      	ldr	r3, [pc, #76]	; (80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005290:	4a14      	ldr	r2, [pc, #80]	; (80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005292:	fbb2 f3f3 	udiv	r3, r2, r3
 8005296:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005298:	4b0f      	ldr	r3, [pc, #60]	; (80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800529a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800529e:	099b      	lsrs	r3, r3, #6
 80052a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	fb02 f303 	mul.w	r3, r2, r3
 80052aa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80052ac:	4b0a      	ldr	r3, [pc, #40]	; (80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80052ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052b2:	0f1b      	lsrs	r3, r3, #28
 80052b4:	f003 0307 	and.w	r3, r3, #7
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80052be:	617b      	str	r3, [r7, #20]
          break;
 80052c0:	e002      	b.n	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	617b      	str	r3, [r7, #20]
          break;
 80052c6:	bf00      	nop
        }
      }
      break;
 80052c8:	bf00      	nop
    }
  }
  return frequency;
 80052ca:	697b      	ldr	r3, [r7, #20]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	371c      	adds	r7, #28
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr
 80052d8:	40023800 	.word	0x40023800
 80052dc:	00bb8000 	.word	0x00bb8000
 80052e0:	007a1200 	.word	0x007a1200
 80052e4:	00f42400 	.word	0x00f42400

080052e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80052e8:	b084      	sub	sp, #16
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b084      	sub	sp, #16
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	f107 001c 	add.w	r0, r7, #28
 80052f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80052fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d122      	bne.n	8005346 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005304:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005314:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005328:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800532a:	2b01      	cmp	r3, #1
 800532c:	d105      	bne.n	800533a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f001 fac6 	bl	80068cc <USB_CoreReset>
 8005340:	4603      	mov	r3, r0
 8005342:	73fb      	strb	r3, [r7, #15]
 8005344:	e01a      	b.n	800537c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f001 faba 	bl	80068cc <USB_CoreReset>
 8005358:	4603      	mov	r3, r0
 800535a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800535c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800535e:	2b00      	cmp	r3, #0
 8005360:	d106      	bne.n	8005370 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005366:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	639a      	str	r2, [r3, #56]	; 0x38
 800536e:	e005      	b.n	800537c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005374:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800537c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537e:	2b01      	cmp	r3, #1
 8005380:	d10b      	bne.n	800539a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f043 0206 	orr.w	r2, r3, #6
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f043 0220 	orr.w	r2, r3, #32
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800539a:	7bfb      	ldrb	r3, [r7, #15]
}
 800539c:	4618      	mov	r0, r3
 800539e:	3710      	adds	r7, #16
 80053a0:	46bd      	mov	sp, r7
 80053a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053a6:	b004      	add	sp, #16
 80053a8:	4770      	bx	lr
	...

080053ac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	60f8      	str	r0, [r7, #12]
 80053b4:	60b9      	str	r1, [r7, #8]
 80053b6:	4613      	mov	r3, r2
 80053b8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80053ba:	79fb      	ldrb	r3, [r7, #7]
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d165      	bne.n	800548c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	4a41      	ldr	r2, [pc, #260]	; (80054c8 <USB_SetTurnaroundTime+0x11c>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d906      	bls.n	80053d6 <USB_SetTurnaroundTime+0x2a>
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	4a40      	ldr	r2, [pc, #256]	; (80054cc <USB_SetTurnaroundTime+0x120>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d802      	bhi.n	80053d6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80053d0:	230f      	movs	r3, #15
 80053d2:	617b      	str	r3, [r7, #20]
 80053d4:	e062      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	4a3c      	ldr	r2, [pc, #240]	; (80054cc <USB_SetTurnaroundTime+0x120>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d906      	bls.n	80053ec <USB_SetTurnaroundTime+0x40>
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	4a3b      	ldr	r2, [pc, #236]	; (80054d0 <USB_SetTurnaroundTime+0x124>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d802      	bhi.n	80053ec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80053e6:	230e      	movs	r3, #14
 80053e8:	617b      	str	r3, [r7, #20]
 80053ea:	e057      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	4a38      	ldr	r2, [pc, #224]	; (80054d0 <USB_SetTurnaroundTime+0x124>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d906      	bls.n	8005402 <USB_SetTurnaroundTime+0x56>
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	4a37      	ldr	r2, [pc, #220]	; (80054d4 <USB_SetTurnaroundTime+0x128>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d802      	bhi.n	8005402 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80053fc:	230d      	movs	r3, #13
 80053fe:	617b      	str	r3, [r7, #20]
 8005400:	e04c      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	4a33      	ldr	r2, [pc, #204]	; (80054d4 <USB_SetTurnaroundTime+0x128>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d906      	bls.n	8005418 <USB_SetTurnaroundTime+0x6c>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	4a32      	ldr	r2, [pc, #200]	; (80054d8 <USB_SetTurnaroundTime+0x12c>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d802      	bhi.n	8005418 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005412:	230c      	movs	r3, #12
 8005414:	617b      	str	r3, [r7, #20]
 8005416:	e041      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	4a2f      	ldr	r2, [pc, #188]	; (80054d8 <USB_SetTurnaroundTime+0x12c>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d906      	bls.n	800542e <USB_SetTurnaroundTime+0x82>
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	4a2e      	ldr	r2, [pc, #184]	; (80054dc <USB_SetTurnaroundTime+0x130>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d802      	bhi.n	800542e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005428:	230b      	movs	r3, #11
 800542a:	617b      	str	r3, [r7, #20]
 800542c:	e036      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	4a2a      	ldr	r2, [pc, #168]	; (80054dc <USB_SetTurnaroundTime+0x130>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d906      	bls.n	8005444 <USB_SetTurnaroundTime+0x98>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	4a29      	ldr	r2, [pc, #164]	; (80054e0 <USB_SetTurnaroundTime+0x134>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d802      	bhi.n	8005444 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800543e:	230a      	movs	r3, #10
 8005440:	617b      	str	r3, [r7, #20]
 8005442:	e02b      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	4a26      	ldr	r2, [pc, #152]	; (80054e0 <USB_SetTurnaroundTime+0x134>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d906      	bls.n	800545a <USB_SetTurnaroundTime+0xae>
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	4a25      	ldr	r2, [pc, #148]	; (80054e4 <USB_SetTurnaroundTime+0x138>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d802      	bhi.n	800545a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005454:	2309      	movs	r3, #9
 8005456:	617b      	str	r3, [r7, #20]
 8005458:	e020      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	4a21      	ldr	r2, [pc, #132]	; (80054e4 <USB_SetTurnaroundTime+0x138>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d906      	bls.n	8005470 <USB_SetTurnaroundTime+0xc4>
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	4a20      	ldr	r2, [pc, #128]	; (80054e8 <USB_SetTurnaroundTime+0x13c>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d802      	bhi.n	8005470 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800546a:	2308      	movs	r3, #8
 800546c:	617b      	str	r3, [r7, #20]
 800546e:	e015      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	4a1d      	ldr	r2, [pc, #116]	; (80054e8 <USB_SetTurnaroundTime+0x13c>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d906      	bls.n	8005486 <USB_SetTurnaroundTime+0xda>
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	4a1c      	ldr	r2, [pc, #112]	; (80054ec <USB_SetTurnaroundTime+0x140>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d802      	bhi.n	8005486 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005480:	2307      	movs	r3, #7
 8005482:	617b      	str	r3, [r7, #20]
 8005484:	e00a      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005486:	2306      	movs	r3, #6
 8005488:	617b      	str	r3, [r7, #20]
 800548a:	e007      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800548c:	79fb      	ldrb	r3, [r7, #7]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d102      	bne.n	8005498 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005492:	2309      	movs	r3, #9
 8005494:	617b      	str	r3, [r7, #20]
 8005496:	e001      	b.n	800549c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005498:	2309      	movs	r3, #9
 800549a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	68da      	ldr	r2, [r3, #12]
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	029b      	lsls	r3, r3, #10
 80054b0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80054b4:	431a      	orrs	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	371c      	adds	r7, #28
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr
 80054c8:	00d8acbf 	.word	0x00d8acbf
 80054cc:	00e4e1bf 	.word	0x00e4e1bf
 80054d0:	00f423ff 	.word	0x00f423ff
 80054d4:	0106737f 	.word	0x0106737f
 80054d8:	011a499f 	.word	0x011a499f
 80054dc:	01312cff 	.word	0x01312cff
 80054e0:	014ca43f 	.word	0x014ca43f
 80054e4:	016e35ff 	.word	0x016e35ff
 80054e8:	01a6ab1f 	.word	0x01a6ab1f
 80054ec:	01e847ff 	.word	0x01e847ff

080054f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f043 0201 	orr.w	r2, r3, #1
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005512:	b480      	push	{r7}
 8005514:	b083      	sub	sp, #12
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f023 0201 	bic.w	r2, r3, #1
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	460b      	mov	r3, r1
 800553e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800554c:	78fb      	ldrb	r3, [r7, #3]
 800554e:	2b01      	cmp	r3, #1
 8005550:	d106      	bne.n	8005560 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	60da      	str	r2, [r3, #12]
 800555e:	e00b      	b.n	8005578 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005560:	78fb      	ldrb	r3, [r7, #3]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d106      	bne.n	8005574 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	60da      	str	r2, [r3, #12]
 8005572:	e001      	b.n	8005578 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e003      	b.n	8005580 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005578:	2032      	movs	r0, #50	; 0x32
 800557a:	f7fc f905 	bl	8001788 <HAL_Delay>

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3708      	adds	r7, #8
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005588:	b084      	sub	sp, #16
 800558a:	b580      	push	{r7, lr}
 800558c:	b086      	sub	sp, #24
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
 8005592:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005596:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800559a:	2300      	movs	r3, #0
 800559c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80055a2:	2300      	movs	r3, #0
 80055a4:	613b      	str	r3, [r7, #16]
 80055a6:	e009      	b.n	80055bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	3340      	adds	r3, #64	; 0x40
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	2200      	movs	r2, #0
 80055b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	3301      	adds	r3, #1
 80055ba:	613b      	str	r3, [r7, #16]
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	2b0e      	cmp	r3, #14
 80055c0:	d9f2      	bls.n	80055a8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80055c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d11c      	bne.n	8005602 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80055d6:	f043 0302 	orr.w	r3, r3, #2
 80055da:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ec:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	639a      	str	r2, [r3, #56]	; 0x38
 8005600:	e00b      	b.n	800561a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005606:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005612:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005620:	461a      	mov	r2, r3
 8005622:	2300      	movs	r3, #0
 8005624:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800562c:	4619      	mov	r1, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005634:	461a      	mov	r2, r3
 8005636:	680b      	ldr	r3, [r1, #0]
 8005638:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800563a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800563c:	2b01      	cmp	r3, #1
 800563e:	d10c      	bne.n	800565a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005642:	2b00      	cmp	r3, #0
 8005644:	d104      	bne.n	8005650 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005646:	2100      	movs	r1, #0
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 f949 	bl	80058e0 <USB_SetDevSpeed>
 800564e:	e008      	b.n	8005662 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005650:	2101      	movs	r1, #1
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f944 	bl	80058e0 <USB_SetDevSpeed>
 8005658:	e003      	b.n	8005662 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800565a:	2103      	movs	r1, #3
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 f93f 	bl	80058e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005662:	2110      	movs	r1, #16
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 f8f3 	bl	8005850 <USB_FlushTxFifo>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d001      	beq.n	8005674 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f000 f911 	bl	800589c <USB_FlushRxFifo>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800568a:	461a      	mov	r2, r3
 800568c:	2300      	movs	r3, #0
 800568e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005696:	461a      	mov	r2, r3
 8005698:	2300      	movs	r3, #0
 800569a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056a2:	461a      	mov	r2, r3
 80056a4:	2300      	movs	r3, #0
 80056a6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056a8:	2300      	movs	r3, #0
 80056aa:	613b      	str	r3, [r7, #16]
 80056ac:	e043      	b.n	8005736 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	015a      	lsls	r2, r3, #5
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	4413      	add	r3, r2
 80056b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80056c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80056c4:	d118      	bne.n	80056f8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d10a      	bne.n	80056e2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	015a      	lsls	r2, r3, #5
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056d8:	461a      	mov	r2, r3
 80056da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80056de:	6013      	str	r3, [r2, #0]
 80056e0:	e013      	b.n	800570a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	015a      	lsls	r2, r3, #5
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	4413      	add	r3, r2
 80056ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056ee:	461a      	mov	r2, r3
 80056f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80056f4:	6013      	str	r3, [r2, #0]
 80056f6:	e008      	b.n	800570a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	015a      	lsls	r2, r3, #5
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4413      	add	r3, r2
 8005700:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005704:	461a      	mov	r2, r3
 8005706:	2300      	movs	r3, #0
 8005708:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	015a      	lsls	r2, r3, #5
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4413      	add	r3, r2
 8005712:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005716:	461a      	mov	r2, r3
 8005718:	2300      	movs	r3, #0
 800571a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	015a      	lsls	r2, r3, #5
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	4413      	add	r3, r2
 8005724:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005728:	461a      	mov	r2, r3
 800572a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800572e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	3301      	adds	r3, #1
 8005734:	613b      	str	r3, [r7, #16]
 8005736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	429a      	cmp	r2, r3
 800573c:	d3b7      	bcc.n	80056ae <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800573e:	2300      	movs	r3, #0
 8005740:	613b      	str	r3, [r7, #16]
 8005742:	e043      	b.n	80057cc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4413      	add	r3, r2
 800574c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005756:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800575a:	d118      	bne.n	800578e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d10a      	bne.n	8005778 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	015a      	lsls	r2, r3, #5
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	4413      	add	r3, r2
 800576a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800576e:	461a      	mov	r2, r3
 8005770:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005774:	6013      	str	r3, [r2, #0]
 8005776:	e013      	b.n	80057a0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	015a      	lsls	r2, r3, #5
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4413      	add	r3, r2
 8005780:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005784:	461a      	mov	r2, r3
 8005786:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800578a:	6013      	str	r3, [r2, #0]
 800578c:	e008      	b.n	80057a0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	015a      	lsls	r2, r3, #5
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	4413      	add	r3, r2
 8005796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800579a:	461a      	mov	r2, r3
 800579c:	2300      	movs	r3, #0
 800579e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	015a      	lsls	r2, r3, #5
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	4413      	add	r3, r2
 80057a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ac:	461a      	mov	r2, r3
 80057ae:	2300      	movs	r3, #0
 80057b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	015a      	lsls	r2, r3, #5
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	4413      	add	r3, r2
 80057ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057be:	461a      	mov	r2, r3
 80057c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80057c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	3301      	adds	r3, #1
 80057ca:	613b      	str	r3, [r7, #16]
 80057cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ce:	693a      	ldr	r2, [r7, #16]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d3b7      	bcc.n	8005744 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80057e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057e6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80057f4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80057f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d105      	bne.n	8005808 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	f043 0210 	orr.w	r2, r3, #16
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	699a      	ldr	r2, [r3, #24]
 800580c:	4b0f      	ldr	r3, [pc, #60]	; (800584c <USB_DevInit+0x2c4>)
 800580e:	4313      	orrs	r3, r2
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005816:	2b00      	cmp	r3, #0
 8005818:	d005      	beq.n	8005826 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	699b      	ldr	r3, [r3, #24]
 800581e:	f043 0208 	orr.w	r2, r3, #8
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005826:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005828:	2b01      	cmp	r3, #1
 800582a:	d107      	bne.n	800583c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005834:	f043 0304 	orr.w	r3, r3, #4
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800583c:	7dfb      	ldrb	r3, [r7, #23]
}
 800583e:	4618      	mov	r0, r3
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005848:	b004      	add	sp, #16
 800584a:	4770      	bx	lr
 800584c:	803c3800 	.word	0x803c3800

08005850 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	019b      	lsls	r3, r3, #6
 8005862:	f043 0220 	orr.w	r2, r3, #32
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	3301      	adds	r3, #1
 800586e:	60fb      	str	r3, [r7, #12]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	4a09      	ldr	r2, [pc, #36]	; (8005898 <USB_FlushTxFifo+0x48>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d901      	bls.n	800587c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e006      	b.n	800588a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	f003 0320 	and.w	r3, r3, #32
 8005884:	2b20      	cmp	r3, #32
 8005886:	d0f0      	beq.n	800586a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	00030d40 	.word	0x00030d40

0800589c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800589c:	b480      	push	{r7}
 800589e:	b085      	sub	sp, #20
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80058a4:	2300      	movs	r3, #0
 80058a6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2210      	movs	r2, #16
 80058ac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	3301      	adds	r3, #1
 80058b2:	60fb      	str	r3, [r7, #12]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	4a09      	ldr	r2, [pc, #36]	; (80058dc <USB_FlushRxFifo+0x40>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d901      	bls.n	80058c0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e006      	b.n	80058ce <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	f003 0310 	and.w	r3, r3, #16
 80058c8:	2b10      	cmp	r3, #16
 80058ca:	d0f0      	beq.n	80058ae <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3714      	adds	r7, #20
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	00030d40 	.word	0x00030d40

080058e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b085      	sub	sp, #20
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
 80058e8:	460b      	mov	r3, r1
 80058ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	78fb      	ldrb	r3, [r7, #3]
 80058fa:	68f9      	ldr	r1, [r7, #12]
 80058fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005900:	4313      	orrs	r3, r2
 8005902:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005912:	b480      	push	{r7}
 8005914:	b087      	sub	sp, #28
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f003 0306 	and.w	r3, r3, #6
 800592a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d102      	bne.n	8005938 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005932:	2300      	movs	r3, #0
 8005934:	75fb      	strb	r3, [r7, #23]
 8005936:	e00a      	b.n	800594e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2b02      	cmp	r3, #2
 800593c:	d002      	beq.n	8005944 <USB_GetDevSpeed+0x32>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b06      	cmp	r3, #6
 8005942:	d102      	bne.n	800594a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005944:	2302      	movs	r3, #2
 8005946:	75fb      	strb	r3, [r7, #23]
 8005948:	e001      	b.n	800594e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800594a:	230f      	movs	r3, #15
 800594c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800594e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005950:	4618      	mov	r0, r3
 8005952:	371c      	adds	r7, #28
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800595c:	b480      	push	{r7}
 800595e:	b085      	sub	sp, #20
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	785b      	ldrb	r3, [r3, #1]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d13a      	bne.n	80059ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800597e:	69da      	ldr	r2, [r3, #28]
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	f003 030f 	and.w	r3, r3, #15
 8005988:	2101      	movs	r1, #1
 800598a:	fa01 f303 	lsl.w	r3, r1, r3
 800598e:	b29b      	uxth	r3, r3
 8005990:	68f9      	ldr	r1, [r7, #12]
 8005992:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005996:	4313      	orrs	r3, r2
 8005998:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	015a      	lsls	r2, r3, #5
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	4413      	add	r3, r2
 80059a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d155      	bne.n	8005a5c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	015a      	lsls	r2, r3, #5
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	4413      	add	r3, r2
 80059b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	78db      	ldrb	r3, [r3, #3]
 80059ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80059cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	059b      	lsls	r3, r3, #22
 80059d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80059d4:	4313      	orrs	r3, r2
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	0151      	lsls	r1, r2, #5
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	440a      	add	r2, r1
 80059de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059ea:	6013      	str	r3, [r2, #0]
 80059ec:	e036      	b.n	8005a5c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059f4:	69da      	ldr	r2, [r3, #28]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	2101      	movs	r1, #1
 8005a00:	fa01 f303 	lsl.w	r3, r1, r3
 8005a04:	041b      	lsls	r3, r3, #16
 8005a06:	68f9      	ldr	r1, [r7, #12]
 8005a08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d11a      	bne.n	8005a5c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	015a      	lsls	r2, r3, #5
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	78db      	ldrb	r3, [r3, #3]
 8005a40:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005a42:	430b      	orrs	r3, r1
 8005a44:	4313      	orrs	r3, r2
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	0151      	lsls	r1, r2, #5
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	440a      	add	r2, r1
 8005a4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a5a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3714      	adds	r7, #20
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
	...

08005a6c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b085      	sub	sp, #20
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	781b      	ldrb	r3, [r3, #0]
 8005a7e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	785b      	ldrb	r3, [r3, #1]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d161      	bne.n	8005b4c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a9e:	d11f      	bne.n	8005ae0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	0151      	lsls	r1, r2, #5
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	440a      	add	r2, r1
 8005ab6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005aba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005abe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	015a      	lsls	r2, r3, #5
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	4413      	add	r3, r2
 8005ac8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	0151      	lsls	r1, r2, #5
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	440a      	add	r2, r1
 8005ad6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ada:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ade:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ae6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	f003 030f 	and.w	r3, r3, #15
 8005af0:	2101      	movs	r1, #1
 8005af2:	fa01 f303 	lsl.w	r3, r1, r3
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	43db      	mvns	r3, r3
 8005afa:	68f9      	ldr	r1, [r7, #12]
 8005afc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b00:	4013      	ands	r3, r2
 8005b02:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b0a:	69da      	ldr	r2, [r3, #28]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	f003 030f 	and.w	r3, r3, #15
 8005b14:	2101      	movs	r1, #1
 8005b16:	fa01 f303 	lsl.w	r3, r1, r3
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	43db      	mvns	r3, r3
 8005b1e:	68f9      	ldr	r1, [r7, #12]
 8005b20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b24:	4013      	ands	r3, r2
 8005b26:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	015a      	lsls	r2, r3, #5
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	4413      	add	r3, r2
 8005b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	0159      	lsls	r1, r3, #5
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	440b      	add	r3, r1
 8005b3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b42:	4619      	mov	r1, r3
 8005b44:	4b35      	ldr	r3, [pc, #212]	; (8005c1c <USB_DeactivateEndpoint+0x1b0>)
 8005b46:	4013      	ands	r3, r2
 8005b48:	600b      	str	r3, [r1, #0]
 8005b4a:	e060      	b.n	8005c0e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b62:	d11f      	bne.n	8005ba4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	015a      	lsls	r2, r3, #5
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	0151      	lsls	r1, r2, #5
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	440a      	add	r2, r1
 8005b7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b7e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b82:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	015a      	lsls	r2, r3, #5
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	4413      	add	r3, r2
 8005b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68ba      	ldr	r2, [r7, #8]
 8005b94:	0151      	lsls	r1, r2, #5
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	440a      	add	r2, r1
 8005b9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ba2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005baa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	f003 030f 	and.w	r3, r3, #15
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8005bba:	041b      	lsls	r3, r3, #16
 8005bbc:	43db      	mvns	r3, r3
 8005bbe:	68f9      	ldr	r1, [r7, #12]
 8005bc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bce:	69da      	ldr	r2, [r3, #28]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	781b      	ldrb	r3, [r3, #0]
 8005bd4:	f003 030f 	and.w	r3, r3, #15
 8005bd8:	2101      	movs	r1, #1
 8005bda:	fa01 f303 	lsl.w	r3, r1, r3
 8005bde:	041b      	lsls	r3, r3, #16
 8005be0:	43db      	mvns	r3, r3
 8005be2:	68f9      	ldr	r1, [r7, #12]
 8005be4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005be8:	4013      	ands	r3, r2
 8005bea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	015a      	lsls	r2, r3, #5
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	0159      	lsls	r1, r3, #5
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	440b      	add	r3, r1
 8005c02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c06:	4619      	mov	r1, r3
 8005c08:	4b05      	ldr	r3, [pc, #20]	; (8005c20 <USB_DeactivateEndpoint+0x1b4>)
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3714      	adds	r7, #20
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	ec337800 	.word	0xec337800
 8005c20:	eff37800 	.word	0xeff37800

08005c24 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08a      	sub	sp, #40	; 0x28
 8005c28:	af02      	add	r7, sp, #8
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	785b      	ldrb	r3, [r3, #1]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	f040 815c 	bne.w	8005efe <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d132      	bne.n	8005cb4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	015a      	lsls	r2, r3, #5
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	4413      	add	r3, r2
 8005c56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	69ba      	ldr	r2, [r7, #24]
 8005c5e:	0151      	lsls	r1, r2, #5
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	440a      	add	r2, r1
 8005c64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c68:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005c6c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005c70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	015a      	lsls	r2, r3, #5
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	4413      	add	r3, r2
 8005c7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	69ba      	ldr	r2, [r7, #24]
 8005c82:	0151      	lsls	r1, r2, #5
 8005c84:	69fa      	ldr	r2, [r7, #28]
 8005c86:	440a      	add	r2, r1
 8005c88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005c90:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c9e:	691b      	ldr	r3, [r3, #16]
 8005ca0:	69ba      	ldr	r2, [r7, #24]
 8005ca2:	0151      	lsls	r1, r2, #5
 8005ca4:	69fa      	ldr	r2, [r7, #28]
 8005ca6:	440a      	add	r2, r1
 8005ca8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cac:	0cdb      	lsrs	r3, r3, #19
 8005cae:	04db      	lsls	r3, r3, #19
 8005cb0:	6113      	str	r3, [r2, #16]
 8005cb2:	e074      	b.n	8005d9e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	015a      	lsls	r2, r3, #5
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	4413      	add	r3, r2
 8005cbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	69ba      	ldr	r2, [r7, #24]
 8005cc4:	0151      	lsls	r1, r2, #5
 8005cc6:	69fa      	ldr	r2, [r7, #28]
 8005cc8:	440a      	add	r2, r1
 8005cca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cce:	0cdb      	lsrs	r3, r3, #19
 8005cd0:	04db      	lsls	r3, r3, #19
 8005cd2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	0151      	lsls	r1, r2, #5
 8005ce6:	69fa      	ldr	r2, [r7, #28]
 8005ce8:	440a      	add	r2, r1
 8005cea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005cf2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005cf6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	015a      	lsls	r2, r3, #5
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	4413      	add	r3, r2
 8005d00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d04:	691a      	ldr	r2, [r3, #16]
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	6959      	ldr	r1, [r3, #20]
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	440b      	add	r3, r1
 8005d10:	1e59      	subs	r1, r3, #1
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d1a:	04d9      	lsls	r1, r3, #19
 8005d1c:	4b9d      	ldr	r3, [pc, #628]	; (8005f94 <USB_EPStartXfer+0x370>)
 8005d1e:	400b      	ands	r3, r1
 8005d20:	69b9      	ldr	r1, [r7, #24]
 8005d22:	0148      	lsls	r0, r1, #5
 8005d24:	69f9      	ldr	r1, [r7, #28]
 8005d26:	4401      	add	r1, r0
 8005d28:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	015a      	lsls	r2, r3, #5
 8005d34:	69fb      	ldr	r3, [r7, #28]
 8005d36:	4413      	add	r3, r2
 8005d38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d3c:	691a      	ldr	r2, [r3, #16]
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	695b      	ldr	r3, [r3, #20]
 8005d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d46:	69b9      	ldr	r1, [r7, #24]
 8005d48:	0148      	lsls	r0, r1, #5
 8005d4a:	69f9      	ldr	r1, [r7, #28]
 8005d4c:	4401      	add	r1, r0
 8005d4e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005d52:	4313      	orrs	r3, r2
 8005d54:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	78db      	ldrb	r3, [r3, #3]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d11f      	bne.n	8005d9e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	015a      	lsls	r2, r3, #5
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6a:	691b      	ldr	r3, [r3, #16]
 8005d6c:	69ba      	ldr	r2, [r7, #24]
 8005d6e:	0151      	lsls	r1, r2, #5
 8005d70:	69fa      	ldr	r2, [r7, #28]
 8005d72:	440a      	add	r2, r1
 8005d74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d78:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005d7c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	015a      	lsls	r2, r3, #5
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	4413      	add	r3, r2
 8005d86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	69ba      	ldr	r2, [r7, #24]
 8005d8e:	0151      	lsls	r1, r2, #5
 8005d90:	69fa      	ldr	r2, [r7, #28]
 8005d92:	440a      	add	r2, r1
 8005d94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005d9c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005d9e:	79fb      	ldrb	r3, [r7, #7]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d14b      	bne.n	8005e3c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d009      	beq.n	8005dc0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	015a      	lsls	r2, r3, #5
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	4413      	add	r3, r2
 8005db4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005db8:	461a      	mov	r2, r3
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	78db      	ldrb	r3, [r3, #3]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d128      	bne.n	8005e1a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d110      	bne.n	8005dfa <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	015a      	lsls	r2, r3, #5
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	4413      	add	r3, r2
 8005de0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69ba      	ldr	r2, [r7, #24]
 8005de8:	0151      	lsls	r1, r2, #5
 8005dea:	69fa      	ldr	r2, [r7, #28]
 8005dec:	440a      	add	r2, r1
 8005dee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005df2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005df6:	6013      	str	r3, [r2, #0]
 8005df8:	e00f      	b.n	8005e1a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	015a      	lsls	r2, r3, #5
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	4413      	add	r3, r2
 8005e02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	69ba      	ldr	r2, [r7, #24]
 8005e0a:	0151      	lsls	r1, r2, #5
 8005e0c:	69fa      	ldr	r2, [r7, #28]
 8005e0e:	440a      	add	r2, r1
 8005e10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e18:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e1a:	69bb      	ldr	r3, [r7, #24]
 8005e1c:	015a      	lsls	r2, r3, #5
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	4413      	add	r3, r2
 8005e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	0151      	lsls	r1, r2, #5
 8005e2c:	69fa      	ldr	r2, [r7, #28]
 8005e2e:	440a      	add	r2, r1
 8005e30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e34:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005e38:	6013      	str	r3, [r2, #0]
 8005e3a:	e12f      	b.n	800609c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	015a      	lsls	r2, r3, #5
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	4413      	add	r3, r2
 8005e44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	69ba      	ldr	r2, [r7, #24]
 8005e4c:	0151      	lsls	r1, r2, #5
 8005e4e:	69fa      	ldr	r2, [r7, #28]
 8005e50:	440a      	add	r2, r1
 8005e52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e56:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005e5a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	78db      	ldrb	r3, [r3, #3]
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d015      	beq.n	8005e90 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	695b      	ldr	r3, [r3, #20]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f000 8117 	beq.w	800609c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	f003 030f 	and.w	r3, r3, #15
 8005e7e:	2101      	movs	r1, #1
 8005e80:	fa01 f303 	lsl.w	r3, r1, r3
 8005e84:	69f9      	ldr	r1, [r7, #28]
 8005e86:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	634b      	str	r3, [r1, #52]	; 0x34
 8005e8e:	e105      	b.n	800609c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d110      	bne.n	8005ec2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	015a      	lsls	r2, r3, #5
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69ba      	ldr	r2, [r7, #24]
 8005eb0:	0151      	lsls	r1, r2, #5
 8005eb2:	69fa      	ldr	r2, [r7, #28]
 8005eb4:	440a      	add	r2, r1
 8005eb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005eba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005ebe:	6013      	str	r3, [r2, #0]
 8005ec0:	e00f      	b.n	8005ee2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	015a      	lsls	r2, r3, #5
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	4413      	add	r3, r2
 8005eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	69ba      	ldr	r2, [r7, #24]
 8005ed2:	0151      	lsls	r1, r2, #5
 8005ed4:	69fa      	ldr	r2, [r7, #28]
 8005ed6:	440a      	add	r2, r1
 8005ed8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ee0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	68d9      	ldr	r1, [r3, #12]
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	781a      	ldrb	r2, [r3, #0]
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	b298      	uxth	r0, r3
 8005ef0:	79fb      	ldrb	r3, [r7, #7]
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	f000 fa2b 	bl	8006352 <USB_WritePacket>
 8005efc:	e0ce      	b.n	800609c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	015a      	lsls	r2, r3, #5
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	4413      	add	r3, r2
 8005f06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	69ba      	ldr	r2, [r7, #24]
 8005f0e:	0151      	lsls	r1, r2, #5
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	440a      	add	r2, r1
 8005f14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f18:	0cdb      	lsrs	r3, r3, #19
 8005f1a:	04db      	lsls	r3, r3, #19
 8005f1c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	015a      	lsls	r2, r3, #5
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	4413      	add	r3, r2
 8005f26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f2a:	691b      	ldr	r3, [r3, #16]
 8005f2c:	69ba      	ldr	r2, [r7, #24]
 8005f2e:	0151      	lsls	r1, r2, #5
 8005f30:	69fa      	ldr	r2, [r7, #28]
 8005f32:	440a      	add	r2, r1
 8005f34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f38:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005f3c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005f40:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	695b      	ldr	r3, [r3, #20]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d126      	bne.n	8005f98 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	015a      	lsls	r2, r3, #5
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	4413      	add	r3, r2
 8005f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f56:	691a      	ldr	r2, [r3, #16]
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f60:	69b9      	ldr	r1, [r7, #24]
 8005f62:	0148      	lsls	r0, r1, #5
 8005f64:	69f9      	ldr	r1, [r7, #28]
 8005f66:	4401      	add	r1, r0
 8005f68:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	0151      	lsls	r1, r2, #5
 8005f82:	69fa      	ldr	r2, [r7, #28]
 8005f84:	440a      	add	r2, r1
 8005f86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f8a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f8e:	6113      	str	r3, [r2, #16]
 8005f90:	e036      	b.n	8006000 <USB_EPStartXfer+0x3dc>
 8005f92:	bf00      	nop
 8005f94:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	695a      	ldr	r2, [r3, #20]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	1e5a      	subs	r2, r3, #1
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fac:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	015a      	lsls	r2, r3, #5
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fba:	691a      	ldr	r2, [r3, #16]
 8005fbc:	8afb      	ldrh	r3, [r7, #22]
 8005fbe:	04d9      	lsls	r1, r3, #19
 8005fc0:	4b39      	ldr	r3, [pc, #228]	; (80060a8 <USB_EPStartXfer+0x484>)
 8005fc2:	400b      	ands	r3, r1
 8005fc4:	69b9      	ldr	r1, [r7, #24]
 8005fc6:	0148      	lsls	r0, r1, #5
 8005fc8:	69f9      	ldr	r1, [r7, #28]
 8005fca:	4401      	add	r1, r0
 8005fcc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	015a      	lsls	r2, r3, #5
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	4413      	add	r3, r2
 8005fdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fe0:	691a      	ldr	r2, [r3, #16]
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	8af9      	ldrh	r1, [r7, #22]
 8005fe8:	fb01 f303 	mul.w	r3, r1, r3
 8005fec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ff0:	69b9      	ldr	r1, [r7, #24]
 8005ff2:	0148      	lsls	r0, r1, #5
 8005ff4:	69f9      	ldr	r1, [r7, #28]
 8005ff6:	4401      	add	r1, r0
 8005ff8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006000:	79fb      	ldrb	r3, [r7, #7]
 8006002:	2b01      	cmp	r3, #1
 8006004:	d10d      	bne.n	8006022 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d009      	beq.n	8006022 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	68d9      	ldr	r1, [r3, #12]
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	015a      	lsls	r2, r3, #5
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	4413      	add	r3, r2
 800601a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800601e:	460a      	mov	r2, r1
 8006020:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	78db      	ldrb	r3, [r3, #3]
 8006026:	2b01      	cmp	r3, #1
 8006028:	d128      	bne.n	800607c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006036:	2b00      	cmp	r3, #0
 8006038:	d110      	bne.n	800605c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	015a      	lsls	r2, r3, #5
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	4413      	add	r3, r2
 8006042:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	69ba      	ldr	r2, [r7, #24]
 800604a:	0151      	lsls	r1, r2, #5
 800604c:	69fa      	ldr	r2, [r7, #28]
 800604e:	440a      	add	r2, r1
 8006050:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006054:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006058:	6013      	str	r3, [r2, #0]
 800605a:	e00f      	b.n	800607c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	015a      	lsls	r2, r3, #5
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	4413      	add	r3, r2
 8006064:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	69ba      	ldr	r2, [r7, #24]
 800606c:	0151      	lsls	r1, r2, #5
 800606e:	69fa      	ldr	r2, [r7, #28]
 8006070:	440a      	add	r2, r1
 8006072:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006076:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800607a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	015a      	lsls	r2, r3, #5
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	4413      	add	r3, r2
 8006084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	69ba      	ldr	r2, [r7, #24]
 800608c:	0151      	lsls	r1, r2, #5
 800608e:	69fa      	ldr	r2, [r7, #28]
 8006090:	440a      	add	r2, r1
 8006092:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006096:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800609a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3720      	adds	r7, #32
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	1ff80000 	.word	0x1ff80000

080060ac <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	4613      	mov	r3, r2
 80060b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	785b      	ldrb	r3, [r3, #1]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	f040 80cd 	bne.w	8006268 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d132      	bne.n	800613c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	015a      	lsls	r2, r3, #5
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	4413      	add	r3, r2
 80060de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	0151      	lsls	r1, r2, #5
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	440a      	add	r2, r1
 80060ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80060f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80060f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	015a      	lsls	r2, r3, #5
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	4413      	add	r3, r2
 8006102:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	0151      	lsls	r1, r2, #5
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	440a      	add	r2, r1
 8006110:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006114:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006118:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	4413      	add	r3, r2
 8006122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	0151      	lsls	r1, r2, #5
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	440a      	add	r2, r1
 8006130:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006134:	0cdb      	lsrs	r3, r3, #19
 8006136:	04db      	lsls	r3, r3, #19
 8006138:	6113      	str	r3, [r2, #16]
 800613a:	e04e      	b.n	80061da <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	015a      	lsls	r2, r3, #5
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	4413      	add	r3, r2
 8006144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	693a      	ldr	r2, [r7, #16]
 800614c:	0151      	lsls	r1, r2, #5
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	440a      	add	r2, r1
 8006152:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006156:	0cdb      	lsrs	r3, r3, #19
 8006158:	04db      	lsls	r3, r3, #19
 800615a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	0151      	lsls	r1, r2, #5
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	440a      	add	r2, r1
 8006172:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006176:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800617a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800617e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	695a      	ldr	r2, [r3, #20]
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	429a      	cmp	r2, r3
 800618a:	d903      	bls.n	8006194 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	015a      	lsls	r2, r3, #5
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	4413      	add	r3, r2
 800619c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	0151      	lsls	r1, r2, #5
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	440a      	add	r2, r1
 80061aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80061b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	015a      	lsls	r2, r3, #5
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	4413      	add	r3, r2
 80061bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061c0:	691a      	ldr	r2, [r3, #16]
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061ca:	6939      	ldr	r1, [r7, #16]
 80061cc:	0148      	lsls	r0, r1, #5
 80061ce:	6979      	ldr	r1, [r7, #20]
 80061d0:	4401      	add	r1, r0
 80061d2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80061d6:	4313      	orrs	r3, r2
 80061d8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80061da:	79fb      	ldrb	r3, [r7, #7]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d11e      	bne.n	800621e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d009      	beq.n	80061fc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	015a      	lsls	r2, r3, #5
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	4413      	add	r3, r2
 80061f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061f4:	461a      	mov	r2, r3
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	015a      	lsls	r2, r3, #5
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	4413      	add	r3, r2
 8006204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	693a      	ldr	r2, [r7, #16]
 800620c:	0151      	lsls	r1, r2, #5
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	440a      	add	r2, r1
 8006212:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006216:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800621a:	6013      	str	r3, [r2, #0]
 800621c:	e092      	b.n	8006344 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	015a      	lsls	r2, r3, #5
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	4413      	add	r3, r2
 8006226:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	0151      	lsls	r1, r2, #5
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	440a      	add	r2, r1
 8006234:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006238:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800623c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d07e      	beq.n	8006344 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800624c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	2101      	movs	r1, #1
 8006258:	fa01 f303 	lsl.w	r3, r1, r3
 800625c:	6979      	ldr	r1, [r7, #20]
 800625e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006262:	4313      	orrs	r3, r2
 8006264:	634b      	str	r3, [r1, #52]	; 0x34
 8006266:	e06d      	b.n	8006344 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	015a      	lsls	r2, r3, #5
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	4413      	add	r3, r2
 8006270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	0151      	lsls	r1, r2, #5
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	440a      	add	r2, r1
 800627e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006282:	0cdb      	lsrs	r3, r3, #19
 8006284:	04db      	lsls	r3, r3, #19
 8006286:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	015a      	lsls	r2, r3, #5
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	4413      	add	r3, r2
 8006290:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	693a      	ldr	r2, [r7, #16]
 8006298:	0151      	lsls	r1, r2, #5
 800629a:	697a      	ldr	r2, [r7, #20]
 800629c:	440a      	add	r2, r1
 800629e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80062a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80062a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80062aa:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d003      	beq.n	80062bc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	689a      	ldr	r2, [r3, #8]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	015a      	lsls	r2, r3, #5
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	4413      	add	r3, r2
 80062c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	693a      	ldr	r2, [r7, #16]
 80062cc:	0151      	lsls	r1, r2, #5
 80062ce:	697a      	ldr	r2, [r7, #20]
 80062d0:	440a      	add	r2, r1
 80062d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80062d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80062da:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	015a      	lsls	r2, r3, #5
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	4413      	add	r3, r2
 80062e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062e8:	691a      	ldr	r2, [r3, #16]
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062f2:	6939      	ldr	r1, [r7, #16]
 80062f4:	0148      	lsls	r0, r1, #5
 80062f6:	6979      	ldr	r1, [r7, #20]
 80062f8:	4401      	add	r1, r0
 80062fa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80062fe:	4313      	orrs	r3, r2
 8006300:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006302:	79fb      	ldrb	r3, [r7, #7]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d10d      	bne.n	8006324 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d009      	beq.n	8006324 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	68d9      	ldr	r1, [r3, #12]
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	015a      	lsls	r2, r3, #5
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	4413      	add	r3, r2
 800631c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006320:	460a      	mov	r2, r1
 8006322:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	015a      	lsls	r2, r3, #5
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	4413      	add	r3, r2
 800632c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	0151      	lsls	r1, r2, #5
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	440a      	add	r2, r1
 800633a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800633e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006342:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	371c      	adds	r7, #28
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr

08006352 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006352:	b480      	push	{r7}
 8006354:	b089      	sub	sp, #36	; 0x24
 8006356:	af00      	add	r7, sp, #0
 8006358:	60f8      	str	r0, [r7, #12]
 800635a:	60b9      	str	r1, [r7, #8]
 800635c:	4611      	mov	r1, r2
 800635e:	461a      	mov	r2, r3
 8006360:	460b      	mov	r3, r1
 8006362:	71fb      	strb	r3, [r7, #7]
 8006364:	4613      	mov	r3, r2
 8006366:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006370:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006374:	2b00      	cmp	r3, #0
 8006376:	d11a      	bne.n	80063ae <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006378:	88bb      	ldrh	r3, [r7, #4]
 800637a:	3303      	adds	r3, #3
 800637c:	089b      	lsrs	r3, r3, #2
 800637e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006380:	2300      	movs	r3, #0
 8006382:	61bb      	str	r3, [r7, #24]
 8006384:	e00f      	b.n	80063a6 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006386:	79fb      	ldrb	r3, [r7, #7]
 8006388:	031a      	lsls	r2, r3, #12
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	4413      	add	r3, r2
 800638e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006392:	461a      	mov	r2, r3
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	6013      	str	r3, [r2, #0]
      pSrc++;
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	3304      	adds	r3, #4
 800639e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	3301      	adds	r3, #1
 80063a4:	61bb      	str	r3, [r7, #24]
 80063a6:	69ba      	ldr	r2, [r7, #24]
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d3eb      	bcc.n	8006386 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3724      	adds	r7, #36	; 0x24
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80063bc:	b480      	push	{r7}
 80063be:	b089      	sub	sp, #36	; 0x24
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	4613      	mov	r3, r2
 80063c8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80063d2:	88fb      	ldrh	r3, [r7, #6]
 80063d4:	3303      	adds	r3, #3
 80063d6:	089b      	lsrs	r3, r3, #2
 80063d8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80063da:	2300      	movs	r3, #0
 80063dc:	61bb      	str	r3, [r7, #24]
 80063de:	e00b      	b.n	80063f8 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	601a      	str	r2, [r3, #0]
    pDest++;
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	3304      	adds	r3, #4
 80063f0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	3301      	adds	r3, #1
 80063f6:	61bb      	str	r3, [r7, #24]
 80063f8:	69ba      	ldr	r2, [r7, #24]
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d3ef      	bcc.n	80063e0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006400:	69fb      	ldr	r3, [r7, #28]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3724      	adds	r7, #36	; 0x24
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr

0800640e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800640e:	b480      	push	{r7}
 8006410:	b085      	sub	sp, #20
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
 8006416:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	785b      	ldrb	r3, [r3, #1]
 8006426:	2b01      	cmp	r3, #1
 8006428:	d12c      	bne.n	8006484 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	015a      	lsls	r2, r3, #5
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	4413      	add	r3, r2
 8006432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	db12      	blt.n	8006462 <USB_EPSetStall+0x54>
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00f      	beq.n	8006462 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	015a      	lsls	r2, r3, #5
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	4413      	add	r3, r2
 800644a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68ba      	ldr	r2, [r7, #8]
 8006452:	0151      	lsls	r1, r2, #5
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	440a      	add	r2, r1
 8006458:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800645c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006460:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	015a      	lsls	r2, r3, #5
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	4413      	add	r3, r2
 800646a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	0151      	lsls	r1, r2, #5
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	440a      	add	r2, r1
 8006478:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800647c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006480:	6013      	str	r3, [r2, #0]
 8006482:	e02b      	b.n	80064dc <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	015a      	lsls	r2, r3, #5
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	4413      	add	r3, r2
 800648c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	db12      	blt.n	80064bc <USB_EPSetStall+0xae>
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d00f      	beq.n	80064bc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	4413      	add	r3, r2
 80064a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	0151      	lsls	r1, r2, #5
 80064ae:	68fa      	ldr	r2, [r7, #12]
 80064b0:	440a      	add	r2, r1
 80064b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064b6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80064ba:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	0151      	lsls	r1, r2, #5
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	440a      	add	r2, r1
 80064d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80064da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3714      	adds	r7, #20
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr

080064ea <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064ea:	b480      	push	{r7}
 80064ec:	b085      	sub	sp, #20
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
 80064f2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	785b      	ldrb	r3, [r3, #1]
 8006502:	2b01      	cmp	r3, #1
 8006504:	d128      	bne.n	8006558 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	015a      	lsls	r2, r3, #5
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	4413      	add	r3, r2
 800650e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	0151      	lsls	r1, r2, #5
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	440a      	add	r2, r1
 800651c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006520:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006524:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	78db      	ldrb	r3, [r3, #3]
 800652a:	2b03      	cmp	r3, #3
 800652c:	d003      	beq.n	8006536 <USB_EPClearStall+0x4c>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	78db      	ldrb	r3, [r3, #3]
 8006532:	2b02      	cmp	r3, #2
 8006534:	d138      	bne.n	80065a8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	015a      	lsls	r2, r3, #5
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	4413      	add	r3, r2
 800653e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	0151      	lsls	r1, r2, #5
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	440a      	add	r2, r1
 800654c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006554:	6013      	str	r3, [r2, #0]
 8006556:	e027      	b.n	80065a8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	015a      	lsls	r2, r3, #5
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	4413      	add	r3, r2
 8006560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68ba      	ldr	r2, [r7, #8]
 8006568:	0151      	lsls	r1, r2, #5
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	440a      	add	r2, r1
 800656e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006572:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006576:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	78db      	ldrb	r3, [r3, #3]
 800657c:	2b03      	cmp	r3, #3
 800657e:	d003      	beq.n	8006588 <USB_EPClearStall+0x9e>
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	78db      	ldrb	r3, [r3, #3]
 8006584:	2b02      	cmp	r3, #2
 8006586:	d10f      	bne.n	80065a8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	015a      	lsls	r2, r3, #5
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	4413      	add	r3, r2
 8006590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	0151      	lsls	r1, r2, #5
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	440a      	add	r2, r1
 800659e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065a6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b085      	sub	sp, #20
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	460b      	mov	r3, r1
 80065c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065d4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80065d8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	78fb      	ldrb	r3, [r7, #3]
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80065ea:	68f9      	ldr	r1, [r7, #12]
 80065ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065f0:	4313      	orrs	r3, r2
 80065f2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr

08006602 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006602:	b480      	push	{r7}
 8006604:	b085      	sub	sp, #20
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800661c:	f023 0303 	bic.w	r3, r3, #3
 8006620:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006630:	f023 0302 	bic.w	r3, r3, #2
 8006634:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3714      	adds	r7, #20
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006644:	b480      	push	{r7}
 8006646:	b085      	sub	sp, #20
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800665e:	f023 0303 	bic.w	r3, r3, #3
 8006662:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006672:	f043 0302 	orr.w	r3, r3, #2
 8006676:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3714      	adds	r7, #20
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr

08006686 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006686:	b480      	push	{r7}
 8006688:	b085      	sub	sp, #20
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	699b      	ldr	r3, [r3, #24]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	4013      	ands	r3, r2
 800669c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800669e:	68fb      	ldr	r3, [r7, #12]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3714      	adds	r7, #20
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066be:	699b      	ldr	r3, [r3, #24]
 80066c0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	68ba      	ldr	r2, [r7, #8]
 80066cc:	4013      	ands	r3, r2
 80066ce:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	0c1b      	lsrs	r3, r3, #16
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066f2:	699b      	ldr	r3, [r3, #24]
 80066f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	4013      	ands	r3, r2
 8006702:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	b29b      	uxth	r3, r3
}
 8006708:	4618      	mov	r0, r3
 800670a:	3714      	adds	r7, #20
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	460b      	mov	r3, r1
 800671e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006724:	78fb      	ldrb	r3, [r7, #3]
 8006726:	015a      	lsls	r2, r3, #5
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	4413      	add	r3, r2
 800672c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800673a:	695b      	ldr	r3, [r3, #20]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	4013      	ands	r3, r2
 8006740:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006742:	68bb      	ldr	r3, [r7, #8]
}
 8006744:	4618      	mov	r0, r3
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	460b      	mov	r3, r1
 800675a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006772:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006774:	78fb      	ldrb	r3, [r7, #3]
 8006776:	f003 030f 	and.w	r3, r3, #15
 800677a:	68fa      	ldr	r2, [r7, #12]
 800677c:	fa22 f303 	lsr.w	r3, r2, r3
 8006780:	01db      	lsls	r3, r3, #7
 8006782:	b2db      	uxtb	r3, r3
 8006784:	693a      	ldr	r2, [r7, #16]
 8006786:	4313      	orrs	r3, r2
 8006788:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800678a:	78fb      	ldrb	r3, [r7, #3]
 800678c:	015a      	lsls	r2, r3, #5
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	4413      	add	r3, r2
 8006792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	693a      	ldr	r2, [r7, #16]
 800679a:	4013      	ands	r3, r2
 800679c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800679e:	68bb      	ldr	r3, [r7, #8]
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	371c      	adds	r7, #28
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b083      	sub	sp, #12
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	695b      	ldr	r3, [r3, #20]
 80067b8:	f003 0301 	and.w	r3, r3, #1
}
 80067bc:	4618      	mov	r0, r3
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b085      	sub	sp, #20
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067e2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80067e6:	f023 0307 	bic.w	r3, r3, #7
 80067ea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067fe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3714      	adds	r7, #20
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
	...

08006810 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8006810:	b480      	push	{r7}
 8006812:	b087      	sub	sp, #28
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	460b      	mov	r3, r1
 800681a:	607a      	str	r2, [r7, #4]
 800681c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	333c      	adds	r3, #60	; 0x3c
 8006826:	3304      	adds	r3, #4
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	4a26      	ldr	r2, [pc, #152]	; (80068c8 <USB_EP0_OutStart+0xb8>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d90a      	bls.n	800684a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006840:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006844:	d101      	bne.n	800684a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006846:	2300      	movs	r3, #0
 8006848:	e037      	b.n	80068ba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006850:	461a      	mov	r2, r3
 8006852:	2300      	movs	r3, #0
 8006854:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006864:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006868:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	697a      	ldr	r2, [r7, #20]
 8006874:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006878:	f043 0318 	orr.w	r3, r3, #24
 800687c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	697a      	ldr	r2, [r7, #20]
 8006888:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800688c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006890:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006892:	7afb      	ldrb	r3, [r7, #11]
 8006894:	2b01      	cmp	r3, #1
 8006896:	d10f      	bne.n	80068b8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800689e:	461a      	mov	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	697a      	ldr	r2, [r7, #20]
 80068ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068b2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80068b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	371c      	adds	r7, #28
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	4f54300a 	.word	0x4f54300a

080068cc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80068d4:	2300      	movs	r3, #0
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	3301      	adds	r3, #1
 80068dc:	60fb      	str	r3, [r7, #12]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	4a13      	ldr	r2, [pc, #76]	; (8006930 <USB_CoreReset+0x64>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d901      	bls.n	80068ea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e01b      	b.n	8006922 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	daf2      	bge.n	80068d8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80068f2:	2300      	movs	r3, #0
 80068f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	f043 0201 	orr.w	r2, r3, #1
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	3301      	adds	r3, #1
 8006906:	60fb      	str	r3, [r7, #12]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	4a09      	ldr	r2, [pc, #36]	; (8006930 <USB_CoreReset+0x64>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d901      	bls.n	8006914 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006910:	2303      	movs	r3, #3
 8006912:	e006      	b.n	8006922 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	f003 0301 	and.w	r3, r3, #1
 800691c:	2b01      	cmp	r3, #1
 800691e:	d0f0      	beq.n	8006902 <USB_CoreReset+0x36>

  return HAL_OK;
 8006920:	2300      	movs	r3, #0
}
 8006922:	4618      	mov	r0, r3
 8006924:	3714      	adds	r7, #20
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	00030d40 	.word	0x00030d40

08006934 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	460b      	mov	r3, r1
 800693e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006940:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006944:	f004 fa96 	bl	800ae74 <malloc>
 8006948:	4603      	mov	r3, r0
 800694a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d105      	bne.n	800695e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800695a:	2302      	movs	r3, #2
 800695c:	e066      	b.n	8006a2c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	7c1b      	ldrb	r3, [r3, #16]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d119      	bne.n	80069a2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800696e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006972:	2202      	movs	r2, #2
 8006974:	2181      	movs	r1, #129	; 0x81
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f002 f9f9 	bl	8008d6e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006982:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006986:	2202      	movs	r2, #2
 8006988:	2101      	movs	r1, #1
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f002 f9ef 	bl	8008d6e <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2210      	movs	r2, #16
 800699c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80069a0:	e016      	b.n	80069d0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80069a2:	2340      	movs	r3, #64	; 0x40
 80069a4:	2202      	movs	r2, #2
 80069a6:	2181      	movs	r1, #129	; 0x81
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f002 f9e0 	bl	8008d6e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80069b4:	2340      	movs	r3, #64	; 0x40
 80069b6:	2202      	movs	r2, #2
 80069b8:	2101      	movs	r1, #1
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f002 f9d7 	bl	8008d6e <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2210      	movs	r2, #16
 80069cc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80069d0:	2308      	movs	r3, #8
 80069d2:	2203      	movs	r2, #3
 80069d4:	2182      	movs	r1, #130	; 0x82
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f002 f9c9 	bl	8008d6e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2200      	movs	r2, #0
 80069f2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	7c1b      	ldrb	r3, [r3, #16]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d109      	bne.n	8006a1a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006a0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a10:	2101      	movs	r1, #1
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f002 fa9a 	bl	8008f4c <USBD_LL_PrepareReceive>
 8006a18:	e007      	b.n	8006a2a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006a20:	2340      	movs	r3, #64	; 0x40
 8006a22:	2101      	movs	r1, #1
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f002 fa91 	bl	8008f4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3710      	adds	r7, #16
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8006a40:	2300      	movs	r3, #0
 8006a42:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006a44:	2181      	movs	r1, #129	; 0x81
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f002 f9b7 	bl	8008dba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006a52:	2101      	movs	r1, #1
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f002 f9b0 	bl	8008dba <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006a62:	2182      	movs	r1, #130	; 0x82
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f002 f9a8 	bl	8008dba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d00e      	beq.n	8006aa2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006a94:	4618      	mov	r0, r3
 8006a96:	f004 f9f5 	bl	800ae84 <free>
    pdev->pClassData = NULL;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8006aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006abc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d03a      	beq.n	8006b4c <USBD_CDC_Setup+0xa0>
 8006ad6:	2b20      	cmp	r3, #32
 8006ad8:	f040 8097 	bne.w	8006c0a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	88db      	ldrh	r3, [r3, #6]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d029      	beq.n	8006b38 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	b25b      	sxtb	r3, r3
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	da11      	bge.n	8006b12 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	683a      	ldr	r2, [r7, #0]
 8006af8:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8006afa:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006afc:	683a      	ldr	r2, [r7, #0]
 8006afe:	88d2      	ldrh	r2, [r2, #6]
 8006b00:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006b02:	6939      	ldr	r1, [r7, #16]
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	88db      	ldrh	r3, [r3, #6]
 8006b08:	461a      	mov	r2, r3
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f001 fa9d 	bl	800804a <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8006b10:	e082      	b.n	8006c18 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	785a      	ldrb	r2, [r3, #1]
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	88db      	ldrh	r3, [r3, #6]
 8006b20:	b2da      	uxtb	r2, r3
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006b28:	6939      	ldr	r1, [r7, #16]
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	88db      	ldrh	r3, [r3, #6]
 8006b2e:	461a      	mov	r2, r3
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	f001 fab6 	bl	80080a2 <USBD_CtlPrepareRx>
    break;
 8006b36:	e06f      	b.n	8006c18 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	7850      	ldrb	r0, [r2, #1]
 8006b44:	2200      	movs	r2, #0
 8006b46:	6839      	ldr	r1, [r7, #0]
 8006b48:	4798      	blx	r3
    break;
 8006b4a:	e065      	b.n	8006c18 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	785b      	ldrb	r3, [r3, #1]
 8006b50:	2b0b      	cmp	r3, #11
 8006b52:	d84f      	bhi.n	8006bf4 <USBD_CDC_Setup+0x148>
 8006b54:	a201      	add	r2, pc, #4	; (adr r2, 8006b5c <USBD_CDC_Setup+0xb0>)
 8006b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b5a:	bf00      	nop
 8006b5c:	08006b8d 	.word	0x08006b8d
 8006b60:	08006c03 	.word	0x08006c03
 8006b64:	08006bf5 	.word	0x08006bf5
 8006b68:	08006bf5 	.word	0x08006bf5
 8006b6c:	08006bf5 	.word	0x08006bf5
 8006b70:	08006bf5 	.word	0x08006bf5
 8006b74:	08006bf5 	.word	0x08006bf5
 8006b78:	08006bf5 	.word	0x08006bf5
 8006b7c:	08006bf5 	.word	0x08006bf5
 8006b80:	08006bf5 	.word	0x08006bf5
 8006b84:	08006bb5 	.word	0x08006bb5
 8006b88:	08006bdd 	.word	0x08006bdd
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b92:	2b03      	cmp	r3, #3
 8006b94:	d107      	bne.n	8006ba6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006b96:	f107 030c 	add.w	r3, r7, #12
 8006b9a:	2202      	movs	r2, #2
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f001 fa53 	bl	800804a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8006ba4:	e030      	b.n	8006c08 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8006ba6:	6839      	ldr	r1, [r7, #0]
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f001 f9dd 	bl	8007f68 <USBD_CtlError>
        ret = USBD_FAIL;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	75fb      	strb	r3, [r7, #23]
      break;
 8006bb2:	e029      	b.n	8006c08 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bba:	2b03      	cmp	r3, #3
 8006bbc:	d107      	bne.n	8006bce <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006bbe:	f107 030f 	add.w	r3, r7, #15
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f001 fa3f 	bl	800804a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8006bcc:	e01c      	b.n	8006c08 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 8006bce:	6839      	ldr	r1, [r7, #0]
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f001 f9c9 	bl	8007f68 <USBD_CtlError>
        ret = USBD_FAIL;
 8006bd6:	2303      	movs	r3, #3
 8006bd8:	75fb      	strb	r3, [r7, #23]
      break;
 8006bda:	e015      	b.n	8006c08 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006be2:	2b03      	cmp	r3, #3
 8006be4:	d00f      	beq.n	8006c06 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8006be6:	6839      	ldr	r1, [r7, #0]
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f001 f9bd 	bl	8007f68 <USBD_CtlError>
        ret = USBD_FAIL;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006bf2:	e008      	b.n	8006c06 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8006bf4:	6839      	ldr	r1, [r7, #0]
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f001 f9b6 	bl	8007f68 <USBD_CtlError>
      ret = USBD_FAIL;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	75fb      	strb	r3, [r7, #23]
      break;
 8006c00:	e002      	b.n	8006c08 <USBD_CDC_Setup+0x15c>
      break;
 8006c02:	bf00      	nop
 8006c04:	e008      	b.n	8006c18 <USBD_CDC_Setup+0x16c>
      break;
 8006c06:	bf00      	nop
    }
    break;
 8006c08:	e006      	b.n	8006c18 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8006c0a:	6839      	ldr	r1, [r7, #0]
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f001 f9ab 	bl	8007f68 <USBD_CtlError>
    ret = USBD_FAIL;
 8006c12:	2303      	movs	r3, #3
 8006c14:	75fb      	strb	r3, [r7, #23]
    break;
 8006c16:	bf00      	nop
  }

  return (uint8_t)ret;
 8006c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3718      	adds	r7, #24
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop

08006c24 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006c36:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d101      	bne.n	8006c46 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e049      	b.n	8006cda <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006c4c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006c4e:	78fa      	ldrb	r2, [r7, #3]
 8006c50:	6879      	ldr	r1, [r7, #4]
 8006c52:	4613      	mov	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4413      	add	r3, r2
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	3318      	adds	r3, #24
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d029      	beq.n	8006cb8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006c64:	78fa      	ldrb	r2, [r7, #3]
 8006c66:	6879      	ldr	r1, [r7, #4]
 8006c68:	4613      	mov	r3, r2
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	4413      	add	r3, r2
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	440b      	add	r3, r1
 8006c72:	3318      	adds	r3, #24
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	78f9      	ldrb	r1, [r7, #3]
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	460b      	mov	r3, r1
 8006c7c:	00db      	lsls	r3, r3, #3
 8006c7e:	1a5b      	subs	r3, r3, r1
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4403      	add	r3, r0
 8006c84:	3344      	adds	r3, #68	; 0x44
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	fbb2 f1f3 	udiv	r1, r2, r3
 8006c8c:	fb03 f301 	mul.w	r3, r3, r1
 8006c90:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d110      	bne.n	8006cb8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8006c96:	78fa      	ldrb	r2, [r7, #3]
 8006c98:	6879      	ldr	r1, [r7, #4]
 8006c9a:	4613      	mov	r3, r2
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	4413      	add	r3, r2
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	440b      	add	r3, r1
 8006ca4:	3318      	adds	r3, #24
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006caa:	78f9      	ldrb	r1, [r7, #3]
 8006cac:	2300      	movs	r3, #0
 8006cae:	2200      	movs	r2, #0
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f002 f92a 	bl	8008f0a <USBD_LL_Transmit>
 8006cb6:	e00f      	b.n	8006cd8 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006cd4:	78fa      	ldrb	r2, [r7, #3]
 8006cd6:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ce2:	b580      	push	{r7, lr}
 8006ce4:	b084      	sub	sp, #16
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
 8006cea:	460b      	mov	r3, r1
 8006cec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006cf4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d101      	bne.n	8006d04 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006d00:	2303      	movs	r3, #3
 8006d02:	e015      	b.n	8006d30 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006d04:	78fb      	ldrb	r3, [r7, #3]
 8006d06:	4619      	mov	r1, r3
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f002 f940 	bl	8008f8e <USBD_LL_GetRxDataSize>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006d2a:	4611      	mov	r1, r2
 8006d2c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d46:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d015      	beq.n	8006d7e <USBD_CDC_EP0_RxReady+0x46>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006d58:	2bff      	cmp	r3, #255	; 0xff
 8006d5a:	d010      	beq.n	8006d7e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8006d6a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006d72:	b292      	uxth	r2, r2
 8006d74:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	22ff      	movs	r2, #255	; 0xff
 8006d7a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3710      	adds	r7, #16
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2243      	movs	r2, #67	; 0x43
 8006d94:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8006d96:	4b03      	ldr	r3, [pc, #12]	; (8006da4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr
 8006da4:	200004a4 	.word	0x200004a4

08006da8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2243      	movs	r2, #67	; 0x43
 8006db4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8006db6:	4b03      	ldr	r3, [pc, #12]	; (8006dc4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr
 8006dc4:	20000460 	.word	0x20000460

08006dc8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2243      	movs	r2, #67	; 0x43
 8006dd4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006dd6:	4b03      	ldr	r3, [pc, #12]	; (8006de4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	200004e8 	.word	0x200004e8

08006de8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	220a      	movs	r2, #10
 8006df4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006df6:	4b03      	ldr	r3, [pc, #12]	; (8006e04 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	2000041c 	.word	0x2000041c

08006e08 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d101      	bne.n	8006e1c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	e004      	b.n	8006e26 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	683a      	ldr	r2, [r7, #0]
 8006e20:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8006e24:	2300      	movs	r3, #0
}
 8006e26:	4618      	mov	r0, r3
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b087      	sub	sp, #28
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	60f8      	str	r0, [r7, #12]
 8006e3a:	60b9      	str	r1, [r7, #8]
 8006e3c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e44:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	68ba      	ldr	r2, [r7, #8]
 8006e4a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	371c      	adds	r7, #28
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b085      	sub	sp, #20
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e74:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	683a      	ldr	r2, [r7, #0]
 8006e7a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e9a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d101      	bne.n	8006eae <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e01a      	b.n	8006ee4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d114      	bne.n	8006ee2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006ed6:	2181      	movs	r1, #129	; 0x81
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f002 f816 	bl	8008f0a <USBD_LL_Transmit>

    ret = USBD_OK;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006efa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006f06:	2303      	movs	r3, #3
 8006f08:	e016      	b.n	8006f38 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	7c1b      	ldrb	r3, [r3, #16]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d109      	bne.n	8006f26 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006f18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f002 f814 	bl	8008f4c <USBD_LL_PrepareReceive>
 8006f24:	e007      	b.n	8006f36 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006f2c:	2340      	movs	r3, #64	; 0x40
 8006f2e:	2101      	movs	r1, #1
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f002 f80b 	bl	8008f4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3710      	adds	r7, #16
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b086      	sub	sp, #24
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e025      	b.n	8006fa4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d003      	beq.n	8006f7c <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d003      	beq.n	8006f8a <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	79fa      	ldrb	r2, [r7, #7]
 8006f96:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f001 fe81 	bl	8008ca0 <USBD_LL_Init>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3718      	adds	r7, #24
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d101      	bne.n	8006fc4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006fc0:	2303      	movs	r3, #3
 8006fc2:	e010      	b.n	8006fe6 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	683a      	ldr	r2, [r7, #0]
 8006fc8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd4:	f107 020e 	add.w	r2, r7, #14
 8006fd8:	4610      	mov	r0, r2
 8006fda:	4798      	blx	r3
 8006fdc:	4602      	mov	r2, r0
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8006fe4:	2300      	movs	r3, #0
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3710      	adds	r7, #16
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b082      	sub	sp, #8
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f001 fe9e 	bl	8008d38 <USBD_LL_Start>
 8006ffc:	4603      	mov	r3, r0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3708      	adds	r7, #8
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}

08007006 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007006:	b480      	push	{r7}
 8007008:	b083      	sub	sp, #12
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	460b      	mov	r3, r1
 8007026:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007028:	2303      	movs	r3, #3
 800702a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d009      	beq.n	800704a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	78fa      	ldrb	r2, [r7, #3]
 8007040:	4611      	mov	r1, r2
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	4798      	blx	r3
 8007046:	4603      	mov	r3, r0
 8007048:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800704a:	7bfb      	ldrb	r3, [r7, #15]
}
 800704c:	4618      	mov	r0, r3
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	460b      	mov	r3, r1
 800705e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007066:	2b00      	cmp	r3, #0
 8007068:	d007      	beq.n	800707a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	78fa      	ldrb	r2, [r7, #3]
 8007074:	4611      	mov	r1, r2
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	4798      	blx	r3
  }

  return USBD_OK;
 800707a:	2300      	movs	r3, #0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3708      	adds	r7, #8
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007094:	6839      	ldr	r1, [r7, #0]
 8007096:	4618      	mov	r0, r3
 8007098:	f000 ff2c 	bl	8007ef4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80070aa:	461a      	mov	r2, r3
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80070b8:	f003 031f 	and.w	r3, r3, #31
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d00e      	beq.n	80070de <USBD_LL_SetupStage+0x5a>
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d302      	bcc.n	80070ca <USBD_LL_SetupStage+0x46>
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d014      	beq.n	80070f2 <USBD_LL_SetupStage+0x6e>
 80070c8:	e01d      	b.n	8007106 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80070d0:	4619      	mov	r1, r3
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 fa18 	bl	8007508 <USBD_StdDevReq>
 80070d8:	4603      	mov	r3, r0
 80070da:	73fb      	strb	r3, [r7, #15]
      break;
 80070dc:	e020      	b.n	8007120 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80070e4:	4619      	mov	r1, r3
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 fa7c 	bl	80075e4 <USBD_StdItfReq>
 80070ec:	4603      	mov	r3, r0
 80070ee:	73fb      	strb	r3, [r7, #15]
      break;
 80070f0:	e016      	b.n	8007120 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80070f8:	4619      	mov	r1, r3
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 fab8 	bl	8007670 <USBD_StdEPReq>
 8007100:	4603      	mov	r3, r0
 8007102:	73fb      	strb	r3, [r7, #15]
      break;
 8007104:	e00c      	b.n	8007120 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800710c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007110:	b2db      	uxtb	r3, r3
 8007112:	4619      	mov	r1, r3
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f001 fe6f 	bl	8008df8 <USBD_LL_StallEP>
 800711a:	4603      	mov	r3, r0
 800711c:	73fb      	strb	r3, [r7, #15]
      break;
 800711e:	bf00      	nop
  }

  return ret;
 8007120:	7bfb      	ldrb	r3, [r7, #15]
}
 8007122:	4618      	mov	r0, r3
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800712a:	b580      	push	{r7, lr}
 800712c:	b086      	sub	sp, #24
 800712e:	af00      	add	r7, sp, #0
 8007130:	60f8      	str	r0, [r7, #12]
 8007132:	460b      	mov	r3, r1
 8007134:	607a      	str	r2, [r7, #4]
 8007136:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007138:	7afb      	ldrb	r3, [r7, #11]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d137      	bne.n	80071ae <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007144:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800714c:	2b03      	cmp	r3, #3
 800714e:	d14a      	bne.n	80071e6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	689a      	ldr	r2, [r3, #8]
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	429a      	cmp	r2, r3
 800715a:	d913      	bls.n	8007184 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	689a      	ldr	r2, [r3, #8]
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	1ad2      	subs	r2, r2, r3
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	68da      	ldr	r2, [r3, #12]
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	4293      	cmp	r3, r2
 8007174:	bf28      	it	cs
 8007176:	4613      	movcs	r3, r2
 8007178:	461a      	mov	r2, r3
 800717a:	6879      	ldr	r1, [r7, #4]
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	f000 ffad 	bl	80080dc <USBD_CtlContinueRx>
 8007182:	e030      	b.n	80071e6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d00a      	beq.n	80071a6 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007196:	2b03      	cmp	r3, #3
 8007198:	d105      	bne.n	80071a6 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	68f8      	ldr	r0, [r7, #12]
 80071a4:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80071a6:	68f8      	ldr	r0, [r7, #12]
 80071a8:	f000 ffa9 	bl	80080fe <USBD_CtlSendStatus>
 80071ac:	e01b      	b.n	80071e6 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071b4:	699b      	ldr	r3, [r3, #24]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d013      	beq.n	80071e2 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80071c0:	2b03      	cmp	r3, #3
 80071c2:	d10e      	bne.n	80071e2 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	7afa      	ldrb	r2, [r7, #11]
 80071ce:	4611      	mov	r1, r2
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	4798      	blx	r3
 80071d4:	4603      	mov	r3, r0
 80071d6:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80071d8:	7dfb      	ldrb	r3, [r7, #23]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d003      	beq.n	80071e6 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80071de:	7dfb      	ldrb	r3, [r7, #23]
 80071e0:	e002      	b.n	80071e8 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80071e2:	2303      	movs	r3, #3
 80071e4:	e000      	b.n	80071e8 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80071e6:	2300      	movs	r3, #0
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3718      	adds	r7, #24
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b086      	sub	sp, #24
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	460b      	mov	r3, r1
 80071fa:	607a      	str	r2, [r7, #4]
 80071fc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80071fe:	7afb      	ldrb	r3, [r7, #11]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d16a      	bne.n	80072da <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	3314      	adds	r3, #20
 8007208:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007210:	2b02      	cmp	r3, #2
 8007212:	d155      	bne.n	80072c0 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	689a      	ldr	r2, [r3, #8]
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	429a      	cmp	r2, r3
 800721e:	d914      	bls.n	800724a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	689a      	ldr	r2, [r3, #8]
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	1ad2      	subs	r2, r2, r3
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	461a      	mov	r2, r3
 8007234:	6879      	ldr	r1, [r7, #4]
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f000 ff22 	bl	8008080 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800723c:	2300      	movs	r3, #0
 800723e:	2200      	movs	r2, #0
 8007240:	2100      	movs	r1, #0
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f001 fe82 	bl	8008f4c <USBD_LL_PrepareReceive>
 8007248:	e03a      	b.n	80072c0 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	68da      	ldr	r2, [r3, #12]
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	429a      	cmp	r2, r3
 8007254:	d11c      	bne.n	8007290 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800725e:	429a      	cmp	r2, r3
 8007260:	d316      	bcc.n	8007290 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	685a      	ldr	r2, [r3, #4]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800726c:	429a      	cmp	r2, r3
 800726e:	d20f      	bcs.n	8007290 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007270:	2200      	movs	r2, #0
 8007272:	2100      	movs	r1, #0
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f000 ff03 	bl	8008080 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007282:	2300      	movs	r3, #0
 8007284:	2200      	movs	r2, #0
 8007286:	2100      	movs	r1, #0
 8007288:	68f8      	ldr	r0, [r7, #12]
 800728a:	f001 fe5f 	bl	8008f4c <USBD_LL_PrepareReceive>
 800728e:	e017      	b.n	80072c0 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00a      	beq.n	80072b2 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80072a2:	2b03      	cmp	r3, #3
 80072a4:	d105      	bne.n	80072b2 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	68f8      	ldr	r0, [r7, #12]
 80072b0:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80072b2:	2180      	movs	r1, #128	; 0x80
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f001 fd9f 	bl	8008df8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f000 ff32 	bl	8008124 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d123      	bne.n	8007312 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80072ca:	68f8      	ldr	r0, [r7, #12]
 80072cc:	f7ff fe9b 	bl	8007006 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80072d8:	e01b      	b.n	8007312 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072e0:	695b      	ldr	r3, [r3, #20]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d013      	beq.n	800730e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80072ec:	2b03      	cmp	r3, #3
 80072ee:	d10e      	bne.n	800730e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072f6:	695b      	ldr	r3, [r3, #20]
 80072f8:	7afa      	ldrb	r2, [r7, #11]
 80072fa:	4611      	mov	r1, r2
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	4798      	blx	r3
 8007300:	4603      	mov	r3, r0
 8007302:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007304:	7dfb      	ldrb	r3, [r7, #23]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d003      	beq.n	8007312 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800730a:	7dfb      	ldrb	r3, [r7, #23]
 800730c:	e002      	b.n	8007314 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800730e:	2303      	movs	r3, #3
 8007310:	e000      	b.n	8007314 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8007312:	2300      	movs	r3, #0
}
 8007314:	4618      	mov	r0, r3
 8007316:	3718      	adds	r7, #24
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007348:	2b00      	cmp	r3, #0
 800734a:	d009      	beq.n	8007360 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	6852      	ldr	r2, [r2, #4]
 8007358:	b2d2      	uxtb	r2, r2
 800735a:	4611      	mov	r1, r2
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007360:	2340      	movs	r3, #64	; 0x40
 8007362:	2200      	movs	r2, #0
 8007364:	2100      	movs	r1, #0
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f001 fd01 	bl	8008d6e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2240      	movs	r2, #64	; 0x40
 8007378:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800737c:	2340      	movs	r3, #64	; 0x40
 800737e:	2200      	movs	r2, #0
 8007380:	2180      	movs	r1, #128	; 0x80
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f001 fcf3 	bl	8008d6e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2240      	movs	r2, #64	; 0x40
 8007392:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007394:	2300      	movs	r3, #0
}
 8007396:	4618      	mov	r0, r3
 8007398:	3708      	adds	r7, #8
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}

0800739e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800739e:	b480      	push	{r7}
 80073a0:	b083      	sub	sp, #12
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
 80073a6:	460b      	mov	r3, r1
 80073a8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	78fa      	ldrb	r2, [r7, #3]
 80073ae:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	370c      	adds	r7, #12
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80073be:	b480      	push	{r7}
 80073c0:	b083      	sub	sp, #12
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2204      	movs	r2, #4
 80073d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073f6:	2b04      	cmp	r3, #4
 80073f8:	d105      	bne.n	8007406 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007422:	2b03      	cmp	r3, #3
 8007424:	d10b      	bne.n	800743e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800742c:	69db      	ldr	r3, [r3, #28]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d005      	beq.n	800743e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007438:	69db      	ldr	r3, [r3, #28]
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3708      	adds	r7, #8
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007448:	b480      	push	{r7}
 800744a:	b083      	sub	sp, #12
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	460b      	mov	r3, r1
 8007452:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8007454:	2300      	movs	r3, #0
}
 8007456:	4618      	mov	r0, r3
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007462:	b480      	push	{r7}
 8007464:	b083      	sub	sp, #12
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
 800746a:	460b      	mov	r3, r1
 800746c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	370c      	adds	r7, #12
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007492:	b580      	push	{r7, lr}
 8007494:	b082      	sub	sp, #8
 8007496:	af00      	add	r7, sp, #0
 8007498:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d009      	beq.n	80074c0 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	6852      	ldr	r2, [r2, #4]
 80074b8:	b2d2      	uxtb	r2, r2
 80074ba:	4611      	mov	r1, r2
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	4798      	blx	r3
  }

  return USBD_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3708      	adds	r7, #8
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80074ca:	b480      	push	{r7}
 80074cc:	b087      	sub	sp, #28
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	3301      	adds	r3, #1
 80074e0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80074e8:	8a3b      	ldrh	r3, [r7, #16]
 80074ea:	021b      	lsls	r3, r3, #8
 80074ec:	b21a      	sxth	r2, r3
 80074ee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	b21b      	sxth	r3, r3
 80074f6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80074f8:	89fb      	ldrh	r3, [r7, #14]
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	371c      	adds	r7, #28
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
	...

08007508 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	781b      	ldrb	r3, [r3, #0]
 800751a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800751e:	2b20      	cmp	r3, #32
 8007520:	d004      	beq.n	800752c <USBD_StdDevReq+0x24>
 8007522:	2b40      	cmp	r3, #64	; 0x40
 8007524:	d002      	beq.n	800752c <USBD_StdDevReq+0x24>
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00a      	beq.n	8007540 <USBD_StdDevReq+0x38>
 800752a:	e050      	b.n	80075ce <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	6839      	ldr	r1, [r7, #0]
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	4798      	blx	r3
 800753a:	4603      	mov	r3, r0
 800753c:	73fb      	strb	r3, [r7, #15]
    break;
 800753e:	e04b      	b.n	80075d8 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	785b      	ldrb	r3, [r3, #1]
 8007544:	2b09      	cmp	r3, #9
 8007546:	d83c      	bhi.n	80075c2 <USBD_StdDevReq+0xba>
 8007548:	a201      	add	r2, pc, #4	; (adr r2, 8007550 <USBD_StdDevReq+0x48>)
 800754a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800754e:	bf00      	nop
 8007550:	080075a5 	.word	0x080075a5
 8007554:	080075b9 	.word	0x080075b9
 8007558:	080075c3 	.word	0x080075c3
 800755c:	080075af 	.word	0x080075af
 8007560:	080075c3 	.word	0x080075c3
 8007564:	08007583 	.word	0x08007583
 8007568:	08007579 	.word	0x08007579
 800756c:	080075c3 	.word	0x080075c3
 8007570:	0800759b 	.word	0x0800759b
 8007574:	0800758d 	.word	0x0800758d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8007578:	6839      	ldr	r1, [r7, #0]
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 f9ce 	bl	800791c <USBD_GetDescriptor>
      break;
 8007580:	e024      	b.n	80075cc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8007582:	6839      	ldr	r1, [r7, #0]
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 fb33 	bl	8007bf0 <USBD_SetAddress>
      break;
 800758a:	e01f      	b.n	80075cc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800758c:	6839      	ldr	r1, [r7, #0]
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 fb70 	bl	8007c74 <USBD_SetConfig>
 8007594:	4603      	mov	r3, r0
 8007596:	73fb      	strb	r3, [r7, #15]
      break;
 8007598:	e018      	b.n	80075cc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800759a:	6839      	ldr	r1, [r7, #0]
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 fc0d 	bl	8007dbc <USBD_GetConfig>
      break;
 80075a2:	e013      	b.n	80075cc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80075a4:	6839      	ldr	r1, [r7, #0]
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 fc3c 	bl	8007e24 <USBD_GetStatus>
      break;
 80075ac:	e00e      	b.n	80075cc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 80075ae:	6839      	ldr	r1, [r7, #0]
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 fc6a 	bl	8007e8a <USBD_SetFeature>
      break;
 80075b6:	e009      	b.n	80075cc <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 80075b8:	6839      	ldr	r1, [r7, #0]
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 fc79 	bl	8007eb2 <USBD_ClrFeature>
      break;
 80075c0:	e004      	b.n	80075cc <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 80075c2:	6839      	ldr	r1, [r7, #0]
 80075c4:	6878      	ldr	r0, [r7, #4]
 80075c6:	f000 fccf 	bl	8007f68 <USBD_CtlError>
      break;
 80075ca:	bf00      	nop
    }
    break;
 80075cc:	e004      	b.n	80075d8 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 80075ce:	6839      	ldr	r1, [r7, #0]
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 fcc9 	bl	8007f68 <USBD_CtlError>
    break;
 80075d6:	bf00      	nop
  }

  return ret;
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3710      	adds	r7, #16
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	bf00      	nop

080075e4 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80075fa:	2b20      	cmp	r3, #32
 80075fc:	d003      	beq.n	8007606 <USBD_StdItfReq+0x22>
 80075fe:	2b40      	cmp	r3, #64	; 0x40
 8007600:	d001      	beq.n	8007606 <USBD_StdItfReq+0x22>
 8007602:	2b00      	cmp	r3, #0
 8007604:	d12a      	bne.n	800765c <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800760c:	3b01      	subs	r3, #1
 800760e:	2b02      	cmp	r3, #2
 8007610:	d81d      	bhi.n	800764e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	889b      	ldrh	r3, [r3, #4]
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b01      	cmp	r3, #1
 800761a:	d813      	bhi.n	8007644 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	6839      	ldr	r1, [r7, #0]
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	4798      	blx	r3
 800762a:	4603      	mov	r3, r0
 800762c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	88db      	ldrh	r3, [r3, #6]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d110      	bne.n	8007658 <USBD_StdItfReq+0x74>
 8007636:	7bfb      	ldrb	r3, [r7, #15]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10d      	bne.n	8007658 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fd5e 	bl	80080fe <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8007642:	e009      	b.n	8007658 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8007644:	6839      	ldr	r1, [r7, #0]
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 fc8e 	bl	8007f68 <USBD_CtlError>
      break;
 800764c:	e004      	b.n	8007658 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800764e:	6839      	ldr	r1, [r7, #0]
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fc89 	bl	8007f68 <USBD_CtlError>
      break;
 8007656:	e000      	b.n	800765a <USBD_StdItfReq+0x76>
      break;
 8007658:	bf00      	nop
    }
    break;
 800765a:	e004      	b.n	8007666 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800765c:	6839      	ldr	r1, [r7, #0]
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 fc82 	bl	8007f68 <USBD_CtlError>
    break;
 8007664:	bf00      	nop
  }

  return ret;
 8007666:	7bfb      	ldrb	r3, [r7, #15]
}
 8007668:	4618      	mov	r0, r3
 800766a:	3710      	adds	r7, #16
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800767a:	2300      	movs	r3, #0
 800767c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	889b      	ldrh	r3, [r3, #4]
 8007682:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	781b      	ldrb	r3, [r3, #0]
 8007688:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800768c:	2b20      	cmp	r3, #32
 800768e:	d004      	beq.n	800769a <USBD_StdEPReq+0x2a>
 8007690:	2b40      	cmp	r3, #64	; 0x40
 8007692:	d002      	beq.n	800769a <USBD_StdEPReq+0x2a>
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00a      	beq.n	80076ae <USBD_StdEPReq+0x3e>
 8007698:	e135      	b.n	8007906 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	6839      	ldr	r1, [r7, #0]
 80076a4:	6878      	ldr	r0, [r7, #4]
 80076a6:	4798      	blx	r3
 80076a8:	4603      	mov	r3, r0
 80076aa:	73fb      	strb	r3, [r7, #15]
    break;
 80076ac:	e130      	b.n	8007910 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	785b      	ldrb	r3, [r3, #1]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d03e      	beq.n	8007734 <USBD_StdEPReq+0xc4>
 80076b6:	2b03      	cmp	r3, #3
 80076b8:	d002      	beq.n	80076c0 <USBD_StdEPReq+0x50>
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d077      	beq.n	80077ae <USBD_StdEPReq+0x13e>
 80076be:	e11c      	b.n	80078fa <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d002      	beq.n	80076d0 <USBD_StdEPReq+0x60>
 80076ca:	2b03      	cmp	r3, #3
 80076cc:	d015      	beq.n	80076fa <USBD_StdEPReq+0x8a>
 80076ce:	e02b      	b.n	8007728 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80076d0:	7bbb      	ldrb	r3, [r7, #14]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00c      	beq.n	80076f0 <USBD_StdEPReq+0x80>
 80076d6:	7bbb      	ldrb	r3, [r7, #14]
 80076d8:	2b80      	cmp	r3, #128	; 0x80
 80076da:	d009      	beq.n	80076f0 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80076dc:	7bbb      	ldrb	r3, [r7, #14]
 80076de:	4619      	mov	r1, r3
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f001 fb89 	bl	8008df8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80076e6:	2180      	movs	r1, #128	; 0x80
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f001 fb85 	bl	8008df8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80076ee:	e020      	b.n	8007732 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 80076f0:	6839      	ldr	r1, [r7, #0]
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 fc38 	bl	8007f68 <USBD_CtlError>
        break;
 80076f8:	e01b      	b.n	8007732 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	885b      	ldrh	r3, [r3, #2]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d10e      	bne.n	8007720 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007702:	7bbb      	ldrb	r3, [r7, #14]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00b      	beq.n	8007720 <USBD_StdEPReq+0xb0>
 8007708:	7bbb      	ldrb	r3, [r7, #14]
 800770a:	2b80      	cmp	r3, #128	; 0x80
 800770c:	d008      	beq.n	8007720 <USBD_StdEPReq+0xb0>
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	88db      	ldrh	r3, [r3, #6]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d104      	bne.n	8007720 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8007716:	7bbb      	ldrb	r3, [r7, #14]
 8007718:	4619      	mov	r1, r3
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f001 fb6c 	bl	8008df8 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 fcec 	bl	80080fe <USBD_CtlSendStatus>

        break;
 8007726:	e004      	b.n	8007732 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8007728:	6839      	ldr	r1, [r7, #0]
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 fc1c 	bl	8007f68 <USBD_CtlError>
        break;
 8007730:	bf00      	nop
      }
      break;
 8007732:	e0e7      	b.n	8007904 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800773a:	2b02      	cmp	r3, #2
 800773c:	d002      	beq.n	8007744 <USBD_StdEPReq+0xd4>
 800773e:	2b03      	cmp	r3, #3
 8007740:	d015      	beq.n	800776e <USBD_StdEPReq+0xfe>
 8007742:	e02d      	b.n	80077a0 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007744:	7bbb      	ldrb	r3, [r7, #14]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00c      	beq.n	8007764 <USBD_StdEPReq+0xf4>
 800774a:	7bbb      	ldrb	r3, [r7, #14]
 800774c:	2b80      	cmp	r3, #128	; 0x80
 800774e:	d009      	beq.n	8007764 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8007750:	7bbb      	ldrb	r3, [r7, #14]
 8007752:	4619      	mov	r1, r3
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f001 fb4f 	bl	8008df8 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800775a:	2180      	movs	r1, #128	; 0x80
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f001 fb4b 	bl	8008df8 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8007762:	e023      	b.n	80077ac <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8007764:	6839      	ldr	r1, [r7, #0]
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 fbfe 	bl	8007f68 <USBD_CtlError>
        break;
 800776c:	e01e      	b.n	80077ac <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	885b      	ldrh	r3, [r3, #2]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d119      	bne.n	80077aa <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8007776:	7bbb      	ldrb	r3, [r7, #14]
 8007778:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800777c:	2b00      	cmp	r3, #0
 800777e:	d004      	beq.n	800778a <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007780:	7bbb      	ldrb	r3, [r7, #14]
 8007782:	4619      	mov	r1, r3
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f001 fb56 	bl	8008e36 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 fcb7 	bl	80080fe <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	6839      	ldr	r1, [r7, #0]
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	4798      	blx	r3
        }
        break;
 800779e:	e004      	b.n	80077aa <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 80077a0:	6839      	ldr	r1, [r7, #0]
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 fbe0 	bl	8007f68 <USBD_CtlError>
        break;
 80077a8:	e000      	b.n	80077ac <USBD_StdEPReq+0x13c>
        break;
 80077aa:	bf00      	nop
      }
      break;
 80077ac:	e0aa      	b.n	8007904 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d002      	beq.n	80077be <USBD_StdEPReq+0x14e>
 80077b8:	2b03      	cmp	r3, #3
 80077ba:	d032      	beq.n	8007822 <USBD_StdEPReq+0x1b2>
 80077bc:	e097      	b.n	80078ee <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80077be:	7bbb      	ldrb	r3, [r7, #14]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d007      	beq.n	80077d4 <USBD_StdEPReq+0x164>
 80077c4:	7bbb      	ldrb	r3, [r7, #14]
 80077c6:	2b80      	cmp	r3, #128	; 0x80
 80077c8:	d004      	beq.n	80077d4 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 80077ca:	6839      	ldr	r1, [r7, #0]
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fbcb 	bl	8007f68 <USBD_CtlError>
          break;
 80077d2:	e091      	b.n	80078f8 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	da0b      	bge.n	80077f4 <USBD_StdEPReq+0x184>
 80077dc:	7bbb      	ldrb	r3, [r7, #14]
 80077de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80077e2:	4613      	mov	r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4413      	add	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	3310      	adds	r3, #16
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	4413      	add	r3, r2
 80077f0:	3304      	adds	r3, #4
 80077f2:	e00b      	b.n	800780c <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 80077f4:	7bbb      	ldrb	r3, [r7, #14]
 80077f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80077fa:	4613      	mov	r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	4413      	add	r3, r2
 8007800:	009b      	lsls	r3, r3, #2
 8007802:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	4413      	add	r3, r2
 800780a:	3304      	adds	r3, #4
 800780c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	2200      	movs	r2, #0
 8007812:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	2202      	movs	r2, #2
 8007818:	4619      	mov	r1, r3
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 fc15 	bl	800804a <USBD_CtlSendData>
        break;
 8007820:	e06a      	b.n	80078f8 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8007822:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007826:	2b00      	cmp	r3, #0
 8007828:	da11      	bge.n	800784e <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800782a:	7bbb      	ldrb	r3, [r7, #14]
 800782c:	f003 020f 	and.w	r2, r3, #15
 8007830:	6879      	ldr	r1, [r7, #4]
 8007832:	4613      	mov	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	4413      	add	r3, r2
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	440b      	add	r3, r1
 800783c:	3324      	adds	r3, #36	; 0x24
 800783e:	881b      	ldrh	r3, [r3, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d117      	bne.n	8007874 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8007844:	6839      	ldr	r1, [r7, #0]
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 fb8e 	bl	8007f68 <USBD_CtlError>
            break;
 800784c:	e054      	b.n	80078f8 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800784e:	7bbb      	ldrb	r3, [r7, #14]
 8007850:	f003 020f 	and.w	r2, r3, #15
 8007854:	6879      	ldr	r1, [r7, #4]
 8007856:	4613      	mov	r3, r2
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	4413      	add	r3, r2
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	440b      	add	r3, r1
 8007860:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007864:	881b      	ldrh	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d104      	bne.n	8007874 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800786a:	6839      	ldr	r1, [r7, #0]
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 fb7b 	bl	8007f68 <USBD_CtlError>
            break;
 8007872:	e041      	b.n	80078f8 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007874:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007878:	2b00      	cmp	r3, #0
 800787a:	da0b      	bge.n	8007894 <USBD_StdEPReq+0x224>
 800787c:	7bbb      	ldrb	r3, [r7, #14]
 800787e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007882:	4613      	mov	r3, r2
 8007884:	009b      	lsls	r3, r3, #2
 8007886:	4413      	add	r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	3310      	adds	r3, #16
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	4413      	add	r3, r2
 8007890:	3304      	adds	r3, #4
 8007892:	e00b      	b.n	80078ac <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8007894:	7bbb      	ldrb	r3, [r7, #14]
 8007896:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800789a:	4613      	mov	r3, r2
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4413      	add	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	4413      	add	r3, r2
 80078aa:	3304      	adds	r3, #4
 80078ac:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80078ae:	7bbb      	ldrb	r3, [r7, #14]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d002      	beq.n	80078ba <USBD_StdEPReq+0x24a>
 80078b4:	7bbb      	ldrb	r3, [r7, #14]
 80078b6:	2b80      	cmp	r3, #128	; 0x80
 80078b8:	d103      	bne.n	80078c2 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	2200      	movs	r2, #0
 80078be:	601a      	str	r2, [r3, #0]
 80078c0:	e00e      	b.n	80078e0 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80078c2:	7bbb      	ldrb	r3, [r7, #14]
 80078c4:	4619      	mov	r1, r3
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f001 fad4 	bl	8008e74 <USBD_LL_IsStallEP>
 80078cc:	4603      	mov	r3, r0
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	2201      	movs	r2, #1
 80078d6:	601a      	str	r2, [r3, #0]
 80078d8:	e002      	b.n	80078e0 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2200      	movs	r2, #0
 80078de:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	2202      	movs	r2, #2
 80078e4:	4619      	mov	r1, r3
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fbaf 	bl	800804a <USBD_CtlSendData>
          break;
 80078ec:	e004      	b.n	80078f8 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 80078ee:	6839      	ldr	r1, [r7, #0]
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fb39 	bl	8007f68 <USBD_CtlError>
        break;
 80078f6:	bf00      	nop
      }
      break;
 80078f8:	e004      	b.n	8007904 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 80078fa:	6839      	ldr	r1, [r7, #0]
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 fb33 	bl	8007f68 <USBD_CtlError>
      break;
 8007902:	bf00      	nop
    }
    break;
 8007904:	e004      	b.n	8007910 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8007906:	6839      	ldr	r1, [r7, #0]
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 fb2d 	bl	8007f68 <USBD_CtlError>
    break;
 800790e:	bf00      	nop
  }

  return ret;
 8007910:	7bfb      	ldrb	r3, [r7, #15]
}
 8007912:	4618      	mov	r0, r3
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
	...

0800791c <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007926:	2300      	movs	r3, #0
 8007928:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800792a:	2300      	movs	r3, #0
 800792c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800792e:	2300      	movs	r3, #0
 8007930:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	885b      	ldrh	r3, [r3, #2]
 8007936:	0a1b      	lsrs	r3, r3, #8
 8007938:	b29b      	uxth	r3, r3
 800793a:	3b01      	subs	r3, #1
 800793c:	2b06      	cmp	r3, #6
 800793e:	f200 8128 	bhi.w	8007b92 <USBD_GetDescriptor+0x276>
 8007942:	a201      	add	r2, pc, #4	; (adr r2, 8007948 <USBD_GetDescriptor+0x2c>)
 8007944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007948:	08007965 	.word	0x08007965
 800794c:	0800797d 	.word	0x0800797d
 8007950:	080079bd 	.word	0x080079bd
 8007954:	08007b93 	.word	0x08007b93
 8007958:	08007b93 	.word	0x08007b93
 800795c:	08007b33 	.word	0x08007b33
 8007960:	08007b5f 	.word	0x08007b5f
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	687a      	ldr	r2, [r7, #4]
 800796e:	7c12      	ldrb	r2, [r2, #16]
 8007970:	f107 0108 	add.w	r1, r7, #8
 8007974:	4610      	mov	r0, r2
 8007976:	4798      	blx	r3
 8007978:	60f8      	str	r0, [r7, #12]
    break;
 800797a:	e112      	b.n	8007ba2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	7c1b      	ldrb	r3, [r3, #16]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10d      	bne.n	80079a0 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800798a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800798c:	f107 0208 	add.w	r2, r7, #8
 8007990:	4610      	mov	r0, r2
 8007992:	4798      	blx	r3
 8007994:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	3301      	adds	r3, #1
 800799a:	2202      	movs	r2, #2
 800799c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800799e:	e100      	b.n	8007ba2 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a8:	f107 0208 	add.w	r2, r7, #8
 80079ac:	4610      	mov	r0, r2
 80079ae:	4798      	blx	r3
 80079b0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	3301      	adds	r3, #1
 80079b6:	2202      	movs	r2, #2
 80079b8:	701a      	strb	r2, [r3, #0]
    break;
 80079ba:	e0f2      	b.n	8007ba2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	885b      	ldrh	r3, [r3, #2]
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b05      	cmp	r3, #5
 80079c4:	f200 80ac 	bhi.w	8007b20 <USBD_GetDescriptor+0x204>
 80079c8:	a201      	add	r2, pc, #4	; (adr r2, 80079d0 <USBD_GetDescriptor+0xb4>)
 80079ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ce:	bf00      	nop
 80079d0:	080079e9 	.word	0x080079e9
 80079d4:	08007a1d 	.word	0x08007a1d
 80079d8:	08007a51 	.word	0x08007a51
 80079dc:	08007a85 	.word	0x08007a85
 80079e0:	08007ab9 	.word	0x08007ab9
 80079e4:	08007aed 	.word	0x08007aed
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00b      	beq.n	8007a0c <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	687a      	ldr	r2, [r7, #4]
 80079fe:	7c12      	ldrb	r2, [r2, #16]
 8007a00:	f107 0108 	add.w	r1, r7, #8
 8007a04:	4610      	mov	r0, r2
 8007a06:	4798      	blx	r3
 8007a08:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007a0a:	e091      	b.n	8007b30 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007a0c:	6839      	ldr	r1, [r7, #0]
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 faaa 	bl	8007f68 <USBD_CtlError>
        err++;
 8007a14:	7afb      	ldrb	r3, [r7, #11]
 8007a16:	3301      	adds	r3, #1
 8007a18:	72fb      	strb	r3, [r7, #11]
      break;
 8007a1a:	e089      	b.n	8007b30 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00b      	beq.n	8007a40 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	687a      	ldr	r2, [r7, #4]
 8007a32:	7c12      	ldrb	r2, [r2, #16]
 8007a34:	f107 0108 	add.w	r1, r7, #8
 8007a38:	4610      	mov	r0, r2
 8007a3a:	4798      	blx	r3
 8007a3c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007a3e:	e077      	b.n	8007b30 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007a40:	6839      	ldr	r1, [r7, #0]
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 fa90 	bl	8007f68 <USBD_CtlError>
        err++;
 8007a48:	7afb      	ldrb	r3, [r7, #11]
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	72fb      	strb	r3, [r7, #11]
      break;
 8007a4e:	e06f      	b.n	8007b30 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d00b      	beq.n	8007a74 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	7c12      	ldrb	r2, [r2, #16]
 8007a68:	f107 0108 	add.w	r1, r7, #8
 8007a6c:	4610      	mov	r0, r2
 8007a6e:	4798      	blx	r3
 8007a70:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007a72:	e05d      	b.n	8007b30 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007a74:	6839      	ldr	r1, [r7, #0]
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fa76 	bl	8007f68 <USBD_CtlError>
        err++;
 8007a7c:	7afb      	ldrb	r3, [r7, #11]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	72fb      	strb	r3, [r7, #11]
      break;
 8007a82:	e055      	b.n	8007b30 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a8a:	691b      	ldr	r3, [r3, #16]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00b      	beq.n	8007aa8 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a96:	691b      	ldr	r3, [r3, #16]
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	7c12      	ldrb	r2, [r2, #16]
 8007a9c:	f107 0108 	add.w	r1, r7, #8
 8007aa0:	4610      	mov	r0, r2
 8007aa2:	4798      	blx	r3
 8007aa4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007aa6:	e043      	b.n	8007b30 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007aa8:	6839      	ldr	r1, [r7, #0]
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f000 fa5c 	bl	8007f68 <USBD_CtlError>
        err++;
 8007ab0:	7afb      	ldrb	r3, [r7, #11]
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	72fb      	strb	r3, [r7, #11]
      break;
 8007ab6:	e03b      	b.n	8007b30 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007abe:	695b      	ldr	r3, [r3, #20]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00b      	beq.n	8007adc <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007aca:	695b      	ldr	r3, [r3, #20]
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	7c12      	ldrb	r2, [r2, #16]
 8007ad0:	f107 0108 	add.w	r1, r7, #8
 8007ad4:	4610      	mov	r0, r2
 8007ad6:	4798      	blx	r3
 8007ad8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ada:	e029      	b.n	8007b30 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007adc:	6839      	ldr	r1, [r7, #0]
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 fa42 	bl	8007f68 <USBD_CtlError>
        err++;
 8007ae4:	7afb      	ldrb	r3, [r7, #11]
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	72fb      	strb	r3, [r7, #11]
      break;
 8007aea:	e021      	b.n	8007b30 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007af2:	699b      	ldr	r3, [r3, #24]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d00b      	beq.n	8007b10 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007afe:	699b      	ldr	r3, [r3, #24]
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	7c12      	ldrb	r2, [r2, #16]
 8007b04:	f107 0108 	add.w	r1, r7, #8
 8007b08:	4610      	mov	r0, r2
 8007b0a:	4798      	blx	r3
 8007b0c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007b0e:	e00f      	b.n	8007b30 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8007b10:	6839      	ldr	r1, [r7, #0]
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 fa28 	bl	8007f68 <USBD_CtlError>
        err++;
 8007b18:	7afb      	ldrb	r3, [r7, #11]
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	72fb      	strb	r3, [r7, #11]
      break;
 8007b1e:	e007      	b.n	8007b30 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8007b20:	6839      	ldr	r1, [r7, #0]
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 fa20 	bl	8007f68 <USBD_CtlError>
      err++;
 8007b28:	7afb      	ldrb	r3, [r7, #11]
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8007b2e:	bf00      	nop
    }
    break;
 8007b30:	e037      	b.n	8007ba2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	7c1b      	ldrb	r3, [r3, #16]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d109      	bne.n	8007b4e <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b42:	f107 0208 	add.w	r2, r7, #8
 8007b46:	4610      	mov	r0, r2
 8007b48:	4798      	blx	r3
 8007b4a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8007b4c:	e029      	b.n	8007ba2 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8007b4e:	6839      	ldr	r1, [r7, #0]
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f000 fa09 	bl	8007f68 <USBD_CtlError>
      err++;
 8007b56:	7afb      	ldrb	r3, [r7, #11]
 8007b58:	3301      	adds	r3, #1
 8007b5a:	72fb      	strb	r3, [r7, #11]
    break;
 8007b5c:	e021      	b.n	8007ba2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	7c1b      	ldrb	r3, [r3, #16]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d10d      	bne.n	8007b82 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b6e:	f107 0208 	add.w	r2, r7, #8
 8007b72:	4610      	mov	r0, r2
 8007b74:	4798      	blx	r3
 8007b76:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	2207      	movs	r2, #7
 8007b7e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8007b80:	e00f      	b.n	8007ba2 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8007b82:	6839      	ldr	r1, [r7, #0]
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 f9ef 	bl	8007f68 <USBD_CtlError>
      err++;
 8007b8a:	7afb      	ldrb	r3, [r7, #11]
 8007b8c:	3301      	adds	r3, #1
 8007b8e:	72fb      	strb	r3, [r7, #11]
    break;
 8007b90:	e007      	b.n	8007ba2 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 8007b92:	6839      	ldr	r1, [r7, #0]
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 f9e7 	bl	8007f68 <USBD_CtlError>
    err++;
 8007b9a:	7afb      	ldrb	r3, [r7, #11]
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	72fb      	strb	r3, [r7, #11]
    break;
 8007ba0:	bf00      	nop
  }

  if (err != 0U)
 8007ba2:	7afb      	ldrb	r3, [r7, #11]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d11e      	bne.n	8007be6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	88db      	ldrh	r3, [r3, #6]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d016      	beq.n	8007bde <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8007bb0:	893b      	ldrh	r3, [r7, #8]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d00e      	beq.n	8007bd4 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	88da      	ldrh	r2, [r3, #6]
 8007bba:	893b      	ldrh	r3, [r7, #8]
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	bf28      	it	cs
 8007bc0:	4613      	movcs	r3, r2
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8007bc6:	893b      	ldrh	r3, [r7, #8]
 8007bc8:	461a      	mov	r2, r3
 8007bca:	68f9      	ldr	r1, [r7, #12]
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 fa3c 	bl	800804a <USBD_CtlSendData>
 8007bd2:	e009      	b.n	8007be8 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8007bd4:	6839      	ldr	r1, [r7, #0]
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 f9c6 	bl	8007f68 <USBD_CtlError>
 8007bdc:	e004      	b.n	8007be8 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fa8d 	bl	80080fe <USBD_CtlSendStatus>
 8007be4:	e000      	b.n	8007be8 <USBD_GetDescriptor+0x2cc>
    return;
 8007be6:	bf00      	nop
    }
  }
}
 8007be8:	3710      	adds	r7, #16
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop

08007bf0 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	889b      	ldrh	r3, [r3, #4]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d130      	bne.n	8007c64 <USBD_SetAddress+0x74>
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	88db      	ldrh	r3, [r3, #6]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d12c      	bne.n	8007c64 <USBD_SetAddress+0x74>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	885b      	ldrh	r3, [r3, #2]
 8007c0e:	2b7f      	cmp	r3, #127	; 0x7f
 8007c10:	d828      	bhi.n	8007c64 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	885b      	ldrh	r3, [r3, #2]
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c1c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c24:	2b03      	cmp	r3, #3
 8007c26:	d104      	bne.n	8007c32 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f99c 	bl	8007f68 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c30:	e01c      	b.n	8007c6c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	7bfa      	ldrb	r2, [r7, #15]
 8007c36:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007c3a:	7bfb      	ldrb	r3, [r7, #15]
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f001 f944 	bl	8008ecc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 fa5a 	bl	80080fe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d004      	beq.n	8007c5a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2202      	movs	r2, #2
 8007c54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c58:	e008      	b.n	8007c6c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c62:	e003      	b.n	8007c6c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007c64:	6839      	ldr	r1, [r7, #0]
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 f97e 	bl	8007f68 <USBD_CtlError>
  }
}
 8007c6c:	bf00      	nop
 8007c6e:	3710      	adds	r7, #16
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	885b      	ldrh	r3, [r3, #2]
 8007c86:	b2da      	uxtb	r2, r3
 8007c88:	4b4b      	ldr	r3, [pc, #300]	; (8007db8 <USBD_SetConfig+0x144>)
 8007c8a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007c8c:	4b4a      	ldr	r3, [pc, #296]	; (8007db8 <USBD_SetConfig+0x144>)
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d905      	bls.n	8007ca0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007c94:	6839      	ldr	r1, [r7, #0]
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 f966 	bl	8007f68 <USBD_CtlError>
    return USBD_FAIL;
 8007c9c:	2303      	movs	r3, #3
 8007c9e:	e087      	b.n	8007db0 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ca6:	2b02      	cmp	r3, #2
 8007ca8:	d002      	beq.n	8007cb0 <USBD_SetConfig+0x3c>
 8007caa:	2b03      	cmp	r3, #3
 8007cac:	d025      	beq.n	8007cfa <USBD_SetConfig+0x86>
 8007cae:	e071      	b.n	8007d94 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8007cb0:	4b41      	ldr	r3, [pc, #260]	; (8007db8 <USBD_SetConfig+0x144>)
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d01c      	beq.n	8007cf2 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8007cb8:	4b3f      	ldr	r3, [pc, #252]	; (8007db8 <USBD_SetConfig+0x144>)
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8007cc2:	4b3d      	ldr	r3, [pc, #244]	; (8007db8 <USBD_SetConfig+0x144>)
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f7ff f9a7 	bl	800701c <USBD_SetClassConfig>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8007cd2:	7bfb      	ldrb	r3, [r7, #15]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d004      	beq.n	8007ce2 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8007cd8:	6839      	ldr	r1, [r7, #0]
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 f944 	bl	8007f68 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8007ce0:	e065      	b.n	8007dae <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fa0b 	bl	80080fe <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2203      	movs	r2, #3
 8007cec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8007cf0:	e05d      	b.n	8007dae <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fa03 	bl	80080fe <USBD_CtlSendStatus>
    break;
 8007cf8:	e059      	b.n	8007dae <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8007cfa:	4b2f      	ldr	r3, [pc, #188]	; (8007db8 <USBD_SetConfig+0x144>)
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d112      	bne.n	8007d28 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2202      	movs	r2, #2
 8007d06:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8007d0a:	4b2b      	ldr	r3, [pc, #172]	; (8007db8 <USBD_SetConfig+0x144>)
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	461a      	mov	r2, r3
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007d14:	4b28      	ldr	r3, [pc, #160]	; (8007db8 <USBD_SetConfig+0x144>)
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	4619      	mov	r1, r3
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f7ff f99a 	bl	8007054 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 f9ec 	bl	80080fe <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8007d26:	e042      	b.n	8007dae <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8007d28:	4b23      	ldr	r3, [pc, #140]	; (8007db8 <USBD_SetConfig+0x144>)
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d02a      	beq.n	8007d8c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f7ff f988 	bl	8007054 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8007d44:	4b1c      	ldr	r3, [pc, #112]	; (8007db8 <USBD_SetConfig+0x144>)
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	461a      	mov	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8007d4e:	4b1a      	ldr	r3, [pc, #104]	; (8007db8 <USBD_SetConfig+0x144>)
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	4619      	mov	r1, r3
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f7ff f961 	bl	800701c <USBD_SetClassConfig>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8007d5e:	7bfb      	ldrb	r3, [r7, #15]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00f      	beq.n	8007d84 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8007d64:	6839      	ldr	r1, [r7, #0]
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 f8fe 	bl	8007f68 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	4619      	mov	r1, r3
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f7ff f96d 	bl	8007054 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2202      	movs	r2, #2
 8007d7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8007d82:	e014      	b.n	8007dae <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 f9ba 	bl	80080fe <USBD_CtlSendStatus>
    break;
 8007d8a:	e010      	b.n	8007dae <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f000 f9b6 	bl	80080fe <USBD_CtlSendStatus>
    break;
 8007d92:	e00c      	b.n	8007dae <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8007d94:	6839      	ldr	r1, [r7, #0]
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 f8e6 	bl	8007f68 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007d9c:	4b06      	ldr	r3, [pc, #24]	; (8007db8 <USBD_SetConfig+0x144>)
 8007d9e:	781b      	ldrb	r3, [r3, #0]
 8007da0:	4619      	mov	r1, r3
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f7ff f956 	bl	8007054 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8007da8:	2303      	movs	r3, #3
 8007daa:	73fb      	strb	r3, [r7, #15]
    break;
 8007dac:	bf00      	nop
  }

  return ret;
 8007dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3710      	adds	r7, #16
 8007db4:	46bd      	mov	sp, r7
 8007db6:	bd80      	pop	{r7, pc}
 8007db8:	20000788 	.word	0x20000788

08007dbc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	88db      	ldrh	r3, [r3, #6]
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d004      	beq.n	8007dd8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007dce:	6839      	ldr	r1, [r7, #0]
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f000 f8c9 	bl	8007f68 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8007dd6:	e021      	b.n	8007e1c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	db17      	blt.n	8007e12 <USBD_GetConfig+0x56>
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	dd02      	ble.n	8007dec <USBD_GetConfig+0x30>
 8007de6:	2b03      	cmp	r3, #3
 8007de8:	d00b      	beq.n	8007e02 <USBD_GetConfig+0x46>
 8007dea:	e012      	b.n	8007e12 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	3308      	adds	r3, #8
 8007df6:	2201      	movs	r2, #1
 8007df8:	4619      	mov	r1, r3
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 f925 	bl	800804a <USBD_CtlSendData>
      break;
 8007e00:	e00c      	b.n	8007e1c <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	3304      	adds	r3, #4
 8007e06:	2201      	movs	r2, #1
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 f91d 	bl	800804a <USBD_CtlSendData>
      break;
 8007e10:	e004      	b.n	8007e1c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 8007e12:	6839      	ldr	r1, [r7, #0]
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f000 f8a7 	bl	8007f68 <USBD_CtlError>
      break;
 8007e1a:	bf00      	nop
}
 8007e1c:	bf00      	nop
 8007e1e:	3708      	adds	r7, #8
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b082      	sub	sp, #8
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e34:	3b01      	subs	r3, #1
 8007e36:	2b02      	cmp	r3, #2
 8007e38:	d81e      	bhi.n	8007e78 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	88db      	ldrh	r3, [r3, #6]
 8007e3e:	2b02      	cmp	r3, #2
 8007e40:	d004      	beq.n	8007e4c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8007e42:	6839      	ldr	r1, [r7, #0]
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f88f 	bl	8007f68 <USBD_CtlError>
      break;
 8007e4a:	e01a      	b.n	8007e82 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
#else
    pdev->dev_config_status = 0U;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	60da      	str	r2, [r3, #12]
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d005      	beq.n	8007e68 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	f043 0202 	orr.w	r2, r3, #2
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	330c      	adds	r3, #12
 8007e6c:	2202      	movs	r2, #2
 8007e6e:	4619      	mov	r1, r3
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 f8ea 	bl	800804a <USBD_CtlSendData>
    break;
 8007e76:	e004      	b.n	8007e82 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8007e78:	6839      	ldr	r1, [r7, #0]
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 f874 	bl	8007f68 <USBD_CtlError>
    break;
 8007e80:	bf00      	nop
  }
}
 8007e82:	bf00      	nop
 8007e84:	3708      	adds	r7, #8
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e8a:	b580      	push	{r7, lr}
 8007e8c:	b082      	sub	sp, #8
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	6078      	str	r0, [r7, #4]
 8007e92:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	885b      	ldrh	r3, [r3, #2]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d106      	bne.n	8007eaa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 f92a 	bl	80080fe <USBD_CtlSendStatus>
  }
}
 8007eaa:	bf00      	nop
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}

08007eb2 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b082      	sub	sp, #8
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
 8007eba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d80b      	bhi.n	8007ee0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	885b      	ldrh	r3, [r3, #2]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d10c      	bne.n	8007eea <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 f910 	bl	80080fe <USBD_CtlSendStatus>
      }
      break;
 8007ede:	e004      	b.n	8007eea <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007ee0:	6839      	ldr	r1, [r7, #0]
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 f840 	bl	8007f68 <USBD_CtlError>
      break;
 8007ee8:	e000      	b.n	8007eec <USBD_ClrFeature+0x3a>
      break;
 8007eea:	bf00      	nop
  }
}
 8007eec:	bf00      	nop
 8007eee:	3708      	adds	r7, #8
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	781a      	ldrb	r2, [r3, #0]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	781a      	ldrb	r2, [r3, #0]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	3301      	adds	r3, #1
 8007f1c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	f7ff fad3 	bl	80074ca <SWAPBYTE>
 8007f24:	4603      	mov	r3, r0
 8007f26:	461a      	mov	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	3301      	adds	r3, #1
 8007f36:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	f7ff fac6 	bl	80074ca <SWAPBYTE>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	461a      	mov	r2, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007f52:	68f8      	ldr	r0, [r7, #12]
 8007f54:	f7ff fab9 	bl	80074ca <SWAPBYTE>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	80da      	strh	r2, [r3, #6]
}
 8007f60:	bf00      	nop
 8007f62:	3710      	adds	r7, #16
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f72:	2180      	movs	r1, #128	; 0x80
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 ff3f 	bl	8008df8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007f7a:	2100      	movs	r1, #0
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 ff3b 	bl	8008df8 <USBD_LL_StallEP>
}
 8007f82:	bf00      	nop
 8007f84:	3708      	adds	r7, #8
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}

08007f8a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007f8a:	b580      	push	{r7, lr}
 8007f8c:	b086      	sub	sp, #24
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	60f8      	str	r0, [r7, #12]
 8007f92:	60b9      	str	r1, [r7, #8]
 8007f94:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007f96:	2300      	movs	r3, #0
 8007f98:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d036      	beq.n	800800e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007fa4:	6938      	ldr	r0, [r7, #16]
 8007fa6:	f000 f836 	bl	8008016 <USBD_GetLen>
 8007faa:	4603      	mov	r3, r0
 8007fac:	3301      	adds	r3, #1
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	005b      	lsls	r3, r3, #1
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007fb8:	7dfb      	ldrb	r3, [r7, #23]
 8007fba:	68ba      	ldr	r2, [r7, #8]
 8007fbc:	4413      	add	r3, r2
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	7812      	ldrb	r2, [r2, #0]
 8007fc2:	701a      	strb	r2, [r3, #0]
  idx++;
 8007fc4:	7dfb      	ldrb	r3, [r7, #23]
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007fca:	7dfb      	ldrb	r3, [r7, #23]
 8007fcc:	68ba      	ldr	r2, [r7, #8]
 8007fce:	4413      	add	r3, r2
 8007fd0:	2203      	movs	r2, #3
 8007fd2:	701a      	strb	r2, [r3, #0]
  idx++;
 8007fd4:	7dfb      	ldrb	r3, [r7, #23]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007fda:	e013      	b.n	8008004 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007fdc:	7dfb      	ldrb	r3, [r7, #23]
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	693a      	ldr	r2, [r7, #16]
 8007fe4:	7812      	ldrb	r2, [r2, #0]
 8007fe6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	3301      	adds	r3, #1
 8007fec:	613b      	str	r3, [r7, #16]
    idx++;
 8007fee:	7dfb      	ldrb	r3, [r7, #23]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007ff4:	7dfb      	ldrb	r3, [r7, #23]
 8007ff6:	68ba      	ldr	r2, [r7, #8]
 8007ff8:	4413      	add	r3, r2
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	701a      	strb	r2, [r3, #0]
    idx++;
 8007ffe:	7dfb      	ldrb	r3, [r7, #23]
 8008000:	3301      	adds	r3, #1
 8008002:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d1e7      	bne.n	8007fdc <USBD_GetString+0x52>
 800800c:	e000      	b.n	8008010 <USBD_GetString+0x86>
    return;
 800800e:	bf00      	nop
  }
}
 8008010:	3718      	adds	r7, #24
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}

08008016 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008016:	b480      	push	{r7}
 8008018:	b085      	sub	sp, #20
 800801a:	af00      	add	r7, sp, #0
 800801c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800801e:	2300      	movs	r3, #0
 8008020:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008026:	e005      	b.n	8008034 <USBD_GetLen+0x1e>
  {
    len++;
 8008028:	7bfb      	ldrb	r3, [r7, #15]
 800802a:	3301      	adds	r3, #1
 800802c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	3301      	adds	r3, #1
 8008032:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d1f5      	bne.n	8008028 <USBD_GetLen+0x12>
  }

  return len;
 800803c:	7bfb      	ldrb	r3, [r7, #15]
}
 800803e:	4618      	mov	r0, r3
 8008040:	3714      	adds	r7, #20
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr

0800804a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800804a:	b580      	push	{r7, lr}
 800804c:	b084      	sub	sp, #16
 800804e:	af00      	add	r7, sp, #0
 8008050:	60f8      	str	r0, [r7, #12]
 8008052:	60b9      	str	r1, [r7, #8]
 8008054:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2202      	movs	r2, #2
 800805a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	68ba      	ldr	r2, [r7, #8]
 800806e:	2100      	movs	r1, #0
 8008070:	68f8      	ldr	r0, [r7, #12]
 8008072:	f000 ff4a 	bl	8008f0a <USBD_LL_Transmit>

  return USBD_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	68ba      	ldr	r2, [r7, #8]
 8008090:	2100      	movs	r1, #0
 8008092:	68f8      	ldr	r0, [r7, #12]
 8008094:	f000 ff39 	bl	8008f0a <USBD_LL_Transmit>

  return USBD_OK;
 8008098:	2300      	movs	r3, #0
}
 800809a:	4618      	mov	r0, r3
 800809c:	3710      	adds	r7, #16
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}

080080a2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80080a2:	b580      	push	{r7, lr}
 80080a4:	b084      	sub	sp, #16
 80080a6:	af00      	add	r7, sp, #0
 80080a8:	60f8      	str	r0, [r7, #12]
 80080aa:	60b9      	str	r1, [r7, #8]
 80080ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2203      	movs	r2, #3
 80080b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	68ba      	ldr	r2, [r7, #8]
 80080ca:	2100      	movs	r1, #0
 80080cc:	68f8      	ldr	r0, [r7, #12]
 80080ce:	f000 ff3d 	bl	8008f4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3710      	adds	r7, #16
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	68ba      	ldr	r2, [r7, #8]
 80080ec:	2100      	movs	r1, #0
 80080ee:	68f8      	ldr	r0, [r7, #12]
 80080f0:	f000 ff2c 	bl	8008f4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80080f4:	2300      	movs	r3, #0
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3710      	adds	r7, #16
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}

080080fe <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b082      	sub	sp, #8
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2204      	movs	r2, #4
 800810a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800810e:	2300      	movs	r3, #0
 8008110:	2200      	movs	r2, #0
 8008112:	2100      	movs	r1, #0
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 fef8 	bl	8008f0a <USBD_LL_Transmit>

  return USBD_OK;
 800811a:	2300      	movs	r3, #0
}
 800811c:	4618      	mov	r0, r3
 800811e:	3708      	adds	r7, #8
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2205      	movs	r2, #5
 8008130:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008134:	2300      	movs	r3, #0
 8008136:	2200      	movs	r2, #0
 8008138:	2100      	movs	r1, #0
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f000 ff06 	bl	8008f4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008140:	2300      	movs	r3, #0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3708      	adds	r7, #8
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
	...

0800814c <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_MSB;
 8008150:	4b10      	ldr	r3, [pc, #64]	; (8008194 <MX_PDM2PCM_Init+0x48>)
 8008152:	2201      	movs	r2, #1
 8008154:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 8008156:	4b0f      	ldr	r3, [pc, #60]	; (8008194 <MX_PDM2PCM_Init+0x48>)
 8008158:	2201      	movs	r2, #1
 800815a:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 800815c:	4b0d      	ldr	r3, [pc, #52]	; (8008194 <MX_PDM2PCM_Init+0x48>)
 800815e:	4a0e      	ldr	r2, [pc, #56]	; (8008198 <MX_PDM2PCM_Init+0x4c>)
 8008160:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 8008162:	4b0c      	ldr	r3, [pc, #48]	; (8008194 <MX_PDM2PCM_Init+0x48>)
 8008164:	2201      	movs	r2, #1
 8008166:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 8008168:	4b0a      	ldr	r3, [pc, #40]	; (8008194 <MX_PDM2PCM_Init+0x48>)
 800816a:	2201      	movs	r2, #1
 800816c:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800816e:	4809      	ldr	r0, [pc, #36]	; (8008194 <MX_PDM2PCM_Init+0x48>)
 8008170:	f002 fc9c 	bl	800aaac <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8008174:	4b09      	ldr	r3, [pc, #36]	; (800819c <MX_PDM2PCM_Init+0x50>)
 8008176:	2202      	movs	r2, #2
 8008178:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800817a:	4b08      	ldr	r3, [pc, #32]	; (800819c <MX_PDM2PCM_Init+0x50>)
 800817c:	2210      	movs	r2, #16
 800817e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 8008180:	4b06      	ldr	r3, [pc, #24]	; (800819c <MX_PDM2PCM_Init+0x50>)
 8008182:	2200      	movs	r2, #0
 8008184:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8008186:	4905      	ldr	r1, [pc, #20]	; (800819c <MX_PDM2PCM_Init+0x50>)
 8008188:	4802      	ldr	r0, [pc, #8]	; (8008194 <MX_PDM2PCM_Init+0x48>)
 800818a:	f002 fd19 	bl	800abc0 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800818e:	bf00      	nop
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	200081e8 	.word	0x200081e8
 8008198:	7d70a3d6 	.word	0x7d70a3d6
 800819c:	200081e0 	.word	0x200081e0

080081a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80081a4:	2200      	movs	r2, #0
 80081a6:	4912      	ldr	r1, [pc, #72]	; (80081f0 <MX_USB_DEVICE_Init+0x50>)
 80081a8:	4812      	ldr	r0, [pc, #72]	; (80081f4 <MX_USB_DEVICE_Init+0x54>)
 80081aa:	f7fe fec9 	bl	8006f40 <USBD_Init>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d001      	beq.n	80081b8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80081b4:	f7f8 ffe6 	bl	8001184 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80081b8:	490f      	ldr	r1, [pc, #60]	; (80081f8 <MX_USB_DEVICE_Init+0x58>)
 80081ba:	480e      	ldr	r0, [pc, #56]	; (80081f4 <MX_USB_DEVICE_Init+0x54>)
 80081bc:	f7fe fef6 	bl	8006fac <USBD_RegisterClass>
 80081c0:	4603      	mov	r3, r0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d001      	beq.n	80081ca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80081c6:	f7f8 ffdd 	bl	8001184 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80081ca:	490c      	ldr	r1, [pc, #48]	; (80081fc <MX_USB_DEVICE_Init+0x5c>)
 80081cc:	4809      	ldr	r0, [pc, #36]	; (80081f4 <MX_USB_DEVICE_Init+0x54>)
 80081ce:	f7fe fe1b 	bl	8006e08 <USBD_CDC_RegisterInterface>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d001      	beq.n	80081dc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80081d8:	f7f8 ffd4 	bl	8001184 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80081dc:	4805      	ldr	r0, [pc, #20]	; (80081f4 <MX_USB_DEVICE_Init+0x54>)
 80081de:	f7fe ff06 	bl	8006fee <USBD_Start>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d001      	beq.n	80081ec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80081e8:	f7f8 ffcc 	bl	8001184 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80081ec:	bf00      	nop
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	20000540 	.word	0x20000540
 80081f4:	20008234 	.word	0x20008234
 80081f8:	20000428 	.word	0x20000428
 80081fc:	2000052c 	.word	0x2000052c

08008200 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008204:	2200      	movs	r2, #0
 8008206:	4905      	ldr	r1, [pc, #20]	; (800821c <CDC_Init_FS+0x1c>)
 8008208:	4805      	ldr	r0, [pc, #20]	; (8008220 <CDC_Init_FS+0x20>)
 800820a:	f7fe fe12 	bl	8006e32 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800820e:	4905      	ldr	r1, [pc, #20]	; (8008224 <CDC_Init_FS+0x24>)
 8008210:	4803      	ldr	r0, [pc, #12]	; (8008220 <CDC_Init_FS+0x20>)
 8008212:	f7fe fe27 	bl	8006e64 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8008216:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008218:	4618      	mov	r0, r3
 800821a:	bd80      	pop	{r7, pc}
 800821c:	20008584 	.word	0x20008584
 8008220:	20008234 	.word	0x20008234
 8008224:	20008504 	.word	0x20008504

08008228 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008228:	b480      	push	{r7}
 800822a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800822c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800822e:	4618      	mov	r0, r3
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	4603      	mov	r3, r0
 8008240:	6039      	str	r1, [r7, #0]
 8008242:	71fb      	strb	r3, [r7, #7]
 8008244:	4613      	mov	r3, r2
 8008246:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 8008248:	79fb      	ldrb	r3, [r7, #7]
 800824a:	2b23      	cmp	r3, #35	; 0x23
 800824c:	d866      	bhi.n	800831c <CDC_Control_FS+0xe4>
 800824e:	a201      	add	r2, pc, #4	; (adr r2, 8008254 <CDC_Control_FS+0x1c>)
 8008250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008254:	0800831d 	.word	0x0800831d
 8008258:	0800831d 	.word	0x0800831d
 800825c:	0800831d 	.word	0x0800831d
 8008260:	0800831d 	.word	0x0800831d
 8008264:	0800831d 	.word	0x0800831d
 8008268:	0800831d 	.word	0x0800831d
 800826c:	0800831d 	.word	0x0800831d
 8008270:	0800831d 	.word	0x0800831d
 8008274:	0800831d 	.word	0x0800831d
 8008278:	0800831d 	.word	0x0800831d
 800827c:	0800831d 	.word	0x0800831d
 8008280:	0800831d 	.word	0x0800831d
 8008284:	0800831d 	.word	0x0800831d
 8008288:	0800831d 	.word	0x0800831d
 800828c:	0800831d 	.word	0x0800831d
 8008290:	0800831d 	.word	0x0800831d
 8008294:	0800831d 	.word	0x0800831d
 8008298:	0800831d 	.word	0x0800831d
 800829c:	0800831d 	.word	0x0800831d
 80082a0:	0800831d 	.word	0x0800831d
 80082a4:	0800831d 	.word	0x0800831d
 80082a8:	0800831d 	.word	0x0800831d
 80082ac:	0800831d 	.word	0x0800831d
 80082b0:	0800831d 	.word	0x0800831d
 80082b4:	0800831d 	.word	0x0800831d
 80082b8:	0800831d 	.word	0x0800831d
 80082bc:	0800831d 	.word	0x0800831d
 80082c0:	0800831d 	.word	0x0800831d
 80082c4:	0800831d 	.word	0x0800831d
 80082c8:	0800831d 	.word	0x0800831d
 80082cc:	0800831d 	.word	0x0800831d
 80082d0:	0800831d 	.word	0x0800831d
 80082d4:	0800831d 	.word	0x0800831d
 80082d8:	0800831d 	.word	0x0800831d
 80082dc:	080082e5 	.word	0x080082e5
 80082e0:	0800831d 	.word	0x0800831d

		break;

	case CDC_SET_CONTROL_LINE_STATE:
	{
		USBD_SetupReqTypedef *req = (USBD_SetupReqTypedef*) pbuf;
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	60fb      	str	r3, [r7, #12]
		if ((req->wValue & 0x0001) != 0)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	885b      	ldrh	r3, [r3, #2]
 80082ec:	f003 0301 	and.w	r3, r3, #1
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d009      	beq.n	8008308 <CDC_Control_FS+0xd0>
		{
			HOST_PORT_COM_OPEN = 1;
 80082f4:	4b0c      	ldr	r3, [pc, #48]	; (8008328 <CDC_Control_FS+0xf0>)
 80082f6:	2201      	movs	r2, #1
 80082f8:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80082fa:	2201      	movs	r2, #1
 80082fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008300:	480a      	ldr	r0, [pc, #40]	; (800832c <CDC_Control_FS+0xf4>)
 8008302:	f7fa f8b1 	bl	8002468 <HAL_GPIO_WritePin>
		else
		{
			HOST_PORT_COM_OPEN = 0;
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
		}
		break;
 8008306:	e00a      	b.n	800831e <CDC_Control_FS+0xe6>
			HOST_PORT_COM_OPEN = 0;
 8008308:	4b07      	ldr	r3, [pc, #28]	; (8008328 <CDC_Control_FS+0xf0>)
 800830a:	2200      	movs	r2, #0
 800830c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800830e:	2200      	movs	r2, #0
 8008310:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008314:	4805      	ldr	r0, [pc, #20]	; (800832c <CDC_Control_FS+0xf4>)
 8008316:	f7fa f8a7 	bl	8002468 <HAL_GPIO_WritePin>
		break;
 800831a:	e000      	b.n	800831e <CDC_Control_FS+0xe6>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800831c:	bf00      	nop
	}

	return (USBD_OK);
 800831e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008320:	4618      	mov	r0, r3
 8008322:	3710      	adds	r7, #16
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}
 8008328:	20000789 	.word	0x20000789
 800832c:	40020c00 	.word	0x40020c00

08008330 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	uint8_t result = USBD_OK;;
 800833a:	2300      	movs	r3, #0
 800833c:	73bb      	strb	r3, [r7, #14]
	static uint8_t txLen;
	static uint8_t rxLen;
	static uint8_t RX_Buf_Temp[APP_RX_DATA_SIZE];
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800833e:	2201      	movs	r2, #1
 8008340:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008344:	486a      	ldr	r0, [pc, #424]	; (80084f0 <CDC_Receive_FS+0x1c0>)
 8008346:	f7fa f88f 	bl	8002468 <HAL_GPIO_WritePin>

	/* Get data from serial com */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf);
 800834a:	6879      	ldr	r1, [r7, #4]
 800834c:	4869      	ldr	r0, [pc, #420]	; (80084f4 <CDC_Receive_FS+0x1c4>)
 800834e:	f7fe fd89 	bl	8006e64 <USBD_CDC_SetRxBuffer>
	if ((result = USBD_CDC_ReceivePacket(&hUsbDeviceFS)) != USBD_OK)
 8008352:	4868      	ldr	r0, [pc, #416]	; (80084f4 <CDC_Receive_FS+0x1c4>)
 8008354:	f7fe fdca 	bl	8006eec <USBD_CDC_ReceivePacket>
 8008358:	4603      	mov	r3, r0
 800835a:	73bb      	strb	r3, [r7, #14]
 800835c:	7bbb      	ldrb	r3, [r7, #14]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d008      	beq.n	8008374 <CDC_Receive_FS+0x44>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8008362:	2200      	movs	r2, #0
 8008364:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008368:	4861      	ldr	r0, [pc, #388]	; (80084f0 <CDC_Receive_FS+0x1c0>)
 800836a:	f7fa f87d 	bl	8002468 <HAL_GPIO_WritePin>
		return result;
 800836e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008372:	e0b8      	b.n	80084e6 <CDC_Receive_FS+0x1b6>
	}

	for (uint8_t i = 0; i < (*Len); i++)
 8008374:	2300      	movs	r3, #0
 8008376:	73fb      	strb	r3, [r7, #15]
 8008378:	e098      	b.n	80084ac <CDC_Receive_FS+0x17c>
	{

		/* Avoid buffer overflow */
		if (txLen == APP_TX_DATA_SIZE)
 800837a:	4b5f      	ldr	r3, [pc, #380]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	2b80      	cmp	r3, #128	; 0x80
 8008380:	d102      	bne.n	8008388 <CDC_Receive_FS+0x58>
		{
			txLen = 0;
 8008382:	4b5d      	ldr	r3, [pc, #372]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 8008384:	2200      	movs	r2, #0
 8008386:	701a      	strb	r2, [r3, #0]
		}
		if (rxLen == APP_RX_DATA_SIZE)
 8008388:	4b5c      	ldr	r3, [pc, #368]	; (80084fc <CDC_Receive_FS+0x1cc>)
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	2b80      	cmp	r3, #128	; 0x80
 800838e:	d102      	bne.n	8008396 <CDC_Receive_FS+0x66>
		{
			rxLen = 0;
 8008390:	4b5a      	ldr	r3, [pc, #360]	; (80084fc <CDC_Receive_FS+0x1cc>)
 8008392:	2200      	movs	r2, #0
 8008394:	701a      	strb	r2, [r3, #0]
		}

		/* VT100 escape sequences must be 16 bits packets */
		if(Buf[0] == '\033' && Buf[1] == '\0')
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	2b1b      	cmp	r3, #27
 800839c:	d119      	bne.n	80083d2 <CDC_Receive_FS+0xa2>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	3301      	adds	r3, #1
 80083a2:	781b      	ldrb	r3, [r3, #0]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d114      	bne.n	80083d2 <CDC_Receive_FS+0xa2>
		{
			UserTxBufferFS[txLen++] = Buf[i];
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	441a      	add	r2, r3
 80083ae:	4b52      	ldr	r3, [pc, #328]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	1c59      	adds	r1, r3, #1
 80083b4:	b2c8      	uxtb	r0, r1
 80083b6:	4950      	ldr	r1, [pc, #320]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 80083b8:	7008      	strb	r0, [r1, #0]
 80083ba:	4619      	mov	r1, r3
 80083bc:	7812      	ldrb	r2, [r2, #0]
 80083be:	4b50      	ldr	r3, [pc, #320]	; (8008500 <CDC_Receive_FS+0x1d0>)
 80083c0:	545a      	strb	r2, [r3, r1]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80083c2:	2200      	movs	r2, #0
 80083c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80083c8:	4849      	ldr	r0, [pc, #292]	; (80084f0 <CDC_Receive_FS+0x1c0>)
 80083ca:	f7fa f84d 	bl	8002468 <HAL_GPIO_WritePin>
			return USBD_BUSY;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e089      	b.n	80084e6 <CDC_Receive_FS+0x1b6>
		}

		/* If Backspace key: clear the last char */
		if ((UserTxBufferFS[txLen++] = Buf[i]) == '\b')
 80083d2:	7bfb      	ldrb	r3, [r7, #15]
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	441a      	add	r2, r3
 80083d8:	4b47      	ldr	r3, [pc, #284]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 80083da:	781b      	ldrb	r3, [r3, #0]
 80083dc:	1c59      	adds	r1, r3, #1
 80083de:	b2c8      	uxtb	r0, r1
 80083e0:	4945      	ldr	r1, [pc, #276]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 80083e2:	7008      	strb	r0, [r1, #0]
 80083e4:	7811      	ldrb	r1, [r2, #0]
 80083e6:	4a46      	ldr	r2, [pc, #280]	; (8008500 <CDC_Receive_FS+0x1d0>)
 80083e8:	54d1      	strb	r1, [r2, r3]
 80083ea:	4a45      	ldr	r2, [pc, #276]	; (8008500 <CDC_Receive_FS+0x1d0>)
 80083ec:	5cd3      	ldrb	r3, [r2, r3]
 80083ee:	2b08      	cmp	r3, #8
 80083f0:	d11e      	bne.n	8008430 <CDC_Receive_FS+0x100>
		{
			UserTxBufferFS[txLen++] = ' ';
 80083f2:	4b41      	ldr	r3, [pc, #260]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	1c5a      	adds	r2, r3, #1
 80083f8:	b2d1      	uxtb	r1, r2
 80083fa:	4a3f      	ldr	r2, [pc, #252]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 80083fc:	7011      	strb	r1, [r2, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	4b3f      	ldr	r3, [pc, #252]	; (8008500 <CDC_Receive_FS+0x1d0>)
 8008402:	2120      	movs	r1, #32
 8008404:	5499      	strb	r1, [r3, r2]
			UserTxBufferFS[txLen++] = '\b';
 8008406:	4b3c      	ldr	r3, [pc, #240]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	1c5a      	adds	r2, r3, #1
 800840c:	b2d1      	uxtb	r1, r2
 800840e:	4a3a      	ldr	r2, [pc, #232]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 8008410:	7011      	strb	r1, [r2, #0]
 8008412:	461a      	mov	r2, r3
 8008414:	4b3a      	ldr	r3, [pc, #232]	; (8008500 <CDC_Receive_FS+0x1d0>)
 8008416:	2108      	movs	r1, #8
 8008418:	5499      	strb	r1, [r3, r2]
			if (rxLen)
 800841a:	4b38      	ldr	r3, [pc, #224]	; (80084fc <CDC_Receive_FS+0x1cc>)
 800841c:	781b      	ldrb	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d041      	beq.n	80084a6 <CDC_Receive_FS+0x176>
			{
				rxLen--;
 8008422:	4b36      	ldr	r3, [pc, #216]	; (80084fc <CDC_Receive_FS+0x1cc>)
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	3b01      	subs	r3, #1
 8008428:	b2da      	uxtb	r2, r3
 800842a:	4b34      	ldr	r3, [pc, #208]	; (80084fc <CDC_Receive_FS+0x1cc>)
 800842c:	701a      	strb	r2, [r3, #0]
 800842e:	e03a      	b.n	80084a6 <CDC_Receive_FS+0x176>
			}
		}
		/* Else if Enter key: add a \n to terminal and extract output buffer */
		else if (Buf[i] == '\r' || Buf[i] == '\0')
 8008430:	7bfb      	ldrb	r3, [r7, #15]
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	4413      	add	r3, r2
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	2b0d      	cmp	r3, #13
 800843a:	d005      	beq.n	8008448 <CDC_Receive_FS+0x118>
 800843c:	7bfb      	ldrb	r3, [r7, #15]
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	4413      	add	r3, r2
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d121      	bne.n	800848c <CDC_Receive_FS+0x15c>
		{
			UserTxBufferFS[txLen++] = '\n';
 8008448:	4b2b      	ldr	r3, [pc, #172]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	1c5a      	adds	r2, r3, #1
 800844e:	b2d1      	uxtb	r1, r2
 8008450:	4a29      	ldr	r2, [pc, #164]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 8008452:	7011      	strb	r1, [r2, #0]
 8008454:	461a      	mov	r2, r3
 8008456:	4b2a      	ldr	r3, [pc, #168]	; (8008500 <CDC_Receive_FS+0x1d0>)
 8008458:	210a      	movs	r1, #10
 800845a:	5499      	strb	r1, [r3, r2]
			RX_Buf_Temp[rxLen++] = '\0';
 800845c:	4b27      	ldr	r3, [pc, #156]	; (80084fc <CDC_Receive_FS+0x1cc>)
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	1c5a      	adds	r2, r3, #1
 8008462:	b2d1      	uxtb	r1, r2
 8008464:	4a25      	ldr	r2, [pc, #148]	; (80084fc <CDC_Receive_FS+0x1cc>)
 8008466:	7011      	strb	r1, [r2, #0]
 8008468:	461a      	mov	r2, r3
 800846a:	4b26      	ldr	r3, [pc, #152]	; (8008504 <CDC_Receive_FS+0x1d4>)
 800846c:	2100      	movs	r1, #0
 800846e:	5499      	strb	r1, [r3, r2]
			memcpy(UserRxBufferFS, RX_Buf_Temp, rxLen);
 8008470:	4b22      	ldr	r3, [pc, #136]	; (80084fc <CDC_Receive_FS+0x1cc>)
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	461a      	mov	r2, r3
 8008476:	4923      	ldr	r1, [pc, #140]	; (8008504 <CDC_Receive_FS+0x1d4>)
 8008478:	4823      	ldr	r0, [pc, #140]	; (8008508 <CDC_Receive_FS+0x1d8>)
 800847a:	f002 fd0b 	bl	800ae94 <memcpy>
			CDC_RX_DATA_PENDING = 1;
 800847e:	4b23      	ldr	r3, [pc, #140]	; (800850c <CDC_Receive_FS+0x1dc>)
 8008480:	2201      	movs	r2, #1
 8008482:	701a      	strb	r2, [r3, #0]
			rxLen = 0;
 8008484:	4b1d      	ldr	r3, [pc, #116]	; (80084fc <CDC_Receive_FS+0x1cc>)
 8008486:	2200      	movs	r2, #0
 8008488:	701a      	strb	r2, [r3, #0]
 800848a:	e00c      	b.n	80084a6 <CDC_Receive_FS+0x176>
		}
		/* Else only copy data */
		else
		{
			RX_Buf_Temp[rxLen++] = Buf[i];
 800848c:	7bfb      	ldrb	r3, [r7, #15]
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	441a      	add	r2, r3
 8008492:	4b1a      	ldr	r3, [pc, #104]	; (80084fc <CDC_Receive_FS+0x1cc>)
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	1c59      	adds	r1, r3, #1
 8008498:	b2c8      	uxtb	r0, r1
 800849a:	4918      	ldr	r1, [pc, #96]	; (80084fc <CDC_Receive_FS+0x1cc>)
 800849c:	7008      	strb	r0, [r1, #0]
 800849e:	4619      	mov	r1, r3
 80084a0:	7812      	ldrb	r2, [r2, #0]
 80084a2:	4b18      	ldr	r3, [pc, #96]	; (8008504 <CDC_Receive_FS+0x1d4>)
 80084a4:	545a      	strb	r2, [r3, r1]
	for (uint8_t i = 0; i < (*Len); i++)
 80084a6:	7bfb      	ldrb	r3, [r7, #15]
 80084a8:	3301      	adds	r3, #1
 80084aa:	73fb      	strb	r3, [r7, #15]
 80084ac:	7bfa      	ldrb	r2, [r7, #15]
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	429a      	cmp	r2, r3
 80084b4:	f4ff af61 	bcc.w	800837a <CDC_Receive_FS+0x4a>
		}
	}

	/* Send result to terminal */
	if ((result = CDC_Transmit_FS(UserTxBufferFS, txLen)) == USBD_OK)
 80084b8:	4b0f      	ldr	r3, [pc, #60]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	b29b      	uxth	r3, r3
 80084be:	4619      	mov	r1, r3
 80084c0:	480f      	ldr	r0, [pc, #60]	; (8008500 <CDC_Receive_FS+0x1d0>)
 80084c2:	f000 f825 	bl	8008510 <CDC_Transmit_FS>
 80084c6:	4603      	mov	r3, r0
 80084c8:	73bb      	strb	r3, [r7, #14]
 80084ca:	7bbb      	ldrb	r3, [r7, #14]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d102      	bne.n	80084d6 <CDC_Receive_FS+0x1a6>
	{
		txLen = 0;
 80084d0:	4b09      	ldr	r3, [pc, #36]	; (80084f8 <CDC_Receive_FS+0x1c8>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80084d6:	2200      	movs	r2, #0
 80084d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80084dc:	4804      	ldr	r0, [pc, #16]	; (80084f0 <CDC_Receive_FS+0x1c0>)
 80084de:	f7f9 ffc3 	bl	8002468 <HAL_GPIO_WritePin>
	return result;
 80084e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
  /* USER CODE END 6 */
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3710      	adds	r7, #16
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	40020c00 	.word	0x40020c00
 80084f4:	20008234 	.word	0x20008234
 80084f8:	2000078b 	.word	0x2000078b
 80084fc:	2000078c 	.word	0x2000078c
 8008500:	20008584 	.word	0x20008584
 8008504:	20000790 	.word	0x20000790
 8008508:	20008504 	.word	0x20008504
 800850c:	2000078a 	.word	0x2000078a

08008510 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b084      	sub	sp, #16
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	460b      	mov	r3, r1
 800851a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800851c:	2300      	movs	r3, #0
 800851e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8008520:	2201      	movs	r2, #1
 8008522:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008526:	4815      	ldr	r0, [pc, #84]	; (800857c <CDC_Transmit_FS+0x6c>)
 8008528:	f7f9 ff9e 	bl	8002468 <HAL_GPIO_WritePin>
	USBD_CDC_HandleTypeDef * hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 800852c:	4b14      	ldr	r3, [pc, #80]	; (8008580 <CDC_Transmit_FS+0x70>)
 800852e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008532:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0U)
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800853a:	2b00      	cmp	r3, #0
 800853c:	d007      	beq.n	800854e <CDC_Transmit_FS+0x3e>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800853e:	2200      	movs	r2, #0
 8008540:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008544:	480d      	ldr	r0, [pc, #52]	; (800857c <CDC_Transmit_FS+0x6c>)
 8008546:	f7f9 ff8f 	bl	8002468 <HAL_GPIO_WritePin>
		return USBD_BUSY;
 800854a:	2301      	movs	r3, #1
 800854c:	e011      	b.n	8008572 <CDC_Transmit_FS+0x62>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800854e:	887b      	ldrh	r3, [r7, #2]
 8008550:	461a      	mov	r2, r3
 8008552:	6879      	ldr	r1, [r7, #4]
 8008554:	480a      	ldr	r0, [pc, #40]	; (8008580 <CDC_Transmit_FS+0x70>)
 8008556:	f7fe fc6c 	bl	8006e32 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800855a:	4809      	ldr	r0, [pc, #36]	; (8008580 <CDC_Transmit_FS+0x70>)
 800855c:	f7fe fc96 	bl	8006e8c <USBD_CDC_TransmitPacket>
 8008560:	4603      	mov	r3, r0
 8008562:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8008564:	2200      	movs	r2, #0
 8008566:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800856a:	4804      	ldr	r0, [pc, #16]	; (800857c <CDC_Transmit_FS+0x6c>)
 800856c:	f7f9 ff7c 	bl	8002468 <HAL_GPIO_WritePin>
  /* USER CODE END 7 */
  return result;
 8008570:	7bfb      	ldrb	r3, [r7, #15]
}
 8008572:	4618      	mov	r0, r3
 8008574:	3710      	adds	r7, #16
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	40020c00 	.word	0x40020c00
 8008580:	20008234 	.word	0x20008234

08008584 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008584:	b480      	push	{r7}
 8008586:	b087      	sub	sp, #28
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	4613      	mov	r3, r2
 8008590:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008596:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800859a:	4618      	mov	r0, r3
 800859c:	371c      	adds	r7, #28
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr
	...

080085a8 <CDC_Printf>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

void CDC_Printf(const char *format, ...)
{
 80085a8:	b40f      	push	{r0, r1, r2, r3}
 80085aa:	b580      	push	{r7, lr}
 80085ac:	b082      	sub	sp, #8
 80085ae:	af00      	add	r7, sp, #0
	if (HOST_PORT_COM_OPEN)
 80085b0:	4b11      	ldr	r3, [pc, #68]	; (80085f8 <CDC_Printf+0x50>)
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d018      	beq.n	80085ea <CDC_Printf+0x42>
	{
		va_list arg;
		va_start(arg, format);
 80085b8:	f107 0314 	add.w	r3, r7, #20
 80085bc:	607b      	str	r3, [r7, #4]
		vsprintf((char*) UserTxBufferFS, format, arg);
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	6939      	ldr	r1, [r7, #16]
 80085c2:	480e      	ldr	r0, [pc, #56]	; (80085fc <CDC_Printf+0x54>)
 80085c4:	f002 fd48 	bl	800b058 <vsiprintf>
		va_end(arg);
		while(CDC_Transmit_FS(UserTxBufferFS, strlen((char*) UserTxBufferFS)) == USBD_BUSY && HOST_PORT_COM_OPEN)
 80085c8:	bf00      	nop
 80085ca:	480c      	ldr	r0, [pc, #48]	; (80085fc <CDC_Printf+0x54>)
 80085cc:	f7f7 fe0a 	bl	80001e4 <strlen>
 80085d0:	4603      	mov	r3, r0
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	4619      	mov	r1, r3
 80085d6:	4809      	ldr	r0, [pc, #36]	; (80085fc <CDC_Printf+0x54>)
 80085d8:	f7ff ff9a 	bl	8008510 <CDC_Transmit_FS>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d103      	bne.n	80085ea <CDC_Printf+0x42>
 80085e2:	4b05      	ldr	r3, [pc, #20]	; (80085f8 <CDC_Printf+0x50>)
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1ef      	bne.n	80085ca <CDC_Printf+0x22>
		{
		}
	}
}
 80085ea:	bf00      	nop
 80085ec:	3708      	adds	r7, #8
 80085ee:	46bd      	mov	sp, r7
 80085f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80085f4:	b004      	add	sp, #16
 80085f6:	4770      	bx	lr
 80085f8:	20000789 	.word	0x20000789
 80085fc:	20008584 	.word	0x20008584

08008600 <CDC_Scanf>:

void CDC_Scanf(const char *format, ...)
{
 8008600:	b40f      	push	{r0, r1, r2, r3}
 8008602:	b580      	push	{r7, lr}
 8008604:	b082      	sub	sp, #8
 8008606:	af00      	add	r7, sp, #0
	while (!CDC_RX_DATA_PENDING && HOST_PORT_COM_OPEN)
 8008608:	e005      	b.n	8008616 <CDC_Scanf+0x16>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800860a:	2201      	movs	r2, #1
 800860c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008610:	4814      	ldr	r0, [pc, #80]	; (8008664 <CDC_Scanf+0x64>)
 8008612:	f7f9 ff29 	bl	8002468 <HAL_GPIO_WritePin>
	while (!CDC_RX_DATA_PENDING && HOST_PORT_COM_OPEN)
 8008616:	4b14      	ldr	r3, [pc, #80]	; (8008668 <CDC_Scanf+0x68>)
 8008618:	781b      	ldrb	r3, [r3, #0]
 800861a:	f083 0301 	eor.w	r3, r3, #1
 800861e:	b2db      	uxtb	r3, r3
 8008620:	2b00      	cmp	r3, #0
 8008622:	d003      	beq.n	800862c <CDC_Scanf+0x2c>
 8008624:	4b11      	ldr	r3, [pc, #68]	; (800866c <CDC_Scanf+0x6c>)
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1ee      	bne.n	800860a <CDC_Scanf+0xa>
	}
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800862c:	2200      	movs	r2, #0
 800862e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008632:	480c      	ldr	r0, [pc, #48]	; (8008664 <CDC_Scanf+0x64>)
 8008634:	f7f9 ff18 	bl	8002468 <HAL_GPIO_WritePin>
	if (CDC_RX_DATA_PENDING)
 8008638:	4b0b      	ldr	r3, [pc, #44]	; (8008668 <CDC_Scanf+0x68>)
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d00a      	beq.n	8008656 <CDC_Scanf+0x56>
	{
		va_list arg;
		va_start(arg, format);
 8008640:	f107 0314 	add.w	r3, r7, #20
 8008644:	607b      	str	r3, [r7, #4]
		vsscanf((char*) UserRxBufferFS, format, arg);
 8008646:	687a      	ldr	r2, [r7, #4]
 8008648:	6939      	ldr	r1, [r7, #16]
 800864a:	4809      	ldr	r0, [pc, #36]	; (8008670 <CDC_Scanf+0x70>)
 800864c:	f002 fd32 	bl	800b0b4 <vsiscanf>
		va_end(arg);
		CDC_RX_DATA_PENDING = 0;
 8008650:	4b05      	ldr	r3, [pc, #20]	; (8008668 <CDC_Scanf+0x68>)
 8008652:	2200      	movs	r2, #0
 8008654:	701a      	strb	r2, [r3, #0]
	}
}
 8008656:	bf00      	nop
 8008658:	3708      	adds	r7, #8
 800865a:	46bd      	mov	sp, r7
 800865c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008660:	b004      	add	sp, #16
 8008662:	4770      	bx	lr
 8008664:	40020c00 	.word	0x40020c00
 8008668:	2000078a 	.word	0x2000078a
 800866c:	20000789 	.word	0x20000789
 8008670:	20008504 	.word	0x20008504

08008674 <CDC_Spin>:

void CDC_Spin(const char *format, ...)
{
 8008674:	b40f      	push	{r0, r1, r2, r3}
 8008676:	b580      	push	{r7, lr}
 8008678:	b0a4      	sub	sp, #144	; 0x90
 800867a:	af00      	add	r7, sp, #0
	static uint8_t i;
	char w[5] = "-\\|/";
 800867c:	4a26      	ldr	r2, [pc, #152]	; (8008718 <CDC_Spin+0xa4>)
 800867e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8008682:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008686:	6018      	str	r0, [r3, #0]
 8008688:	3304      	adds	r3, #4
 800868a:	7019      	strb	r1, [r3, #0]
	char str[APP_TX_DATA_SIZE];
	static uint32_t clk;
	if (HOST_PORT_COM_OPEN && HAL_GetTick()-clk > 500)
 800868c:	4b23      	ldr	r3, [pc, #140]	; (800871c <CDC_Spin+0xa8>)
 800868e:	781b      	ldrb	r3, [r3, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d03a      	beq.n	800870a <CDC_Spin+0x96>
 8008694:	f7f9 f86c 	bl	8001770 <HAL_GetTick>
 8008698:	4602      	mov	r2, r0
 800869a:	4b21      	ldr	r3, [pc, #132]	; (8008720 <CDC_Spin+0xac>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80086a4:	d931      	bls.n	800870a <CDC_Spin+0x96>
	{
		va_list arg;
		va_start(arg, format);
 80086a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80086aa:	607b      	str	r3, [r7, #4]
		vsprintf(str, format, arg);
 80086ac:	f107 0308 	add.w	r3, r7, #8
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80086b6:	4618      	mov	r0, r3
 80086b8:	f002 fcce 	bl	800b058 <vsiprintf>
		va_end(arg);
		CDC_Printf("\r[ %c%c ] %s ", w[i], w[i], str);
 80086bc:	4b19      	ldr	r3, [pc, #100]	; (8008724 <CDC_Spin+0xb0>)
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80086c4:	4413      	add	r3, r2
 80086c6:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80086ca:	4619      	mov	r1, r3
 80086cc:	4b15      	ldr	r3, [pc, #84]	; (8008724 <CDC_Spin+0xb0>)
 80086ce:	781b      	ldrb	r3, [r3, #0]
 80086d0:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80086d4:	4413      	add	r3, r2
 80086d6:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80086da:	461a      	mov	r2, r3
 80086dc:	f107 0308 	add.w	r3, r7, #8
 80086e0:	4811      	ldr	r0, [pc, #68]	; (8008728 <CDC_Spin+0xb4>)
 80086e2:	f7ff ff61 	bl	80085a8 <CDC_Printf>
		i++;
 80086e6:	4b0f      	ldr	r3, [pc, #60]	; (8008724 <CDC_Spin+0xb0>)
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	3301      	adds	r3, #1
 80086ec:	b2da      	uxtb	r2, r3
 80086ee:	4b0d      	ldr	r3, [pc, #52]	; (8008724 <CDC_Spin+0xb0>)
 80086f0:	701a      	strb	r2, [r3, #0]
		i = i%4;
 80086f2:	4b0c      	ldr	r3, [pc, #48]	; (8008724 <CDC_Spin+0xb0>)
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	f003 0303 	and.w	r3, r3, #3
 80086fa:	b2da      	uxtb	r2, r3
 80086fc:	4b09      	ldr	r3, [pc, #36]	; (8008724 <CDC_Spin+0xb0>)
 80086fe:	701a      	strb	r2, [r3, #0]
		clk = HAL_GetTick();
 8008700:	f7f9 f836 	bl	8001770 <HAL_GetTick>
 8008704:	4602      	mov	r2, r0
 8008706:	4b06      	ldr	r3, [pc, #24]	; (8008720 <CDC_Spin+0xac>)
 8008708:	601a      	str	r2, [r3, #0]
	}
}
 800870a:	bf00      	nop
 800870c:	3790      	adds	r7, #144	; 0x90
 800870e:	46bd      	mov	sp, r7
 8008710:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008714:	b004      	add	sp, #16
 8008716:	4770      	bx	lr
 8008718:	0800cbe8 	.word	0x0800cbe8
 800871c:	20000789 	.word	0x20000789
 8008720:	20000810 	.word	0x20000810
 8008724:	20000814 	.word	0x20000814
 8008728:	0800cbd8 	.word	0x0800cbd8

0800872c <CDC_Clear>:

void CDC_Clear(void)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	af00      	add	r7, sp, #0
	while(CDC_Transmit_FS((uint8_t *)"\033[2J", 4) == USBD_BUSY && HOST_PORT_COM_OPEN)
 8008730:	bf00      	nop
 8008732:	2104      	movs	r1, #4
 8008734:	4805      	ldr	r0, [pc, #20]	; (800874c <CDC_Clear+0x20>)
 8008736:	f7ff feeb 	bl	8008510 <CDC_Transmit_FS>
 800873a:	4603      	mov	r3, r0
 800873c:	2b01      	cmp	r3, #1
 800873e:	d103      	bne.n	8008748 <CDC_Clear+0x1c>
 8008740:	4b03      	ldr	r3, [pc, #12]	; (8008750 <CDC_Clear+0x24>)
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d1f4      	bne.n	8008732 <CDC_Clear+0x6>
	{
	}
}
 8008748:	bf00      	nop
 800874a:	bd80      	pop	{r7, pc}
 800874c:	0800cbf0 	.word	0x0800cbf0
 8008750:	20000789 	.word	0x20000789

08008754 <CDC_Move>:
{
	CDC_Printf("\033[%d;%dH", y, x);
}

void CDC_Move(int16_t x, int16_t y)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
 800875a:	4603      	mov	r3, r0
 800875c:	460a      	mov	r2, r1
 800875e:	80fb      	strh	r3, [r7, #6]
 8008760:	4613      	mov	r3, r2
 8008762:	80bb      	strh	r3, [r7, #4]
		if (x < 0)
 8008764:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008768:	2b00      	cmp	r3, #0
 800876a:	da09      	bge.n	8008780 <CDC_Move+0x2c>
		{
			CDC_Printf("\033[%dD", abs(x));
 800876c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008770:	2b00      	cmp	r3, #0
 8008772:	bfb8      	it	lt
 8008774:	425b      	neglt	r3, r3
 8008776:	4619      	mov	r1, r3
 8008778:	4814      	ldr	r0, [pc, #80]	; (80087cc <CDC_Move+0x78>)
 800877a:	f7ff ff15 	bl	80085a8 <CDC_Printf>
 800877e:	e009      	b.n	8008794 <CDC_Move+0x40>
		}
		else if (x > 0)
 8008780:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008784:	2b00      	cmp	r3, #0
 8008786:	dd05      	ble.n	8008794 <CDC_Move+0x40>
		{
			CDC_Printf("\033[%dC", x);
 8008788:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800878c:	4619      	mov	r1, r3
 800878e:	4810      	ldr	r0, [pc, #64]	; (80087d0 <CDC_Move+0x7c>)
 8008790:	f7ff ff0a 	bl	80085a8 <CDC_Printf>
		}

		if (y < 0)
 8008794:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008798:	2b00      	cmp	r3, #0
 800879a:	da09      	bge.n	80087b0 <CDC_Move+0x5c>
		{
			CDC_Printf("\033[%dA", abs(y));
 800879c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	bfb8      	it	lt
 80087a4:	425b      	neglt	r3, r3
 80087a6:	4619      	mov	r1, r3
 80087a8:	480a      	ldr	r0, [pc, #40]	; (80087d4 <CDC_Move+0x80>)
 80087aa:	f7ff fefd 	bl	80085a8 <CDC_Printf>
		}
		else if (y > 0)
		{
			CDC_Printf("\033[%dB", y);
		}
}
 80087ae:	e009      	b.n	80087c4 <CDC_Move+0x70>
		else if (y > 0)
 80087b0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	dd05      	ble.n	80087c4 <CDC_Move+0x70>
			CDC_Printf("\033[%dB", y);
 80087b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80087bc:	4619      	mov	r1, r3
 80087be:	4806      	ldr	r0, [pc, #24]	; (80087d8 <CDC_Move+0x84>)
 80087c0:	f7ff fef2 	bl	80085a8 <CDC_Printf>
}
 80087c4:	bf00      	nop
 80087c6:	3708      	adds	r7, #8
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}
 80087cc:	0800cc04 	.word	0x0800cc04
 80087d0:	0800cc0c 	.word	0x0800cc0c
 80087d4:	0800cc14 	.word	0x0800cc14
 80087d8:	0800cc1c 	.word	0x0800cc1c

080087dc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	4603      	mov	r3, r0
 80087e4:	6039      	str	r1, [r7, #0]
 80087e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	2212      	movs	r2, #18
 80087ec:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80087ee:	4b03      	ldr	r3, [pc, #12]	; (80087fc <USBD_FS_DeviceDescriptor+0x20>)
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	370c      	adds	r7, #12
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr
 80087fc:	2000055c 	.word	0x2000055c

08008800 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008800:	b480      	push	{r7}
 8008802:	b083      	sub	sp, #12
 8008804:	af00      	add	r7, sp, #0
 8008806:	4603      	mov	r3, r0
 8008808:	6039      	str	r1, [r7, #0]
 800880a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	2204      	movs	r2, #4
 8008810:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008812:	4b03      	ldr	r3, [pc, #12]	; (8008820 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008814:	4618      	mov	r0, r3
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr
 8008820:	20000570 	.word	0x20000570

08008824 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b082      	sub	sp, #8
 8008828:	af00      	add	r7, sp, #0
 800882a:	4603      	mov	r3, r0
 800882c:	6039      	str	r1, [r7, #0]
 800882e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008830:	79fb      	ldrb	r3, [r7, #7]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d105      	bne.n	8008842 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008836:	683a      	ldr	r2, [r7, #0]
 8008838:	4907      	ldr	r1, [pc, #28]	; (8008858 <USBD_FS_ProductStrDescriptor+0x34>)
 800883a:	4808      	ldr	r0, [pc, #32]	; (800885c <USBD_FS_ProductStrDescriptor+0x38>)
 800883c:	f7ff fba5 	bl	8007f8a <USBD_GetString>
 8008840:	e004      	b.n	800884c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008842:	683a      	ldr	r2, [r7, #0]
 8008844:	4904      	ldr	r1, [pc, #16]	; (8008858 <USBD_FS_ProductStrDescriptor+0x34>)
 8008846:	4805      	ldr	r0, [pc, #20]	; (800885c <USBD_FS_ProductStrDescriptor+0x38>)
 8008848:	f7ff fb9f 	bl	8007f8a <USBD_GetString>
  }
  return USBD_StrDesc;
 800884c:	4b02      	ldr	r3, [pc, #8]	; (8008858 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800884e:	4618      	mov	r0, r3
 8008850:	3708      	adds	r7, #8
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
 8008856:	bf00      	nop
 8008858:	20008604 	.word	0x20008604
 800885c:	0800cc24 	.word	0x0800cc24

08008860 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	4603      	mov	r3, r0
 8008868:	6039      	str	r1, [r7, #0]
 800886a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800886c:	683a      	ldr	r2, [r7, #0]
 800886e:	4904      	ldr	r1, [pc, #16]	; (8008880 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008870:	4804      	ldr	r0, [pc, #16]	; (8008884 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008872:	f7ff fb8a 	bl	8007f8a <USBD_GetString>
  return USBD_StrDesc;
 8008876:	4b02      	ldr	r3, [pc, #8]	; (8008880 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008878:	4618      	mov	r0, r3
 800887a:	3708      	adds	r7, #8
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	20008604 	.word	0x20008604
 8008884:	0800cc3c 	.word	0x0800cc3c

08008888 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b082      	sub	sp, #8
 800888c:	af00      	add	r7, sp, #0
 800888e:	4603      	mov	r3, r0
 8008890:	6039      	str	r1, [r7, #0]
 8008892:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	221a      	movs	r2, #26
 8008898:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800889a:	f000 f843 	bl	8008924 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800889e:	4b02      	ldr	r3, [pc, #8]	; (80088a8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3708      	adds	r7, #8
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	20000574 	.word	0x20000574

080088ac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b082      	sub	sp, #8
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	4603      	mov	r3, r0
 80088b4:	6039      	str	r1, [r7, #0]
 80088b6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80088b8:	79fb      	ldrb	r3, [r7, #7]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d105      	bne.n	80088ca <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80088be:	683a      	ldr	r2, [r7, #0]
 80088c0:	4907      	ldr	r1, [pc, #28]	; (80088e0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80088c2:	4808      	ldr	r0, [pc, #32]	; (80088e4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80088c4:	f7ff fb61 	bl	8007f8a <USBD_GetString>
 80088c8:	e004      	b.n	80088d4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80088ca:	683a      	ldr	r2, [r7, #0]
 80088cc:	4904      	ldr	r1, [pc, #16]	; (80088e0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80088ce:	4805      	ldr	r0, [pc, #20]	; (80088e4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80088d0:	f7ff fb5b 	bl	8007f8a <USBD_GetString>
  }
  return USBD_StrDesc;
 80088d4:	4b02      	ldr	r3, [pc, #8]	; (80088e0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3708      	adds	r7, #8
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}
 80088de:	bf00      	nop
 80088e0:	20008604 	.word	0x20008604
 80088e4:	0800cc50 	.word	0x0800cc50

080088e8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b082      	sub	sp, #8
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	4603      	mov	r3, r0
 80088f0:	6039      	str	r1, [r7, #0]
 80088f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80088f4:	79fb      	ldrb	r3, [r7, #7]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d105      	bne.n	8008906 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088fa:	683a      	ldr	r2, [r7, #0]
 80088fc:	4907      	ldr	r1, [pc, #28]	; (800891c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088fe:	4808      	ldr	r0, [pc, #32]	; (8008920 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008900:	f7ff fb43 	bl	8007f8a <USBD_GetString>
 8008904:	e004      	b.n	8008910 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008906:	683a      	ldr	r2, [r7, #0]
 8008908:	4904      	ldr	r1, [pc, #16]	; (800891c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800890a:	4805      	ldr	r0, [pc, #20]	; (8008920 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800890c:	f7ff fb3d 	bl	8007f8a <USBD_GetString>
  }
  return USBD_StrDesc;
 8008910:	4b02      	ldr	r3, [pc, #8]	; (800891c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008912:	4618      	mov	r0, r3
 8008914:	3708      	adds	r7, #8
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	20008604 	.word	0x20008604
 8008920:	0800cc5c 	.word	0x0800cc5c

08008924 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800892a:	4b0f      	ldr	r3, [pc, #60]	; (8008968 <Get_SerialNum+0x44>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008930:	4b0e      	ldr	r3, [pc, #56]	; (800896c <Get_SerialNum+0x48>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008936:	4b0e      	ldr	r3, [pc, #56]	; (8008970 <Get_SerialNum+0x4c>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800893c:	68fa      	ldr	r2, [r7, #12]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4413      	add	r3, r2
 8008942:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d009      	beq.n	800895e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800894a:	2208      	movs	r2, #8
 800894c:	4909      	ldr	r1, [pc, #36]	; (8008974 <Get_SerialNum+0x50>)
 800894e:	68f8      	ldr	r0, [r7, #12]
 8008950:	f000 f814 	bl	800897c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008954:	2204      	movs	r2, #4
 8008956:	4908      	ldr	r1, [pc, #32]	; (8008978 <Get_SerialNum+0x54>)
 8008958:	68b8      	ldr	r0, [r7, #8]
 800895a:	f000 f80f 	bl	800897c <IntToUnicode>
  }
}
 800895e:	bf00      	nop
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop
 8008968:	1fff7a10 	.word	0x1fff7a10
 800896c:	1fff7a14 	.word	0x1fff7a14
 8008970:	1fff7a18 	.word	0x1fff7a18
 8008974:	20000576 	.word	0x20000576
 8008978:	20000586 	.word	0x20000586

0800897c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800897c:	b480      	push	{r7}
 800897e:	b087      	sub	sp, #28
 8008980:	af00      	add	r7, sp, #0
 8008982:	60f8      	str	r0, [r7, #12]
 8008984:	60b9      	str	r1, [r7, #8]
 8008986:	4613      	mov	r3, r2
 8008988:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800898a:	2300      	movs	r3, #0
 800898c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800898e:	2300      	movs	r3, #0
 8008990:	75fb      	strb	r3, [r7, #23]
 8008992:	e027      	b.n	80089e4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	0f1b      	lsrs	r3, r3, #28
 8008998:	2b09      	cmp	r3, #9
 800899a:	d80b      	bhi.n	80089b4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	0f1b      	lsrs	r3, r3, #28
 80089a0:	b2da      	uxtb	r2, r3
 80089a2:	7dfb      	ldrb	r3, [r7, #23]
 80089a4:	005b      	lsls	r3, r3, #1
 80089a6:	4619      	mov	r1, r3
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	440b      	add	r3, r1
 80089ac:	3230      	adds	r2, #48	; 0x30
 80089ae:	b2d2      	uxtb	r2, r2
 80089b0:	701a      	strb	r2, [r3, #0]
 80089b2:	e00a      	b.n	80089ca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	0f1b      	lsrs	r3, r3, #28
 80089b8:	b2da      	uxtb	r2, r3
 80089ba:	7dfb      	ldrb	r3, [r7, #23]
 80089bc:	005b      	lsls	r3, r3, #1
 80089be:	4619      	mov	r1, r3
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	440b      	add	r3, r1
 80089c4:	3237      	adds	r2, #55	; 0x37
 80089c6:	b2d2      	uxtb	r2, r2
 80089c8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	011b      	lsls	r3, r3, #4
 80089ce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80089d0:	7dfb      	ldrb	r3, [r7, #23]
 80089d2:	005b      	lsls	r3, r3, #1
 80089d4:	3301      	adds	r3, #1
 80089d6:	68ba      	ldr	r2, [r7, #8]
 80089d8:	4413      	add	r3, r2
 80089da:	2200      	movs	r2, #0
 80089dc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80089de:	7dfb      	ldrb	r3, [r7, #23]
 80089e0:	3301      	adds	r3, #1
 80089e2:	75fb      	strb	r3, [r7, #23]
 80089e4:	7dfa      	ldrb	r2, [r7, #23]
 80089e6:	79fb      	ldrb	r3, [r7, #7]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d3d3      	bcc.n	8008994 <IntToUnicode+0x18>
  }
}
 80089ec:	bf00      	nop
 80089ee:	371c      	adds	r7, #28
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b08a      	sub	sp, #40	; 0x28
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a00:	f107 0314 	add.w	r3, r7, #20
 8008a04:	2200      	movs	r2, #0
 8008a06:	601a      	str	r2, [r3, #0]
 8008a08:	605a      	str	r2, [r3, #4]
 8008a0a:	609a      	str	r2, [r3, #8]
 8008a0c:	60da      	str	r2, [r3, #12]
 8008a0e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008a18:	d147      	bne.n	8008aaa <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	613b      	str	r3, [r7, #16]
 8008a1e:	4b25      	ldr	r3, [pc, #148]	; (8008ab4 <HAL_PCD_MspInit+0xbc>)
 8008a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a22:	4a24      	ldr	r2, [pc, #144]	; (8008ab4 <HAL_PCD_MspInit+0xbc>)
 8008a24:	f043 0301 	orr.w	r3, r3, #1
 8008a28:	6313      	str	r3, [r2, #48]	; 0x30
 8008a2a:	4b22      	ldr	r3, [pc, #136]	; (8008ab4 <HAL_PCD_MspInit+0xbc>)
 8008a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a2e:	f003 0301 	and.w	r3, r3, #1
 8008a32:	613b      	str	r3, [r7, #16]
 8008a34:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008a36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008a3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a40:	2300      	movs	r3, #0
 8008a42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008a44:	f107 0314 	add.w	r3, r7, #20
 8008a48:	4619      	mov	r1, r3
 8008a4a:	481b      	ldr	r0, [pc, #108]	; (8008ab8 <HAL_PCD_MspInit+0xc0>)
 8008a4c:	f7f9 fb5a 	bl	8002104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008a50:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a56:	2302      	movs	r3, #2
 8008a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008a62:	230a      	movs	r3, #10
 8008a64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a66:	f107 0314 	add.w	r3, r7, #20
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	4812      	ldr	r0, [pc, #72]	; (8008ab8 <HAL_PCD_MspInit+0xc0>)
 8008a6e:	f7f9 fb49 	bl	8002104 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008a72:	4b10      	ldr	r3, [pc, #64]	; (8008ab4 <HAL_PCD_MspInit+0xbc>)
 8008a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a76:	4a0f      	ldr	r2, [pc, #60]	; (8008ab4 <HAL_PCD_MspInit+0xbc>)
 8008a78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a7c:	6353      	str	r3, [r2, #52]	; 0x34
 8008a7e:	2300      	movs	r3, #0
 8008a80:	60fb      	str	r3, [r7, #12]
 8008a82:	4b0c      	ldr	r3, [pc, #48]	; (8008ab4 <HAL_PCD_MspInit+0xbc>)
 8008a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a86:	4a0b      	ldr	r2, [pc, #44]	; (8008ab4 <HAL_PCD_MspInit+0xbc>)
 8008a88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008a8c:	6453      	str	r3, [r2, #68]	; 0x44
 8008a8e:	4b09      	ldr	r3, [pc, #36]	; (8008ab4 <HAL_PCD_MspInit+0xbc>)
 8008a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a96:	60fb      	str	r3, [r7, #12]
 8008a98:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	2100      	movs	r1, #0
 8008a9e:	2043      	movs	r0, #67	; 0x43
 8008aa0:	f7f8 ff6f 	bl	8001982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008aa4:	2043      	movs	r0, #67	; 0x43
 8008aa6:	f7f8 ff88 	bl	80019ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008aaa:	bf00      	nop
 8008aac:	3728      	adds	r7, #40	; 0x28
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	40023800 	.word	0x40023800
 8008ab8:	40020000 	.word	0x40020000

08008abc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	4610      	mov	r0, r2
 8008ad4:	f7fe fad6 	bl	8007084 <USBD_LL_SetupStage>
}
 8008ad8:	bf00      	nop
 8008ada:	3708      	adds	r7, #8
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}

08008ae0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b082      	sub	sp, #8
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	460b      	mov	r3, r1
 8008aea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008af2:	78fa      	ldrb	r2, [r7, #3]
 8008af4:	6879      	ldr	r1, [r7, #4]
 8008af6:	4613      	mov	r3, r2
 8008af8:	00db      	lsls	r3, r3, #3
 8008afa:	1a9b      	subs	r3, r3, r2
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	440b      	add	r3, r1
 8008b00:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	78fb      	ldrb	r3, [r7, #3]
 8008b08:	4619      	mov	r1, r3
 8008b0a:	f7fe fb0e 	bl	800712a <USBD_LL_DataOutStage>
}
 8008b0e:	bf00      	nop
 8008b10:	3708      	adds	r7, #8
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}

08008b16 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b16:	b580      	push	{r7, lr}
 8008b18:	b082      	sub	sp, #8
 8008b1a:	af00      	add	r7, sp, #0
 8008b1c:	6078      	str	r0, [r7, #4]
 8008b1e:	460b      	mov	r3, r1
 8008b20:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008b28:	78fa      	ldrb	r2, [r7, #3]
 8008b2a:	6879      	ldr	r1, [r7, #4]
 8008b2c:	4613      	mov	r3, r2
 8008b2e:	00db      	lsls	r3, r3, #3
 8008b30:	1a9b      	subs	r3, r3, r2
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	440b      	add	r3, r1
 8008b36:	3348      	adds	r3, #72	; 0x48
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	78fb      	ldrb	r3, [r7, #3]
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	f7fe fb57 	bl	80071f0 <USBD_LL_DataInStage>
}
 8008b42:	bf00      	nop
 8008b44:	3708      	adds	r7, #8
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b082      	sub	sp, #8
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f7fe fc5b 	bl	8007414 <USBD_LL_SOF>
}
 8008b5e:	bf00      	nop
 8008b60:	3708      	adds	r7, #8
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}

08008b66 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b084      	sub	sp, #16
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d102      	bne.n	8008b80 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	73fb      	strb	r3, [r7, #15]
 8008b7e:	e008      	b.n	8008b92 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	2b02      	cmp	r3, #2
 8008b86:	d102      	bne.n	8008b8e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	73fb      	strb	r3, [r7, #15]
 8008b8c:	e001      	b.n	8008b92 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008b8e:	f7f8 faf9 	bl	8001184 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008b98:	7bfa      	ldrb	r2, [r7, #15]
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f7fe fbfe 	bl	800739e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f7fe fbb7 	bl	800731c <USBD_LL_Reset>
}
 8008bae:	bf00      	nop
 8008bb0:	3710      	adds	r7, #16
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
	...

08008bb8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b082      	sub	sp, #8
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f7fe fbf9 	bl	80073be <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	687a      	ldr	r2, [r7, #4]
 8008bd8:	6812      	ldr	r2, [r2, #0]
 8008bda:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008bde:	f043 0301 	orr.w	r3, r3, #1
 8008be2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a1b      	ldr	r3, [r3, #32]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d005      	beq.n	8008bf8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008bec:	4b04      	ldr	r3, [pc, #16]	; (8008c00 <HAL_PCD_SuspendCallback+0x48>)
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	4a03      	ldr	r2, [pc, #12]	; (8008c00 <HAL_PCD_SuspendCallback+0x48>)
 8008bf2:	f043 0306 	orr.w	r3, r3, #6
 8008bf6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008bf8:	bf00      	nop
 8008bfa:	3708      	adds	r7, #8
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}
 8008c00:	e000ed00 	.word	0xe000ed00

08008c04 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b082      	sub	sp, #8
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7fe fbe8 	bl	80073e8 <USBD_LL_Resume>
}
 8008c18:	bf00      	nop
 8008c1a:	3708      	adds	r7, #8
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008c32:	78fa      	ldrb	r2, [r7, #3]
 8008c34:	4611      	mov	r1, r2
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fe fc13 	bl	8007462 <USBD_LL_IsoOUTIncomplete>
}
 8008c3c:	bf00      	nop
 8008c3e:	3708      	adds	r7, #8
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b082      	sub	sp, #8
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008c56:	78fa      	ldrb	r2, [r7, #3]
 8008c58:	4611      	mov	r1, r2
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7fe fbf4 	bl	8007448 <USBD_LL_IsoINIncomplete>
}
 8008c60:	bf00      	nop
 8008c62:	3708      	adds	r7, #8
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b082      	sub	sp, #8
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008c76:	4618      	mov	r0, r3
 8008c78:	f7fe fc00 	bl	800747c <USBD_LL_DevConnected>
}
 8008c7c:	bf00      	nop
 8008c7e:	3708      	adds	r7, #8
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b082      	sub	sp, #8
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008c92:	4618      	mov	r0, r3
 8008c94:	f7fe fbfd 	bl	8007492 <USBD_LL_DevDisconnected>
}
 8008c98:	bf00      	nop
 8008c9a:	3708      	adds	r7, #8
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b082      	sub	sp, #8
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d13c      	bne.n	8008d2a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008cb0:	4a20      	ldr	r2, [pc, #128]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	4a1e      	ldr	r2, [pc, #120]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cbc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008cc0:	4b1c      	ldr	r3, [pc, #112]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cc2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008cc6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008cc8:	4b1a      	ldr	r3, [pc, #104]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cca:	2204      	movs	r2, #4
 8008ccc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008cce:	4b19      	ldr	r3, [pc, #100]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cd0:	2202      	movs	r2, #2
 8008cd2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008cd4:	4b17      	ldr	r3, [pc, #92]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008cda:	4b16      	ldr	r3, [pc, #88]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cdc:	2202      	movs	r2, #2
 8008cde:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008ce0:	4b14      	ldr	r3, [pc, #80]	; (8008d34 <USBD_LL_Init+0x94>)
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008ce6:	4b13      	ldr	r3, [pc, #76]	; (8008d34 <USBD_LL_Init+0x94>)
 8008ce8:	2200      	movs	r2, #0
 8008cea:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008cec:	4b11      	ldr	r3, [pc, #68]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cee:	2200      	movs	r2, #0
 8008cf0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008cf2:	4b10      	ldr	r3, [pc, #64]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008cf8:	4b0e      	ldr	r3, [pc, #56]	; (8008d34 <USBD_LL_Init+0x94>)
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008cfe:	480d      	ldr	r0, [pc, #52]	; (8008d34 <USBD_LL_Init+0x94>)
 8008d00:	f7fa fbf6 	bl	80034f0 <HAL_PCD_Init>
 8008d04:	4603      	mov	r3, r0
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d001      	beq.n	8008d0e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008d0a:	f7f8 fa3b 	bl	8001184 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008d0e:	2180      	movs	r1, #128	; 0x80
 8008d10:	4808      	ldr	r0, [pc, #32]	; (8008d34 <USBD_LL_Init+0x94>)
 8008d12:	f7fb fd54 	bl	80047be <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008d16:	2240      	movs	r2, #64	; 0x40
 8008d18:	2100      	movs	r1, #0
 8008d1a:	4806      	ldr	r0, [pc, #24]	; (8008d34 <USBD_LL_Init+0x94>)
 8008d1c:	f7fb fd08 	bl	8004730 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008d20:	2280      	movs	r2, #128	; 0x80
 8008d22:	2101      	movs	r1, #1
 8008d24:	4803      	ldr	r0, [pc, #12]	; (8008d34 <USBD_LL_Init+0x94>)
 8008d26:	f7fb fd03 	bl	8004730 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008d2a:	2300      	movs	r3, #0
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3708      	adds	r7, #8
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}
 8008d34:	20008804 	.word	0x20008804

08008d38 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d40:	2300      	movs	r3, #0
 8008d42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d44:	2300      	movs	r3, #0
 8008d46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f7fa fceb 	bl	800372a <HAL_PCD_Start>
 8008d54:	4603      	mov	r3, r0
 8008d56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d58:	7bfb      	ldrb	r3, [r7, #15]
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f000 f92a 	bl	8008fb4 <USBD_Get_USB_Status>
 8008d60:	4603      	mov	r3, r0
 8008d62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d64:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3710      	adds	r7, #16
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b084      	sub	sp, #16
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	4608      	mov	r0, r1
 8008d78:	4611      	mov	r1, r2
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	70fb      	strb	r3, [r7, #3]
 8008d80:	460b      	mov	r3, r1
 8008d82:	70bb      	strb	r3, [r7, #2]
 8008d84:	4613      	mov	r3, r2
 8008d86:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008d96:	78bb      	ldrb	r3, [r7, #2]
 8008d98:	883a      	ldrh	r2, [r7, #0]
 8008d9a:	78f9      	ldrb	r1, [r7, #3]
 8008d9c:	f7fb f8cf 	bl	8003f3e <HAL_PCD_EP_Open>
 8008da0:	4603      	mov	r3, r0
 8008da2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008da4:	7bfb      	ldrb	r3, [r7, #15]
 8008da6:	4618      	mov	r0, r3
 8008da8:	f000 f904 	bl	8008fb4 <USBD_Get_USB_Status>
 8008dac:	4603      	mov	r3, r0
 8008dae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008db0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3710      	adds	r7, #16
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}

08008dba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dba:	b580      	push	{r7, lr}
 8008dbc:	b084      	sub	sp, #16
 8008dbe:	af00      	add	r7, sp, #0
 8008dc0:	6078      	str	r0, [r7, #4]
 8008dc2:	460b      	mov	r3, r1
 8008dc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008dd4:	78fa      	ldrb	r2, [r7, #3]
 8008dd6:	4611      	mov	r1, r2
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7fb f918 	bl	800400e <HAL_PCD_EP_Close>
 8008dde:	4603      	mov	r3, r0
 8008de0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008de2:	7bfb      	ldrb	r3, [r7, #15]
 8008de4:	4618      	mov	r0, r3
 8008de6:	f000 f8e5 	bl	8008fb4 <USBD_Get_USB_Status>
 8008dea:	4603      	mov	r3, r0
 8008dec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dee:	7bbb      	ldrb	r3, [r7, #14]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3710      	adds	r7, #16
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	460b      	mov	r3, r1
 8008e02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e04:	2300      	movs	r3, #0
 8008e06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008e12:	78fa      	ldrb	r2, [r7, #3]
 8008e14:	4611      	mov	r1, r2
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fb f9f0 	bl	80041fc <HAL_PCD_EP_SetStall>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e20:	7bfb      	ldrb	r3, [r7, #15]
 8008e22:	4618      	mov	r0, r3
 8008e24:	f000 f8c6 	bl	8008fb4 <USBD_Get_USB_Status>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e2c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e36:	b580      	push	{r7, lr}
 8008e38:	b084      	sub	sp, #16
 8008e3a:	af00      	add	r7, sp, #0
 8008e3c:	6078      	str	r0, [r7, #4]
 8008e3e:	460b      	mov	r3, r1
 8008e40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e42:	2300      	movs	r3, #0
 8008e44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e46:	2300      	movs	r3, #0
 8008e48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008e50:	78fa      	ldrb	r2, [r7, #3]
 8008e52:	4611      	mov	r1, r2
 8008e54:	4618      	mov	r0, r3
 8008e56:	f7fb fa35 	bl	80042c4 <HAL_PCD_EP_ClrStall>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e5e:	7bfb      	ldrb	r3, [r7, #15]
 8008e60:	4618      	mov	r0, r3
 8008e62:	f000 f8a7 	bl	8008fb4 <USBD_Get_USB_Status>
 8008e66:	4603      	mov	r3, r0
 8008e68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e6a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3710      	adds	r7, #16
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b085      	sub	sp, #20
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008e86:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008e88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	da0b      	bge.n	8008ea8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008e90:	78fb      	ldrb	r3, [r7, #3]
 8008e92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008e96:	68f9      	ldr	r1, [r7, #12]
 8008e98:	4613      	mov	r3, r2
 8008e9a:	00db      	lsls	r3, r3, #3
 8008e9c:	1a9b      	subs	r3, r3, r2
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	440b      	add	r3, r1
 8008ea2:	333e      	adds	r3, #62	; 0x3e
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	e00b      	b.n	8008ec0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008ea8:	78fb      	ldrb	r3, [r7, #3]
 8008eaa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008eae:	68f9      	ldr	r1, [r7, #12]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	00db      	lsls	r3, r3, #3
 8008eb4:	1a9b      	subs	r3, r3, r2
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	440b      	add	r3, r1
 8008eba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008ebe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3714      	adds	r7, #20
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr

08008ecc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008edc:	2300      	movs	r3, #0
 8008ede:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008ee6:	78fa      	ldrb	r2, [r7, #3]
 8008ee8:	4611      	mov	r1, r2
 8008eea:	4618      	mov	r0, r3
 8008eec:	f7fb f802 	bl	8003ef4 <HAL_PCD_SetAddress>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ef4:	7bfb      	ldrb	r3, [r7, #15]
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f000 f85c 	bl	8008fb4 <USBD_Get_USB_Status>
 8008efc:	4603      	mov	r3, r0
 8008efe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f00:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3710      	adds	r7, #16
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b086      	sub	sp, #24
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	60f8      	str	r0, [r7, #12]
 8008f12:	607a      	str	r2, [r7, #4]
 8008f14:	603b      	str	r3, [r7, #0]
 8008f16:	460b      	mov	r3, r1
 8008f18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008f28:	7af9      	ldrb	r1, [r7, #11]
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	f7fb f91b 	bl	8004168 <HAL_PCD_EP_Transmit>
 8008f32:	4603      	mov	r3, r0
 8008f34:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f36:	7dfb      	ldrb	r3, [r7, #23]
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f000 f83b 	bl	8008fb4 <USBD_Get_USB_Status>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f42:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3718      	adds	r7, #24
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b086      	sub	sp, #24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	607a      	str	r2, [r7, #4]
 8008f56:	603b      	str	r3, [r7, #0]
 8008f58:	460b      	mov	r3, r1
 8008f5a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f60:	2300      	movs	r3, #0
 8008f62:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008f6a:	7af9      	ldrb	r1, [r7, #11]
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	f7fb f897 	bl	80040a2 <HAL_PCD_EP_Receive>
 8008f74:	4603      	mov	r3, r0
 8008f76:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f78:	7dfb      	ldrb	r3, [r7, #23]
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f000 f81a 	bl	8008fb4 <USBD_Get_USB_Status>
 8008f80:	4603      	mov	r3, r0
 8008f82:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f84:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3718      	adds	r7, #24
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}

08008f8e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008f8e:	b580      	push	{r7, lr}
 8008f90:	b082      	sub	sp, #8
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
 8008f96:	460b      	mov	r3, r1
 8008f98:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008fa0:	78fa      	ldrb	r2, [r7, #3]
 8008fa2:	4611      	mov	r1, r2
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f7fb f8c7 	bl	8004138 <HAL_PCD_EP_GetRxCount>
 8008faa:	4603      	mov	r3, r0
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3708      	adds	r7, #8
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}

08008fb4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b085      	sub	sp, #20
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	4603      	mov	r3, r0
 8008fbc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008fc2:	79fb      	ldrb	r3, [r7, #7]
 8008fc4:	2b03      	cmp	r3, #3
 8008fc6:	d817      	bhi.n	8008ff8 <USBD_Get_USB_Status+0x44>
 8008fc8:	a201      	add	r2, pc, #4	; (adr r2, 8008fd0 <USBD_Get_USB_Status+0x1c>)
 8008fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fce:	bf00      	nop
 8008fd0:	08008fe1 	.word	0x08008fe1
 8008fd4:	08008fe7 	.word	0x08008fe7
 8008fd8:	08008fed 	.word	0x08008fed
 8008fdc:	08008ff3 	.word	0x08008ff3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	73fb      	strb	r3, [r7, #15]
    break;
 8008fe4:	e00b      	b.n	8008ffe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008fe6:	2303      	movs	r3, #3
 8008fe8:	73fb      	strb	r3, [r7, #15]
    break;
 8008fea:	e008      	b.n	8008ffe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008fec:	2301      	movs	r3, #1
 8008fee:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff0:	e005      	b.n	8008ffe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff6:	e002      	b.n	8008ffe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008ff8:	2303      	movs	r3, #3
 8008ffa:	73fb      	strb	r3, [r7, #15]
    break;
 8008ffc:	bf00      	nop
  }
  return usb_status;
 8008ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3714      	adds	r7, #20
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <D16_GENERIC>:
 800900c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009010:	b089      	sub	sp, #36	; 0x24
 8009012:	68d4      	ldr	r4, [r2, #12]
 8009014:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009016:	6993      	ldr	r3, [r2, #24]
 8009018:	9407      	str	r4, [sp, #28]
 800901a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800901c:	9306      	str	r3, [sp, #24]
 800901e:	9402      	str	r4, [sp, #8]
 8009020:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8009024:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8009028:	69d3      	ldr	r3, [r2, #28]
 800902a:	6896      	ldr	r6, [r2, #8]
 800902c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800902e:	9103      	str	r1, [sp, #12]
 8009030:	2d00      	cmp	r5, #0
 8009032:	d066      	beq.n	8009102 <D16_GENERIC+0xf6>
 8009034:	f004 0510 	and.w	r5, r4, #16
 8009038:	f004 0420 	and.w	r4, r4, #32
 800903c:	9504      	str	r5, [sp, #16]
 800903e:	4938      	ldr	r1, [pc, #224]	; (8009120 <D16_GENERIC+0x114>)
 8009040:	9405      	str	r4, [sp, #20]
 8009042:	f04f 0e00 	mov.w	lr, #0
 8009046:	4635      	mov	r5, r6
 8009048:	e04f      	b.n	80090ea <D16_GENERIC+0xde>
 800904a:	5d87      	ldrb	r7, [r0, r6]
 800904c:	7804      	ldrb	r4, [r0, #0]
 800904e:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8009052:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8009056:	b2e6      	uxtb	r6, r4
 8009058:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800905c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009060:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009064:	4433      	add	r3, r6
 8009066:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800906a:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800906e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009072:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8009076:	0aa3      	lsrs	r3, r4, #10
 8009078:	4c2a      	ldr	r4, [pc, #168]	; (8009124 <D16_GENERIC+0x118>)
 800907a:	fb26 5404 	smlad	r4, r6, r4, r5
 800907e:	4d2a      	ldr	r5, [pc, #168]	; (8009128 <D16_GENERIC+0x11c>)
 8009080:	fb26 f505 	smuad	r5, r6, r5
 8009084:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8009088:	eb04 080a 	add.w	r8, r4, sl
 800908c:	eba8 080b 	sub.w	r8, r8, fp
 8009090:	4646      	mov	r6, r8
 8009092:	17f7      	asrs	r7, r6, #31
 8009094:	e9cd 6700 	strd	r6, r7, [sp]
 8009098:	9e04      	ldr	r6, [sp, #16]
 800909a:	f10e 0c01 	add.w	ip, lr, #1
 800909e:	b16e      	cbz	r6, 80090bc <D16_GENERIC+0xb0>
 80090a0:	6a16      	ldr	r6, [r2, #32]
 80090a2:	9f01      	ldr	r7, [sp, #4]
 80090a4:	fba8 8906 	umull	r8, r9, r8, r6
 80090a8:	fb06 9907 	mla	r9, r6, r7, r9
 80090ac:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80090b0:	f149 0900 	adc.w	r9, r9, #0
 80090b4:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80090b8:	46a3      	mov	fp, r4
 80090ba:	4654      	mov	r4, sl
 80090bc:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 80090be:	9f02      	ldr	r7, [sp, #8]
 80090c0:	0424      	lsls	r4, r4, #16
 80090c2:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80090c6:	f04f 0900 	mov.w	r9, #0
 80090ca:	fb0e fe06 	mul.w	lr, lr, r6
 80090ce:	fbc7 8904 	smlal	r8, r9, r7, r4
 80090d2:	9e03      	ldr	r6, [sp, #12]
 80090d4:	464f      	mov	r7, r9
 80090d6:	10bc      	asrs	r4, r7, #2
 80090d8:	f304 040f 	ssat	r4, #16, r4
 80090dc:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 80090e0:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80090e2:	fa1f fe8c 	uxth.w	lr, ip
 80090e6:	4574      	cmp	r4, lr
 80090e8:	d90a      	bls.n	8009100 <D16_GENERIC+0xf4>
 80090ea:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 80090ec:	2c01      	cmp	r4, #1
 80090ee:	b2e6      	uxtb	r6, r4
 80090f0:	d1ab      	bne.n	800904a <D16_GENERIC+0x3e>
 80090f2:	9e05      	ldr	r6, [sp, #20]
 80090f4:	f850 4b02 	ldr.w	r4, [r0], #2
 80090f8:	2e00      	cmp	r6, #0
 80090fa:	d0ac      	beq.n	8009056 <D16_GENERIC+0x4a>
 80090fc:	ba64      	rev16	r4, r4
 80090fe:	e7aa      	b.n	8009056 <D16_GENERIC+0x4a>
 8009100:	462e      	mov	r6, r5
 8009102:	9907      	ldr	r1, [sp, #28]
 8009104:	61d3      	str	r3, [r2, #28]
 8009106:	9b06      	ldr	r3, [sp, #24]
 8009108:	6096      	str	r6, [r2, #8]
 800910a:	2000      	movs	r0, #0
 800910c:	60d1      	str	r1, [r2, #12]
 800910e:	f8c2 a010 	str.w	sl, [r2, #16]
 8009112:	f8c2 b014 	str.w	fp, [r2, #20]
 8009116:	6193      	str	r3, [r2, #24]
 8009118:	b009      	add	sp, #36	; 0x24
 800911a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800911e:	bf00      	nop
 8009120:	20000000 	.word	0x20000000
 8009124:	00030001 	.word	0x00030001
 8009128:	00010003 	.word	0x00010003

0800912c <D24_GENERIC>:
 800912c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009130:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8009132:	6993      	ldr	r3, [r2, #24]
 8009134:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8009136:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800913a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800913e:	6894      	ldr	r4, [r2, #8]
 8009140:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8009144:	b089      	sub	sp, #36	; 0x24
 8009146:	9307      	str	r3, [sp, #28]
 8009148:	9503      	str	r5, [sp, #12]
 800914a:	69d3      	ldr	r3, [r2, #28]
 800914c:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800914e:	9104      	str	r1, [sp, #16]
 8009150:	2e00      	cmp	r6, #0
 8009152:	f000 8096 	beq.w	8009282 <D24_GENERIC+0x156>
 8009156:	f005 0610 	and.w	r6, r5, #16
 800915a:	f005 0520 	and.w	r5, r5, #32
 800915e:	4954      	ldr	r1, [pc, #336]	; (80092b0 <D24_GENERIC+0x184>)
 8009160:	9605      	str	r6, [sp, #20]
 8009162:	9506      	str	r5, [sp, #24]
 8009164:	f04f 0e00 	mov.w	lr, #0
 8009168:	f8cd 9008 	str.w	r9, [sp, #8]
 800916c:	e06a      	b.n	8009244 <D24_GENERIC+0x118>
 800916e:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8009172:	f810 8007 	ldrb.w	r8, [r0, r7]
 8009176:	f890 c000 	ldrb.w	ip, [r0]
 800917a:	042d      	lsls	r5, r5, #16
 800917c:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8009180:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8009184:	44ac      	add	ip, r5
 8009186:	4438      	add	r0, r7
 8009188:	fa5f f68c 	uxtb.w	r6, ip
 800918c:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8009190:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009194:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8009198:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800919c:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 80091a0:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 80091a4:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 80091a8:	f3c7 0509 	ubfx	r5, r7, #0, #10
 80091ac:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80091b0:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80091b4:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80091b8:	4d3e      	ldr	r5, [pc, #248]	; (80092b4 <D24_GENERIC+0x188>)
 80091ba:	fb26 b705 	smlad	r7, r6, r5, fp
 80091be:	4d3e      	ldr	r5, [pc, #248]	; (80092b8 <D24_GENERIC+0x18c>)
 80091c0:	fb26 4b05 	smlad	fp, r6, r5, r4
 80091c4:	f3c3 0409 	ubfx	r4, r3, #0, #10
 80091c8:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 80091cc:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 80091d0:	2401      	movs	r4, #1
 80091d2:	fb26 f604 	smuad	r6, r6, r4
 80091d6:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 80091da:	9f02      	ldr	r7, [sp, #8]
 80091dc:	eb0e 0c04 	add.w	ip, lr, r4
 80091e0:	eb08 0406 	add.w	r4, r8, r6
 80091e4:	eb05 060a 	add.w	r6, r5, sl
 80091e8:	1bf6      	subs	r6, r6, r7
 80091ea:	4637      	mov	r7, r6
 80091ec:	ea4f 78e6 	mov.w	r8, r6, asr #31
 80091f0:	e9cd 7800 	strd	r7, r8, [sp]
 80091f4:	9f05      	ldr	r7, [sp, #20]
 80091f6:	b177      	cbz	r7, 8009216 <D24_GENERIC+0xea>
 80091f8:	f8d2 8020 	ldr.w	r8, [r2, #32]
 80091fc:	9502      	str	r5, [sp, #8]
 80091fe:	fba6 9a08 	umull	r9, sl, r6, r8
 8009202:	9e01      	ldr	r6, [sp, #4]
 8009204:	fb08 aa06 	mla	sl, r8, r6, sl
 8009208:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 800920c:	f14a 0700 	adc.w	r7, sl, #0
 8009210:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8009214:	4655      	mov	r5, sl
 8009216:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8009218:	9f03      	ldr	r7, [sp, #12]
 800921a:	03ad      	lsls	r5, r5, #14
 800921c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009220:	f04f 0900 	mov.w	r9, #0
 8009224:	fb0e fe06 	mul.w	lr, lr, r6
 8009228:	fbc7 8905 	smlal	r8, r9, r7, r5
 800922c:	9e04      	ldr	r6, [sp, #16]
 800922e:	464f      	mov	r7, r9
 8009230:	10bd      	asrs	r5, r7, #2
 8009232:	f305 050f 	ssat	r5, #16, r5
 8009236:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800923a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800923c:	fa1f fe8c 	uxth.w	lr, ip
 8009240:	4575      	cmp	r5, lr
 8009242:	d91c      	bls.n	800927e <D24_GENERIC+0x152>
 8009244:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8009246:	b2ef      	uxtb	r7, r5
 8009248:	2d01      	cmp	r5, #1
 800924a:	b23e      	sxth	r6, r7
 800924c:	d18f      	bne.n	800916e <D24_GENERIC+0x42>
 800924e:	9d06      	ldr	r5, [sp, #24]
 8009250:	b15d      	cbz	r5, 800926a <D24_GENERIC+0x13e>
 8009252:	f01e 0f01 	tst.w	lr, #1
 8009256:	d122      	bne.n	800929e <D24_GENERIC+0x172>
 8009258:	7805      	ldrb	r5, [r0, #0]
 800925a:	78c7      	ldrb	r7, [r0, #3]
 800925c:	7846      	ldrb	r6, [r0, #1]
 800925e:	022d      	lsls	r5, r5, #8
 8009260:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8009264:	44b4      	add	ip, r6
 8009266:	3002      	adds	r0, #2
 8009268:	e78e      	b.n	8009188 <D24_GENERIC+0x5c>
 800926a:	7846      	ldrb	r6, [r0, #1]
 800926c:	f890 c002 	ldrb.w	ip, [r0, #2]
 8009270:	f810 5b03 	ldrb.w	r5, [r0], #3
 8009274:	0236      	lsls	r6, r6, #8
 8009276:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800927a:	44ac      	add	ip, r5
 800927c:	e784      	b.n	8009188 <D24_GENERIC+0x5c>
 800927e:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009282:	61d3      	str	r3, [r2, #28]
 8009284:	9b07      	ldr	r3, [sp, #28]
 8009286:	6094      	str	r4, [r2, #8]
 8009288:	2000      	movs	r0, #0
 800928a:	f8c2 b00c 	str.w	fp, [r2, #12]
 800928e:	f8c2 a010 	str.w	sl, [r2, #16]
 8009292:	f8c2 9014 	str.w	r9, [r2, #20]
 8009296:	6193      	str	r3, [r2, #24]
 8009298:	b009      	add	sp, #36	; 0x24
 800929a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800929e:	78c5      	ldrb	r5, [r0, #3]
 80092a0:	7887      	ldrb	r7, [r0, #2]
 80092a2:	f810 6b04 	ldrb.w	r6, [r0], #4
 80092a6:	022d      	lsls	r5, r5, #8
 80092a8:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 80092ac:	44b4      	add	ip, r6
 80092ae:	e76b      	b.n	8009188 <D24_GENERIC+0x5c>
 80092b0:	20000000 	.word	0x20000000
 80092b4:	00030001 	.word	0x00030001
 80092b8:	00060007 	.word	0x00060007

080092bc <D32_GENERIC>:
 80092bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092c0:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80092c2:	6993      	ldr	r3, [r2, #24]
 80092c4:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80092c6:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80092ca:	f8d2 9014 	ldr.w	r9, [r2, #20]
 80092ce:	69d6      	ldr	r6, [r2, #28]
 80092d0:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 80092d4:	b089      	sub	sp, #36	; 0x24
 80092d6:	9307      	str	r3, [sp, #28]
 80092d8:	9403      	str	r4, [sp, #12]
 80092da:	6893      	ldr	r3, [r2, #8]
 80092dc:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80092de:	9104      	str	r1, [sp, #16]
 80092e0:	2d00      	cmp	r5, #0
 80092e2:	f000 809f 	beq.w	8009424 <D32_GENERIC+0x168>
 80092e6:	f004 0510 	and.w	r5, r4, #16
 80092ea:	f004 0420 	and.w	r4, r4, #32
 80092ee:	9505      	str	r5, [sp, #20]
 80092f0:	4953      	ldr	r1, [pc, #332]	; (8009440 <D32_GENERIC+0x184>)
 80092f2:	9406      	str	r4, [sp, #24]
 80092f4:	f04f 0c00 	mov.w	ip, #0
 80092f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80092fc:	461d      	mov	r5, r3
 80092fe:	4617      	mov	r7, r2
 8009300:	e077      	b.n	80093f2 <D32_GENERIC+0x136>
 8009302:	f818 3003 	ldrb.w	r3, [r8, r3]
 8009306:	f810 800e 	ldrb.w	r8, [r0, lr]
 800930a:	f810 e002 	ldrb.w	lr, [r0, r2]
 800930e:	7800      	ldrb	r0, [r0, #0]
 8009310:	041b      	lsls	r3, r3, #16
 8009312:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8009316:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800931a:	4403      	add	r3, r0
 800931c:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8009320:	b2dc      	uxtb	r4, r3
 8009322:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009326:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800932a:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800932e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8009332:	0e1b      	lsrs	r3, r3, #24
 8009334:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8009338:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 800933c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009340:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8009344:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 8009348:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 800934c:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8009350:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009354:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009358:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800935c:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 8009360:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009364:	4b37      	ldr	r3, [pc, #220]	; (8009444 <D32_GENERIC+0x188>)
 8009366:	fb22 b403 	smlad	r4, r2, r3, fp
 800936a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800936e:	fb2e 4803 	smlad	r8, lr, r3, r4
 8009372:	4b35      	ldr	r3, [pc, #212]	; (8009448 <D32_GENERIC+0x18c>)
 8009374:	fb22 5503 	smlad	r5, r2, r3, r5
 8009378:	4b34      	ldr	r3, [pc, #208]	; (800944c <D32_GENERIC+0x190>)
 800937a:	fb2e 5b03 	smlad	fp, lr, r3, r5
 800937e:	2301      	movs	r3, #1
 8009380:	fb22 f203 	smuad	r2, r2, r3
 8009384:	4b32      	ldr	r3, [pc, #200]	; (8009450 <D32_GENERIC+0x194>)
 8009386:	fb2e 2503 	smlad	r5, lr, r3, r2
 800938a:	9b02      	ldr	r3, [sp, #8]
 800938c:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 8009390:	eb04 080a 	add.w	r8, r4, sl
 8009394:	eba8 0803 	sub.w	r8, r8, r3
 8009398:	4642      	mov	r2, r8
 800939a:	17d3      	asrs	r3, r2, #31
 800939c:	e9cd 2300 	strd	r2, r3, [sp]
 80093a0:	9b05      	ldr	r3, [sp, #20]
 80093a2:	f10c 0e01 	add.w	lr, ip, #1
 80093a6:	b16b      	cbz	r3, 80093c4 <D32_GENERIC+0x108>
 80093a8:	6a3a      	ldr	r2, [r7, #32]
 80093aa:	9b01      	ldr	r3, [sp, #4]
 80093ac:	9402      	str	r4, [sp, #8]
 80093ae:	fba8 8902 	umull	r8, r9, r8, r2
 80093b2:	fb02 9903 	mla	r9, r2, r3, r9
 80093b6:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80093ba:	f149 0900 	adc.w	r9, r9, #0
 80093be:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80093c2:	4654      	mov	r4, sl
 80093c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80093c6:	9a04      	ldr	r2, [sp, #16]
 80093c8:	fb0c fc03 	mul.w	ip, ip, r3
 80093cc:	9b03      	ldr	r3, [sp, #12]
 80093ce:	0364      	lsls	r4, r4, #13
 80093d0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80093d4:	f04f 0900 	mov.w	r9, #0
 80093d8:	fbc3 8904 	smlal	r8, r9, r3, r4
 80093dc:	464b      	mov	r3, r9
 80093de:	109b      	asrs	r3, r3, #2
 80093e0:	f303 030f 	ssat	r3, #16, r3
 80093e4:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 80093e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80093ea:	fa1f fc8e 	uxth.w	ip, lr
 80093ee:	4563      	cmp	r3, ip
 80093f0:	d914      	bls.n	800941c <D32_GENERIC+0x160>
 80093f2:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 80093f4:	b2e2      	uxtb	r2, r4
 80093f6:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 80093fa:	eb00 080e 	add.w	r8, r0, lr
 80093fe:	4253      	negs	r3, r2
 8009400:	2c01      	cmp	r4, #1
 8009402:	eb08 0403 	add.w	r4, r8, r3
 8009406:	f47f af7c 	bne.w	8009302 <D32_GENERIC+0x46>
 800940a:	1d02      	adds	r2, r0, #4
 800940c:	6803      	ldr	r3, [r0, #0]
 800940e:	9806      	ldr	r0, [sp, #24]
 8009410:	b110      	cbz	r0, 8009418 <D32_GENERIC+0x15c>
 8009412:	ba5b      	rev16	r3, r3
 8009414:	4610      	mov	r0, r2
 8009416:	e783      	b.n	8009320 <D32_GENERIC+0x64>
 8009418:	4610      	mov	r0, r2
 800941a:	e781      	b.n	8009320 <D32_GENERIC+0x64>
 800941c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009420:	462b      	mov	r3, r5
 8009422:	463a      	mov	r2, r7
 8009424:	6093      	str	r3, [r2, #8]
 8009426:	9b07      	ldr	r3, [sp, #28]
 8009428:	f8c2 b00c 	str.w	fp, [r2, #12]
 800942c:	2000      	movs	r0, #0
 800942e:	61d6      	str	r6, [r2, #28]
 8009430:	f8c2 a010 	str.w	sl, [r2, #16]
 8009434:	f8c2 9014 	str.w	r9, [r2, #20]
 8009438:	6193      	str	r3, [r2, #24]
 800943a:	b009      	add	sp, #36	; 0x24
 800943c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009440:	20000000 	.word	0x20000000
 8009444:	00060003 	.word	0x00060003
 8009448:	000a000c 	.word	0x000a000c
 800944c:	000c000a 	.word	0x000c000a
 8009450:	00030006 	.word	0x00030006

08009454 <D48_GENERIC>:
 8009454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009458:	b089      	sub	sp, #36	; 0x24
 800945a:	6953      	ldr	r3, [r2, #20]
 800945c:	68d4      	ldr	r4, [r2, #12]
 800945e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009460:	9302      	str	r3, [sp, #8]
 8009462:	9400      	str	r4, [sp, #0]
 8009464:	6993      	ldr	r3, [r2, #24]
 8009466:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8009468:	9307      	str	r3, [sp, #28]
 800946a:	9403      	str	r4, [sp, #12]
 800946c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8009470:	69d6      	ldr	r6, [r2, #28]
 8009472:	6893      	ldr	r3, [r2, #8]
 8009474:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8009476:	9104      	str	r1, [sp, #16]
 8009478:	2d00      	cmp	r5, #0
 800947a:	f000 80c5 	beq.w	8009608 <D48_GENERIC+0x1b4>
 800947e:	f004 0510 	and.w	r5, r4, #16
 8009482:	f004 0420 	and.w	r4, r4, #32
 8009486:	4967      	ldr	r1, [pc, #412]	; (8009624 <D48_GENERIC+0x1d0>)
 8009488:	9505      	str	r5, [sp, #20]
 800948a:	9406      	str	r4, [sp, #24]
 800948c:	f04f 0c00 	mov.w	ip, #0
 8009490:	4657      	mov	r7, sl
 8009492:	9301      	str	r3, [sp, #4]
 8009494:	e09c      	b.n	80095d0 <D48_GENERIC+0x17c>
 8009496:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800949a:	f810 b009 	ldrb.w	fp, [r0, r9]
 800949e:	f81a 9009 	ldrb.w	r9, [sl, r9]
 80094a2:	f810 a00e 	ldrb.w	sl, [r0, lr]
 80094a6:	7800      	ldrb	r0, [r0, #0]
 80094a8:	0424      	lsls	r4, r4, #16
 80094aa:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 80094ae:	f818 4005 	ldrb.w	r4, [r8, r5]
 80094b2:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 80094b6:	44a8      	add	r8, r5
 80094b8:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 80094bc:	eb0b 0500 	add.w	r5, fp, r0
 80094c0:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 80094c4:	fa5f f885 	uxtb.w	r8, r5
 80094c8:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 80094cc:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 80094d0:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 80094d4:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 80094d8:	0e2d      	lsrs	r5, r5, #24
 80094da:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 80094de:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 80094e2:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 80094e6:	b2e6      	uxtb	r6, r4
 80094e8:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 80094ec:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80094f0:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 80094f4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80094f8:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 80094fc:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8009500:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8009504:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 8009508:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800950c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009510:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8009514:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009518:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800951c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009520:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8009524:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 8009528:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 800952c:	4c3e      	ldr	r4, [pc, #248]	; (8009628 <D48_GENERIC+0x1d4>)
 800952e:	9d00      	ldr	r5, [sp, #0]
 8009530:	fb2a 5404 	smlad	r4, sl, r4, r5
 8009534:	4d3d      	ldr	r5, [pc, #244]	; (800962c <D48_GENERIC+0x1d8>)
 8009536:	fb28 4405 	smlad	r4, r8, r5, r4
 800953a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800953e:	fb2e 4b03 	smlad	fp, lr, r3, r4
 8009542:	4c3b      	ldr	r4, [pc, #236]	; (8009630 <D48_GENERIC+0x1dc>)
 8009544:	9b01      	ldr	r3, [sp, #4]
 8009546:	fb2a 3304 	smlad	r3, sl, r4, r3
 800954a:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800954e:	fb28 3304 	smlad	r3, r8, r4, r3
 8009552:	4c38      	ldr	r4, [pc, #224]	; (8009634 <D48_GENERIC+0x1e0>)
 8009554:	fb2e 3304 	smlad	r3, lr, r4, r3
 8009558:	2501      	movs	r5, #1
 800955a:	9300      	str	r3, [sp, #0]
 800955c:	fb2a fa05 	smuad	sl, sl, r5
 8009560:	4b35      	ldr	r3, [pc, #212]	; (8009638 <D48_GENERIC+0x1e4>)
 8009562:	fb28 a803 	smlad	r8, r8, r3, sl
 8009566:	4b35      	ldr	r3, [pc, #212]	; (800963c <D48_GENERIC+0x1e8>)
 8009568:	fb2e 8303 	smlad	r3, lr, r3, r8
 800956c:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 8009570:	9301      	str	r3, [sp, #4]
 8009572:	9b02      	ldr	r3, [sp, #8]
 8009574:	eb04 0807 	add.w	r8, r4, r7
 8009578:	eba8 0803 	sub.w	r8, r8, r3
 800957c:	9b05      	ldr	r3, [sp, #20]
 800957e:	4465      	add	r5, ip
 8009580:	ea4f 7be8 	mov.w	fp, r8, asr #31
 8009584:	b163      	cbz	r3, 80095a0 <D48_GENERIC+0x14c>
 8009586:	6a17      	ldr	r7, [r2, #32]
 8009588:	9402      	str	r4, [sp, #8]
 800958a:	fba8 8907 	umull	r8, r9, r8, r7
 800958e:	fb07 990b 	mla	r9, r7, fp, r9
 8009592:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8009596:	f149 0900 	adc.w	r9, r9, #0
 800959a:	ea4f 0749 	mov.w	r7, r9, lsl #1
 800959e:	463c      	mov	r4, r7
 80095a0:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 80095a4:	9b03      	ldr	r3, [sp, #12]
 80095a6:	02e4      	lsls	r4, r4, #11
 80095a8:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80095ac:	f04f 0900 	mov.w	r9, #0
 80095b0:	fb0c fc0e 	mul.w	ip, ip, lr
 80095b4:	fbc3 8904 	smlal	r8, r9, r3, r4
 80095b8:	9b04      	ldr	r3, [sp, #16]
 80095ba:	ea4f 04a9 	mov.w	r4, r9, asr #2
 80095be:	f304 040f 	ssat	r4, #16, r4
 80095c2:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 80095c6:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80095c8:	fa1f fc85 	uxth.w	ip, r5
 80095cc:	4564      	cmp	r4, ip
 80095ce:	d919      	bls.n	8009604 <D48_GENERIC+0x1b0>
 80095d0:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 80095d2:	fa5f fe84 	uxtb.w	lr, r4
 80095d6:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 80095da:	f1ce 0500 	rsb	r5, lr, #0
 80095de:	eb00 0b09 	add.w	fp, r0, r9
 80095e2:	eb0b 0a05 	add.w	sl, fp, r5
 80095e6:	2c01      	cmp	r4, #1
 80095e8:	eb0a 0809 	add.w	r8, sl, r9
 80095ec:	f47f af53 	bne.w	8009496 <D48_GENERIC+0x42>
 80095f0:	9b06      	ldr	r3, [sp, #24]
 80095f2:	6805      	ldr	r5, [r0, #0]
 80095f4:	6844      	ldr	r4, [r0, #4]
 80095f6:	3006      	adds	r0, #6
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	f43f af63 	beq.w	80094c4 <D48_GENERIC+0x70>
 80095fe:	ba6d      	rev16	r5, r5
 8009600:	ba64      	rev16	r4, r4
 8009602:	e75f      	b.n	80094c4 <D48_GENERIC+0x70>
 8009604:	9b01      	ldr	r3, [sp, #4]
 8009606:	46ba      	mov	sl, r7
 8009608:	6093      	str	r3, [r2, #8]
 800960a:	9b00      	ldr	r3, [sp, #0]
 800960c:	60d3      	str	r3, [r2, #12]
 800960e:	9b02      	ldr	r3, [sp, #8]
 8009610:	6153      	str	r3, [r2, #20]
 8009612:	9b07      	ldr	r3, [sp, #28]
 8009614:	61d6      	str	r6, [r2, #28]
 8009616:	2000      	movs	r0, #0
 8009618:	f8c2 a010 	str.w	sl, [r2, #16]
 800961c:	6193      	str	r3, [r2, #24]
 800961e:	b009      	add	sp, #36	; 0x24
 8009620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009624:	20000000 	.word	0x20000000
 8009628:	000f000a 	.word	0x000f000a
 800962c:	00060003 	.word	0x00060003
 8009630:	00150019 	.word	0x00150019
 8009634:	00190015 	.word	0x00190015
 8009638:	00030006 	.word	0x00030006
 800963c:	000a000f 	.word	0x000a000f

08009640 <D64_GENERIC>:
 8009640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009644:	b089      	sub	sp, #36	; 0x24
 8009646:	6913      	ldr	r3, [r2, #16]
 8009648:	6895      	ldr	r5, [r2, #8]
 800964a:	9303      	str	r3, [sp, #12]
 800964c:	9501      	str	r5, [sp, #4]
 800964e:	6953      	ldr	r3, [r2, #20]
 8009650:	68d5      	ldr	r5, [r2, #12]
 8009652:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009654:	9304      	str	r3, [sp, #16]
 8009656:	9500      	str	r5, [sp, #0]
 8009658:	6993      	ldr	r3, [r2, #24]
 800965a:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800965c:	9307      	str	r3, [sp, #28]
 800965e:	9505      	str	r5, [sp, #20]
 8009660:	69d3      	ldr	r3, [r2, #28]
 8009662:	9106      	str	r1, [sp, #24]
 8009664:	2c00      	cmp	r4, #0
 8009666:	f000 80d9 	beq.w	800981c <D64_GENERIC+0x1dc>
 800966a:	6a11      	ldr	r1, [r2, #32]
 800966c:	9102      	str	r1, [sp, #8]
 800966e:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 800985c <D64_GENERIC+0x21c>
 8009672:	f04f 0c00 	mov.w	ip, #0
 8009676:	4681      	mov	r9, r0
 8009678:	e0c1      	b.n	80097fe <D64_GENERIC+0x1be>
 800967a:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 800967e:	4274      	negs	r4, r6
 8009680:	eb09 0708 	add.w	r7, r9, r8
 8009684:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8009688:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 800968c:	5d38      	ldrb	r0, [r7, r4]
 800968e:	5d29      	ldrb	r1, [r5, r4]
 8009690:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8009694:	f819 a008 	ldrb.w	sl, [r9, r8]
 8009698:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 800969c:	f899 7000 	ldrb.w	r7, [r9]
 80096a0:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 80096a4:	4425      	add	r5, r4
 80096a6:	0409      	lsls	r1, r1, #16
 80096a8:	0400      	lsls	r0, r0, #16
 80096aa:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 80096ae:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 80096b2:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 80096b6:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 80096ba:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 80096be:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 80096c2:	4459      	add	r1, fp
 80096c4:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 80096c8:	4438      	add	r0, r7
 80096ca:	b2c5      	uxtb	r5, r0
 80096cc:	f3c0 2407 	ubfx	r4, r0, #8, #8
 80096d0:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 80096d4:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 80096d8:	f3c0 4407 	ubfx	r4, r0, #16, #8
 80096dc:	0e00      	lsrs	r0, r0, #24
 80096de:	eb03 0806 	add.w	r8, r3, r6
 80096e2:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 80096e6:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 80096ea:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80096ee:	b2c8      	uxtb	r0, r1
 80096f0:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 80096f4:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 80096f8:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 80096fc:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8009700:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8009704:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8009708:	0e09      	lsrs	r1, r1, #24
 800970a:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 800970e:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8009712:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8009716:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800971a:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 800971e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8009722:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8009726:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800972a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800972e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009732:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8009736:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800973a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800973e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009742:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8009746:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800974a:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800974e:	0a8b      	lsrs	r3, r1, #10
 8009750:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8009754:	4939      	ldr	r1, [pc, #228]	; (800983c <D64_GENERIC+0x1fc>)
 8009756:	9c00      	ldr	r4, [sp, #0]
 8009758:	fb28 4101 	smlad	r1, r8, r1, r4
 800975c:	4c38      	ldr	r4, [pc, #224]	; (8009840 <D64_GENERIC+0x200>)
 800975e:	fb27 1104 	smlad	r1, r7, r4, r1
 8009762:	4c38      	ldr	r4, [pc, #224]	; (8009844 <D64_GENERIC+0x204>)
 8009764:	fb20 1104 	smlad	r1, r0, r4, r1
 8009768:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 800976c:	fb2a 1106 	smlad	r1, sl, r6, r1
 8009770:	4c35      	ldr	r4, [pc, #212]	; (8009848 <D64_GENERIC+0x208>)
 8009772:	9d01      	ldr	r5, [sp, #4]
 8009774:	fb28 5404 	smlad	r4, r8, r4, r5
 8009778:	4d33      	ldr	r5, [pc, #204]	; (8009848 <D64_GENERIC+0x208>)
 800977a:	fb2a 4415 	smladx	r4, sl, r5, r4
 800977e:	4d33      	ldr	r5, [pc, #204]	; (800984c <D64_GENERIC+0x20c>)
 8009780:	fb27 4405 	smlad	r4, r7, r5, r4
 8009784:	fb20 4415 	smladx	r4, r0, r5, r4
 8009788:	2501      	movs	r5, #1
 800978a:	9400      	str	r4, [sp, #0]
 800978c:	fb28 f805 	smuad	r8, r8, r5
 8009790:	4c2f      	ldr	r4, [pc, #188]	; (8009850 <D64_GENERIC+0x210>)
 8009792:	fb27 8704 	smlad	r7, r7, r4, r8
 8009796:	4c2f      	ldr	r4, [pc, #188]	; (8009854 <D64_GENERIC+0x214>)
 8009798:	fb20 7004 	smlad	r0, r0, r4, r7
 800979c:	4c2e      	ldr	r4, [pc, #184]	; (8009858 <D64_GENERIC+0x218>)
 800979e:	fb2a 0004 	smlad	r0, sl, r4, r0
 80097a2:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 80097a6:	9902      	ldr	r1, [sp, #8]
 80097a8:	9001      	str	r0, [sp, #4]
 80097aa:	b189      	cbz	r1, 80097d0 <D64_GENERIC+0x190>
 80097ac:	9803      	ldr	r0, [sp, #12]
 80097ae:	9c04      	ldr	r4, [sp, #16]
 80097b0:	9604      	str	r6, [sp, #16]
 80097b2:	4430      	add	r0, r6
 80097b4:	1b00      	subs	r0, r0, r4
 80097b6:	17c5      	asrs	r5, r0, #31
 80097b8:	460f      	mov	r7, r1
 80097ba:	fba0 0101 	umull	r0, r1, r0, r1
 80097be:	fb07 1105 	mla	r1, r7, r5, r1
 80097c2:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 80097c6:	f141 0100 	adc.w	r1, r1, #0
 80097ca:	0049      	lsls	r1, r1, #1
 80097cc:	9103      	str	r1, [sp, #12]
 80097ce:	460e      	mov	r6, r1
 80097d0:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 80097d2:	9905      	ldr	r1, [sp, #20]
 80097d4:	9806      	ldr	r0, [sp, #24]
 80097d6:	02b6      	lsls	r6, r6, #10
 80097d8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 80097dc:	f04f 0800 	mov.w	r8, #0
 80097e0:	fb0c f404 	mul.w	r4, ip, r4
 80097e4:	fbc1 7806 	smlal	r7, r8, r1, r6
 80097e8:	4641      	mov	r1, r8
 80097ea:	1089      	asrs	r1, r1, #2
 80097ec:	f301 010f 	ssat	r1, #16, r1
 80097f0:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 80097f4:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 80097f6:	f10c 0c01 	add.w	ip, ip, #1
 80097fa:	4561      	cmp	r1, ip
 80097fc:	dd0e      	ble.n	800981c <D64_GENERIC+0x1dc>
 80097fe:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8009800:	2e01      	cmp	r6, #1
 8009802:	f47f af3a 	bne.w	800967a <D64_GENERIC+0x3a>
 8009806:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8009808:	06b4      	lsls	r4, r6, #26
 800980a:	e899 0003 	ldmia.w	r9, {r0, r1}
 800980e:	f109 0908 	add.w	r9, r9, #8
 8009812:	f57f af5a 	bpl.w	80096ca <D64_GENERIC+0x8a>
 8009816:	ba40      	rev16	r0, r0
 8009818:	ba49      	rev16	r1, r1
 800981a:	e756      	b.n	80096ca <D64_GENERIC+0x8a>
 800981c:	61d3      	str	r3, [r2, #28]
 800981e:	9b03      	ldr	r3, [sp, #12]
 8009820:	9901      	ldr	r1, [sp, #4]
 8009822:	6113      	str	r3, [r2, #16]
 8009824:	9b04      	ldr	r3, [sp, #16]
 8009826:	6091      	str	r1, [r2, #8]
 8009828:	6153      	str	r3, [r2, #20]
 800982a:	9900      	ldr	r1, [sp, #0]
 800982c:	9b07      	ldr	r3, [sp, #28]
 800982e:	60d1      	str	r1, [r2, #12]
 8009830:	2000      	movs	r0, #0
 8009832:	6193      	str	r3, [r2, #24]
 8009834:	b009      	add	sp, #36	; 0x24
 8009836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800983a:	bf00      	nop
 800983c:	001c0015 	.word	0x001c0015
 8009840:	000f000a 	.word	0x000f000a
 8009844:	00060003 	.word	0x00060003
 8009848:	0024002a 	.word	0x0024002a
 800984c:	002e0030 	.word	0x002e0030
 8009850:	00030006 	.word	0x00030006
 8009854:	000a000f 	.word	0x000a000f
 8009858:	0015001c 	.word	0x0015001c
 800985c:	20000000 	.word	0x20000000

08009860 <D80_GENERIC>:
 8009860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009864:	b08b      	sub	sp, #44	; 0x2c
 8009866:	6914      	ldr	r4, [r2, #16]
 8009868:	9404      	str	r4, [sp, #16]
 800986a:	6954      	ldr	r4, [r2, #20]
 800986c:	9405      	str	r4, [sp, #20]
 800986e:	6994      	ldr	r4, [r2, #24]
 8009870:	9409      	str	r4, [sp, #36]	; 0x24
 8009872:	6894      	ldr	r4, [r2, #8]
 8009874:	9402      	str	r4, [sp, #8]
 8009876:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009878:	68d4      	ldr	r4, [r2, #12]
 800987a:	9401      	str	r4, [sp, #4]
 800987c:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800987e:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 8009882:	9406      	str	r4, [sp, #24]
 8009884:	9107      	str	r1, [sp, #28]
 8009886:	2b00      	cmp	r3, #0
 8009888:	f000 810f 	beq.w	8009aaa <D80_GENERIC+0x24a>
 800988c:	6a13      	ldr	r3, [r2, #32]
 800988e:	9308      	str	r3, [sp, #32]
 8009890:	2300      	movs	r3, #0
 8009892:	9200      	str	r2, [sp, #0]
 8009894:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8009afc <D80_GENERIC+0x29c>
 8009898:	f8cd b00c 	str.w	fp, [sp, #12]
 800989c:	461a      	mov	r2, r3
 800989e:	e0ed      	b.n	8009a7c <D80_GENERIC+0x21c>
 80098a0:	fa5f fc8c 	uxtb.w	ip, ip
 80098a4:	fa0f f48c 	sxth.w	r4, ip
 80098a8:	0066      	lsls	r6, r4, #1
 80098aa:	eb06 0804 	add.w	r8, r6, r4
 80098ae:	f1cc 0500 	rsb	r5, ip, #0
 80098b2:	eb00 0108 	add.w	r1, r0, r8
 80098b6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80098ba:	194b      	adds	r3, r1, r5
 80098bc:	5d49      	ldrb	r1, [r1, r5]
 80098be:	f810 a008 	ldrb.w	sl, [r0, r8]
 80098c2:	f813 b004 	ldrb.w	fp, [r3, r4]
 80098c6:	f810 c00c 	ldrb.w	ip, [r0, ip]
 80098ca:	f890 8000 	ldrb.w	r8, [r0]
 80098ce:	eb03 0e04 	add.w	lr, r3, r4
 80098d2:	eb0e 0705 	add.w	r7, lr, r5
 80098d6:	0409      	lsls	r1, r1, #16
 80098d8:	f81e 3005 	ldrb.w	r3, [lr, r5]
 80098dc:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 80098e0:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 80098e4:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 80098e8:	eb0a 0004 	add.w	r0, sl, r4
 80098ec:	041b      	lsls	r3, r3, #16
 80098ee:	f81a a004 	ldrb.w	sl, [sl, r4]
 80098f2:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 80098f6:	5d44      	ldrb	r4, [r0, r5]
 80098f8:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 80098fc:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8009900:	4428      	add	r0, r5
 8009902:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8009906:	4441      	add	r1, r8
 8009908:	4430      	add	r0, r6
 800990a:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800990e:	441f      	add	r7, r3
 8009910:	b2cd      	uxtb	r5, r1
 8009912:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8009916:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800991a:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800991e:	9b03      	ldr	r3, [sp, #12]
 8009920:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8009924:	0e09      	lsrs	r1, r1, #24
 8009926:	4433      	add	r3, r6
 8009928:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800992c:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8009930:	b2fd      	uxtb	r5, r7
 8009932:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 8009936:	469b      	mov	fp, r3
 8009938:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800993c:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8009940:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 8009944:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 8009948:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 800994c:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8009950:	0e3b      	lsrs	r3, r7, #24
 8009952:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 8009956:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800995a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800995e:	fa5f fe84 	uxtb.w	lr, r4
 8009962:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 8009966:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800996a:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800996e:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 8009972:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 8009976:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800997a:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 800997e:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8009982:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009986:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800998a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800998e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009992:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009996:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800999a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800999e:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 80099a2:	f3c4 0109 	ubfx	r1, r4, #0, #10
 80099a6:	0aa3      	lsrs	r3, r4, #10
 80099a8:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80099ac:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80099b0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80099b4:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 80099b8:	9303      	str	r3, [sp, #12]
 80099ba:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 80099be:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 80099c2:	4b42      	ldr	r3, [pc, #264]	; (8009acc <D80_GENERIC+0x26c>)
 80099c4:	9901      	ldr	r1, [sp, #4]
 80099c6:	fb2b 1303 	smlad	r3, fp, r3, r1
 80099ca:	4941      	ldr	r1, [pc, #260]	; (8009ad0 <D80_GENERIC+0x270>)
 80099cc:	fb28 3301 	smlad	r3, r8, r1, r3
 80099d0:	4940      	ldr	r1, [pc, #256]	; (8009ad4 <D80_GENERIC+0x274>)
 80099d2:	fb2c 3301 	smlad	r3, ip, r1, r3
 80099d6:	4940      	ldr	r1, [pc, #256]	; (8009ad8 <D80_GENERIC+0x278>)
 80099d8:	fb27 3301 	smlad	r3, r7, r1, r3
 80099dc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80099e0:	fb2e 3301 	smlad	r3, lr, r1, r3
 80099e4:	493d      	ldr	r1, [pc, #244]	; (8009adc <D80_GENERIC+0x27c>)
 80099e6:	9c02      	ldr	r4, [sp, #8]
 80099e8:	fb2b 4401 	smlad	r4, fp, r1, r4
 80099ec:	493c      	ldr	r1, [pc, #240]	; (8009ae0 <D80_GENERIC+0x280>)
 80099ee:	fb28 4401 	smlad	r4, r8, r1, r4
 80099f2:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 80099f6:	fb2c 4101 	smlad	r1, ip, r1, r4
 80099fa:	4c3a      	ldr	r4, [pc, #232]	; (8009ae4 <D80_GENERIC+0x284>)
 80099fc:	fb27 1104 	smlad	r1, r7, r4, r1
 8009a00:	4c39      	ldr	r4, [pc, #228]	; (8009ae8 <D80_GENERIC+0x288>)
 8009a02:	fb2e 1104 	smlad	r1, lr, r4, r1
 8009a06:	9101      	str	r1, [sp, #4]
 8009a08:	2101      	movs	r1, #1
 8009a0a:	fb2b fb01 	smuad	fp, fp, r1
 8009a0e:	4937      	ldr	r1, [pc, #220]	; (8009aec <D80_GENERIC+0x28c>)
 8009a10:	fb28 b801 	smlad	r8, r8, r1, fp
 8009a14:	4d36      	ldr	r5, [pc, #216]	; (8009af0 <D80_GENERIC+0x290>)
 8009a16:	fb2c 8c05 	smlad	ip, ip, r5, r8
 8009a1a:	4d36      	ldr	r5, [pc, #216]	; (8009af4 <D80_GENERIC+0x294>)
 8009a1c:	fb27 c705 	smlad	r7, r7, r5, ip
 8009a20:	4d35      	ldr	r5, [pc, #212]	; (8009af8 <D80_GENERIC+0x298>)
 8009a22:	fb2e 7105 	smlad	r1, lr, r5, r7
 8009a26:	9102      	str	r1, [sp, #8]
 8009a28:	9908      	ldr	r1, [sp, #32]
 8009a2a:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 8009a2e:	b181      	cbz	r1, 8009a52 <D80_GENERIC+0x1f2>
 8009a30:	9c04      	ldr	r4, [sp, #16]
 8009a32:	9d05      	ldr	r5, [sp, #20]
 8009a34:	9305      	str	r3, [sp, #20]
 8009a36:	441c      	add	r4, r3
 8009a38:	1b64      	subs	r4, r4, r5
 8009a3a:	17e7      	asrs	r7, r4, #31
 8009a3c:	fba4 4501 	umull	r4, r5, r4, r1
 8009a40:	fb01 5507 	mla	r5, r1, r7, r5
 8009a44:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 8009a48:	f145 0500 	adc.w	r5, r5, #0
 8009a4c:	0069      	lsls	r1, r5, #1
 8009a4e:	9104      	str	r1, [sp, #16]
 8009a50:	460b      	mov	r3, r1
 8009a52:	9e00      	ldr	r6, [sp, #0]
 8009a54:	9f06      	ldr	r7, [sp, #24]
 8009a56:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 8009a58:	025b      	lsls	r3, r3, #9
 8009a5a:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009a5e:	2500      	movs	r5, #0
 8009a60:	fb02 f101 	mul.w	r1, r2, r1
 8009a64:	fbc7 4503 	smlal	r4, r5, r7, r3
 8009a68:	9c07      	ldr	r4, [sp, #28]
 8009a6a:	10ab      	asrs	r3, r5, #2
 8009a6c:	f303 030f 	ssat	r3, #16, r3
 8009a70:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8009a74:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 8009a76:	3201      	adds	r2, #1
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	dd13      	ble.n	8009aa4 <D80_GENERIC+0x244>
 8009a7c:	9b00      	ldr	r3, [sp, #0]
 8009a7e:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 8009a82:	f1bc 0f01 	cmp.w	ip, #1
 8009a86:	f47f af0b 	bne.w	80098a0 <D80_GENERIC+0x40>
 8009a8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a8c:	6884      	ldr	r4, [r0, #8]
 8009a8e:	069b      	lsls	r3, r3, #26
 8009a90:	e890 0082 	ldmia.w	r0, {r1, r7}
 8009a94:	f100 000a 	add.w	r0, r0, #10
 8009a98:	f57f af3a 	bpl.w	8009910 <D80_GENERIC+0xb0>
 8009a9c:	ba49      	rev16	r1, r1
 8009a9e:	ba7f      	rev16	r7, r7
 8009aa0:	ba64      	rev16	r4, r4
 8009aa2:	e735      	b.n	8009910 <D80_GENERIC+0xb0>
 8009aa4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009aa8:	4632      	mov	r2, r6
 8009aaa:	9b02      	ldr	r3, [sp, #8]
 8009aac:	6093      	str	r3, [r2, #8]
 8009aae:	9b01      	ldr	r3, [sp, #4]
 8009ab0:	60d3      	str	r3, [r2, #12]
 8009ab2:	9b04      	ldr	r3, [sp, #16]
 8009ab4:	6113      	str	r3, [r2, #16]
 8009ab6:	9b05      	ldr	r3, [sp, #20]
 8009ab8:	6153      	str	r3, [r2, #20]
 8009aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009abc:	f8c2 b01c 	str.w	fp, [r2, #28]
 8009ac0:	2000      	movs	r0, #0
 8009ac2:	6193      	str	r3, [r2, #24]
 8009ac4:	b00b      	add	sp, #44	; 0x2c
 8009ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aca:	bf00      	nop
 8009acc:	002d0024 	.word	0x002d0024
 8009ad0:	001c0015 	.word	0x001c0015
 8009ad4:	000f000a 	.word	0x000f000a
 8009ad8:	00060003 	.word	0x00060003
 8009adc:	0037003f 	.word	0x0037003f
 8009ae0:	00450049 	.word	0x00450049
 8009ae4:	00490045 	.word	0x00490045
 8009ae8:	003f0037 	.word	0x003f0037
 8009aec:	00030006 	.word	0x00030006
 8009af0:	000a000f 	.word	0x000a000f
 8009af4:	0015001c 	.word	0x0015001c
 8009af8:	0024002d 	.word	0x0024002d
 8009afc:	20000000 	.word	0x20000000

08009b00 <D128_GENERIC>:
 8009b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b04:	b093      	sub	sp, #76	; 0x4c
 8009b06:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009b08:	9005      	str	r0, [sp, #20]
 8009b0a:	4610      	mov	r0, r2
 8009b0c:	9201      	str	r2, [sp, #4]
 8009b0e:	6912      	ldr	r2, [r2, #16]
 8009b10:	920c      	str	r2, [sp, #48]	; 0x30
 8009b12:	4602      	mov	r2, r0
 8009b14:	6940      	ldr	r0, [r0, #20]
 8009b16:	900d      	str	r0, [sp, #52]	; 0x34
 8009b18:	4610      	mov	r0, r2
 8009b1a:	4614      	mov	r4, r2
 8009b1c:	6992      	ldr	r2, [r2, #24]
 8009b1e:	9211      	str	r2, [sp, #68]	; 0x44
 8009b20:	69c2      	ldr	r2, [r0, #28]
 8009b22:	9202      	str	r2, [sp, #8]
 8009b24:	68e2      	ldr	r2, [r4, #12]
 8009b26:	6880      	ldr	r0, [r0, #8]
 8009b28:	9203      	str	r2, [sp, #12]
 8009b2a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009b2c:	9004      	str	r0, [sp, #16]
 8009b2e:	920e      	str	r2, [sp, #56]	; 0x38
 8009b30:	910f      	str	r1, [sp, #60]	; 0x3c
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f000 819b 	beq.w	8009e6e <D128_GENERIC+0x36e>
 8009b38:	6a23      	ldr	r3, [r4, #32]
 8009b3a:	9310      	str	r3, [sp, #64]	; 0x40
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8009ee8 <D128_GENERIC+0x3e8>
 8009b42:	9306      	str	r3, [sp, #24]
 8009b44:	e17a      	b.n	8009e3c <D128_GENERIC+0x33c>
 8009b46:	b2d2      	uxtb	r2, r2
 8009b48:	9d05      	ldr	r5, [sp, #20]
 8009b4a:	b214      	sxth	r4, r2
 8009b4c:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8009b50:	4250      	negs	r0, r2
 8009b52:	eb05 010a 	add.w	r1, r5, sl
 8009b56:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b5a:	eb01 0800 	add.w	r8, r1, r0
 8009b5e:	eb0b 0c04 	add.w	ip, fp, r4
 8009b62:	eb08 070c 	add.w	r7, r8, ip
 8009b66:	183b      	adds	r3, r7, r0
 8009b68:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8009b6c:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 8009b70:	eb0e 0604 	add.w	r6, lr, r4
 8009b74:	9307      	str	r3, [sp, #28]
 8009b76:	1833      	adds	r3, r6, r0
 8009b78:	9305      	str	r3, [sp, #20]
 8009b7a:	462b      	mov	r3, r5
 8009b7c:	f815 a00a 	ldrb.w	sl, [r5, sl]
 8009b80:	f8cd a020 	str.w	sl, [sp, #32]
 8009b84:	f818 a00c 	ldrb.w	sl, [r8, ip]
 8009b88:	f813 c002 	ldrb.w	ip, [r3, r2]
 8009b8c:	f81e 8004 	ldrb.w	r8, [lr, r4]
 8009b90:	5c3a      	ldrb	r2, [r7, r0]
 8009b92:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 8009b96:	781f      	ldrb	r7, [r3, #0]
 8009b98:	9b07      	ldr	r3, [sp, #28]
 8009b9a:	9d05      	ldr	r5, [sp, #20]
 8009b9c:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8009ba0:	5c09      	ldrb	r1, [r1, r0]
 8009ba2:	9709      	str	r7, [sp, #36]	; 0x24
 8009ba4:	9307      	str	r3, [sp, #28]
 8009ba6:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 8009baa:	5c33      	ldrb	r3, [r6, r0]
 8009bac:	0412      	lsls	r2, r2, #16
 8009bae:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 8009bb2:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8009bb6:	9d08      	ldr	r5, [sp, #32]
 8009bb8:	eb06 0a04 	add.w	sl, r6, r4
 8009bbc:	0409      	lsls	r1, r1, #16
 8009bbe:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 8009bc2:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8009bc6:	5d36      	ldrb	r6, [r6, r4]
 8009bc8:	9c05      	ldr	r4, [sp, #20]
 8009bca:	042d      	lsls	r5, r5, #16
 8009bcc:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8009bd0:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8009bd4:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8009bd8:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 8009bdc:	eb0a 0c00 	add.w	ip, sl, r0
 8009be0:	041b      	lsls	r3, r3, #16
 8009be2:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8009be6:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8009bea:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 8009bee:	9d07      	ldr	r5, [sp, #28]
 8009bf0:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8009bf4:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 8009bf8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009bfa:	4458      	add	r0, fp
 8009bfc:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 8009c00:	9005      	str	r0, [sp, #20]
 8009c02:	4439      	add	r1, r7
 8009c04:	442a      	add	r2, r5
 8009c06:	44b2      	add	sl, r6
 8009c08:	1918      	adds	r0, r3, r4
 8009c0a:	b2cb      	uxtb	r3, r1
 8009c0c:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8009c10:	9e02      	ldr	r6, [sp, #8]
 8009c12:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009c16:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 8009c1a:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8009c1e:	441e      	add	r6, r3
 8009c20:	0e09      	lsrs	r1, r1, #24
 8009c22:	4633      	mov	r3, r6
 8009c24:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009c28:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 8009c2c:	b2d4      	uxtb	r4, r2
 8009c2e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009c32:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009c36:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 8009c3a:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009c3e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009c42:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8009c46:	0e12      	lsrs	r2, r2, #24
 8009c48:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8009c4c:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8009c50:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009c54:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8009c58:	9702      	str	r7, [sp, #8]
 8009c5a:	b2c2      	uxtb	r2, r0
 8009c5c:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 8009c60:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 8009c64:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8009c68:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 8009c6c:	f3c0 2207 	ubfx	r2, r0, #8, #8
 8009c70:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8009c74:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8009c78:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8009c7c:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 8009c80:	0e00      	lsrs	r0, r0, #24
 8009c82:	fa5f f68a 	uxtb.w	r6, sl
 8009c86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c8a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c8c:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8009c90:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8009c94:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8009c98:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8009c9c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009ca0:	950a      	str	r5, [sp, #40]	; 0x28
 8009ca2:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8009ca6:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8009caa:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8009cae:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009cb2:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8009cb6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009cba:	920b      	str	r2, [sp, #44]	; 0x2c
 8009cbc:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8009cc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cc2:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8009cc6:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009cca:	9307      	str	r3, [sp, #28]
 8009ccc:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009cd0:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8009cd4:	9b02      	ldr	r3, [sp, #8]
 8009cd6:	f8cd c008 	str.w	ip, [sp, #8]
 8009cda:	4694      	mov	ip, r2
 8009cdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cde:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8009ce2:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8009ce6:	9a02      	ldr	r2, [sp, #8]
 8009ce8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009cec:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8009cf0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009cf4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cf6:	f8cd a020 	str.w	sl, [sp, #32]
 8009cfa:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009cfe:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8009d02:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009d06:	9b07      	ldr	r3, [sp, #28]
 8009d08:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009d0c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8009d10:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8009d14:	9a08      	ldr	r2, [sp, #32]
 8009d16:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d1e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009d22:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009d26:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 8009d2a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009d2e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009d32:	0a96      	lsrs	r6, r2, #10
 8009d34:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009d38:	9602      	str	r6, [sp, #8]
 8009d3a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8009d3e:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8009d42:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8009d46:	4e53      	ldr	r6, [pc, #332]	; (8009e94 <D128_GENERIC+0x394>)
 8009d48:	9f03      	ldr	r7, [sp, #12]
 8009d4a:	fb2c 7606 	smlad	r6, ip, r6, r7
 8009d4e:	4f52      	ldr	r7, [pc, #328]	; (8009e98 <D128_GENERIC+0x398>)
 8009d50:	fb2a 6607 	smlad	r6, sl, r7, r6
 8009d54:	4f51      	ldr	r7, [pc, #324]	; (8009e9c <D128_GENERIC+0x39c>)
 8009d56:	fb21 6607 	smlad	r6, r1, r7, r6
 8009d5a:	4f51      	ldr	r7, [pc, #324]	; (8009ea0 <D128_GENERIC+0x3a0>)
 8009d5c:	fb24 6607 	smlad	r6, r4, r7, r6
 8009d60:	4f50      	ldr	r7, [pc, #320]	; (8009ea4 <D128_GENERIC+0x3a4>)
 8009d62:	fb28 6607 	smlad	r6, r8, r7, r6
 8009d66:	4f50      	ldr	r7, [pc, #320]	; (8009ea8 <D128_GENERIC+0x3a8>)
 8009d68:	fb20 6607 	smlad	r6, r0, r7, r6
 8009d6c:	4f4f      	ldr	r7, [pc, #316]	; (8009eac <D128_GENERIC+0x3ac>)
 8009d6e:	fb23 6607 	smlad	r6, r3, r7, r6
 8009d72:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8009d76:	fb25 6607 	smlad	r6, r5, r7, r6
 8009d7a:	4f4d      	ldr	r7, [pc, #308]	; (8009eb0 <D128_GENERIC+0x3b0>)
 8009d7c:	9a04      	ldr	r2, [sp, #16]
 8009d7e:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8009d82:	4a4c      	ldr	r2, [pc, #304]	; (8009eb4 <D128_GENERIC+0x3b4>)
 8009d84:	fb2a ee02 	smlad	lr, sl, r2, lr
 8009d88:	4f4b      	ldr	r7, [pc, #300]	; (8009eb8 <D128_GENERIC+0x3b8>)
 8009d8a:	fb21 ee07 	smlad	lr, r1, r7, lr
 8009d8e:	4f4b      	ldr	r7, [pc, #300]	; (8009ebc <D128_GENERIC+0x3bc>)
 8009d90:	fb24 ee07 	smlad	lr, r4, r7, lr
 8009d94:	4f4a      	ldr	r7, [pc, #296]	; (8009ec0 <D128_GENERIC+0x3c0>)
 8009d96:	fb28 ee07 	smlad	lr, r8, r7, lr
 8009d9a:	4f4a      	ldr	r7, [pc, #296]	; (8009ec4 <D128_GENERIC+0x3c4>)
 8009d9c:	fb20 ee07 	smlad	lr, r0, r7, lr
 8009da0:	4f49      	ldr	r7, [pc, #292]	; (8009ec8 <D128_GENERIC+0x3c8>)
 8009da2:	fb23 e707 	smlad	r7, r3, r7, lr
 8009da6:	f8df e144 	ldr.w	lr, [pc, #324]	; 8009eec <D128_GENERIC+0x3ec>
 8009daa:	fb25 720e 	smlad	r2, r5, lr, r7
 8009dae:	f04f 0b01 	mov.w	fp, #1
 8009db2:	9203      	str	r2, [sp, #12]
 8009db4:	fb2c fb0b 	smuad	fp, ip, fp
 8009db8:	4f44      	ldr	r7, [pc, #272]	; (8009ecc <D128_GENERIC+0x3cc>)
 8009dba:	fb2a ba07 	smlad	sl, sl, r7, fp
 8009dbe:	4f44      	ldr	r7, [pc, #272]	; (8009ed0 <D128_GENERIC+0x3d0>)
 8009dc0:	fb21 aa07 	smlad	sl, r1, r7, sl
 8009dc4:	4f43      	ldr	r7, [pc, #268]	; (8009ed4 <D128_GENERIC+0x3d4>)
 8009dc6:	fb24 aa07 	smlad	sl, r4, r7, sl
 8009dca:	4f43      	ldr	r7, [pc, #268]	; (8009ed8 <D128_GENERIC+0x3d8>)
 8009dcc:	fb28 a707 	smlad	r7, r8, r7, sl
 8009dd0:	4a42      	ldr	r2, [pc, #264]	; (8009edc <D128_GENERIC+0x3dc>)
 8009dd2:	fb20 7702 	smlad	r7, r0, r2, r7
 8009dd6:	4a42      	ldr	r2, [pc, #264]	; (8009ee0 <D128_GENERIC+0x3e0>)
 8009dd8:	fb23 7702 	smlad	r7, r3, r2, r7
 8009ddc:	4b41      	ldr	r3, [pc, #260]	; (8009ee4 <D128_GENERIC+0x3e4>)
 8009dde:	fb25 7303 	smlad	r3, r5, r3, r7
 8009de2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009de4:	9304      	str	r3, [sp, #16]
 8009de6:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8009dea:	b185      	cbz	r5, 8009e0e <D128_GENERIC+0x30e>
 8009dec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009dee:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009df0:	960d      	str	r6, [sp, #52]	; 0x34
 8009df2:	4432      	add	r2, r6
 8009df4:	1a52      	subs	r2, r2, r1
 8009df6:	17d1      	asrs	r1, r2, #31
 8009df8:	fba2 2305 	umull	r2, r3, r2, r5
 8009dfc:	fb05 3301 	mla	r3, r5, r1, r3
 8009e00:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8009e04:	f143 0300 	adc.w	r3, r3, #0
 8009e08:	005b      	lsls	r3, r3, #1
 8009e0a:	930c      	str	r3, [sp, #48]	; 0x30
 8009e0c:	461e      	mov	r6, r3
 8009e0e:	9801      	ldr	r0, [sp, #4]
 8009e10:	9c06      	ldr	r4, [sp, #24]
 8009e12:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8009e14:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8009e16:	01f6      	lsls	r6, r6, #7
 8009e18:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	fbc5 2306 	smlal	r2, r3, r5, r6
 8009e22:	fb04 f101 	mul.w	r1, r4, r1
 8009e26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e28:	109b      	asrs	r3, r3, #2
 8009e2a:	f303 030f 	ssat	r3, #16, r3
 8009e2e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8009e32:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8009e34:	1c62      	adds	r2, r4, #1
 8009e36:	4293      	cmp	r3, r2
 8009e38:	9206      	str	r2, [sp, #24]
 8009e3a:	dd18      	ble.n	8009e6e <D128_GENERIC+0x36e>
 8009e3c:	9b01      	ldr	r3, [sp, #4]
 8009e3e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8009e40:	2a01      	cmp	r2, #1
 8009e42:	f47f ae80 	bne.w	8009b46 <D128_GENERIC+0x46>
 8009e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e48:	9d05      	ldr	r5, [sp, #20]
 8009e4a:	069b      	lsls	r3, r3, #26
 8009e4c:	6829      	ldr	r1, [r5, #0]
 8009e4e:	686a      	ldr	r2, [r5, #4]
 8009e50:	68a8      	ldr	r0, [r5, #8]
 8009e52:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8009e56:	f105 0410 	add.w	r4, r5, #16
 8009e5a:	d506      	bpl.n	8009e6a <D128_GENERIC+0x36a>
 8009e5c:	ba49      	rev16	r1, r1
 8009e5e:	ba52      	rev16	r2, r2
 8009e60:	ba40      	rev16	r0, r0
 8009e62:	fa9a fa9a 	rev16.w	sl, sl
 8009e66:	9405      	str	r4, [sp, #20]
 8009e68:	e6cf      	b.n	8009c0a <D128_GENERIC+0x10a>
 8009e6a:	9405      	str	r4, [sp, #20]
 8009e6c:	e6cd      	b.n	8009c0a <D128_GENERIC+0x10a>
 8009e6e:	9a01      	ldr	r2, [sp, #4]
 8009e70:	9904      	ldr	r1, [sp, #16]
 8009e72:	6091      	str	r1, [r2, #8]
 8009e74:	9903      	ldr	r1, [sp, #12]
 8009e76:	60d1      	str	r1, [r2, #12]
 8009e78:	9b02      	ldr	r3, [sp, #8]
 8009e7a:	61d3      	str	r3, [r2, #28]
 8009e7c:	4611      	mov	r1, r2
 8009e7e:	4613      	mov	r3, r2
 8009e80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e82:	610a      	str	r2, [r1, #16]
 8009e84:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009e86:	6159      	str	r1, [r3, #20]
 8009e88:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009e8a:	6199      	str	r1, [r3, #24]
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	b013      	add	sp, #76	; 0x4c
 8009e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e94:	00780069 	.word	0x00780069
 8009e98:	005b004e 	.word	0x005b004e
 8009e9c:	00420037 	.word	0x00420037
 8009ea0:	002d0024 	.word	0x002d0024
 8009ea4:	001c0015 	.word	0x001c0015
 8009ea8:	000f000a 	.word	0x000f000a
 8009eac:	00060003 	.word	0x00060003
 8009eb0:	00880096 	.word	0x00880096
 8009eb4:	00a200ac 	.word	0x00a200ac
 8009eb8:	00b400ba 	.word	0x00b400ba
 8009ebc:	00be00c0 	.word	0x00be00c0
 8009ec0:	00c000be 	.word	0x00c000be
 8009ec4:	00ba00b4 	.word	0x00ba00b4
 8009ec8:	00ac00a2 	.word	0x00ac00a2
 8009ecc:	00030006 	.word	0x00030006
 8009ed0:	000a000f 	.word	0x000a000f
 8009ed4:	0015001c 	.word	0x0015001c
 8009ed8:	0024002d 	.word	0x0024002d
 8009edc:	00370042 	.word	0x00370042
 8009ee0:	004e005b 	.word	0x004e005b
 8009ee4:	00690078 	.word	0x00690078
 8009ee8:	20000000 	.word	0x20000000
 8009eec:	00960088 	.word	0x00960088

08009ef0 <D16_1CH_HTONS_VOL_HP>:
 8009ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ef4:	4691      	mov	r9, r2
 8009ef6:	b083      	sub	sp, #12
 8009ef8:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8009efa:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8009efe:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009f02:	9300      	str	r3, [sp, #0]
 8009f04:	4680      	mov	r8, r0
 8009f06:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8009f0a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8009f0e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f12:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8009f16:	9401      	str	r4, [sp, #4]
 8009f18:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8009f1c:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8009f20:	2a00      	cmp	r2, #0
 8009f22:	d04e      	beq.n	8009fc2 <D16_1CH_HTONS_VOL_HP+0xd2>
 8009f24:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 8009fd0 <D16_1CH_HTONS_VOL_HP+0xe0>
 8009f28:	1e8c      	subs	r4, r1, #2
 8009f2a:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 8009f2e:	f858 2b02 	ldr.w	r2, [r8], #2
 8009f32:	ba52      	rev16	r2, r2
 8009f34:	b2d6      	uxtb	r6, r2
 8009f36:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009f3a:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 8009f3e:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8009f42:	4413      	add	r3, r2
 8009f44:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8009f48:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8009f4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009f54:	0a93      	lsrs	r3, r2, #10
 8009f56:	4a1c      	ldr	r2, [pc, #112]	; (8009fc8 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8009f58:	fb21 5202 	smlad	r2, r1, r2, r5
 8009f5c:	4d1b      	ldr	r5, [pc, #108]	; (8009fcc <D16_1CH_HTONS_VOL_HP+0xdc>)
 8009f5e:	fb21 f505 	smuad	r5, r1, r5
 8009f62:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8009f66:	4410      	add	r0, r2
 8009f68:	1bc0      	subs	r0, r0, r7
 8009f6a:	17c7      	asrs	r7, r0, #31
 8009f6c:	fba0 010e 	umull	r0, r1, r0, lr
 8009f70:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8009f74:	fb0e 1107 	mla	r1, lr, r7, r1
 8009f78:	f141 0100 	adc.w	r1, r1, #0
 8009f7c:	0448      	lsls	r0, r1, #17
 8009f7e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009f82:	2700      	movs	r7, #0
 8009f84:	fbc0 670a 	smlal	r6, r7, r0, sl
 8009f88:	45d8      	cmp	r8, fp
 8009f8a:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8009f8e:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8009f92:	4617      	mov	r7, r2
 8009f94:	f301 010f 	ssat	r1, #16, r1
 8009f98:	f824 1f02 	strh.w	r1, [r4, #2]!
 8009f9c:	d1c7      	bne.n	8009f2e <D16_1CH_HTONS_VOL_HP+0x3e>
 8009f9e:	9901      	ldr	r1, [sp, #4]
 8009fa0:	f8c9 301c 	str.w	r3, [r9, #28]
 8009fa4:	9b00      	ldr	r3, [sp, #0]
 8009fa6:	f8c9 0010 	str.w	r0, [r9, #16]
 8009faa:	2000      	movs	r0, #0
 8009fac:	f8c9 5008 	str.w	r5, [r9, #8]
 8009fb0:	f8c9 100c 	str.w	r1, [r9, #12]
 8009fb4:	f8c9 2014 	str.w	r2, [r9, #20]
 8009fb8:	f8c9 3018 	str.w	r3, [r9, #24]
 8009fbc:	b003      	add	sp, #12
 8009fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fc2:	463a      	mov	r2, r7
 8009fc4:	4621      	mov	r1, r4
 8009fc6:	e7eb      	b.n	8009fa0 <D16_1CH_HTONS_VOL_HP+0xb0>
 8009fc8:	00030001 	.word	0x00030001
 8009fcc:	00010003 	.word	0x00010003
 8009fd0:	20000000 	.word	0x20000000

08009fd4 <D24_1CH_HTONS_VOL_HP>:
 8009fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd8:	b089      	sub	sp, #36	; 0x24
 8009fda:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009fdc:	6996      	ldr	r6, [r2, #24]
 8009fde:	9304      	str	r3, [sp, #16]
 8009fe0:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8009fe2:	9207      	str	r2, [sp, #28]
 8009fe4:	6915      	ldr	r5, [r2, #16]
 8009fe6:	6954      	ldr	r4, [r2, #20]
 8009fe8:	9606      	str	r6, [sp, #24]
 8009fea:	6893      	ldr	r3, [r2, #8]
 8009fec:	69d6      	ldr	r6, [r2, #28]
 8009fee:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8009ff2:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8009ff6:	9a04      	ldr	r2, [sp, #16]
 8009ff8:	9705      	str	r7, [sp, #20]
 8009ffa:	2a00      	cmp	r2, #0
 8009ffc:	d07e      	beq.n	800a0fc <D24_1CH_HTONS_VOL_HP+0x128>
 8009ffe:	f1a1 0b02 	sub.w	fp, r1, #2
 800a002:	2700      	movs	r7, #0
 800a004:	46a8      	mov	r8, r5
 800a006:	f8cd b004 	str.w	fp, [sp, #4]
 800a00a:	4655      	mov	r5, sl
 800a00c:	46e3      	mov	fp, ip
 800a00e:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800a108 <D24_1CH_HTONS_VOL_HP+0x134>
 800a012:	46ba      	mov	sl, r7
 800a014:	469c      	mov	ip, r3
 800a016:	e055      	b.n	800a0c4 <D24_1CH_HTONS_VOL_HP+0xf0>
 800a018:	7802      	ldrb	r2, [r0, #0]
 800a01a:	78c3      	ldrb	r3, [r0, #3]
 800a01c:	7841      	ldrb	r1, [r0, #1]
 800a01e:	0212      	lsls	r2, r2, #8
 800a020:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800a024:	440b      	add	r3, r1
 800a026:	3002      	adds	r0, #2
 800a028:	b2d9      	uxtb	r1, r3
 800a02a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a02e:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800a032:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800a036:	0c1b      	lsrs	r3, r3, #16
 800a038:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800a03c:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a040:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 800a044:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800a048:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800a04c:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a050:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800a054:	4a2a      	ldr	r2, [pc, #168]	; (800a100 <D24_1CH_HTONS_VOL_HP+0x12c>)
 800a056:	fb23 b102 	smlad	r1, r3, r2, fp
 800a05a:	4a2a      	ldr	r2, [pc, #168]	; (800a104 <D24_1CH_HTONS_VOL_HP+0x130>)
 800a05c:	fb23 cb02 	smlad	fp, r3, r2, ip
 800a060:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 800a064:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800a068:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800a06c:	2201      	movs	r2, #1
 800a06e:	fb23 f702 	smuad	r7, r3, r2
 800a072:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800a076:	eb01 0208 	add.w	r2, r1, r8
 800a07a:	1b12      	subs	r2, r2, r4
 800a07c:	17d4      	asrs	r4, r2, #31
 800a07e:	fba2 2305 	umull	r2, r3, r2, r5
 800a082:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a086:	fb05 3304 	mla	r3, r5, r4, r3
 800a08a:	f143 0300 	adc.w	r3, r3, #0
 800a08e:	9c05      	ldr	r4, [sp, #20]
 800a090:	03da      	lsls	r2, r3, #15
 800a092:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a096:	f04f 0900 	mov.w	r9, #0
 800a09a:	fbc4 8902 	smlal	r8, r9, r4, r2
 800a09e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a0a2:	9a01      	ldr	r2, [sp, #4]
 800a0a4:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800a0a8:	9b03      	ldr	r3, [sp, #12]
 800a0aa:	109b      	asrs	r3, r3, #2
 800a0ac:	f303 030f 	ssat	r3, #16, r3
 800a0b0:	f822 3f02 	strh.w	r3, [r2, #2]!
 800a0b4:	9b04      	ldr	r3, [sp, #16]
 800a0b6:	9201      	str	r2, [sp, #4]
 800a0b8:	f10a 0a01 	add.w	sl, sl, #1
 800a0bc:	459a      	cmp	sl, r3
 800a0be:	44bc      	add	ip, r7
 800a0c0:	460c      	mov	r4, r1
 800a0c2:	d00b      	beq.n	800a0dc <D24_1CH_HTONS_VOL_HP+0x108>
 800a0c4:	f01a 0f01 	tst.w	sl, #1
 800a0c8:	d0a6      	beq.n	800a018 <D24_1CH_HTONS_VOL_HP+0x44>
 800a0ca:	78c2      	ldrb	r2, [r0, #3]
 800a0cc:	7883      	ldrb	r3, [r0, #2]
 800a0ce:	f810 1b04 	ldrb.w	r1, [r0], #4
 800a0d2:	0212      	lsls	r2, r2, #8
 800a0d4:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800a0d8:	440b      	add	r3, r1
 800a0da:	e7a5      	b.n	800a028 <D24_1CH_HTONS_VOL_HP+0x54>
 800a0dc:	4663      	mov	r3, ip
 800a0de:	4645      	mov	r5, r8
 800a0e0:	46dc      	mov	ip, fp
 800a0e2:	9807      	ldr	r0, [sp, #28]
 800a0e4:	6141      	str	r1, [r0, #20]
 800a0e6:	9906      	ldr	r1, [sp, #24]
 800a0e8:	6083      	str	r3, [r0, #8]
 800a0ea:	f8c0 c00c 	str.w	ip, [r0, #12]
 800a0ee:	61c6      	str	r6, [r0, #28]
 800a0f0:	6105      	str	r5, [r0, #16]
 800a0f2:	6181      	str	r1, [r0, #24]
 800a0f4:	2000      	movs	r0, #0
 800a0f6:	b009      	add	sp, #36	; 0x24
 800a0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	e7f0      	b.n	800a0e2 <D24_1CH_HTONS_VOL_HP+0x10e>
 800a100:	00030001 	.word	0x00030001
 800a104:	00060007 	.word	0x00060007
 800a108:	20000000 	.word	0x20000000

0800a10c <D32_1CH_HTONS_VOL_HP>:
 800a10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a110:	4692      	mov	sl, r2
 800a112:	b087      	sub	sp, #28
 800a114:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a116:	f8da 3018 	ldr.w	r3, [sl, #24]
 800a11a:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800a11e:	9304      	str	r3, [sp, #16]
 800a120:	f8da 4010 	ldr.w	r4, [sl, #16]
 800a124:	f8da 8014 	ldr.w	r8, [sl, #20]
 800a128:	f8da 601c 	ldr.w	r6, [sl, #28]
 800a12c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a130:	f8da e00c 	ldr.w	lr, [sl, #12]
 800a134:	9501      	str	r5, [sp, #4]
 800a136:	f8da c020 	ldr.w	ip, [sl, #32]
 800a13a:	2a00      	cmp	r2, #0
 800a13c:	d07b      	beq.n	800a236 <D32_1CH_HTONS_VOL_HP+0x12a>
 800a13e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a142:	4f3e      	ldr	r7, [pc, #248]	; (800a23c <D32_1CH_HTONS_VOL_HP+0x130>)
 800a144:	f8cd c00c 	str.w	ip, [sp, #12]
 800a148:	9202      	str	r2, [sp, #8]
 800a14a:	460d      	mov	r5, r1
 800a14c:	46a1      	mov	r9, r4
 800a14e:	4684      	mov	ip, r0
 800a150:	f8cd a014 	str.w	sl, [sp, #20]
 800a154:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a158:	ba49      	rev16	r1, r1
 800a15a:	b2c8      	uxtb	r0, r1
 800a15c:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800a160:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800a164:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800a168:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a16c:	0e09      	lsrs	r1, r1, #24
 800a16e:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800a172:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800a176:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800a17a:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800a17e:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800a182:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800a186:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a18a:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800a18e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a192:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a196:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800a19a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800a19e:	4a28      	ldr	r2, [pc, #160]	; (800a240 <D32_1CH_HTONS_VOL_HP+0x134>)
 800a1a0:	fb20 e202 	smlad	r2, r0, r2, lr
 800a1a4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a1a8:	fb2a 2101 	smlad	r1, sl, r1, r2
 800a1ac:	4a25      	ldr	r2, [pc, #148]	; (800a244 <D32_1CH_HTONS_VOL_HP+0x138>)
 800a1ae:	fb20 3302 	smlad	r3, r0, r2, r3
 800a1b2:	4a25      	ldr	r2, [pc, #148]	; (800a248 <D32_1CH_HTONS_VOL_HP+0x13c>)
 800a1b4:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	fb20 f003 	smuad	r0, r0, r3
 800a1be:	4b23      	ldr	r3, [pc, #140]	; (800a24c <D32_1CH_HTONS_VOL_HP+0x140>)
 800a1c0:	fb2a 0303 	smlad	r3, sl, r3, r0
 800a1c4:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800a1c8:	9c03      	ldr	r4, [sp, #12]
 800a1ca:	eb02 0009 	add.w	r0, r2, r9
 800a1ce:	eba0 0008 	sub.w	r0, r0, r8
 800a1d2:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800a1d6:	fba0 0104 	umull	r0, r1, r0, r4
 800a1da:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800a1de:	fb04 110b 	mla	r1, r4, fp, r1
 800a1e2:	f141 0100 	adc.w	r1, r1, #0
 800a1e6:	9c01      	ldr	r4, [sp, #4]
 800a1e8:	0388      	lsls	r0, r1, #14
 800a1ea:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a1ee:	f04f 0900 	mov.w	r9, #0
 800a1f2:	fbc0 8904 	smlal	r8, r9, r0, r4
 800a1f6:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800a1fa:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800a1fe:	f300 000f 	ssat	r0, #16, r0
 800a202:	9902      	ldr	r1, [sp, #8]
 800a204:	f825 0b02 	strh.w	r0, [r5], #2
 800a208:	428d      	cmp	r5, r1
 800a20a:	4690      	mov	r8, r2
 800a20c:	d1a2      	bne.n	800a154 <D32_1CH_HTONS_VOL_HP+0x48>
 800a20e:	f8dd a014 	ldr.w	sl, [sp, #20]
 800a212:	464c      	mov	r4, r9
 800a214:	f8ca 3008 	str.w	r3, [sl, #8]
 800a218:	9b04      	ldr	r3, [sp, #16]
 800a21a:	f8ca e00c 	str.w	lr, [sl, #12]
 800a21e:	2000      	movs	r0, #0
 800a220:	f8ca 601c 	str.w	r6, [sl, #28]
 800a224:	f8ca 4010 	str.w	r4, [sl, #16]
 800a228:	f8ca 2014 	str.w	r2, [sl, #20]
 800a22c:	f8ca 3018 	str.w	r3, [sl, #24]
 800a230:	b007      	add	sp, #28
 800a232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a236:	4642      	mov	r2, r8
 800a238:	e7ec      	b.n	800a214 <D32_1CH_HTONS_VOL_HP+0x108>
 800a23a:	bf00      	nop
 800a23c:	20000000 	.word	0x20000000
 800a240:	00060003 	.word	0x00060003
 800a244:	000a000c 	.word	0x000a000c
 800a248:	000c000a 	.word	0x000c000a
 800a24c:	00030006 	.word	0x00030006

0800a250 <D48_1CH_HTONS_VOL_HP>:
 800a250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a254:	4613      	mov	r3, r2
 800a256:	461c      	mov	r4, r3
 800a258:	b087      	sub	sp, #28
 800a25a:	4625      	mov	r5, r4
 800a25c:	4626      	mov	r6, r4
 800a25e:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800a260:	9205      	str	r2, [sp, #20]
 800a262:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a264:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800a268:	9501      	str	r5, [sp, #4]
 800a26a:	4680      	mov	r8, r0
 800a26c:	6a35      	ldr	r5, [r6, #32]
 800a26e:	6918      	ldr	r0, [r3, #16]
 800a270:	699b      	ldr	r3, [r3, #24]
 800a272:	9304      	str	r3, [sp, #16]
 800a274:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800a278:	68a3      	ldr	r3, [r4, #8]
 800a27a:	9502      	str	r5, [sp, #8]
 800a27c:	68e4      	ldr	r4, [r4, #12]
 800a27e:	2a00      	cmp	r2, #0
 800a280:	f000 808c 	beq.w	800a39c <D48_1CH_HTONS_VOL_HP+0x14c>
 800a284:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a288:	4d45      	ldr	r5, [pc, #276]	; (800a3a0 <D48_1CH_HTONS_VOL_HP+0x150>)
 800a28a:	9203      	str	r2, [sp, #12]
 800a28c:	468c      	mov	ip, r1
 800a28e:	e898 0044 	ldmia.w	r8, {r2, r6}
 800a292:	f108 0806 	add.w	r8, r8, #6
 800a296:	ba52      	rev16	r2, r2
 800a298:	ba76      	rev16	r6, r6
 800a29a:	b2d7      	uxtb	r7, r2
 800a29c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a2a0:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800a2a4:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800a2a8:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800a2ac:	0e12      	lsrs	r2, r2, #24
 800a2ae:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800a2b2:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800a2b6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a2ba:	fa5f fb86 	uxtb.w	fp, r6
 800a2be:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800a2c2:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800a2c6:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800a2ca:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800a2ce:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800a2d2:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a2d6:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a2da:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800a2de:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a2e2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a2e6:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800a2ea:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a2ee:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a2f2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a2f6:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800a2fa:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800a2fe:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800a302:	4a28      	ldr	r2, [pc, #160]	; (800a3a4 <D48_1CH_HTONS_VOL_HP+0x154>)
 800a304:	fb2a 4202 	smlad	r2, sl, r2, r4
 800a308:	4927      	ldr	r1, [pc, #156]	; (800a3a8 <D48_1CH_HTONS_VOL_HP+0x158>)
 800a30a:	fb27 2201 	smlad	r2, r7, r1, r2
 800a30e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a312:	fb26 2201 	smlad	r2, r6, r1, r2
 800a316:	4925      	ldr	r1, [pc, #148]	; (800a3ac <D48_1CH_HTONS_VOL_HP+0x15c>)
 800a318:	fb2a 3401 	smlad	r4, sl, r1, r3
 800a31c:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800a320:	fb27 4403 	smlad	r4, r7, r3, r4
 800a324:	4b22      	ldr	r3, [pc, #136]	; (800a3b0 <D48_1CH_HTONS_VOL_HP+0x160>)
 800a326:	fb26 4403 	smlad	r4, r6, r3, r4
 800a32a:	2101      	movs	r1, #1
 800a32c:	fb2a fa01 	smuad	sl, sl, r1
 800a330:	4b20      	ldr	r3, [pc, #128]	; (800a3b4 <D48_1CH_HTONS_VOL_HP+0x164>)
 800a332:	fb27 a703 	smlad	r7, r7, r3, sl
 800a336:	4b20      	ldr	r3, [pc, #128]	; (800a3b8 <D48_1CH_HTONS_VOL_HP+0x168>)
 800a338:	fb26 7303 	smlad	r3, r6, r3, r7
 800a33c:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800a340:	9e02      	ldr	r6, [sp, #8]
 800a342:	9f01      	ldr	r7, [sp, #4]
 800a344:	4410      	add	r0, r2
 800a346:	eba0 0009 	sub.w	r0, r0, r9
 800a34a:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800a34e:	fba0 0106 	umull	r0, r1, r0, r6
 800a352:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800a356:	fb06 110a 	mla	r1, r6, sl, r1
 800a35a:	f141 0100 	adc.w	r1, r1, #0
 800a35e:	0308      	lsls	r0, r1, #12
 800a360:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800a364:	f04f 0a00 	mov.w	sl, #0
 800a368:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800a36c:	4657      	mov	r7, sl
 800a36e:	10b8      	asrs	r0, r7, #2
 800a370:	f300 000f 	ssat	r0, #16, r0
 800a374:	f82c 0b02 	strh.w	r0, [ip], #2
 800a378:	0048      	lsls	r0, r1, #1
 800a37a:	9903      	ldr	r1, [sp, #12]
 800a37c:	458c      	cmp	ip, r1
 800a37e:	4691      	mov	r9, r2
 800a380:	d185      	bne.n	800a28e <D48_1CH_HTONS_VOL_HP+0x3e>
 800a382:	9d05      	ldr	r5, [sp, #20]
 800a384:	616a      	str	r2, [r5, #20]
 800a386:	9a04      	ldr	r2, [sp, #16]
 800a388:	6128      	str	r0, [r5, #16]
 800a38a:	2000      	movs	r0, #0
 800a38c:	60ab      	str	r3, [r5, #8]
 800a38e:	60ec      	str	r4, [r5, #12]
 800a390:	f8c5 e01c 	str.w	lr, [r5, #28]
 800a394:	61aa      	str	r2, [r5, #24]
 800a396:	b007      	add	sp, #28
 800a398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a39c:	464a      	mov	r2, r9
 800a39e:	e7f0      	b.n	800a382 <D48_1CH_HTONS_VOL_HP+0x132>
 800a3a0:	20000000 	.word	0x20000000
 800a3a4:	000f000a 	.word	0x000f000a
 800a3a8:	00060003 	.word	0x00060003
 800a3ac:	00150019 	.word	0x00150019
 800a3b0:	00190015 	.word	0x00190015
 800a3b4:	00030006 	.word	0x00030006
 800a3b8:	000a000f 	.word	0x000a000f

0800a3bc <D64_1CH_HTONS_VOL_HP>:
 800a3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3c0:	b089      	sub	sp, #36	; 0x24
 800a3c2:	4614      	mov	r4, r2
 800a3c4:	9207      	str	r2, [sp, #28]
 800a3c6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a3c8:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800a3cc:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800a3d0:	6992      	ldr	r2, [r2, #24]
 800a3d2:	9206      	str	r2, [sp, #24]
 800a3d4:	68e2      	ldr	r2, [r4, #12]
 800a3d6:	9201      	str	r2, [sp, #4]
 800a3d8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a3da:	9203      	str	r2, [sp, #12]
 800a3dc:	6a22      	ldr	r2, [r4, #32]
 800a3de:	69e5      	ldr	r5, [r4, #28]
 800a3e0:	68a6      	ldr	r6, [r4, #8]
 800a3e2:	9204      	str	r2, [sp, #16]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	f000 80b0 	beq.w	800a54a <D64_1CH_HTONS_VOL_HP+0x18e>
 800a3ea:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a3ee:	4f58      	ldr	r7, [pc, #352]	; (800a550 <D64_1CH_HTONS_VOL_HP+0x194>)
 800a3f0:	9305      	str	r3, [sp, #20]
 800a3f2:	9102      	str	r1, [sp, #8]
 800a3f4:	f850 2b08 	ldr.w	r2, [r0], #8
 800a3f8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a3fc:	ba52      	rev16	r2, r2
 800a3fe:	fa93 f993 	rev16.w	r9, r3
 800a402:	b2d4      	uxtb	r4, r2
 800a404:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800a408:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800a40c:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800a410:	9901      	ldr	r1, [sp, #4]
 800a412:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800a416:	0e12      	lsrs	r2, r2, #24
 800a418:	44ab      	add	fp, r5
 800a41a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a41e:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800a422:	fa5f f289 	uxtb.w	r2, r9
 800a426:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800a42a:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800a42e:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800a432:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a436:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800a43a:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800a43e:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800a442:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800a446:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800a44a:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800a44e:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800a452:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800a456:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a45a:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800a45e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a462:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a466:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a46a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a46e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a472:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800a476:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a47a:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800a47e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a482:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800a486:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800a48a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a48e:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800a492:	4b30      	ldr	r3, [pc, #192]	; (800a554 <D64_1CH_HTONS_VOL_HP+0x198>)
 800a494:	fb2b 1303 	smlad	r3, fp, r3, r1
 800a498:	492f      	ldr	r1, [pc, #188]	; (800a558 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800a49a:	fb24 3301 	smlad	r3, r4, r1, r3
 800a49e:	492f      	ldr	r1, [pc, #188]	; (800a55c <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800a4a0:	fb22 3301 	smlad	r3, r2, r1, r3
 800a4a4:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800a4a8:	fb2e 390a 	smlad	r9, lr, sl, r3
 800a4ac:	4b2c      	ldr	r3, [pc, #176]	; (800a560 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800a4ae:	fb2b 6603 	smlad	r6, fp, r3, r6
 800a4b2:	fb2e 6613 	smladx	r6, lr, r3, r6
 800a4b6:	4b2b      	ldr	r3, [pc, #172]	; (800a564 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800a4b8:	fb24 6603 	smlad	r6, r4, r3, r6
 800a4bc:	fb22 6313 	smladx	r3, r2, r3, r6
 800a4c0:	f04f 0a01 	mov.w	sl, #1
 800a4c4:	9301      	str	r3, [sp, #4]
 800a4c6:	fb2b fb0a 	smuad	fp, fp, sl
 800a4ca:	4b27      	ldr	r3, [pc, #156]	; (800a568 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800a4cc:	fb24 ba03 	smlad	sl, r4, r3, fp
 800a4d0:	4b26      	ldr	r3, [pc, #152]	; (800a56c <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800a4d2:	fb22 a203 	smlad	r2, r2, r3, sl
 800a4d6:	4b26      	ldr	r3, [pc, #152]	; (800a570 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800a4d8:	fb2e 2603 	smlad	r6, lr, r3, r2
 800a4dc:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800a4e0:	eb0a 020c 	add.w	r2, sl, ip
 800a4e4:	9c04      	ldr	r4, [sp, #16]
 800a4e6:	9903      	ldr	r1, [sp, #12]
 800a4e8:	eba2 0208 	sub.w	r2, r2, r8
 800a4ec:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800a4f0:	fba2 2304 	umull	r2, r3, r2, r4
 800a4f4:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a4f8:	fb04 3309 	mla	r3, r4, r9, r3
 800a4fc:	f143 0300 	adc.w	r3, r3, #0
 800a500:	02da      	lsls	r2, r3, #11
 800a502:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a506:	f04f 0900 	mov.w	r9, #0
 800a50a:	fbc1 8902 	smlal	r8, r9, r1, r2
 800a50e:	9902      	ldr	r1, [sp, #8]
 800a510:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800a514:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a518:	f302 020f 	ssat	r2, #16, r2
 800a51c:	9b05      	ldr	r3, [sp, #20]
 800a51e:	f821 2b02 	strh.w	r2, [r1], #2
 800a522:	4299      	cmp	r1, r3
 800a524:	9102      	str	r1, [sp, #8]
 800a526:	46d0      	mov	r8, sl
 800a528:	f47f af64 	bne.w	800a3f4 <D64_1CH_HTONS_VOL_HP+0x38>
 800a52c:	9a07      	ldr	r2, [sp, #28]
 800a52e:	9901      	ldr	r1, [sp, #4]
 800a530:	60d1      	str	r1, [r2, #12]
 800a532:	9906      	ldr	r1, [sp, #24]
 800a534:	6096      	str	r6, [r2, #8]
 800a536:	2000      	movs	r0, #0
 800a538:	61d5      	str	r5, [r2, #28]
 800a53a:	f8c2 c010 	str.w	ip, [r2, #16]
 800a53e:	f8c2 a014 	str.w	sl, [r2, #20]
 800a542:	6191      	str	r1, [r2, #24]
 800a544:	b009      	add	sp, #36	; 0x24
 800a546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a54a:	46c2      	mov	sl, r8
 800a54c:	4622      	mov	r2, r4
 800a54e:	e7ee      	b.n	800a52e <D64_1CH_HTONS_VOL_HP+0x172>
 800a550:	20000000 	.word	0x20000000
 800a554:	001c0015 	.word	0x001c0015
 800a558:	000f000a 	.word	0x000f000a
 800a55c:	00060003 	.word	0x00060003
 800a560:	0024002a 	.word	0x0024002a
 800a564:	002e0030 	.word	0x002e0030
 800a568:	00030006 	.word	0x00030006
 800a56c:	000a000f 	.word	0x000a000f
 800a570:	0015001c 	.word	0x0015001c

0800a574 <D80_1CH_HTONS_VOL_HP>:
 800a574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a578:	4613      	mov	r3, r2
 800a57a:	b089      	sub	sp, #36	; 0x24
 800a57c:	4686      	mov	lr, r0
 800a57e:	6918      	ldr	r0, [r3, #16]
 800a580:	9000      	str	r0, [sp, #0]
 800a582:	4618      	mov	r0, r3
 800a584:	461c      	mov	r4, r3
 800a586:	695b      	ldr	r3, [r3, #20]
 800a588:	9302      	str	r3, [sp, #8]
 800a58a:	6983      	ldr	r3, [r0, #24]
 800a58c:	9306      	str	r3, [sp, #24]
 800a58e:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a592:	69c3      	ldr	r3, [r0, #28]
 800a594:	68c0      	ldr	r0, [r0, #12]
 800a596:	9207      	str	r2, [sp, #28]
 800a598:	9001      	str	r0, [sp, #4]
 800a59a:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a59c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a59e:	9003      	str	r0, [sp, #12]
 800a5a0:	6a20      	ldr	r0, [r4, #32]
 800a5a2:	9004      	str	r0, [sp, #16]
 800a5a4:	2a00      	cmp	r2, #0
 800a5a6:	f000 80d2 	beq.w	800a74e <D80_1CH_HTONS_VOL_HP+0x1da>
 800a5aa:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a5ae:	4869      	ldr	r0, [pc, #420]	; (800a754 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800a5b0:	9205      	str	r2, [sp, #20]
 800a5b2:	461c      	mov	r4, r3
 800a5b4:	f8de 5000 	ldr.w	r5, [lr]
 800a5b8:	f8de 2004 	ldr.w	r2, [lr, #4]
 800a5bc:	f8de 3008 	ldr.w	r3, [lr, #8]
 800a5c0:	f10e 0e0a 	add.w	lr, lr, #10
 800a5c4:	ba6d      	rev16	r5, r5
 800a5c6:	ba52      	rev16	r2, r2
 800a5c8:	fa93 fb93 	rev16.w	fp, r3
 800a5cc:	b2ee      	uxtb	r6, r5
 800a5ce:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800a5d2:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800a5d6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800a5da:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800a5de:	eb04 0a07 	add.w	sl, r4, r7
 800a5e2:	0e2d      	lsrs	r5, r5, #24
 800a5e4:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800a5e8:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800a5ec:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800a5f0:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800a5f4:	b2d5      	uxtb	r5, r2
 800a5f6:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800a5fa:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800a5fe:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800a602:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800a606:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800a60a:	0e12      	lsrs	r2, r2, #24
 800a60c:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800a610:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800a614:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800a618:	fa5f f48b 	uxtb.w	r4, fp
 800a61c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800a620:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800a624:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800a628:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800a62c:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800a630:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a634:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800a638:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800a63c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a640:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800a644:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a648:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a64c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a650:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a654:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800a658:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a65c:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800a660:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a664:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a668:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800a66c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800a670:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800a674:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a678:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800a67c:	4d36      	ldr	r5, [pc, #216]	; (800a758 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800a67e:	9f01      	ldr	r7, [sp, #4]
 800a680:	fb23 7505 	smlad	r5, r3, r5, r7
 800a684:	4f35      	ldr	r7, [pc, #212]	; (800a75c <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800a686:	fb29 5507 	smlad	r5, r9, r7, r5
 800a68a:	4f35      	ldr	r7, [pc, #212]	; (800a760 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800a68c:	fb28 5507 	smlad	r5, r8, r7, r5
 800a690:	4f34      	ldr	r7, [pc, #208]	; (800a764 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800a692:	fb22 5507 	smlad	r5, r2, r7, r5
 800a696:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800a69a:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800a69e:	4d32      	ldr	r5, [pc, #200]	; (800a768 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800a6a0:	fb23 cc05 	smlad	ip, r3, r5, ip
 800a6a4:	4d31      	ldr	r5, [pc, #196]	; (800a76c <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800a6a6:	fb29 cc05 	smlad	ip, r9, r5, ip
 800a6aa:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800a6ae:	fb28 c505 	smlad	r5, r8, r5, ip
 800a6b2:	4f2f      	ldr	r7, [pc, #188]	; (800a770 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800a6b4:	fb22 5507 	smlad	r5, r2, r7, r5
 800a6b8:	4f2e      	ldr	r7, [pc, #184]	; (800a774 <D80_1CH_HTONS_VOL_HP+0x200>)
 800a6ba:	fb26 5507 	smlad	r5, r6, r7, r5
 800a6be:	f04f 0a01 	mov.w	sl, #1
 800a6c2:	9501      	str	r5, [sp, #4]
 800a6c4:	fb23 fa0a 	smuad	sl, r3, sl
 800a6c8:	4b2b      	ldr	r3, [pc, #172]	; (800a778 <D80_1CH_HTONS_VOL_HP+0x204>)
 800a6ca:	fb29 a903 	smlad	r9, r9, r3, sl
 800a6ce:	4d2b      	ldr	r5, [pc, #172]	; (800a77c <D80_1CH_HTONS_VOL_HP+0x208>)
 800a6d0:	fb28 9805 	smlad	r8, r8, r5, r9
 800a6d4:	4d2a      	ldr	r5, [pc, #168]	; (800a780 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800a6d6:	fb22 8205 	smlad	r2, r2, r5, r8
 800a6da:	4b2a      	ldr	r3, [pc, #168]	; (800a784 <D80_1CH_HTONS_VOL_HP+0x210>)
 800a6dc:	fb26 2c03 	smlad	ip, r6, r3, r2
 800a6e0:	9b00      	ldr	r3, [sp, #0]
 800a6e2:	9d04      	ldr	r5, [sp, #16]
 800a6e4:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800a6e8:	4453      	add	r3, sl
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	9b02      	ldr	r3, [sp, #8]
 800a6ee:	f8cd a008 	str.w	sl, [sp, #8]
 800a6f2:	1ad2      	subs	r2, r2, r3
 800a6f4:	17d7      	asrs	r7, r2, #31
 800a6f6:	fba2 2305 	umull	r2, r3, r2, r5
 800a6fa:	fb05 3307 	mla	r3, r5, r7, r3
 800a6fe:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a702:	f143 0300 	adc.w	r3, r3, #0
 800a706:	9d03      	ldr	r5, [sp, #12]
 800a708:	029a      	lsls	r2, r3, #10
 800a70a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a70e:	2700      	movs	r7, #0
 800a710:	005b      	lsls	r3, r3, #1
 800a712:	fbc5 6702 	smlal	r6, r7, r5, r2
 800a716:	10ba      	asrs	r2, r7, #2
 800a718:	9300      	str	r3, [sp, #0]
 800a71a:	f302 020f 	ssat	r2, #16, r2
 800a71e:	9b05      	ldr	r3, [sp, #20]
 800a720:	f821 2b02 	strh.w	r2, [r1], #2
 800a724:	4299      	cmp	r1, r3
 800a726:	f47f af45 	bne.w	800a5b4 <D80_1CH_HTONS_VOL_HP+0x40>
 800a72a:	4623      	mov	r3, r4
 800a72c:	9907      	ldr	r1, [sp, #28]
 800a72e:	9801      	ldr	r0, [sp, #4]
 800a730:	60c8      	str	r0, [r1, #12]
 800a732:	9a00      	ldr	r2, [sp, #0]
 800a734:	f8c1 c008 	str.w	ip, [r1, #8]
 800a738:	4608      	mov	r0, r1
 800a73a:	61cb      	str	r3, [r1, #28]
 800a73c:	610a      	str	r2, [r1, #16]
 800a73e:	f8c1 a014 	str.w	sl, [r1, #20]
 800a742:	9906      	ldr	r1, [sp, #24]
 800a744:	6181      	str	r1, [r0, #24]
 800a746:	2000      	movs	r0, #0
 800a748:	b009      	add	sp, #36	; 0x24
 800a74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a74e:	f8dd a008 	ldr.w	sl, [sp, #8]
 800a752:	e7eb      	b.n	800a72c <D80_1CH_HTONS_VOL_HP+0x1b8>
 800a754:	20000000 	.word	0x20000000
 800a758:	002d0024 	.word	0x002d0024
 800a75c:	001c0015 	.word	0x001c0015
 800a760:	000f000a 	.word	0x000f000a
 800a764:	00060003 	.word	0x00060003
 800a768:	0037003f 	.word	0x0037003f
 800a76c:	00450049 	.word	0x00450049
 800a770:	00490045 	.word	0x00490045
 800a774:	003f0037 	.word	0x003f0037
 800a778:	00030006 	.word	0x00030006
 800a77c:	000a000f 	.word	0x000a000f
 800a780:	0015001c 	.word	0x0015001c
 800a784:	0024002d 	.word	0x0024002d

0800a788 <D128_1CH_HTONS_VOL_HP>:
 800a788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a78c:	b093      	sub	sp, #76	; 0x4c
 800a78e:	4614      	mov	r4, r2
 800a790:	9211      	str	r2, [sp, #68]	; 0x44
 800a792:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a794:	6912      	ldr	r2, [r2, #16]
 800a796:	9203      	str	r2, [sp, #12]
 800a798:	4622      	mov	r2, r4
 800a79a:	4615      	mov	r5, r2
 800a79c:	6964      	ldr	r4, [r4, #20]
 800a79e:	9406      	str	r4, [sp, #24]
 800a7a0:	4614      	mov	r4, r2
 800a7a2:	6992      	ldr	r2, [r2, #24]
 800a7a4:	9210      	str	r2, [sp, #64]	; 0x40
 800a7a6:	68ea      	ldr	r2, [r5, #12]
 800a7a8:	9204      	str	r2, [sp, #16]
 800a7aa:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800a7ac:	69e6      	ldr	r6, [r4, #28]
 800a7ae:	920d      	str	r2, [sp, #52]	; 0x34
 800a7b0:	68a4      	ldr	r4, [r4, #8]
 800a7b2:	6a2a      	ldr	r2, [r5, #32]
 800a7b4:	9405      	str	r4, [sp, #20]
 800a7b6:	920e      	str	r2, [sp, #56]	; 0x38
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	f000 8145 	beq.w	800aa48 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800a7be:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a7c2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7c4:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800aaa4 <D128_1CH_HTONS_VOL_HP+0x31c>
 800a7c8:	9107      	str	r1, [sp, #28]
 800a7ca:	f100 0310 	add.w	r3, r0, #16
 800a7ce:	4699      	mov	r9, r3
 800a7d0:	f1a9 0110 	sub.w	r1, r9, #16
 800a7d4:	c90e      	ldmia	r1, {r1, r2, r3}
 800a7d6:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800a7da:	ba49      	rev16	r1, r1
 800a7dc:	ba52      	rev16	r2, r2
 800a7de:	ba5b      	rev16	r3, r3
 800a7e0:	fa90 fa90 	rev16.w	sl, r0
 800a7e4:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800a7e8:	b2cc      	uxtb	r4, r1
 800a7ea:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800a7ee:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800a7f2:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800a7f6:	0e09      	lsrs	r1, r1, #24
 800a7f8:	4426      	add	r6, r4
 800a7fa:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800a7fe:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800a802:	b2d0      	uxtb	r0, r2
 800a804:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800a808:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800a80c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a810:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800a814:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800a818:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800a81c:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800a820:	0e12      	lsrs	r2, r2, #24
 800a822:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800a826:	9701      	str	r7, [sp, #4]
 800a828:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800a82c:	4627      	mov	r7, r4
 800a82e:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800a832:	9702      	str	r7, [sp, #8]
 800a834:	b2da      	uxtb	r2, r3
 800a836:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800a83a:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800a83e:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800a842:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800a846:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800a84a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a84e:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800a852:	0e1b      	lsrs	r3, r3, #24
 800a854:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800a858:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800a85c:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800a860:	fa5f f38a 	uxtb.w	r3, sl
 800a864:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a868:	960a      	str	r6, [sp, #40]	; 0x28
 800a86a:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800a86e:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800a872:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a876:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800a87a:	950b      	str	r5, [sp, #44]	; 0x2c
 800a87c:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800a880:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800a884:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800a888:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800a88c:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800a890:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800a894:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800a898:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800a89c:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800a8a0:	9308      	str	r3, [sp, #32]
 800a8a2:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a8a6:	9b01      	ldr	r3, [sp, #4]
 800a8a8:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800a8ac:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a8b0:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800a8b4:	9b02      	ldr	r3, [sp, #8]
 800a8b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8ba:	9302      	str	r3, [sp, #8]
 800a8bc:	9b08      	ldr	r3, [sp, #32]
 800a8be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8c2:	9308      	str	r3, [sp, #32]
 800a8c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8c6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a8ca:	950c      	str	r5, [sp, #48]	; 0x30
 800a8cc:	461d      	mov	r5, r3
 800a8ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8d0:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a8d4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a8d8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800a8dc:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800a8e0:	9301      	str	r3, [sp, #4]
 800a8e2:	9b02      	ldr	r3, [sp, #8]
 800a8e4:	9202      	str	r2, [sp, #8]
 800a8e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8e8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a8ea:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a8ee:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a8f2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800a8f6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a8fa:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800a8fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a902:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800a906:	9b08      	ldr	r3, [sp, #32]
 800a908:	9f01      	ldr	r7, [sp, #4]
 800a90a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a90e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a912:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a916:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a91a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800a91e:	46be      	mov	lr, r7
 800a920:	0a96      	lsrs	r6, r2, #10
 800a922:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800a926:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800a92a:	4f49      	ldr	r7, [pc, #292]	; (800aa50 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800a92c:	9a04      	ldr	r2, [sp, #16]
 800a92e:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800a932:	4a48      	ldr	r2, [pc, #288]	; (800aa54 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800a934:	fb2a ee02 	smlad	lr, sl, r2, lr
 800a938:	4a47      	ldr	r2, [pc, #284]	; (800aa58 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800a93a:	fb21 ee02 	smlad	lr, r1, r2, lr
 800a93e:	4a47      	ldr	r2, [pc, #284]	; (800aa5c <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800a940:	fb24 ee02 	smlad	lr, r4, r2, lr
 800a944:	4a46      	ldr	r2, [pc, #280]	; (800aa60 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800a946:	9f02      	ldr	r7, [sp, #8]
 800a948:	fb27 ee02 	smlad	lr, r7, r2, lr
 800a94c:	4a45      	ldr	r2, [pc, #276]	; (800aa64 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800a94e:	fb20 ee02 	smlad	lr, r0, r2, lr
 800a952:	4a45      	ldr	r2, [pc, #276]	; (800aa68 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800a954:	fb23 e702 	smlad	r7, r3, r2, lr
 800a958:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800a95c:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800a960:	9f01      	ldr	r7, [sp, #4]
 800a962:	4a42      	ldr	r2, [pc, #264]	; (800aa6c <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800a964:	46bc      	mov	ip, r7
 800a966:	9f05      	ldr	r7, [sp, #20]
 800a968:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800a96c:	4a40      	ldr	r2, [pc, #256]	; (800aa70 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800a96e:	fb2a cc02 	smlad	ip, sl, r2, ip
 800a972:	4f40      	ldr	r7, [pc, #256]	; (800aa74 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800a974:	fb21 cc07 	smlad	ip, r1, r7, ip
 800a978:	4f3f      	ldr	r7, [pc, #252]	; (800aa78 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800a97a:	fb24 cc07 	smlad	ip, r4, r7, ip
 800a97e:	4f3f      	ldr	r7, [pc, #252]	; (800aa7c <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800a980:	9a02      	ldr	r2, [sp, #8]
 800a982:	fb22 cc07 	smlad	ip, r2, r7, ip
 800a986:	4f3e      	ldr	r7, [pc, #248]	; (800aa80 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800a988:	fb20 cc07 	smlad	ip, r0, r7, ip
 800a98c:	4f3d      	ldr	r7, [pc, #244]	; (800aa84 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800a98e:	fb23 c707 	smlad	r7, r3, r7, ip
 800a992:	f8df c114 	ldr.w	ip, [pc, #276]	; 800aaa8 <D128_1CH_HTONS_VOL_HP+0x320>
 800a996:	fb25 720c 	smlad	r2, r5, ip, r7
 800a99a:	f04f 0b01 	mov.w	fp, #1
 800a99e:	9204      	str	r2, [sp, #16]
 800a9a0:	9f01      	ldr	r7, [sp, #4]
 800a9a2:	fb27 fb0b 	smuad	fp, r7, fp
 800a9a6:	4f38      	ldr	r7, [pc, #224]	; (800aa88 <D128_1CH_HTONS_VOL_HP+0x300>)
 800a9a8:	fb2a ba07 	smlad	sl, sl, r7, fp
 800a9ac:	4f37      	ldr	r7, [pc, #220]	; (800aa8c <D128_1CH_HTONS_VOL_HP+0x304>)
 800a9ae:	fb21 aa07 	smlad	sl, r1, r7, sl
 800a9b2:	4f37      	ldr	r7, [pc, #220]	; (800aa90 <D128_1CH_HTONS_VOL_HP+0x308>)
 800a9b4:	fb24 aa07 	smlad	sl, r4, r7, sl
 800a9b8:	4f36      	ldr	r7, [pc, #216]	; (800aa94 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800a9ba:	9a02      	ldr	r2, [sp, #8]
 800a9bc:	fb22 a707 	smlad	r7, r2, r7, sl
 800a9c0:	4a35      	ldr	r2, [pc, #212]	; (800aa98 <D128_1CH_HTONS_VOL_HP+0x310>)
 800a9c2:	fb20 7702 	smlad	r7, r0, r2, r7
 800a9c6:	4a35      	ldr	r2, [pc, #212]	; (800aa9c <D128_1CH_HTONS_VOL_HP+0x314>)
 800a9c8:	fb23 7702 	smlad	r7, r3, r2, r7
 800a9cc:	4b34      	ldr	r3, [pc, #208]	; (800aaa0 <D128_1CH_HTONS_VOL_HP+0x318>)
 800a9ce:	fb25 7303 	smlad	r3, r5, r3, r7
 800a9d2:	9305      	str	r3, [sp, #20]
 800a9d4:	9b03      	ldr	r3, [sp, #12]
 800a9d6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800a9d8:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800a9dc:	4473      	add	r3, lr
 800a9de:	461a      	mov	r2, r3
 800a9e0:	9b06      	ldr	r3, [sp, #24]
 800a9e2:	f8cd e018 	str.w	lr, [sp, #24]
 800a9e6:	1ad2      	subs	r2, r2, r3
 800a9e8:	17d1      	asrs	r1, r2, #31
 800a9ea:	fba2 2304 	umull	r2, r3, r2, r4
 800a9ee:	fb04 3301 	mla	r3, r4, r1, r3
 800a9f2:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a9f6:	f143 0300 	adc.w	r3, r3, #0
 800a9fa:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a9fc:	021a      	lsls	r2, r3, #8
 800a9fe:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800aa02:	2100      	movs	r1, #0
 800aa04:	fbc4 0102 	smlal	r0, r1, r4, r2
 800aa08:	108a      	asrs	r2, r1, #2
 800aa0a:	9907      	ldr	r1, [sp, #28]
 800aa0c:	f302 020f 	ssat	r2, #16, r2
 800aa10:	005b      	lsls	r3, r3, #1
 800aa12:	f821 2b02 	strh.w	r2, [r1], #2
 800aa16:	9303      	str	r3, [sp, #12]
 800aa18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa1a:	9107      	str	r1, [sp, #28]
 800aa1c:	4299      	cmp	r1, r3
 800aa1e:	f109 0910 	add.w	r9, r9, #16
 800aa22:	f47f aed5 	bne.w	800a7d0 <D128_1CH_HTONS_VOL_HP+0x48>
 800aa26:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa28:	9905      	ldr	r1, [sp, #20]
 800aa2a:	6091      	str	r1, [r2, #8]
 800aa2c:	9904      	ldr	r1, [sp, #16]
 800aa2e:	60d1      	str	r1, [r2, #12]
 800aa30:	4613      	mov	r3, r2
 800aa32:	61d6      	str	r6, [r2, #28]
 800aa34:	9910      	ldr	r1, [sp, #64]	; 0x40
 800aa36:	9a03      	ldr	r2, [sp, #12]
 800aa38:	611a      	str	r2, [r3, #16]
 800aa3a:	2000      	movs	r0, #0
 800aa3c:	f8c3 e014 	str.w	lr, [r3, #20]
 800aa40:	6199      	str	r1, [r3, #24]
 800aa42:	b013      	add	sp, #76	; 0x4c
 800aa44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa48:	f8dd e018 	ldr.w	lr, [sp, #24]
 800aa4c:	e7eb      	b.n	800aa26 <D128_1CH_HTONS_VOL_HP+0x29e>
 800aa4e:	bf00      	nop
 800aa50:	00780069 	.word	0x00780069
 800aa54:	005b004e 	.word	0x005b004e
 800aa58:	00420037 	.word	0x00420037
 800aa5c:	002d0024 	.word	0x002d0024
 800aa60:	001c0015 	.word	0x001c0015
 800aa64:	000f000a 	.word	0x000f000a
 800aa68:	00060003 	.word	0x00060003
 800aa6c:	00880096 	.word	0x00880096
 800aa70:	00a200ac 	.word	0x00a200ac
 800aa74:	00b400ba 	.word	0x00b400ba
 800aa78:	00be00c0 	.word	0x00be00c0
 800aa7c:	00c000be 	.word	0x00c000be
 800aa80:	00ba00b4 	.word	0x00ba00b4
 800aa84:	00ac00a2 	.word	0x00ac00a2
 800aa88:	00030006 	.word	0x00030006
 800aa8c:	000a000f 	.word	0x000a000f
 800aa90:	0015001c 	.word	0x0015001c
 800aa94:	0024002d 	.word	0x0024002d
 800aa98:	00370042 	.word	0x00370042
 800aa9c:	004e005b 	.word	0x004e005b
 800aaa0:	00690078 	.word	0x00690078
 800aaa4:	20000000 	.word	0x20000000
 800aaa8:	00960088 	.word	0x00960088

0800aaac <PDM_Filter_Init>:
 800aaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaae:	2240      	movs	r2, #64	; 0x40
 800aab0:	4604      	mov	r4, r0
 800aab2:	2100      	movs	r1, #0
 800aab4:	300c      	adds	r0, #12
 800aab6:	f000 f9f8 	bl	800aeaa <memset>
 800aaba:	493b      	ldr	r1, [pc, #236]	; (800aba8 <PDM_Filter_Init+0xfc>)
 800aabc:	483b      	ldr	r0, [pc, #236]	; (800abac <PDM_Filter_Init+0x100>)
 800aabe:	f000 f971 	bl	800ada4 <CRC_Lock>
 800aac2:	8822      	ldrh	r2, [r4, #0]
 800aac4:	8963      	ldrh	r3, [r4, #10]
 800aac6:	4938      	ldr	r1, [pc, #224]	; (800aba8 <PDM_Filter_Init+0xfc>)
 800aac8:	8925      	ldrh	r5, [r4, #8]
 800aaca:	86a3      	strh	r3, [r4, #52]	; 0x34
 800aacc:	2801      	cmp	r0, #1
 800aace:	f04f 0300 	mov.w	r3, #0
 800aad2:	bf18      	it	ne
 800aad4:	2100      	movne	r1, #0
 800aad6:	2a01      	cmp	r2, #1
 800aad8:	6461      	str	r1, [r4, #68]	; 0x44
 800aada:	86e5      	strh	r5, [r4, #54]	; 0x36
 800aadc:	61a3      	str	r3, [r4, #24]
 800aade:	6123      	str	r3, [r4, #16]
 800aae0:	6163      	str	r3, [r4, #20]
 800aae2:	60e3      	str	r3, [r4, #12]
 800aae4:	6263      	str	r3, [r4, #36]	; 0x24
 800aae6:	61e3      	str	r3, [r4, #28]
 800aae8:	6223      	str	r3, [r4, #32]
 800aaea:	6423      	str	r3, [r4, #64]	; 0x40
 800aaec:	d918      	bls.n	800ab20 <PDM_Filter_Init+0x74>
 800aaee:	2003      	movs	r0, #3
 800aaf0:	2302      	movs	r3, #2
 800aaf2:	8862      	ldrh	r2, [r4, #2]
 800aaf4:	2a01      	cmp	r2, #1
 800aaf6:	d91d      	bls.n	800ab34 <PDM_Filter_Init+0x88>
 800aaf8:	2140      	movs	r1, #64	; 0x40
 800aafa:	2300      	movs	r3, #0
 800aafc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800aafe:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800ab02:	6862      	ldr	r2, [r4, #4]
 800ab04:	bf04      	itt	eq
 800ab06:	6421      	streq	r1, [r4, #64]	; 0x40
 800ab08:	460b      	moveq	r3, r1
 800ab0a:	b11a      	cbz	r2, 800ab14 <PDM_Filter_Init+0x68>
 800ab0c:	f043 0310 	orr.w	r3, r3, #16
 800ab10:	6423      	str	r3, [r4, #64]	; 0x40
 800ab12:	62e2      	str	r2, [r4, #44]	; 0x2c
 800ab14:	2200      	movs	r2, #0
 800ab16:	8722      	strh	r2, [r4, #56]	; 0x38
 800ab18:	b908      	cbnz	r0, 800ab1e <PDM_Filter_Init+0x72>
 800ab1a:	3380      	adds	r3, #128	; 0x80
 800ab1c:	6423      	str	r3, [r4, #64]	; 0x40
 800ab1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab20:	4d23      	ldr	r5, [pc, #140]	; (800abb0 <PDM_Filter_Init+0x104>)
 800ab22:	d010      	beq.n	800ab46 <PDM_Filter_Init+0x9a>
 800ab24:	782a      	ldrb	r2, [r5, #0]
 800ab26:	2a01      	cmp	r2, #1
 800ab28:	d027      	beq.n	800ab7a <PDM_Filter_Init+0xce>
 800ab2a:	8862      	ldrh	r2, [r4, #2]
 800ab2c:	2a01      	cmp	r2, #1
 800ab2e:	f04f 0001 	mov.w	r0, #1
 800ab32:	d8e1      	bhi.n	800aaf8 <PDM_Filter_Init+0x4c>
 800ab34:	d001      	beq.n	800ab3a <PDM_Filter_Init+0x8e>
 800ab36:	4618      	mov	r0, r3
 800ab38:	e7de      	b.n	800aaf8 <PDM_Filter_Init+0x4c>
 800ab3a:	2220      	movs	r2, #32
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	6422      	str	r2, [r4, #64]	; 0x40
 800ab40:	4613      	mov	r3, r2
 800ab42:	2160      	movs	r1, #96	; 0x60
 800ab44:	e7da      	b.n	800aafc <PDM_Filter_Init+0x50>
 800ab46:	7829      	ldrb	r1, [r5, #0]
 800ab48:	2900      	cmp	r1, #0
 800ab4a:	d1ee      	bne.n	800ab2a <PDM_Filter_Init+0x7e>
 800ab4c:	4919      	ldr	r1, [pc, #100]	; (800abb4 <PDM_Filter_Init+0x108>)
 800ab4e:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800abbc <PDM_Filter_Init+0x110>
 800ab52:	4f19      	ldr	r7, [pc, #100]	; (800abb8 <PDM_Filter_Init+0x10c>)
 800ab54:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800ab58:	684a      	ldr	r2, [r1, #4]
 800ab5a:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800ab5e:	ea02 0007 	and.w	r0, r2, r7
 800ab62:	4303      	orrs	r3, r0
 800ab64:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800ab68:	4413      	add	r3, r2
 800ab6a:	f841 3f04 	str.w	r3, [r1, #4]!
 800ab6e:	428e      	cmp	r6, r1
 800ab70:	d1f2      	bne.n	800ab58 <PDM_Filter_Init+0xac>
 800ab72:	2001      	movs	r0, #1
 800ab74:	7028      	strb	r0, [r5, #0]
 800ab76:	2300      	movs	r3, #0
 800ab78:	e7bb      	b.n	800aaf2 <PDM_Filter_Init+0x46>
 800ab7a:	490e      	ldr	r1, [pc, #56]	; (800abb4 <PDM_Filter_Init+0x108>)
 800ab7c:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800abbc <PDM_Filter_Init+0x110>
 800ab80:	4f0d      	ldr	r7, [pc, #52]	; (800abb8 <PDM_Filter_Init+0x10c>)
 800ab82:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800ab86:	684a      	ldr	r2, [r1, #4]
 800ab88:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800ab8c:	ea02 0007 	and.w	r0, r2, r7
 800ab90:	4303      	orrs	r3, r0
 800ab92:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800ab96:	4413      	add	r3, r2
 800ab98:	f841 3f04 	str.w	r3, [r1, #4]!
 800ab9c:	428e      	cmp	r6, r1
 800ab9e:	d1f2      	bne.n	800ab86 <PDM_Filter_Init+0xda>
 800aba0:	2300      	movs	r3, #0
 800aba2:	702b      	strb	r3, [r5, #0]
 800aba4:	e7c1      	b.n	800ab2a <PDM_Filter_Init+0x7e>
 800aba6:	bf00      	nop
 800aba8:	b5e8b5cd 	.word	0xb5e8b5cd
 800abac:	f407a5c2 	.word	0xf407a5c2
 800abb0:	20000780 	.word	0x20000780
 800abb4:	1ffffffc 	.word	0x1ffffffc
 800abb8:	000ffc00 	.word	0x000ffc00
 800abbc:	3ff00000 	.word	0x3ff00000

0800abc0 <PDM_Filter_setConfig>:
 800abc0:	4b66      	ldr	r3, [pc, #408]	; (800ad5c <PDM_Filter_setConfig+0x19c>)
 800abc2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d001      	beq.n	800abcc <PDM_Filter_setConfig+0xc>
 800abc8:	2004      	movs	r0, #4
 800abca:	4770      	bx	lr
 800abcc:	b530      	push	{r4, r5, lr}
 800abce:	880a      	ldrh	r2, [r1, #0]
 800abd0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800abd2:	ed2d 8b04 	vpush	{d8-d9}
 800abd6:	4604      	mov	r4, r0
 800abd8:	460d      	mov	r5, r1
 800abda:	1e51      	subs	r1, r2, #1
 800abdc:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800abe0:	2906      	cmp	r1, #6
 800abe2:	b083      	sub	sp, #12
 800abe4:	6420      	str	r0, [r4, #64]	; 0x40
 800abe6:	d91a      	bls.n	800ac1e <PDM_Filter_setConfig+0x5e>
 800abe8:	2008      	movs	r0, #8
 800abea:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800abee:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800abf2:	4299      	cmp	r1, r3
 800abf4:	d07e      	beq.n	800acf4 <PDM_Filter_setConfig+0x134>
 800abf6:	f113 0f0c 	cmn.w	r3, #12
 800abfa:	da2a      	bge.n	800ac52 <PDM_Filter_setConfig+0x92>
 800abfc:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800ac00:	3040      	adds	r0, #64	; 0x40
 800ac02:	80ab      	strh	r3, [r5, #4]
 800ac04:	8622      	strh	r2, [r4, #48]	; 0x30
 800ac06:	886b      	ldrh	r3, [r5, #2]
 800ac08:	8663      	strh	r3, [r4, #50]	; 0x32
 800ac0a:	b920      	cbnz	r0, 800ac16 <PDM_Filter_setConfig+0x56>
 800ac0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac12:	6423      	str	r3, [r4, #64]	; 0x40
 800ac14:	2000      	movs	r0, #0
 800ac16:	b003      	add	sp, #12
 800ac18:	ecbd 8b04 	vpop	{d8-d9}
 800ac1c:	bd30      	pop	{r4, r5, pc}
 800ac1e:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800ac20:	4291      	cmp	r1, r2
 800ac22:	d06c      	beq.n	800acfe <PDM_Filter_setConfig+0x13e>
 800ac24:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800ac28:	f023 0301 	bic.w	r3, r3, #1
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800ac32:	6423      	str	r3, [r4, #64]	; 0x40
 800ac34:	2970      	cmp	r1, #112	; 0x70
 800ac36:	f003 030f 	and.w	r3, r3, #15
 800ac3a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ac3e:	d066      	beq.n	800ad0e <PDM_Filter_setConfig+0x14e>
 800ac40:	2b06      	cmp	r3, #6
 800ac42:	f200 8089 	bhi.w	800ad58 <PDM_Filter_setConfig+0x198>
 800ac46:	e8df f003 	tbb	[pc, r3]
 800ac4a:	4f52      	.short	0x4f52
 800ac4c:	3d43494c 	.word	0x3d43494c
 800ac50:	46          	.byte	0x46
 800ac51:	00          	.byte	0x00
 800ac52:	2b33      	cmp	r3, #51	; 0x33
 800ac54:	dc32      	bgt.n	800acbc <PDM_Filter_setConfig+0xfc>
 800ac56:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ac58:	f002 020f 	and.w	r2, r2, #15
 800ac5c:	3a01      	subs	r2, #1
 800ac5e:	2a06      	cmp	r2, #6
 800ac60:	d872      	bhi.n	800ad48 <PDM_Filter_setConfig+0x188>
 800ac62:	493f      	ldr	r1, [pc, #252]	; (800ad60 <PDM_Filter_setConfig+0x1a0>)
 800ac64:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ac68:	ed92 9a00 	vldr	s18, [r2]
 800ac6c:	ed92 8a07 	vldr	s16, [r2, #28]
 800ac70:	9001      	str	r0, [sp, #4]
 800ac72:	ee07 3a90 	vmov	s15, r3
 800ac76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac7a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800ac7e:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800ac82:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800ac86:	f001 fa23 	bl	800c0d0 <powf>
 800ac8a:	eddf 0a36 	vldr	s1, [pc, #216]	; 800ad64 <PDM_Filter_setConfig+0x1a4>
 800ac8e:	eef0 8a40 	vmov.f32	s17, s0
 800ac92:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800ac96:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800ac9a:	f001 fa19 	bl	800c0d0 <powf>
 800ac9e:	ee28 8a28 	vmul.f32	s16, s16, s17
 800aca2:	ee28 0a00 	vmul.f32	s0, s16, s0
 800aca6:	f001 f9ed 	bl	800c084 <roundf>
 800acaa:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800acae:	88ab      	ldrh	r3, [r5, #4]
 800acb0:	882a      	ldrh	r2, [r5, #0]
 800acb2:	9801      	ldr	r0, [sp, #4]
 800acb4:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800acb8:	8723      	strh	r3, [r4, #56]	; 0x38
 800acba:	e7a3      	b.n	800ac04 <PDM_Filter_setConfig+0x44>
 800acbc:	2333      	movs	r3, #51	; 0x33
 800acbe:	3040      	adds	r0, #64	; 0x40
 800acc0:	80ab      	strh	r3, [r5, #4]
 800acc2:	e79f      	b.n	800ac04 <PDM_Filter_setConfig+0x44>
 800acc4:	4b28      	ldr	r3, [pc, #160]	; (800ad68 <PDM_Filter_setConfig+0x1a8>)
 800acc6:	64a3      	str	r3, [r4, #72]	; 0x48
 800acc8:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800accc:	2000      	movs	r0, #0
 800acce:	e792      	b.n	800abf6 <PDM_Filter_setConfig+0x36>
 800acd0:	4b26      	ldr	r3, [pc, #152]	; (800ad6c <PDM_Filter_setConfig+0x1ac>)
 800acd2:	64a3      	str	r3, [r4, #72]	; 0x48
 800acd4:	e7f8      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800acd6:	4b26      	ldr	r3, [pc, #152]	; (800ad70 <PDM_Filter_setConfig+0x1b0>)
 800acd8:	64a3      	str	r3, [r4, #72]	; 0x48
 800acda:	e7f5      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800acdc:	4b25      	ldr	r3, [pc, #148]	; (800ad74 <PDM_Filter_setConfig+0x1b4>)
 800acde:	64a3      	str	r3, [r4, #72]	; 0x48
 800ace0:	e7f2      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ace2:	4b25      	ldr	r3, [pc, #148]	; (800ad78 <PDM_Filter_setConfig+0x1b8>)
 800ace4:	64a3      	str	r3, [r4, #72]	; 0x48
 800ace6:	e7ef      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ace8:	4b24      	ldr	r3, [pc, #144]	; (800ad7c <PDM_Filter_setConfig+0x1bc>)
 800acea:	64a3      	str	r3, [r4, #72]	; 0x48
 800acec:	e7ec      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800acee:	4b24      	ldr	r3, [pc, #144]	; (800ad80 <PDM_Filter_setConfig+0x1c0>)
 800acf0:	64a3      	str	r3, [r4, #72]	; 0x48
 800acf2:	e7e9      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800acf4:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800acf6:	4291      	cmp	r1, r2
 800acf8:	f47f af7d 	bne.w	800abf6 <PDM_Filter_setConfig+0x36>
 800acfc:	e783      	b.n	800ac06 <PDM_Filter_setConfig+0x46>
 800acfe:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800ad02:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800ad06:	4299      	cmp	r1, r3
 800ad08:	d023      	beq.n	800ad52 <PDM_Filter_setConfig+0x192>
 800ad0a:	2000      	movs	r0, #0
 800ad0c:	e773      	b.n	800abf6 <PDM_Filter_setConfig+0x36>
 800ad0e:	2b06      	cmp	r3, #6
 800ad10:	d822      	bhi.n	800ad58 <PDM_Filter_setConfig+0x198>
 800ad12:	e8df f003 	tbb	[pc, r3]
 800ad16:	1316      	.short	0x1316
 800ad18:	070a0d10 	.word	0x070a0d10
 800ad1c:	04          	.byte	0x04
 800ad1d:	00          	.byte	0x00
 800ad1e:	4b19      	ldr	r3, [pc, #100]	; (800ad84 <PDM_Filter_setConfig+0x1c4>)
 800ad20:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad22:	e7d1      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ad24:	4b18      	ldr	r3, [pc, #96]	; (800ad88 <PDM_Filter_setConfig+0x1c8>)
 800ad26:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad28:	e7ce      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ad2a:	4b18      	ldr	r3, [pc, #96]	; (800ad8c <PDM_Filter_setConfig+0x1cc>)
 800ad2c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad2e:	e7cb      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ad30:	4b17      	ldr	r3, [pc, #92]	; (800ad90 <PDM_Filter_setConfig+0x1d0>)
 800ad32:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad34:	e7c8      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ad36:	4b17      	ldr	r3, [pc, #92]	; (800ad94 <PDM_Filter_setConfig+0x1d4>)
 800ad38:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad3a:	e7c5      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ad3c:	4b16      	ldr	r3, [pc, #88]	; (800ad98 <PDM_Filter_setConfig+0x1d8>)
 800ad3e:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad40:	e7c2      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ad42:	4b16      	ldr	r3, [pc, #88]	; (800ad9c <PDM_Filter_setConfig+0x1dc>)
 800ad44:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad46:	e7bf      	b.n	800acc8 <PDM_Filter_setConfig+0x108>
 800ad48:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800ada0 <PDM_Filter_setConfig+0x1e0>
 800ad4c:	eeb0 9a48 	vmov.f32	s18, s16
 800ad50:	e78e      	b.n	800ac70 <PDM_Filter_setConfig+0xb0>
 800ad52:	886b      	ldrh	r3, [r5, #2]
 800ad54:	8663      	strh	r3, [r4, #50]	; 0x32
 800ad56:	e759      	b.n	800ac0c <PDM_Filter_setConfig+0x4c>
 800ad58:	2000      	movs	r0, #0
 800ad5a:	e746      	b.n	800abea <PDM_Filter_setConfig+0x2a>
 800ad5c:	b5e8b5cd 	.word	0xb5e8b5cd
 800ad60:	0800cc6c 	.word	0x0800cc6c
 800ad64:	42000000 	.word	0x42000000
 800ad68:	0800912d 	.word	0x0800912d
 800ad6c:	0800900d 	.word	0x0800900d
 800ad70:	080092bd 	.word	0x080092bd
 800ad74:	08009b01 	.word	0x08009b01
 800ad78:	08009861 	.word	0x08009861
 800ad7c:	08009641 	.word	0x08009641
 800ad80:	08009455 	.word	0x08009455
 800ad84:	0800a10d 	.word	0x0800a10d
 800ad88:	08009fd5 	.word	0x08009fd5
 800ad8c:	08009ef1 	.word	0x08009ef1
 800ad90:	0800a789 	.word	0x0800a789
 800ad94:	0800a575 	.word	0x0800a575
 800ad98:	0800a3bd 	.word	0x0800a3bd
 800ad9c:	0800a251 	.word	0x0800a251
 800ada0:	00000000 	.word	0x00000000

0800ada4 <CRC_Lock>:
 800ada4:	4a17      	ldr	r2, [pc, #92]	; (800ae04 <CRC_Lock+0x60>)
 800ada6:	6813      	ldr	r3, [r2, #0]
 800ada8:	b410      	push	{r4}
 800adaa:	f023 0301 	bic.w	r3, r3, #1
 800adae:	4c16      	ldr	r4, [pc, #88]	; (800ae08 <CRC_Lock+0x64>)
 800adb0:	6013      	str	r3, [r2, #0]
 800adb2:	6823      	ldr	r3, [r4, #0]
 800adb4:	b933      	cbnz	r3, 800adc4 <CRC_Lock+0x20>
 800adb6:	4b15      	ldr	r3, [pc, #84]	; (800ae0c <CRC_Lock+0x68>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800adbe:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800adc2:	d00f      	beq.n	800ade4 <CRC_Lock+0x40>
 800adc4:	4a12      	ldr	r2, [pc, #72]	; (800ae10 <CRC_Lock+0x6c>)
 800adc6:	2301      	movs	r3, #1
 800adc8:	6013      	str	r3, [r2, #0]
 800adca:	6813      	ldr	r3, [r2, #0]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d1fc      	bne.n	800adca <CRC_Lock+0x26>
 800add0:	4b10      	ldr	r3, [pc, #64]	; (800ae14 <CRC_Lock+0x70>)
 800add2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800add6:	6018      	str	r0, [r3, #0]
 800add8:	6818      	ldr	r0, [r3, #0]
 800adda:	1a08      	subs	r0, r1, r0
 800addc:	fab0 f080 	clz	r0, r0
 800ade0:	0940      	lsrs	r0, r0, #5
 800ade2:	4770      	bx	lr
 800ade4:	4a0c      	ldr	r2, [pc, #48]	; (800ae18 <CRC_Lock+0x74>)
 800ade6:	2301      	movs	r3, #1
 800ade8:	6013      	str	r3, [r2, #0]
 800adea:	6813      	ldr	r3, [r2, #0]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d1fc      	bne.n	800adea <CRC_Lock+0x46>
 800adf0:	4b0a      	ldr	r3, [pc, #40]	; (800ae1c <CRC_Lock+0x78>)
 800adf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adf6:	6018      	str	r0, [r3, #0]
 800adf8:	6818      	ldr	r0, [r3, #0]
 800adfa:	1a40      	subs	r0, r0, r1
 800adfc:	fab0 f080 	clz	r0, r0
 800ae00:	0940      	lsrs	r0, r0, #5
 800ae02:	4770      	bx	lr
 800ae04:	e0002000 	.word	0xe0002000
 800ae08:	e0042000 	.word	0xe0042000
 800ae0c:	5c001000 	.word	0x5c001000
 800ae10:	40023008 	.word	0x40023008
 800ae14:	40023000 	.word	0x40023000
 800ae18:	58024c08 	.word	0x58024c08
 800ae1c:	58024c00 	.word	0x58024c00

0800ae20 <__errno>:
 800ae20:	4b01      	ldr	r3, [pc, #4]	; (800ae28 <__errno+0x8>)
 800ae22:	6818      	ldr	r0, [r3, #0]
 800ae24:	4770      	bx	lr
 800ae26:	bf00      	nop
 800ae28:	20000590 	.word	0x20000590

0800ae2c <__libc_init_array>:
 800ae2c:	b570      	push	{r4, r5, r6, lr}
 800ae2e:	4e0d      	ldr	r6, [pc, #52]	; (800ae64 <__libc_init_array+0x38>)
 800ae30:	4c0d      	ldr	r4, [pc, #52]	; (800ae68 <__libc_init_array+0x3c>)
 800ae32:	1ba4      	subs	r4, r4, r6
 800ae34:	10a4      	asrs	r4, r4, #2
 800ae36:	2500      	movs	r5, #0
 800ae38:	42a5      	cmp	r5, r4
 800ae3a:	d109      	bne.n	800ae50 <__libc_init_array+0x24>
 800ae3c:	4e0b      	ldr	r6, [pc, #44]	; (800ae6c <__libc_init_array+0x40>)
 800ae3e:	4c0c      	ldr	r4, [pc, #48]	; (800ae70 <__libc_init_array+0x44>)
 800ae40:	f001 fe4c 	bl	800cadc <_init>
 800ae44:	1ba4      	subs	r4, r4, r6
 800ae46:	10a4      	asrs	r4, r4, #2
 800ae48:	2500      	movs	r5, #0
 800ae4a:	42a5      	cmp	r5, r4
 800ae4c:	d105      	bne.n	800ae5a <__libc_init_array+0x2e>
 800ae4e:	bd70      	pop	{r4, r5, r6, pc}
 800ae50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae54:	4798      	blx	r3
 800ae56:	3501      	adds	r5, #1
 800ae58:	e7ee      	b.n	800ae38 <__libc_init_array+0xc>
 800ae5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae5e:	4798      	blx	r3
 800ae60:	3501      	adds	r5, #1
 800ae62:	e7f2      	b.n	800ae4a <__libc_init_array+0x1e>
 800ae64:	0800ceb0 	.word	0x0800ceb0
 800ae68:	0800ceb0 	.word	0x0800ceb0
 800ae6c:	0800ceb0 	.word	0x0800ceb0
 800ae70:	0800ceb4 	.word	0x0800ceb4

0800ae74 <malloc>:
 800ae74:	4b02      	ldr	r3, [pc, #8]	; (800ae80 <malloc+0xc>)
 800ae76:	4601      	mov	r1, r0
 800ae78:	6818      	ldr	r0, [r3, #0]
 800ae7a:	f000 b86d 	b.w	800af58 <_malloc_r>
 800ae7e:	bf00      	nop
 800ae80:	20000590 	.word	0x20000590

0800ae84 <free>:
 800ae84:	4b02      	ldr	r3, [pc, #8]	; (800ae90 <free+0xc>)
 800ae86:	4601      	mov	r1, r0
 800ae88:	6818      	ldr	r0, [r3, #0]
 800ae8a:	f000 b817 	b.w	800aebc <_free_r>
 800ae8e:	bf00      	nop
 800ae90:	20000590 	.word	0x20000590

0800ae94 <memcpy>:
 800ae94:	b510      	push	{r4, lr}
 800ae96:	1e43      	subs	r3, r0, #1
 800ae98:	440a      	add	r2, r1
 800ae9a:	4291      	cmp	r1, r2
 800ae9c:	d100      	bne.n	800aea0 <memcpy+0xc>
 800ae9e:	bd10      	pop	{r4, pc}
 800aea0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aea4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aea8:	e7f7      	b.n	800ae9a <memcpy+0x6>

0800aeaa <memset>:
 800aeaa:	4402      	add	r2, r0
 800aeac:	4603      	mov	r3, r0
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d100      	bne.n	800aeb4 <memset+0xa>
 800aeb2:	4770      	bx	lr
 800aeb4:	f803 1b01 	strb.w	r1, [r3], #1
 800aeb8:	e7f9      	b.n	800aeae <memset+0x4>
	...

0800aebc <_free_r>:
 800aebc:	b538      	push	{r3, r4, r5, lr}
 800aebe:	4605      	mov	r5, r0
 800aec0:	2900      	cmp	r1, #0
 800aec2:	d045      	beq.n	800af50 <_free_r+0x94>
 800aec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aec8:	1f0c      	subs	r4, r1, #4
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	bfb8      	it	lt
 800aece:	18e4      	addlt	r4, r4, r3
 800aed0:	f000 f8fa 	bl	800b0c8 <__malloc_lock>
 800aed4:	4a1f      	ldr	r2, [pc, #124]	; (800af54 <_free_r+0x98>)
 800aed6:	6813      	ldr	r3, [r2, #0]
 800aed8:	4610      	mov	r0, r2
 800aeda:	b933      	cbnz	r3, 800aeea <_free_r+0x2e>
 800aedc:	6063      	str	r3, [r4, #4]
 800aede:	6014      	str	r4, [r2, #0]
 800aee0:	4628      	mov	r0, r5
 800aee2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aee6:	f000 b8f0 	b.w	800b0ca <__malloc_unlock>
 800aeea:	42a3      	cmp	r3, r4
 800aeec:	d90c      	bls.n	800af08 <_free_r+0x4c>
 800aeee:	6821      	ldr	r1, [r4, #0]
 800aef0:	1862      	adds	r2, r4, r1
 800aef2:	4293      	cmp	r3, r2
 800aef4:	bf04      	itt	eq
 800aef6:	681a      	ldreq	r2, [r3, #0]
 800aef8:	685b      	ldreq	r3, [r3, #4]
 800aefa:	6063      	str	r3, [r4, #4]
 800aefc:	bf04      	itt	eq
 800aefe:	1852      	addeq	r2, r2, r1
 800af00:	6022      	streq	r2, [r4, #0]
 800af02:	6004      	str	r4, [r0, #0]
 800af04:	e7ec      	b.n	800aee0 <_free_r+0x24>
 800af06:	4613      	mov	r3, r2
 800af08:	685a      	ldr	r2, [r3, #4]
 800af0a:	b10a      	cbz	r2, 800af10 <_free_r+0x54>
 800af0c:	42a2      	cmp	r2, r4
 800af0e:	d9fa      	bls.n	800af06 <_free_r+0x4a>
 800af10:	6819      	ldr	r1, [r3, #0]
 800af12:	1858      	adds	r0, r3, r1
 800af14:	42a0      	cmp	r0, r4
 800af16:	d10b      	bne.n	800af30 <_free_r+0x74>
 800af18:	6820      	ldr	r0, [r4, #0]
 800af1a:	4401      	add	r1, r0
 800af1c:	1858      	adds	r0, r3, r1
 800af1e:	4282      	cmp	r2, r0
 800af20:	6019      	str	r1, [r3, #0]
 800af22:	d1dd      	bne.n	800aee0 <_free_r+0x24>
 800af24:	6810      	ldr	r0, [r2, #0]
 800af26:	6852      	ldr	r2, [r2, #4]
 800af28:	605a      	str	r2, [r3, #4]
 800af2a:	4401      	add	r1, r0
 800af2c:	6019      	str	r1, [r3, #0]
 800af2e:	e7d7      	b.n	800aee0 <_free_r+0x24>
 800af30:	d902      	bls.n	800af38 <_free_r+0x7c>
 800af32:	230c      	movs	r3, #12
 800af34:	602b      	str	r3, [r5, #0]
 800af36:	e7d3      	b.n	800aee0 <_free_r+0x24>
 800af38:	6820      	ldr	r0, [r4, #0]
 800af3a:	1821      	adds	r1, r4, r0
 800af3c:	428a      	cmp	r2, r1
 800af3e:	bf04      	itt	eq
 800af40:	6811      	ldreq	r1, [r2, #0]
 800af42:	6852      	ldreq	r2, [r2, #4]
 800af44:	6062      	str	r2, [r4, #4]
 800af46:	bf04      	itt	eq
 800af48:	1809      	addeq	r1, r1, r0
 800af4a:	6021      	streq	r1, [r4, #0]
 800af4c:	605c      	str	r4, [r3, #4]
 800af4e:	e7c7      	b.n	800aee0 <_free_r+0x24>
 800af50:	bd38      	pop	{r3, r4, r5, pc}
 800af52:	bf00      	nop
 800af54:	20000818 	.word	0x20000818

0800af58 <_malloc_r>:
 800af58:	b570      	push	{r4, r5, r6, lr}
 800af5a:	1ccd      	adds	r5, r1, #3
 800af5c:	f025 0503 	bic.w	r5, r5, #3
 800af60:	3508      	adds	r5, #8
 800af62:	2d0c      	cmp	r5, #12
 800af64:	bf38      	it	cc
 800af66:	250c      	movcc	r5, #12
 800af68:	2d00      	cmp	r5, #0
 800af6a:	4606      	mov	r6, r0
 800af6c:	db01      	blt.n	800af72 <_malloc_r+0x1a>
 800af6e:	42a9      	cmp	r1, r5
 800af70:	d903      	bls.n	800af7a <_malloc_r+0x22>
 800af72:	230c      	movs	r3, #12
 800af74:	6033      	str	r3, [r6, #0]
 800af76:	2000      	movs	r0, #0
 800af78:	bd70      	pop	{r4, r5, r6, pc}
 800af7a:	f000 f8a5 	bl	800b0c8 <__malloc_lock>
 800af7e:	4a21      	ldr	r2, [pc, #132]	; (800b004 <_malloc_r+0xac>)
 800af80:	6814      	ldr	r4, [r2, #0]
 800af82:	4621      	mov	r1, r4
 800af84:	b991      	cbnz	r1, 800afac <_malloc_r+0x54>
 800af86:	4c20      	ldr	r4, [pc, #128]	; (800b008 <_malloc_r+0xb0>)
 800af88:	6823      	ldr	r3, [r4, #0]
 800af8a:	b91b      	cbnz	r3, 800af94 <_malloc_r+0x3c>
 800af8c:	4630      	mov	r0, r6
 800af8e:	f000 f83d 	bl	800b00c <_sbrk_r>
 800af92:	6020      	str	r0, [r4, #0]
 800af94:	4629      	mov	r1, r5
 800af96:	4630      	mov	r0, r6
 800af98:	f000 f838 	bl	800b00c <_sbrk_r>
 800af9c:	1c43      	adds	r3, r0, #1
 800af9e:	d124      	bne.n	800afea <_malloc_r+0x92>
 800afa0:	230c      	movs	r3, #12
 800afa2:	6033      	str	r3, [r6, #0]
 800afa4:	4630      	mov	r0, r6
 800afa6:	f000 f890 	bl	800b0ca <__malloc_unlock>
 800afaa:	e7e4      	b.n	800af76 <_malloc_r+0x1e>
 800afac:	680b      	ldr	r3, [r1, #0]
 800afae:	1b5b      	subs	r3, r3, r5
 800afb0:	d418      	bmi.n	800afe4 <_malloc_r+0x8c>
 800afb2:	2b0b      	cmp	r3, #11
 800afb4:	d90f      	bls.n	800afd6 <_malloc_r+0x7e>
 800afb6:	600b      	str	r3, [r1, #0]
 800afb8:	50cd      	str	r5, [r1, r3]
 800afba:	18cc      	adds	r4, r1, r3
 800afbc:	4630      	mov	r0, r6
 800afbe:	f000 f884 	bl	800b0ca <__malloc_unlock>
 800afc2:	f104 000b 	add.w	r0, r4, #11
 800afc6:	1d23      	adds	r3, r4, #4
 800afc8:	f020 0007 	bic.w	r0, r0, #7
 800afcc:	1ac3      	subs	r3, r0, r3
 800afce:	d0d3      	beq.n	800af78 <_malloc_r+0x20>
 800afd0:	425a      	negs	r2, r3
 800afd2:	50e2      	str	r2, [r4, r3]
 800afd4:	e7d0      	b.n	800af78 <_malloc_r+0x20>
 800afd6:	428c      	cmp	r4, r1
 800afd8:	684b      	ldr	r3, [r1, #4]
 800afda:	bf16      	itet	ne
 800afdc:	6063      	strne	r3, [r4, #4]
 800afde:	6013      	streq	r3, [r2, #0]
 800afe0:	460c      	movne	r4, r1
 800afe2:	e7eb      	b.n	800afbc <_malloc_r+0x64>
 800afe4:	460c      	mov	r4, r1
 800afe6:	6849      	ldr	r1, [r1, #4]
 800afe8:	e7cc      	b.n	800af84 <_malloc_r+0x2c>
 800afea:	1cc4      	adds	r4, r0, #3
 800afec:	f024 0403 	bic.w	r4, r4, #3
 800aff0:	42a0      	cmp	r0, r4
 800aff2:	d005      	beq.n	800b000 <_malloc_r+0xa8>
 800aff4:	1a21      	subs	r1, r4, r0
 800aff6:	4630      	mov	r0, r6
 800aff8:	f000 f808 	bl	800b00c <_sbrk_r>
 800affc:	3001      	adds	r0, #1
 800affe:	d0cf      	beq.n	800afa0 <_malloc_r+0x48>
 800b000:	6025      	str	r5, [r4, #0]
 800b002:	e7db      	b.n	800afbc <_malloc_r+0x64>
 800b004:	20000818 	.word	0x20000818
 800b008:	2000081c 	.word	0x2000081c

0800b00c <_sbrk_r>:
 800b00c:	b538      	push	{r3, r4, r5, lr}
 800b00e:	4c06      	ldr	r4, [pc, #24]	; (800b028 <_sbrk_r+0x1c>)
 800b010:	2300      	movs	r3, #0
 800b012:	4605      	mov	r5, r0
 800b014:	4608      	mov	r0, r1
 800b016:	6023      	str	r3, [r4, #0]
 800b018:	f7f6 face 	bl	80015b8 <_sbrk>
 800b01c:	1c43      	adds	r3, r0, #1
 800b01e:	d102      	bne.n	800b026 <_sbrk_r+0x1a>
 800b020:	6823      	ldr	r3, [r4, #0]
 800b022:	b103      	cbz	r3, 800b026 <_sbrk_r+0x1a>
 800b024:	602b      	str	r3, [r5, #0]
 800b026:	bd38      	pop	{r3, r4, r5, pc}
 800b028:	20008c0c 	.word	0x20008c0c

0800b02c <_vsiprintf_r>:
 800b02c:	b500      	push	{lr}
 800b02e:	b09b      	sub	sp, #108	; 0x6c
 800b030:	9100      	str	r1, [sp, #0]
 800b032:	9104      	str	r1, [sp, #16]
 800b034:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b038:	9105      	str	r1, [sp, #20]
 800b03a:	9102      	str	r1, [sp, #8]
 800b03c:	4905      	ldr	r1, [pc, #20]	; (800b054 <_vsiprintf_r+0x28>)
 800b03e:	9103      	str	r1, [sp, #12]
 800b040:	4669      	mov	r1, sp
 800b042:	f000 f89d 	bl	800b180 <_svfiprintf_r>
 800b046:	9b00      	ldr	r3, [sp, #0]
 800b048:	2200      	movs	r2, #0
 800b04a:	701a      	strb	r2, [r3, #0]
 800b04c:	b01b      	add	sp, #108	; 0x6c
 800b04e:	f85d fb04 	ldr.w	pc, [sp], #4
 800b052:	bf00      	nop
 800b054:	ffff0208 	.word	0xffff0208

0800b058 <vsiprintf>:
 800b058:	4613      	mov	r3, r2
 800b05a:	460a      	mov	r2, r1
 800b05c:	4601      	mov	r1, r0
 800b05e:	4802      	ldr	r0, [pc, #8]	; (800b068 <vsiprintf+0x10>)
 800b060:	6800      	ldr	r0, [r0, #0]
 800b062:	f7ff bfe3 	b.w	800b02c <_vsiprintf_r>
 800b066:	bf00      	nop
 800b068:	20000590 	.word	0x20000590

0800b06c <_vsiscanf_r>:
 800b06c:	b570      	push	{r4, r5, r6, lr}
 800b06e:	b09a      	sub	sp, #104	; 0x68
 800b070:	4604      	mov	r4, r0
 800b072:	461e      	mov	r6, r3
 800b074:	4608      	mov	r0, r1
 800b076:	f44f 7301 	mov.w	r3, #516	; 0x204
 800b07a:	4615      	mov	r5, r2
 800b07c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b080:	9100      	str	r1, [sp, #0]
 800b082:	9104      	str	r1, [sp, #16]
 800b084:	f7f5 f8ae 	bl	80001e4 <strlen>
 800b088:	4b09      	ldr	r3, [pc, #36]	; (800b0b0 <_vsiscanf_r+0x44>)
 800b08a:	9309      	str	r3, [sp, #36]	; 0x24
 800b08c:	2100      	movs	r1, #0
 800b08e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b092:	9001      	str	r0, [sp, #4]
 800b094:	9005      	str	r0, [sp, #20]
 800b096:	910d      	str	r1, [sp, #52]	; 0x34
 800b098:	9112      	str	r1, [sp, #72]	; 0x48
 800b09a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b09e:	462a      	mov	r2, r5
 800b0a0:	4633      	mov	r3, r6
 800b0a2:	4669      	mov	r1, sp
 800b0a4:	4620      	mov	r0, r4
 800b0a6:	f000 f9bd 	bl	800b424 <__ssvfiscanf_r>
 800b0aa:	b01a      	add	sp, #104	; 0x68
 800b0ac:	bd70      	pop	{r4, r5, r6, pc}
 800b0ae:	bf00      	nop
 800b0b0:	0800bce9 	.word	0x0800bce9

0800b0b4 <vsiscanf>:
 800b0b4:	4613      	mov	r3, r2
 800b0b6:	460a      	mov	r2, r1
 800b0b8:	4601      	mov	r1, r0
 800b0ba:	4802      	ldr	r0, [pc, #8]	; (800b0c4 <vsiscanf+0x10>)
 800b0bc:	6800      	ldr	r0, [r0, #0]
 800b0be:	f7ff bfd5 	b.w	800b06c <_vsiscanf_r>
 800b0c2:	bf00      	nop
 800b0c4:	20000590 	.word	0x20000590

0800b0c8 <__malloc_lock>:
 800b0c8:	4770      	bx	lr

0800b0ca <__malloc_unlock>:
 800b0ca:	4770      	bx	lr

0800b0cc <__ssputs_r>:
 800b0cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0d0:	688e      	ldr	r6, [r1, #8]
 800b0d2:	429e      	cmp	r6, r3
 800b0d4:	4682      	mov	sl, r0
 800b0d6:	460c      	mov	r4, r1
 800b0d8:	4690      	mov	r8, r2
 800b0da:	4699      	mov	r9, r3
 800b0dc:	d837      	bhi.n	800b14e <__ssputs_r+0x82>
 800b0de:	898a      	ldrh	r2, [r1, #12]
 800b0e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b0e4:	d031      	beq.n	800b14a <__ssputs_r+0x7e>
 800b0e6:	6825      	ldr	r5, [r4, #0]
 800b0e8:	6909      	ldr	r1, [r1, #16]
 800b0ea:	1a6f      	subs	r7, r5, r1
 800b0ec:	6965      	ldr	r5, [r4, #20]
 800b0ee:	2302      	movs	r3, #2
 800b0f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0f4:	fb95 f5f3 	sdiv	r5, r5, r3
 800b0f8:	f109 0301 	add.w	r3, r9, #1
 800b0fc:	443b      	add	r3, r7
 800b0fe:	429d      	cmp	r5, r3
 800b100:	bf38      	it	cc
 800b102:	461d      	movcc	r5, r3
 800b104:	0553      	lsls	r3, r2, #21
 800b106:	d530      	bpl.n	800b16a <__ssputs_r+0x9e>
 800b108:	4629      	mov	r1, r5
 800b10a:	f7ff ff25 	bl	800af58 <_malloc_r>
 800b10e:	4606      	mov	r6, r0
 800b110:	b950      	cbnz	r0, 800b128 <__ssputs_r+0x5c>
 800b112:	230c      	movs	r3, #12
 800b114:	f8ca 3000 	str.w	r3, [sl]
 800b118:	89a3      	ldrh	r3, [r4, #12]
 800b11a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b11e:	81a3      	strh	r3, [r4, #12]
 800b120:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b128:	463a      	mov	r2, r7
 800b12a:	6921      	ldr	r1, [r4, #16]
 800b12c:	f7ff feb2 	bl	800ae94 <memcpy>
 800b130:	89a3      	ldrh	r3, [r4, #12]
 800b132:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b136:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b13a:	81a3      	strh	r3, [r4, #12]
 800b13c:	6126      	str	r6, [r4, #16]
 800b13e:	6165      	str	r5, [r4, #20]
 800b140:	443e      	add	r6, r7
 800b142:	1bed      	subs	r5, r5, r7
 800b144:	6026      	str	r6, [r4, #0]
 800b146:	60a5      	str	r5, [r4, #8]
 800b148:	464e      	mov	r6, r9
 800b14a:	454e      	cmp	r6, r9
 800b14c:	d900      	bls.n	800b150 <__ssputs_r+0x84>
 800b14e:	464e      	mov	r6, r9
 800b150:	4632      	mov	r2, r6
 800b152:	4641      	mov	r1, r8
 800b154:	6820      	ldr	r0, [r4, #0]
 800b156:	f000 ff41 	bl	800bfdc <memmove>
 800b15a:	68a3      	ldr	r3, [r4, #8]
 800b15c:	1b9b      	subs	r3, r3, r6
 800b15e:	60a3      	str	r3, [r4, #8]
 800b160:	6823      	ldr	r3, [r4, #0]
 800b162:	441e      	add	r6, r3
 800b164:	6026      	str	r6, [r4, #0]
 800b166:	2000      	movs	r0, #0
 800b168:	e7dc      	b.n	800b124 <__ssputs_r+0x58>
 800b16a:	462a      	mov	r2, r5
 800b16c:	f000 ff4f 	bl	800c00e <_realloc_r>
 800b170:	4606      	mov	r6, r0
 800b172:	2800      	cmp	r0, #0
 800b174:	d1e2      	bne.n	800b13c <__ssputs_r+0x70>
 800b176:	6921      	ldr	r1, [r4, #16]
 800b178:	4650      	mov	r0, sl
 800b17a:	f7ff fe9f 	bl	800aebc <_free_r>
 800b17e:	e7c8      	b.n	800b112 <__ssputs_r+0x46>

0800b180 <_svfiprintf_r>:
 800b180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b184:	461d      	mov	r5, r3
 800b186:	898b      	ldrh	r3, [r1, #12]
 800b188:	061f      	lsls	r7, r3, #24
 800b18a:	b09d      	sub	sp, #116	; 0x74
 800b18c:	4680      	mov	r8, r0
 800b18e:	460c      	mov	r4, r1
 800b190:	4616      	mov	r6, r2
 800b192:	d50f      	bpl.n	800b1b4 <_svfiprintf_r+0x34>
 800b194:	690b      	ldr	r3, [r1, #16]
 800b196:	b96b      	cbnz	r3, 800b1b4 <_svfiprintf_r+0x34>
 800b198:	2140      	movs	r1, #64	; 0x40
 800b19a:	f7ff fedd 	bl	800af58 <_malloc_r>
 800b19e:	6020      	str	r0, [r4, #0]
 800b1a0:	6120      	str	r0, [r4, #16]
 800b1a2:	b928      	cbnz	r0, 800b1b0 <_svfiprintf_r+0x30>
 800b1a4:	230c      	movs	r3, #12
 800b1a6:	f8c8 3000 	str.w	r3, [r8]
 800b1aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b1ae:	e0c8      	b.n	800b342 <_svfiprintf_r+0x1c2>
 800b1b0:	2340      	movs	r3, #64	; 0x40
 800b1b2:	6163      	str	r3, [r4, #20]
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	9309      	str	r3, [sp, #36]	; 0x24
 800b1b8:	2320      	movs	r3, #32
 800b1ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1be:	2330      	movs	r3, #48	; 0x30
 800b1c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1c4:	9503      	str	r5, [sp, #12]
 800b1c6:	f04f 0b01 	mov.w	fp, #1
 800b1ca:	4637      	mov	r7, r6
 800b1cc:	463d      	mov	r5, r7
 800b1ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b1d2:	b10b      	cbz	r3, 800b1d8 <_svfiprintf_r+0x58>
 800b1d4:	2b25      	cmp	r3, #37	; 0x25
 800b1d6:	d13e      	bne.n	800b256 <_svfiprintf_r+0xd6>
 800b1d8:	ebb7 0a06 	subs.w	sl, r7, r6
 800b1dc:	d00b      	beq.n	800b1f6 <_svfiprintf_r+0x76>
 800b1de:	4653      	mov	r3, sl
 800b1e0:	4632      	mov	r2, r6
 800b1e2:	4621      	mov	r1, r4
 800b1e4:	4640      	mov	r0, r8
 800b1e6:	f7ff ff71 	bl	800b0cc <__ssputs_r>
 800b1ea:	3001      	adds	r0, #1
 800b1ec:	f000 80a4 	beq.w	800b338 <_svfiprintf_r+0x1b8>
 800b1f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1f2:	4453      	add	r3, sl
 800b1f4:	9309      	str	r3, [sp, #36]	; 0x24
 800b1f6:	783b      	ldrb	r3, [r7, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	f000 809d 	beq.w	800b338 <_svfiprintf_r+0x1b8>
 800b1fe:	2300      	movs	r3, #0
 800b200:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b204:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b208:	9304      	str	r3, [sp, #16]
 800b20a:	9307      	str	r3, [sp, #28]
 800b20c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b210:	931a      	str	r3, [sp, #104]	; 0x68
 800b212:	462f      	mov	r7, r5
 800b214:	2205      	movs	r2, #5
 800b216:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b21a:	4850      	ldr	r0, [pc, #320]	; (800b35c <_svfiprintf_r+0x1dc>)
 800b21c:	f7f4 fff0 	bl	8000200 <memchr>
 800b220:	9b04      	ldr	r3, [sp, #16]
 800b222:	b9d0      	cbnz	r0, 800b25a <_svfiprintf_r+0xda>
 800b224:	06d9      	lsls	r1, r3, #27
 800b226:	bf44      	itt	mi
 800b228:	2220      	movmi	r2, #32
 800b22a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b22e:	071a      	lsls	r2, r3, #28
 800b230:	bf44      	itt	mi
 800b232:	222b      	movmi	r2, #43	; 0x2b
 800b234:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b238:	782a      	ldrb	r2, [r5, #0]
 800b23a:	2a2a      	cmp	r2, #42	; 0x2a
 800b23c:	d015      	beq.n	800b26a <_svfiprintf_r+0xea>
 800b23e:	9a07      	ldr	r2, [sp, #28]
 800b240:	462f      	mov	r7, r5
 800b242:	2000      	movs	r0, #0
 800b244:	250a      	movs	r5, #10
 800b246:	4639      	mov	r1, r7
 800b248:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b24c:	3b30      	subs	r3, #48	; 0x30
 800b24e:	2b09      	cmp	r3, #9
 800b250:	d94d      	bls.n	800b2ee <_svfiprintf_r+0x16e>
 800b252:	b1b8      	cbz	r0, 800b284 <_svfiprintf_r+0x104>
 800b254:	e00f      	b.n	800b276 <_svfiprintf_r+0xf6>
 800b256:	462f      	mov	r7, r5
 800b258:	e7b8      	b.n	800b1cc <_svfiprintf_r+0x4c>
 800b25a:	4a40      	ldr	r2, [pc, #256]	; (800b35c <_svfiprintf_r+0x1dc>)
 800b25c:	1a80      	subs	r0, r0, r2
 800b25e:	fa0b f000 	lsl.w	r0, fp, r0
 800b262:	4318      	orrs	r0, r3
 800b264:	9004      	str	r0, [sp, #16]
 800b266:	463d      	mov	r5, r7
 800b268:	e7d3      	b.n	800b212 <_svfiprintf_r+0x92>
 800b26a:	9a03      	ldr	r2, [sp, #12]
 800b26c:	1d11      	adds	r1, r2, #4
 800b26e:	6812      	ldr	r2, [r2, #0]
 800b270:	9103      	str	r1, [sp, #12]
 800b272:	2a00      	cmp	r2, #0
 800b274:	db01      	blt.n	800b27a <_svfiprintf_r+0xfa>
 800b276:	9207      	str	r2, [sp, #28]
 800b278:	e004      	b.n	800b284 <_svfiprintf_r+0x104>
 800b27a:	4252      	negs	r2, r2
 800b27c:	f043 0302 	orr.w	r3, r3, #2
 800b280:	9207      	str	r2, [sp, #28]
 800b282:	9304      	str	r3, [sp, #16]
 800b284:	783b      	ldrb	r3, [r7, #0]
 800b286:	2b2e      	cmp	r3, #46	; 0x2e
 800b288:	d10c      	bne.n	800b2a4 <_svfiprintf_r+0x124>
 800b28a:	787b      	ldrb	r3, [r7, #1]
 800b28c:	2b2a      	cmp	r3, #42	; 0x2a
 800b28e:	d133      	bne.n	800b2f8 <_svfiprintf_r+0x178>
 800b290:	9b03      	ldr	r3, [sp, #12]
 800b292:	1d1a      	adds	r2, r3, #4
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	9203      	str	r2, [sp, #12]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	bfb8      	it	lt
 800b29c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b2a0:	3702      	adds	r7, #2
 800b2a2:	9305      	str	r3, [sp, #20]
 800b2a4:	4d2e      	ldr	r5, [pc, #184]	; (800b360 <_svfiprintf_r+0x1e0>)
 800b2a6:	7839      	ldrb	r1, [r7, #0]
 800b2a8:	2203      	movs	r2, #3
 800b2aa:	4628      	mov	r0, r5
 800b2ac:	f7f4 ffa8 	bl	8000200 <memchr>
 800b2b0:	b138      	cbz	r0, 800b2c2 <_svfiprintf_r+0x142>
 800b2b2:	2340      	movs	r3, #64	; 0x40
 800b2b4:	1b40      	subs	r0, r0, r5
 800b2b6:	fa03 f000 	lsl.w	r0, r3, r0
 800b2ba:	9b04      	ldr	r3, [sp, #16]
 800b2bc:	4303      	orrs	r3, r0
 800b2be:	3701      	adds	r7, #1
 800b2c0:	9304      	str	r3, [sp, #16]
 800b2c2:	7839      	ldrb	r1, [r7, #0]
 800b2c4:	4827      	ldr	r0, [pc, #156]	; (800b364 <_svfiprintf_r+0x1e4>)
 800b2c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2ca:	2206      	movs	r2, #6
 800b2cc:	1c7e      	adds	r6, r7, #1
 800b2ce:	f7f4 ff97 	bl	8000200 <memchr>
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	d038      	beq.n	800b348 <_svfiprintf_r+0x1c8>
 800b2d6:	4b24      	ldr	r3, [pc, #144]	; (800b368 <_svfiprintf_r+0x1e8>)
 800b2d8:	bb13      	cbnz	r3, 800b320 <_svfiprintf_r+0x1a0>
 800b2da:	9b03      	ldr	r3, [sp, #12]
 800b2dc:	3307      	adds	r3, #7
 800b2de:	f023 0307 	bic.w	r3, r3, #7
 800b2e2:	3308      	adds	r3, #8
 800b2e4:	9303      	str	r3, [sp, #12]
 800b2e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2e8:	444b      	add	r3, r9
 800b2ea:	9309      	str	r3, [sp, #36]	; 0x24
 800b2ec:	e76d      	b.n	800b1ca <_svfiprintf_r+0x4a>
 800b2ee:	fb05 3202 	mla	r2, r5, r2, r3
 800b2f2:	2001      	movs	r0, #1
 800b2f4:	460f      	mov	r7, r1
 800b2f6:	e7a6      	b.n	800b246 <_svfiprintf_r+0xc6>
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	3701      	adds	r7, #1
 800b2fc:	9305      	str	r3, [sp, #20]
 800b2fe:	4619      	mov	r1, r3
 800b300:	250a      	movs	r5, #10
 800b302:	4638      	mov	r0, r7
 800b304:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b308:	3a30      	subs	r2, #48	; 0x30
 800b30a:	2a09      	cmp	r2, #9
 800b30c:	d903      	bls.n	800b316 <_svfiprintf_r+0x196>
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d0c8      	beq.n	800b2a4 <_svfiprintf_r+0x124>
 800b312:	9105      	str	r1, [sp, #20]
 800b314:	e7c6      	b.n	800b2a4 <_svfiprintf_r+0x124>
 800b316:	fb05 2101 	mla	r1, r5, r1, r2
 800b31a:	2301      	movs	r3, #1
 800b31c:	4607      	mov	r7, r0
 800b31e:	e7f0      	b.n	800b302 <_svfiprintf_r+0x182>
 800b320:	ab03      	add	r3, sp, #12
 800b322:	9300      	str	r3, [sp, #0]
 800b324:	4622      	mov	r2, r4
 800b326:	4b11      	ldr	r3, [pc, #68]	; (800b36c <_svfiprintf_r+0x1ec>)
 800b328:	a904      	add	r1, sp, #16
 800b32a:	4640      	mov	r0, r8
 800b32c:	f3af 8000 	nop.w
 800b330:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b334:	4681      	mov	r9, r0
 800b336:	d1d6      	bne.n	800b2e6 <_svfiprintf_r+0x166>
 800b338:	89a3      	ldrh	r3, [r4, #12]
 800b33a:	065b      	lsls	r3, r3, #25
 800b33c:	f53f af35 	bmi.w	800b1aa <_svfiprintf_r+0x2a>
 800b340:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b342:	b01d      	add	sp, #116	; 0x74
 800b344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b348:	ab03      	add	r3, sp, #12
 800b34a:	9300      	str	r3, [sp, #0]
 800b34c:	4622      	mov	r2, r4
 800b34e:	4b07      	ldr	r3, [pc, #28]	; (800b36c <_svfiprintf_r+0x1ec>)
 800b350:	a904      	add	r1, sp, #16
 800b352:	4640      	mov	r0, r8
 800b354:	f000 fa2c 	bl	800b7b0 <_printf_i>
 800b358:	e7ea      	b.n	800b330 <_svfiprintf_r+0x1b0>
 800b35a:	bf00      	nop
 800b35c:	0800ccc8 	.word	0x0800ccc8
 800b360:	0800ccce 	.word	0x0800ccce
 800b364:	0800ccd2 	.word	0x0800ccd2
 800b368:	00000000 	.word	0x00000000
 800b36c:	0800b0cd 	.word	0x0800b0cd

0800b370 <_sungetc_r>:
 800b370:	b538      	push	{r3, r4, r5, lr}
 800b372:	1c4b      	adds	r3, r1, #1
 800b374:	4614      	mov	r4, r2
 800b376:	d103      	bne.n	800b380 <_sungetc_r+0x10>
 800b378:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800b37c:	4628      	mov	r0, r5
 800b37e:	bd38      	pop	{r3, r4, r5, pc}
 800b380:	8993      	ldrh	r3, [r2, #12]
 800b382:	f023 0320 	bic.w	r3, r3, #32
 800b386:	8193      	strh	r3, [r2, #12]
 800b388:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b38a:	6852      	ldr	r2, [r2, #4]
 800b38c:	b2cd      	uxtb	r5, r1
 800b38e:	b18b      	cbz	r3, 800b3b4 <_sungetc_r+0x44>
 800b390:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b392:	4293      	cmp	r3, r2
 800b394:	dd08      	ble.n	800b3a8 <_sungetc_r+0x38>
 800b396:	6823      	ldr	r3, [r4, #0]
 800b398:	1e5a      	subs	r2, r3, #1
 800b39a:	6022      	str	r2, [r4, #0]
 800b39c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b3a0:	6863      	ldr	r3, [r4, #4]
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	6063      	str	r3, [r4, #4]
 800b3a6:	e7e9      	b.n	800b37c <_sungetc_r+0xc>
 800b3a8:	4621      	mov	r1, r4
 800b3aa:	f000 fdb9 	bl	800bf20 <__submore>
 800b3ae:	2800      	cmp	r0, #0
 800b3b0:	d0f1      	beq.n	800b396 <_sungetc_r+0x26>
 800b3b2:	e7e1      	b.n	800b378 <_sungetc_r+0x8>
 800b3b4:	6921      	ldr	r1, [r4, #16]
 800b3b6:	6823      	ldr	r3, [r4, #0]
 800b3b8:	b151      	cbz	r1, 800b3d0 <_sungetc_r+0x60>
 800b3ba:	4299      	cmp	r1, r3
 800b3bc:	d208      	bcs.n	800b3d0 <_sungetc_r+0x60>
 800b3be:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b3c2:	42a9      	cmp	r1, r5
 800b3c4:	d104      	bne.n	800b3d0 <_sungetc_r+0x60>
 800b3c6:	3b01      	subs	r3, #1
 800b3c8:	3201      	adds	r2, #1
 800b3ca:	6023      	str	r3, [r4, #0]
 800b3cc:	6062      	str	r2, [r4, #4]
 800b3ce:	e7d5      	b.n	800b37c <_sungetc_r+0xc>
 800b3d0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b3d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3d8:	6363      	str	r3, [r4, #52]	; 0x34
 800b3da:	2303      	movs	r3, #3
 800b3dc:	63a3      	str	r3, [r4, #56]	; 0x38
 800b3de:	4623      	mov	r3, r4
 800b3e0:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	e7dc      	b.n	800b3a4 <_sungetc_r+0x34>

0800b3ea <__ssrefill_r>:
 800b3ea:	b510      	push	{r4, lr}
 800b3ec:	460c      	mov	r4, r1
 800b3ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b3f0:	b169      	cbz	r1, 800b40e <__ssrefill_r+0x24>
 800b3f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3f6:	4299      	cmp	r1, r3
 800b3f8:	d001      	beq.n	800b3fe <__ssrefill_r+0x14>
 800b3fa:	f7ff fd5f 	bl	800aebc <_free_r>
 800b3fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b400:	6063      	str	r3, [r4, #4]
 800b402:	2000      	movs	r0, #0
 800b404:	6360      	str	r0, [r4, #52]	; 0x34
 800b406:	b113      	cbz	r3, 800b40e <__ssrefill_r+0x24>
 800b408:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b40a:	6023      	str	r3, [r4, #0]
 800b40c:	bd10      	pop	{r4, pc}
 800b40e:	6923      	ldr	r3, [r4, #16]
 800b410:	6023      	str	r3, [r4, #0]
 800b412:	2300      	movs	r3, #0
 800b414:	6063      	str	r3, [r4, #4]
 800b416:	89a3      	ldrh	r3, [r4, #12]
 800b418:	f043 0320 	orr.w	r3, r3, #32
 800b41c:	81a3      	strh	r3, [r4, #12]
 800b41e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b422:	e7f3      	b.n	800b40c <__ssrefill_r+0x22>

0800b424 <__ssvfiscanf_r>:
 800b424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b428:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800b42c:	460c      	mov	r4, r1
 800b42e:	2100      	movs	r1, #0
 800b430:	9144      	str	r1, [sp, #272]	; 0x110
 800b432:	9145      	str	r1, [sp, #276]	; 0x114
 800b434:	499f      	ldr	r1, [pc, #636]	; (800b6b4 <__ssvfiscanf_r+0x290>)
 800b436:	91a0      	str	r1, [sp, #640]	; 0x280
 800b438:	f10d 0804 	add.w	r8, sp, #4
 800b43c:	499e      	ldr	r1, [pc, #632]	; (800b6b8 <__ssvfiscanf_r+0x294>)
 800b43e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 800b6bc <__ssvfiscanf_r+0x298>
 800b442:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b446:	4606      	mov	r6, r0
 800b448:	4692      	mov	sl, r2
 800b44a:	91a1      	str	r1, [sp, #644]	; 0x284
 800b44c:	9300      	str	r3, [sp, #0]
 800b44e:	270a      	movs	r7, #10
 800b450:	f89a 3000 	ldrb.w	r3, [sl]
 800b454:	2b00      	cmp	r3, #0
 800b456:	f000 812a 	beq.w	800b6ae <__ssvfiscanf_r+0x28a>
 800b45a:	4655      	mov	r5, sl
 800b45c:	f000 fd9e 	bl	800bf9c <__locale_ctype_ptr>
 800b460:	f815 bb01 	ldrb.w	fp, [r5], #1
 800b464:	4458      	add	r0, fp
 800b466:	7843      	ldrb	r3, [r0, #1]
 800b468:	f013 0308 	ands.w	r3, r3, #8
 800b46c:	d01c      	beq.n	800b4a8 <__ssvfiscanf_r+0x84>
 800b46e:	6863      	ldr	r3, [r4, #4]
 800b470:	2b00      	cmp	r3, #0
 800b472:	dd12      	ble.n	800b49a <__ssvfiscanf_r+0x76>
 800b474:	f000 fd92 	bl	800bf9c <__locale_ctype_ptr>
 800b478:	6823      	ldr	r3, [r4, #0]
 800b47a:	781a      	ldrb	r2, [r3, #0]
 800b47c:	4410      	add	r0, r2
 800b47e:	7842      	ldrb	r2, [r0, #1]
 800b480:	0712      	lsls	r2, r2, #28
 800b482:	d401      	bmi.n	800b488 <__ssvfiscanf_r+0x64>
 800b484:	46aa      	mov	sl, r5
 800b486:	e7e3      	b.n	800b450 <__ssvfiscanf_r+0x2c>
 800b488:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b48a:	3201      	adds	r2, #1
 800b48c:	9245      	str	r2, [sp, #276]	; 0x114
 800b48e:	6862      	ldr	r2, [r4, #4]
 800b490:	3301      	adds	r3, #1
 800b492:	3a01      	subs	r2, #1
 800b494:	6062      	str	r2, [r4, #4]
 800b496:	6023      	str	r3, [r4, #0]
 800b498:	e7e9      	b.n	800b46e <__ssvfiscanf_r+0x4a>
 800b49a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b49c:	4621      	mov	r1, r4
 800b49e:	4630      	mov	r0, r6
 800b4a0:	4798      	blx	r3
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	d0e6      	beq.n	800b474 <__ssvfiscanf_r+0x50>
 800b4a6:	e7ed      	b.n	800b484 <__ssvfiscanf_r+0x60>
 800b4a8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800b4ac:	f040 8082 	bne.w	800b5b4 <__ssvfiscanf_r+0x190>
 800b4b0:	9343      	str	r3, [sp, #268]	; 0x10c
 800b4b2:	9341      	str	r3, [sp, #260]	; 0x104
 800b4b4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800b4b8:	2b2a      	cmp	r3, #42	; 0x2a
 800b4ba:	d103      	bne.n	800b4c4 <__ssvfiscanf_r+0xa0>
 800b4bc:	2310      	movs	r3, #16
 800b4be:	9341      	str	r3, [sp, #260]	; 0x104
 800b4c0:	f10a 0502 	add.w	r5, sl, #2
 800b4c4:	46aa      	mov	sl, r5
 800b4c6:	f815 1b01 	ldrb.w	r1, [r5], #1
 800b4ca:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b4ce:	2a09      	cmp	r2, #9
 800b4d0:	d922      	bls.n	800b518 <__ssvfiscanf_r+0xf4>
 800b4d2:	2203      	movs	r2, #3
 800b4d4:	4879      	ldr	r0, [pc, #484]	; (800b6bc <__ssvfiscanf_r+0x298>)
 800b4d6:	f7f4 fe93 	bl	8000200 <memchr>
 800b4da:	b138      	cbz	r0, 800b4ec <__ssvfiscanf_r+0xc8>
 800b4dc:	eba0 0309 	sub.w	r3, r0, r9
 800b4e0:	2001      	movs	r0, #1
 800b4e2:	4098      	lsls	r0, r3
 800b4e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b4e6:	4318      	orrs	r0, r3
 800b4e8:	9041      	str	r0, [sp, #260]	; 0x104
 800b4ea:	46aa      	mov	sl, r5
 800b4ec:	f89a 3000 	ldrb.w	r3, [sl]
 800b4f0:	2b67      	cmp	r3, #103	; 0x67
 800b4f2:	f10a 0501 	add.w	r5, sl, #1
 800b4f6:	d82b      	bhi.n	800b550 <__ssvfiscanf_r+0x12c>
 800b4f8:	2b65      	cmp	r3, #101	; 0x65
 800b4fa:	f080 809f 	bcs.w	800b63c <__ssvfiscanf_r+0x218>
 800b4fe:	2b47      	cmp	r3, #71	; 0x47
 800b500:	d810      	bhi.n	800b524 <__ssvfiscanf_r+0x100>
 800b502:	2b45      	cmp	r3, #69	; 0x45
 800b504:	f080 809a 	bcs.w	800b63c <__ssvfiscanf_r+0x218>
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d06c      	beq.n	800b5e6 <__ssvfiscanf_r+0x1c2>
 800b50c:	2b25      	cmp	r3, #37	; 0x25
 800b50e:	d051      	beq.n	800b5b4 <__ssvfiscanf_r+0x190>
 800b510:	2303      	movs	r3, #3
 800b512:	9347      	str	r3, [sp, #284]	; 0x11c
 800b514:	9742      	str	r7, [sp, #264]	; 0x108
 800b516:	e027      	b.n	800b568 <__ssvfiscanf_r+0x144>
 800b518:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b51a:	fb07 1303 	mla	r3, r7, r3, r1
 800b51e:	3b30      	subs	r3, #48	; 0x30
 800b520:	9343      	str	r3, [sp, #268]	; 0x10c
 800b522:	e7cf      	b.n	800b4c4 <__ssvfiscanf_r+0xa0>
 800b524:	2b5b      	cmp	r3, #91	; 0x5b
 800b526:	d06a      	beq.n	800b5fe <__ssvfiscanf_r+0x1da>
 800b528:	d80c      	bhi.n	800b544 <__ssvfiscanf_r+0x120>
 800b52a:	2b58      	cmp	r3, #88	; 0x58
 800b52c:	d1f0      	bne.n	800b510 <__ssvfiscanf_r+0xec>
 800b52e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b534:	9241      	str	r2, [sp, #260]	; 0x104
 800b536:	2210      	movs	r2, #16
 800b538:	9242      	str	r2, [sp, #264]	; 0x108
 800b53a:	2b6e      	cmp	r3, #110	; 0x6e
 800b53c:	bf8c      	ite	hi
 800b53e:	2304      	movhi	r3, #4
 800b540:	2303      	movls	r3, #3
 800b542:	e010      	b.n	800b566 <__ssvfiscanf_r+0x142>
 800b544:	2b63      	cmp	r3, #99	; 0x63
 800b546:	d065      	beq.n	800b614 <__ssvfiscanf_r+0x1f0>
 800b548:	2b64      	cmp	r3, #100	; 0x64
 800b54a:	d1e1      	bne.n	800b510 <__ssvfiscanf_r+0xec>
 800b54c:	9742      	str	r7, [sp, #264]	; 0x108
 800b54e:	e7f4      	b.n	800b53a <__ssvfiscanf_r+0x116>
 800b550:	2b70      	cmp	r3, #112	; 0x70
 800b552:	d04b      	beq.n	800b5ec <__ssvfiscanf_r+0x1c8>
 800b554:	d826      	bhi.n	800b5a4 <__ssvfiscanf_r+0x180>
 800b556:	2b6e      	cmp	r3, #110	; 0x6e
 800b558:	d062      	beq.n	800b620 <__ssvfiscanf_r+0x1fc>
 800b55a:	d84c      	bhi.n	800b5f6 <__ssvfiscanf_r+0x1d2>
 800b55c:	2b69      	cmp	r3, #105	; 0x69
 800b55e:	d1d7      	bne.n	800b510 <__ssvfiscanf_r+0xec>
 800b560:	2300      	movs	r3, #0
 800b562:	9342      	str	r3, [sp, #264]	; 0x108
 800b564:	2303      	movs	r3, #3
 800b566:	9347      	str	r3, [sp, #284]	; 0x11c
 800b568:	6863      	ldr	r3, [r4, #4]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	dd68      	ble.n	800b640 <__ssvfiscanf_r+0x21c>
 800b56e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b570:	0659      	lsls	r1, r3, #25
 800b572:	d407      	bmi.n	800b584 <__ssvfiscanf_r+0x160>
 800b574:	f000 fd12 	bl	800bf9c <__locale_ctype_ptr>
 800b578:	6823      	ldr	r3, [r4, #0]
 800b57a:	781a      	ldrb	r2, [r3, #0]
 800b57c:	4410      	add	r0, r2
 800b57e:	7842      	ldrb	r2, [r0, #1]
 800b580:	0712      	lsls	r2, r2, #28
 800b582:	d464      	bmi.n	800b64e <__ssvfiscanf_r+0x22a>
 800b584:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b586:	2b02      	cmp	r3, #2
 800b588:	dc73      	bgt.n	800b672 <__ssvfiscanf_r+0x24e>
 800b58a:	466b      	mov	r3, sp
 800b58c:	4622      	mov	r2, r4
 800b58e:	a941      	add	r1, sp, #260	; 0x104
 800b590:	4630      	mov	r0, r6
 800b592:	f000 fa1f 	bl	800b9d4 <_scanf_chars>
 800b596:	2801      	cmp	r0, #1
 800b598:	f000 8089 	beq.w	800b6ae <__ssvfiscanf_r+0x28a>
 800b59c:	2802      	cmp	r0, #2
 800b59e:	f47f af71 	bne.w	800b484 <__ssvfiscanf_r+0x60>
 800b5a2:	e01d      	b.n	800b5e0 <__ssvfiscanf_r+0x1bc>
 800b5a4:	2b75      	cmp	r3, #117	; 0x75
 800b5a6:	d0d1      	beq.n	800b54c <__ssvfiscanf_r+0x128>
 800b5a8:	2b78      	cmp	r3, #120	; 0x78
 800b5aa:	d0c0      	beq.n	800b52e <__ssvfiscanf_r+0x10a>
 800b5ac:	2b73      	cmp	r3, #115	; 0x73
 800b5ae:	d1af      	bne.n	800b510 <__ssvfiscanf_r+0xec>
 800b5b0:	2302      	movs	r3, #2
 800b5b2:	e7d8      	b.n	800b566 <__ssvfiscanf_r+0x142>
 800b5b4:	6863      	ldr	r3, [r4, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	dd0c      	ble.n	800b5d4 <__ssvfiscanf_r+0x1b0>
 800b5ba:	6823      	ldr	r3, [r4, #0]
 800b5bc:	781a      	ldrb	r2, [r3, #0]
 800b5be:	455a      	cmp	r2, fp
 800b5c0:	d175      	bne.n	800b6ae <__ssvfiscanf_r+0x28a>
 800b5c2:	3301      	adds	r3, #1
 800b5c4:	6862      	ldr	r2, [r4, #4]
 800b5c6:	6023      	str	r3, [r4, #0]
 800b5c8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b5ca:	3a01      	subs	r2, #1
 800b5cc:	3301      	adds	r3, #1
 800b5ce:	6062      	str	r2, [r4, #4]
 800b5d0:	9345      	str	r3, [sp, #276]	; 0x114
 800b5d2:	e757      	b.n	800b484 <__ssvfiscanf_r+0x60>
 800b5d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b5d6:	4621      	mov	r1, r4
 800b5d8:	4630      	mov	r0, r6
 800b5da:	4798      	blx	r3
 800b5dc:	2800      	cmp	r0, #0
 800b5de:	d0ec      	beq.n	800b5ba <__ssvfiscanf_r+0x196>
 800b5e0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b5e2:	2800      	cmp	r0, #0
 800b5e4:	d159      	bne.n	800b69a <__ssvfiscanf_r+0x276>
 800b5e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5ea:	e05c      	b.n	800b6a6 <__ssvfiscanf_r+0x282>
 800b5ec:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b5ee:	f042 0220 	orr.w	r2, r2, #32
 800b5f2:	9241      	str	r2, [sp, #260]	; 0x104
 800b5f4:	e79b      	b.n	800b52e <__ssvfiscanf_r+0x10a>
 800b5f6:	2308      	movs	r3, #8
 800b5f8:	9342      	str	r3, [sp, #264]	; 0x108
 800b5fa:	2304      	movs	r3, #4
 800b5fc:	e7b3      	b.n	800b566 <__ssvfiscanf_r+0x142>
 800b5fe:	4629      	mov	r1, r5
 800b600:	4640      	mov	r0, r8
 800b602:	f000 fb3f 	bl	800bc84 <__sccl>
 800b606:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b608:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b60c:	9341      	str	r3, [sp, #260]	; 0x104
 800b60e:	4605      	mov	r5, r0
 800b610:	2301      	movs	r3, #1
 800b612:	e7a8      	b.n	800b566 <__ssvfiscanf_r+0x142>
 800b614:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b61a:	9341      	str	r3, [sp, #260]	; 0x104
 800b61c:	2300      	movs	r3, #0
 800b61e:	e7a2      	b.n	800b566 <__ssvfiscanf_r+0x142>
 800b620:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b622:	06c3      	lsls	r3, r0, #27
 800b624:	f53f af2e 	bmi.w	800b484 <__ssvfiscanf_r+0x60>
 800b628:	9b00      	ldr	r3, [sp, #0]
 800b62a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b62c:	1d19      	adds	r1, r3, #4
 800b62e:	9100      	str	r1, [sp, #0]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	07c0      	lsls	r0, r0, #31
 800b634:	bf4c      	ite	mi
 800b636:	801a      	strhmi	r2, [r3, #0]
 800b638:	601a      	strpl	r2, [r3, #0]
 800b63a:	e723      	b.n	800b484 <__ssvfiscanf_r+0x60>
 800b63c:	2305      	movs	r3, #5
 800b63e:	e792      	b.n	800b566 <__ssvfiscanf_r+0x142>
 800b640:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b642:	4621      	mov	r1, r4
 800b644:	4630      	mov	r0, r6
 800b646:	4798      	blx	r3
 800b648:	2800      	cmp	r0, #0
 800b64a:	d090      	beq.n	800b56e <__ssvfiscanf_r+0x14a>
 800b64c:	e7c8      	b.n	800b5e0 <__ssvfiscanf_r+0x1bc>
 800b64e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b650:	3201      	adds	r2, #1
 800b652:	9245      	str	r2, [sp, #276]	; 0x114
 800b654:	6862      	ldr	r2, [r4, #4]
 800b656:	3a01      	subs	r2, #1
 800b658:	2a00      	cmp	r2, #0
 800b65a:	6062      	str	r2, [r4, #4]
 800b65c:	dd02      	ble.n	800b664 <__ssvfiscanf_r+0x240>
 800b65e:	3301      	adds	r3, #1
 800b660:	6023      	str	r3, [r4, #0]
 800b662:	e787      	b.n	800b574 <__ssvfiscanf_r+0x150>
 800b664:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b666:	4621      	mov	r1, r4
 800b668:	4630      	mov	r0, r6
 800b66a:	4798      	blx	r3
 800b66c:	2800      	cmp	r0, #0
 800b66e:	d081      	beq.n	800b574 <__ssvfiscanf_r+0x150>
 800b670:	e7b6      	b.n	800b5e0 <__ssvfiscanf_r+0x1bc>
 800b672:	2b04      	cmp	r3, #4
 800b674:	dc06      	bgt.n	800b684 <__ssvfiscanf_r+0x260>
 800b676:	466b      	mov	r3, sp
 800b678:	4622      	mov	r2, r4
 800b67a:	a941      	add	r1, sp, #260	; 0x104
 800b67c:	4630      	mov	r0, r6
 800b67e:	f000 fa0d 	bl	800ba9c <_scanf_i>
 800b682:	e788      	b.n	800b596 <__ssvfiscanf_r+0x172>
 800b684:	4b0e      	ldr	r3, [pc, #56]	; (800b6c0 <__ssvfiscanf_r+0x29c>)
 800b686:	2b00      	cmp	r3, #0
 800b688:	f43f aefc 	beq.w	800b484 <__ssvfiscanf_r+0x60>
 800b68c:	466b      	mov	r3, sp
 800b68e:	4622      	mov	r2, r4
 800b690:	a941      	add	r1, sp, #260	; 0x104
 800b692:	4630      	mov	r0, r6
 800b694:	f3af 8000 	nop.w
 800b698:	e77d      	b.n	800b596 <__ssvfiscanf_r+0x172>
 800b69a:	89a3      	ldrh	r3, [r4, #12]
 800b69c:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b6a0:	bf18      	it	ne
 800b6a2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800b6a6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800b6aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ae:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b6b0:	e7f9      	b.n	800b6a6 <__ssvfiscanf_r+0x282>
 800b6b2:	bf00      	nop
 800b6b4:	0800b371 	.word	0x0800b371
 800b6b8:	0800b3eb 	.word	0x0800b3eb
 800b6bc:	0800ccce 	.word	0x0800ccce
 800b6c0:	00000000 	.word	0x00000000

0800b6c4 <_printf_common>:
 800b6c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6c8:	4691      	mov	r9, r2
 800b6ca:	461f      	mov	r7, r3
 800b6cc:	688a      	ldr	r2, [r1, #8]
 800b6ce:	690b      	ldr	r3, [r1, #16]
 800b6d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	bfb8      	it	lt
 800b6d8:	4613      	movlt	r3, r2
 800b6da:	f8c9 3000 	str.w	r3, [r9]
 800b6de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b6e2:	4606      	mov	r6, r0
 800b6e4:	460c      	mov	r4, r1
 800b6e6:	b112      	cbz	r2, 800b6ee <_printf_common+0x2a>
 800b6e8:	3301      	adds	r3, #1
 800b6ea:	f8c9 3000 	str.w	r3, [r9]
 800b6ee:	6823      	ldr	r3, [r4, #0]
 800b6f0:	0699      	lsls	r1, r3, #26
 800b6f2:	bf42      	ittt	mi
 800b6f4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b6f8:	3302      	addmi	r3, #2
 800b6fa:	f8c9 3000 	strmi.w	r3, [r9]
 800b6fe:	6825      	ldr	r5, [r4, #0]
 800b700:	f015 0506 	ands.w	r5, r5, #6
 800b704:	d107      	bne.n	800b716 <_printf_common+0x52>
 800b706:	f104 0a19 	add.w	sl, r4, #25
 800b70a:	68e3      	ldr	r3, [r4, #12]
 800b70c:	f8d9 2000 	ldr.w	r2, [r9]
 800b710:	1a9b      	subs	r3, r3, r2
 800b712:	42ab      	cmp	r3, r5
 800b714:	dc28      	bgt.n	800b768 <_printf_common+0xa4>
 800b716:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b71a:	6822      	ldr	r2, [r4, #0]
 800b71c:	3300      	adds	r3, #0
 800b71e:	bf18      	it	ne
 800b720:	2301      	movne	r3, #1
 800b722:	0692      	lsls	r2, r2, #26
 800b724:	d42d      	bmi.n	800b782 <_printf_common+0xbe>
 800b726:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b72a:	4639      	mov	r1, r7
 800b72c:	4630      	mov	r0, r6
 800b72e:	47c0      	blx	r8
 800b730:	3001      	adds	r0, #1
 800b732:	d020      	beq.n	800b776 <_printf_common+0xb2>
 800b734:	6823      	ldr	r3, [r4, #0]
 800b736:	68e5      	ldr	r5, [r4, #12]
 800b738:	f8d9 2000 	ldr.w	r2, [r9]
 800b73c:	f003 0306 	and.w	r3, r3, #6
 800b740:	2b04      	cmp	r3, #4
 800b742:	bf08      	it	eq
 800b744:	1aad      	subeq	r5, r5, r2
 800b746:	68a3      	ldr	r3, [r4, #8]
 800b748:	6922      	ldr	r2, [r4, #16]
 800b74a:	bf0c      	ite	eq
 800b74c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b750:	2500      	movne	r5, #0
 800b752:	4293      	cmp	r3, r2
 800b754:	bfc4      	itt	gt
 800b756:	1a9b      	subgt	r3, r3, r2
 800b758:	18ed      	addgt	r5, r5, r3
 800b75a:	f04f 0900 	mov.w	r9, #0
 800b75e:	341a      	adds	r4, #26
 800b760:	454d      	cmp	r5, r9
 800b762:	d11a      	bne.n	800b79a <_printf_common+0xd6>
 800b764:	2000      	movs	r0, #0
 800b766:	e008      	b.n	800b77a <_printf_common+0xb6>
 800b768:	2301      	movs	r3, #1
 800b76a:	4652      	mov	r2, sl
 800b76c:	4639      	mov	r1, r7
 800b76e:	4630      	mov	r0, r6
 800b770:	47c0      	blx	r8
 800b772:	3001      	adds	r0, #1
 800b774:	d103      	bne.n	800b77e <_printf_common+0xba>
 800b776:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b77a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b77e:	3501      	adds	r5, #1
 800b780:	e7c3      	b.n	800b70a <_printf_common+0x46>
 800b782:	18e1      	adds	r1, r4, r3
 800b784:	1c5a      	adds	r2, r3, #1
 800b786:	2030      	movs	r0, #48	; 0x30
 800b788:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b78c:	4422      	add	r2, r4
 800b78e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b792:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b796:	3302      	adds	r3, #2
 800b798:	e7c5      	b.n	800b726 <_printf_common+0x62>
 800b79a:	2301      	movs	r3, #1
 800b79c:	4622      	mov	r2, r4
 800b79e:	4639      	mov	r1, r7
 800b7a0:	4630      	mov	r0, r6
 800b7a2:	47c0      	blx	r8
 800b7a4:	3001      	adds	r0, #1
 800b7a6:	d0e6      	beq.n	800b776 <_printf_common+0xb2>
 800b7a8:	f109 0901 	add.w	r9, r9, #1
 800b7ac:	e7d8      	b.n	800b760 <_printf_common+0x9c>
	...

0800b7b0 <_printf_i>:
 800b7b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b7b4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b7b8:	460c      	mov	r4, r1
 800b7ba:	7e09      	ldrb	r1, [r1, #24]
 800b7bc:	b085      	sub	sp, #20
 800b7be:	296e      	cmp	r1, #110	; 0x6e
 800b7c0:	4617      	mov	r7, r2
 800b7c2:	4606      	mov	r6, r0
 800b7c4:	4698      	mov	r8, r3
 800b7c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7c8:	f000 80b3 	beq.w	800b932 <_printf_i+0x182>
 800b7cc:	d822      	bhi.n	800b814 <_printf_i+0x64>
 800b7ce:	2963      	cmp	r1, #99	; 0x63
 800b7d0:	d036      	beq.n	800b840 <_printf_i+0x90>
 800b7d2:	d80a      	bhi.n	800b7ea <_printf_i+0x3a>
 800b7d4:	2900      	cmp	r1, #0
 800b7d6:	f000 80b9 	beq.w	800b94c <_printf_i+0x19c>
 800b7da:	2958      	cmp	r1, #88	; 0x58
 800b7dc:	f000 8083 	beq.w	800b8e6 <_printf_i+0x136>
 800b7e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7e4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b7e8:	e032      	b.n	800b850 <_printf_i+0xa0>
 800b7ea:	2964      	cmp	r1, #100	; 0x64
 800b7ec:	d001      	beq.n	800b7f2 <_printf_i+0x42>
 800b7ee:	2969      	cmp	r1, #105	; 0x69
 800b7f0:	d1f6      	bne.n	800b7e0 <_printf_i+0x30>
 800b7f2:	6820      	ldr	r0, [r4, #0]
 800b7f4:	6813      	ldr	r3, [r2, #0]
 800b7f6:	0605      	lsls	r5, r0, #24
 800b7f8:	f103 0104 	add.w	r1, r3, #4
 800b7fc:	d52a      	bpl.n	800b854 <_printf_i+0xa4>
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	6011      	str	r1, [r2, #0]
 800b802:	2b00      	cmp	r3, #0
 800b804:	da03      	bge.n	800b80e <_printf_i+0x5e>
 800b806:	222d      	movs	r2, #45	; 0x2d
 800b808:	425b      	negs	r3, r3
 800b80a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b80e:	486f      	ldr	r0, [pc, #444]	; (800b9cc <_printf_i+0x21c>)
 800b810:	220a      	movs	r2, #10
 800b812:	e039      	b.n	800b888 <_printf_i+0xd8>
 800b814:	2973      	cmp	r1, #115	; 0x73
 800b816:	f000 809d 	beq.w	800b954 <_printf_i+0x1a4>
 800b81a:	d808      	bhi.n	800b82e <_printf_i+0x7e>
 800b81c:	296f      	cmp	r1, #111	; 0x6f
 800b81e:	d020      	beq.n	800b862 <_printf_i+0xb2>
 800b820:	2970      	cmp	r1, #112	; 0x70
 800b822:	d1dd      	bne.n	800b7e0 <_printf_i+0x30>
 800b824:	6823      	ldr	r3, [r4, #0]
 800b826:	f043 0320 	orr.w	r3, r3, #32
 800b82a:	6023      	str	r3, [r4, #0]
 800b82c:	e003      	b.n	800b836 <_printf_i+0x86>
 800b82e:	2975      	cmp	r1, #117	; 0x75
 800b830:	d017      	beq.n	800b862 <_printf_i+0xb2>
 800b832:	2978      	cmp	r1, #120	; 0x78
 800b834:	d1d4      	bne.n	800b7e0 <_printf_i+0x30>
 800b836:	2378      	movs	r3, #120	; 0x78
 800b838:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b83c:	4864      	ldr	r0, [pc, #400]	; (800b9d0 <_printf_i+0x220>)
 800b83e:	e055      	b.n	800b8ec <_printf_i+0x13c>
 800b840:	6813      	ldr	r3, [r2, #0]
 800b842:	1d19      	adds	r1, r3, #4
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	6011      	str	r1, [r2, #0]
 800b848:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b84c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b850:	2301      	movs	r3, #1
 800b852:	e08c      	b.n	800b96e <_printf_i+0x1be>
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	6011      	str	r1, [r2, #0]
 800b858:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b85c:	bf18      	it	ne
 800b85e:	b21b      	sxthne	r3, r3
 800b860:	e7cf      	b.n	800b802 <_printf_i+0x52>
 800b862:	6813      	ldr	r3, [r2, #0]
 800b864:	6825      	ldr	r5, [r4, #0]
 800b866:	1d18      	adds	r0, r3, #4
 800b868:	6010      	str	r0, [r2, #0]
 800b86a:	0628      	lsls	r0, r5, #24
 800b86c:	d501      	bpl.n	800b872 <_printf_i+0xc2>
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	e002      	b.n	800b878 <_printf_i+0xc8>
 800b872:	0668      	lsls	r0, r5, #25
 800b874:	d5fb      	bpl.n	800b86e <_printf_i+0xbe>
 800b876:	881b      	ldrh	r3, [r3, #0]
 800b878:	4854      	ldr	r0, [pc, #336]	; (800b9cc <_printf_i+0x21c>)
 800b87a:	296f      	cmp	r1, #111	; 0x6f
 800b87c:	bf14      	ite	ne
 800b87e:	220a      	movne	r2, #10
 800b880:	2208      	moveq	r2, #8
 800b882:	2100      	movs	r1, #0
 800b884:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b888:	6865      	ldr	r5, [r4, #4]
 800b88a:	60a5      	str	r5, [r4, #8]
 800b88c:	2d00      	cmp	r5, #0
 800b88e:	f2c0 8095 	blt.w	800b9bc <_printf_i+0x20c>
 800b892:	6821      	ldr	r1, [r4, #0]
 800b894:	f021 0104 	bic.w	r1, r1, #4
 800b898:	6021      	str	r1, [r4, #0]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d13d      	bne.n	800b91a <_printf_i+0x16a>
 800b89e:	2d00      	cmp	r5, #0
 800b8a0:	f040 808e 	bne.w	800b9c0 <_printf_i+0x210>
 800b8a4:	4665      	mov	r5, ip
 800b8a6:	2a08      	cmp	r2, #8
 800b8a8:	d10b      	bne.n	800b8c2 <_printf_i+0x112>
 800b8aa:	6823      	ldr	r3, [r4, #0]
 800b8ac:	07db      	lsls	r3, r3, #31
 800b8ae:	d508      	bpl.n	800b8c2 <_printf_i+0x112>
 800b8b0:	6923      	ldr	r3, [r4, #16]
 800b8b2:	6862      	ldr	r2, [r4, #4]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	bfde      	ittt	le
 800b8b8:	2330      	movle	r3, #48	; 0x30
 800b8ba:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b8be:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b8c2:	ebac 0305 	sub.w	r3, ip, r5
 800b8c6:	6123      	str	r3, [r4, #16]
 800b8c8:	f8cd 8000 	str.w	r8, [sp]
 800b8cc:	463b      	mov	r3, r7
 800b8ce:	aa03      	add	r2, sp, #12
 800b8d0:	4621      	mov	r1, r4
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f7ff fef6 	bl	800b6c4 <_printf_common>
 800b8d8:	3001      	adds	r0, #1
 800b8da:	d14d      	bne.n	800b978 <_printf_i+0x1c8>
 800b8dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8e0:	b005      	add	sp, #20
 800b8e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8e6:	4839      	ldr	r0, [pc, #228]	; (800b9cc <_printf_i+0x21c>)
 800b8e8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b8ec:	6813      	ldr	r3, [r2, #0]
 800b8ee:	6821      	ldr	r1, [r4, #0]
 800b8f0:	1d1d      	adds	r5, r3, #4
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	6015      	str	r5, [r2, #0]
 800b8f6:	060a      	lsls	r2, r1, #24
 800b8f8:	d50b      	bpl.n	800b912 <_printf_i+0x162>
 800b8fa:	07ca      	lsls	r2, r1, #31
 800b8fc:	bf44      	itt	mi
 800b8fe:	f041 0120 	orrmi.w	r1, r1, #32
 800b902:	6021      	strmi	r1, [r4, #0]
 800b904:	b91b      	cbnz	r3, 800b90e <_printf_i+0x15e>
 800b906:	6822      	ldr	r2, [r4, #0]
 800b908:	f022 0220 	bic.w	r2, r2, #32
 800b90c:	6022      	str	r2, [r4, #0]
 800b90e:	2210      	movs	r2, #16
 800b910:	e7b7      	b.n	800b882 <_printf_i+0xd2>
 800b912:	064d      	lsls	r5, r1, #25
 800b914:	bf48      	it	mi
 800b916:	b29b      	uxthmi	r3, r3
 800b918:	e7ef      	b.n	800b8fa <_printf_i+0x14a>
 800b91a:	4665      	mov	r5, ip
 800b91c:	fbb3 f1f2 	udiv	r1, r3, r2
 800b920:	fb02 3311 	mls	r3, r2, r1, r3
 800b924:	5cc3      	ldrb	r3, [r0, r3]
 800b926:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b92a:	460b      	mov	r3, r1
 800b92c:	2900      	cmp	r1, #0
 800b92e:	d1f5      	bne.n	800b91c <_printf_i+0x16c>
 800b930:	e7b9      	b.n	800b8a6 <_printf_i+0xf6>
 800b932:	6813      	ldr	r3, [r2, #0]
 800b934:	6825      	ldr	r5, [r4, #0]
 800b936:	6961      	ldr	r1, [r4, #20]
 800b938:	1d18      	adds	r0, r3, #4
 800b93a:	6010      	str	r0, [r2, #0]
 800b93c:	0628      	lsls	r0, r5, #24
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	d501      	bpl.n	800b946 <_printf_i+0x196>
 800b942:	6019      	str	r1, [r3, #0]
 800b944:	e002      	b.n	800b94c <_printf_i+0x19c>
 800b946:	066a      	lsls	r2, r5, #25
 800b948:	d5fb      	bpl.n	800b942 <_printf_i+0x192>
 800b94a:	8019      	strh	r1, [r3, #0]
 800b94c:	2300      	movs	r3, #0
 800b94e:	6123      	str	r3, [r4, #16]
 800b950:	4665      	mov	r5, ip
 800b952:	e7b9      	b.n	800b8c8 <_printf_i+0x118>
 800b954:	6813      	ldr	r3, [r2, #0]
 800b956:	1d19      	adds	r1, r3, #4
 800b958:	6011      	str	r1, [r2, #0]
 800b95a:	681d      	ldr	r5, [r3, #0]
 800b95c:	6862      	ldr	r2, [r4, #4]
 800b95e:	2100      	movs	r1, #0
 800b960:	4628      	mov	r0, r5
 800b962:	f7f4 fc4d 	bl	8000200 <memchr>
 800b966:	b108      	cbz	r0, 800b96c <_printf_i+0x1bc>
 800b968:	1b40      	subs	r0, r0, r5
 800b96a:	6060      	str	r0, [r4, #4]
 800b96c:	6863      	ldr	r3, [r4, #4]
 800b96e:	6123      	str	r3, [r4, #16]
 800b970:	2300      	movs	r3, #0
 800b972:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b976:	e7a7      	b.n	800b8c8 <_printf_i+0x118>
 800b978:	6923      	ldr	r3, [r4, #16]
 800b97a:	462a      	mov	r2, r5
 800b97c:	4639      	mov	r1, r7
 800b97e:	4630      	mov	r0, r6
 800b980:	47c0      	blx	r8
 800b982:	3001      	adds	r0, #1
 800b984:	d0aa      	beq.n	800b8dc <_printf_i+0x12c>
 800b986:	6823      	ldr	r3, [r4, #0]
 800b988:	079b      	lsls	r3, r3, #30
 800b98a:	d413      	bmi.n	800b9b4 <_printf_i+0x204>
 800b98c:	68e0      	ldr	r0, [r4, #12]
 800b98e:	9b03      	ldr	r3, [sp, #12]
 800b990:	4298      	cmp	r0, r3
 800b992:	bfb8      	it	lt
 800b994:	4618      	movlt	r0, r3
 800b996:	e7a3      	b.n	800b8e0 <_printf_i+0x130>
 800b998:	2301      	movs	r3, #1
 800b99a:	464a      	mov	r2, r9
 800b99c:	4639      	mov	r1, r7
 800b99e:	4630      	mov	r0, r6
 800b9a0:	47c0      	blx	r8
 800b9a2:	3001      	adds	r0, #1
 800b9a4:	d09a      	beq.n	800b8dc <_printf_i+0x12c>
 800b9a6:	3501      	adds	r5, #1
 800b9a8:	68e3      	ldr	r3, [r4, #12]
 800b9aa:	9a03      	ldr	r2, [sp, #12]
 800b9ac:	1a9b      	subs	r3, r3, r2
 800b9ae:	42ab      	cmp	r3, r5
 800b9b0:	dcf2      	bgt.n	800b998 <_printf_i+0x1e8>
 800b9b2:	e7eb      	b.n	800b98c <_printf_i+0x1dc>
 800b9b4:	2500      	movs	r5, #0
 800b9b6:	f104 0919 	add.w	r9, r4, #25
 800b9ba:	e7f5      	b.n	800b9a8 <_printf_i+0x1f8>
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d1ac      	bne.n	800b91a <_printf_i+0x16a>
 800b9c0:	7803      	ldrb	r3, [r0, #0]
 800b9c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b9c6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9ca:	e76c      	b.n	800b8a6 <_printf_i+0xf6>
 800b9cc:	0800ccd9 	.word	0x0800ccd9
 800b9d0:	0800ccea 	.word	0x0800ccea

0800b9d4 <_scanf_chars>:
 800b9d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9d8:	4615      	mov	r5, r2
 800b9da:	688a      	ldr	r2, [r1, #8]
 800b9dc:	4680      	mov	r8, r0
 800b9de:	460c      	mov	r4, r1
 800b9e0:	b932      	cbnz	r2, 800b9f0 <_scanf_chars+0x1c>
 800b9e2:	698a      	ldr	r2, [r1, #24]
 800b9e4:	2a00      	cmp	r2, #0
 800b9e6:	bf14      	ite	ne
 800b9e8:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800b9ec:	2201      	moveq	r2, #1
 800b9ee:	608a      	str	r2, [r1, #8]
 800b9f0:	6822      	ldr	r2, [r4, #0]
 800b9f2:	06d1      	lsls	r1, r2, #27
 800b9f4:	bf5f      	itttt	pl
 800b9f6:	681a      	ldrpl	r2, [r3, #0]
 800b9f8:	1d11      	addpl	r1, r2, #4
 800b9fa:	6019      	strpl	r1, [r3, #0]
 800b9fc:	6817      	ldrpl	r7, [r2, #0]
 800b9fe:	2600      	movs	r6, #0
 800ba00:	69a3      	ldr	r3, [r4, #24]
 800ba02:	b1db      	cbz	r3, 800ba3c <_scanf_chars+0x68>
 800ba04:	2b01      	cmp	r3, #1
 800ba06:	d107      	bne.n	800ba18 <_scanf_chars+0x44>
 800ba08:	682b      	ldr	r3, [r5, #0]
 800ba0a:	6962      	ldr	r2, [r4, #20]
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	5cd3      	ldrb	r3, [r2, r3]
 800ba10:	b9a3      	cbnz	r3, 800ba3c <_scanf_chars+0x68>
 800ba12:	2e00      	cmp	r6, #0
 800ba14:	d132      	bne.n	800ba7c <_scanf_chars+0xa8>
 800ba16:	e006      	b.n	800ba26 <_scanf_chars+0x52>
 800ba18:	2b02      	cmp	r3, #2
 800ba1a:	d007      	beq.n	800ba2c <_scanf_chars+0x58>
 800ba1c:	2e00      	cmp	r6, #0
 800ba1e:	d12d      	bne.n	800ba7c <_scanf_chars+0xa8>
 800ba20:	69a3      	ldr	r3, [r4, #24]
 800ba22:	2b01      	cmp	r3, #1
 800ba24:	d12a      	bne.n	800ba7c <_scanf_chars+0xa8>
 800ba26:	2001      	movs	r0, #1
 800ba28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba2c:	f000 fab6 	bl	800bf9c <__locale_ctype_ptr>
 800ba30:	682b      	ldr	r3, [r5, #0]
 800ba32:	781b      	ldrb	r3, [r3, #0]
 800ba34:	4418      	add	r0, r3
 800ba36:	7843      	ldrb	r3, [r0, #1]
 800ba38:	071b      	lsls	r3, r3, #28
 800ba3a:	d4ef      	bmi.n	800ba1c <_scanf_chars+0x48>
 800ba3c:	6823      	ldr	r3, [r4, #0]
 800ba3e:	06da      	lsls	r2, r3, #27
 800ba40:	bf5e      	ittt	pl
 800ba42:	682b      	ldrpl	r3, [r5, #0]
 800ba44:	781b      	ldrbpl	r3, [r3, #0]
 800ba46:	703b      	strbpl	r3, [r7, #0]
 800ba48:	682a      	ldr	r2, [r5, #0]
 800ba4a:	686b      	ldr	r3, [r5, #4]
 800ba4c:	f102 0201 	add.w	r2, r2, #1
 800ba50:	602a      	str	r2, [r5, #0]
 800ba52:	68a2      	ldr	r2, [r4, #8]
 800ba54:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ba58:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800ba5c:	606b      	str	r3, [r5, #4]
 800ba5e:	f106 0601 	add.w	r6, r6, #1
 800ba62:	bf58      	it	pl
 800ba64:	3701      	addpl	r7, #1
 800ba66:	60a2      	str	r2, [r4, #8]
 800ba68:	b142      	cbz	r2, 800ba7c <_scanf_chars+0xa8>
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	dcc8      	bgt.n	800ba00 <_scanf_chars+0x2c>
 800ba6e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ba72:	4629      	mov	r1, r5
 800ba74:	4640      	mov	r0, r8
 800ba76:	4798      	blx	r3
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	d0c1      	beq.n	800ba00 <_scanf_chars+0x2c>
 800ba7c:	6823      	ldr	r3, [r4, #0]
 800ba7e:	f013 0310 	ands.w	r3, r3, #16
 800ba82:	d105      	bne.n	800ba90 <_scanf_chars+0xbc>
 800ba84:	68e2      	ldr	r2, [r4, #12]
 800ba86:	3201      	adds	r2, #1
 800ba88:	60e2      	str	r2, [r4, #12]
 800ba8a:	69a2      	ldr	r2, [r4, #24]
 800ba8c:	b102      	cbz	r2, 800ba90 <_scanf_chars+0xbc>
 800ba8e:	703b      	strb	r3, [r7, #0]
 800ba90:	6923      	ldr	r3, [r4, #16]
 800ba92:	441e      	add	r6, r3
 800ba94:	6126      	str	r6, [r4, #16]
 800ba96:	2000      	movs	r0, #0
 800ba98:	e7c6      	b.n	800ba28 <_scanf_chars+0x54>
	...

0800ba9c <_scanf_i>:
 800ba9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa0:	469a      	mov	sl, r3
 800baa2:	4b74      	ldr	r3, [pc, #464]	; (800bc74 <_scanf_i+0x1d8>)
 800baa4:	460c      	mov	r4, r1
 800baa6:	4683      	mov	fp, r0
 800baa8:	4616      	mov	r6, r2
 800baaa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800baae:	b087      	sub	sp, #28
 800bab0:	ab03      	add	r3, sp, #12
 800bab2:	68a7      	ldr	r7, [r4, #8]
 800bab4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bab8:	4b6f      	ldr	r3, [pc, #444]	; (800bc78 <_scanf_i+0x1dc>)
 800baba:	69a1      	ldr	r1, [r4, #24]
 800babc:	4a6f      	ldr	r2, [pc, #444]	; (800bc7c <_scanf_i+0x1e0>)
 800babe:	2903      	cmp	r1, #3
 800bac0:	bf08      	it	eq
 800bac2:	461a      	moveq	r2, r3
 800bac4:	1e7b      	subs	r3, r7, #1
 800bac6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800baca:	bf84      	itt	hi
 800bacc:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bad0:	60a3      	strhi	r3, [r4, #8]
 800bad2:	6823      	ldr	r3, [r4, #0]
 800bad4:	9200      	str	r2, [sp, #0]
 800bad6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800bada:	bf88      	it	hi
 800badc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bae0:	f104 091c 	add.w	r9, r4, #28
 800bae4:	6023      	str	r3, [r4, #0]
 800bae6:	bf8c      	ite	hi
 800bae8:	197f      	addhi	r7, r7, r5
 800baea:	2700      	movls	r7, #0
 800baec:	464b      	mov	r3, r9
 800baee:	f04f 0800 	mov.w	r8, #0
 800baf2:	9301      	str	r3, [sp, #4]
 800baf4:	6831      	ldr	r1, [r6, #0]
 800baf6:	ab03      	add	r3, sp, #12
 800baf8:	2202      	movs	r2, #2
 800bafa:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800bafe:	7809      	ldrb	r1, [r1, #0]
 800bb00:	f7f4 fb7e 	bl	8000200 <memchr>
 800bb04:	9b01      	ldr	r3, [sp, #4]
 800bb06:	b330      	cbz	r0, 800bb56 <_scanf_i+0xba>
 800bb08:	f1b8 0f01 	cmp.w	r8, #1
 800bb0c:	d15a      	bne.n	800bbc4 <_scanf_i+0x128>
 800bb0e:	6862      	ldr	r2, [r4, #4]
 800bb10:	b92a      	cbnz	r2, 800bb1e <_scanf_i+0x82>
 800bb12:	6822      	ldr	r2, [r4, #0]
 800bb14:	2108      	movs	r1, #8
 800bb16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bb1a:	6061      	str	r1, [r4, #4]
 800bb1c:	6022      	str	r2, [r4, #0]
 800bb1e:	6822      	ldr	r2, [r4, #0]
 800bb20:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800bb24:	6022      	str	r2, [r4, #0]
 800bb26:	68a2      	ldr	r2, [r4, #8]
 800bb28:	1e51      	subs	r1, r2, #1
 800bb2a:	60a1      	str	r1, [r4, #8]
 800bb2c:	b19a      	cbz	r2, 800bb56 <_scanf_i+0xba>
 800bb2e:	6832      	ldr	r2, [r6, #0]
 800bb30:	1c51      	adds	r1, r2, #1
 800bb32:	6031      	str	r1, [r6, #0]
 800bb34:	7812      	ldrb	r2, [r2, #0]
 800bb36:	701a      	strb	r2, [r3, #0]
 800bb38:	1c5d      	adds	r5, r3, #1
 800bb3a:	6873      	ldr	r3, [r6, #4]
 800bb3c:	3b01      	subs	r3, #1
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	6073      	str	r3, [r6, #4]
 800bb42:	dc07      	bgt.n	800bb54 <_scanf_i+0xb8>
 800bb44:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bb48:	4631      	mov	r1, r6
 800bb4a:	4658      	mov	r0, fp
 800bb4c:	4798      	blx	r3
 800bb4e:	2800      	cmp	r0, #0
 800bb50:	f040 8086 	bne.w	800bc60 <_scanf_i+0x1c4>
 800bb54:	462b      	mov	r3, r5
 800bb56:	f108 0801 	add.w	r8, r8, #1
 800bb5a:	f1b8 0f03 	cmp.w	r8, #3
 800bb5e:	d1c8      	bne.n	800baf2 <_scanf_i+0x56>
 800bb60:	6862      	ldr	r2, [r4, #4]
 800bb62:	b90a      	cbnz	r2, 800bb68 <_scanf_i+0xcc>
 800bb64:	220a      	movs	r2, #10
 800bb66:	6062      	str	r2, [r4, #4]
 800bb68:	6862      	ldr	r2, [r4, #4]
 800bb6a:	4945      	ldr	r1, [pc, #276]	; (800bc80 <_scanf_i+0x1e4>)
 800bb6c:	6960      	ldr	r0, [r4, #20]
 800bb6e:	9301      	str	r3, [sp, #4]
 800bb70:	1a89      	subs	r1, r1, r2
 800bb72:	f000 f887 	bl	800bc84 <__sccl>
 800bb76:	9b01      	ldr	r3, [sp, #4]
 800bb78:	f04f 0800 	mov.w	r8, #0
 800bb7c:	461d      	mov	r5, r3
 800bb7e:	68a3      	ldr	r3, [r4, #8]
 800bb80:	6822      	ldr	r2, [r4, #0]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d03a      	beq.n	800bbfc <_scanf_i+0x160>
 800bb86:	6831      	ldr	r1, [r6, #0]
 800bb88:	6960      	ldr	r0, [r4, #20]
 800bb8a:	f891 c000 	ldrb.w	ip, [r1]
 800bb8e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800bb92:	2800      	cmp	r0, #0
 800bb94:	d032      	beq.n	800bbfc <_scanf_i+0x160>
 800bb96:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800bb9a:	d121      	bne.n	800bbe0 <_scanf_i+0x144>
 800bb9c:	0510      	lsls	r0, r2, #20
 800bb9e:	d51f      	bpl.n	800bbe0 <_scanf_i+0x144>
 800bba0:	f108 0801 	add.w	r8, r8, #1
 800bba4:	b117      	cbz	r7, 800bbac <_scanf_i+0x110>
 800bba6:	3301      	adds	r3, #1
 800bba8:	3f01      	subs	r7, #1
 800bbaa:	60a3      	str	r3, [r4, #8]
 800bbac:	6873      	ldr	r3, [r6, #4]
 800bbae:	3b01      	subs	r3, #1
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	6073      	str	r3, [r6, #4]
 800bbb4:	dd1b      	ble.n	800bbee <_scanf_i+0x152>
 800bbb6:	6833      	ldr	r3, [r6, #0]
 800bbb8:	3301      	adds	r3, #1
 800bbba:	6033      	str	r3, [r6, #0]
 800bbbc:	68a3      	ldr	r3, [r4, #8]
 800bbbe:	3b01      	subs	r3, #1
 800bbc0:	60a3      	str	r3, [r4, #8]
 800bbc2:	e7dc      	b.n	800bb7e <_scanf_i+0xe2>
 800bbc4:	f1b8 0f02 	cmp.w	r8, #2
 800bbc8:	d1ad      	bne.n	800bb26 <_scanf_i+0x8a>
 800bbca:	6822      	ldr	r2, [r4, #0]
 800bbcc:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800bbd0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800bbd4:	d1bf      	bne.n	800bb56 <_scanf_i+0xba>
 800bbd6:	2110      	movs	r1, #16
 800bbd8:	6061      	str	r1, [r4, #4]
 800bbda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bbde:	e7a1      	b.n	800bb24 <_scanf_i+0x88>
 800bbe0:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800bbe4:	6022      	str	r2, [r4, #0]
 800bbe6:	780b      	ldrb	r3, [r1, #0]
 800bbe8:	702b      	strb	r3, [r5, #0]
 800bbea:	3501      	adds	r5, #1
 800bbec:	e7de      	b.n	800bbac <_scanf_i+0x110>
 800bbee:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bbf2:	4631      	mov	r1, r6
 800bbf4:	4658      	mov	r0, fp
 800bbf6:	4798      	blx	r3
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	d0df      	beq.n	800bbbc <_scanf_i+0x120>
 800bbfc:	6823      	ldr	r3, [r4, #0]
 800bbfe:	05d9      	lsls	r1, r3, #23
 800bc00:	d50c      	bpl.n	800bc1c <_scanf_i+0x180>
 800bc02:	454d      	cmp	r5, r9
 800bc04:	d908      	bls.n	800bc18 <_scanf_i+0x17c>
 800bc06:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800bc0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bc0e:	4632      	mov	r2, r6
 800bc10:	4658      	mov	r0, fp
 800bc12:	4798      	blx	r3
 800bc14:	1e6f      	subs	r7, r5, #1
 800bc16:	463d      	mov	r5, r7
 800bc18:	454d      	cmp	r5, r9
 800bc1a:	d029      	beq.n	800bc70 <_scanf_i+0x1d4>
 800bc1c:	6822      	ldr	r2, [r4, #0]
 800bc1e:	f012 0210 	ands.w	r2, r2, #16
 800bc22:	d113      	bne.n	800bc4c <_scanf_i+0x1b0>
 800bc24:	702a      	strb	r2, [r5, #0]
 800bc26:	6863      	ldr	r3, [r4, #4]
 800bc28:	9e00      	ldr	r6, [sp, #0]
 800bc2a:	4649      	mov	r1, r9
 800bc2c:	4658      	mov	r0, fp
 800bc2e:	47b0      	blx	r6
 800bc30:	f8da 3000 	ldr.w	r3, [sl]
 800bc34:	6821      	ldr	r1, [r4, #0]
 800bc36:	1d1a      	adds	r2, r3, #4
 800bc38:	f8ca 2000 	str.w	r2, [sl]
 800bc3c:	f011 0f20 	tst.w	r1, #32
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	d010      	beq.n	800bc66 <_scanf_i+0x1ca>
 800bc44:	6018      	str	r0, [r3, #0]
 800bc46:	68e3      	ldr	r3, [r4, #12]
 800bc48:	3301      	adds	r3, #1
 800bc4a:	60e3      	str	r3, [r4, #12]
 800bc4c:	eba5 0509 	sub.w	r5, r5, r9
 800bc50:	44a8      	add	r8, r5
 800bc52:	6925      	ldr	r5, [r4, #16]
 800bc54:	4445      	add	r5, r8
 800bc56:	6125      	str	r5, [r4, #16]
 800bc58:	2000      	movs	r0, #0
 800bc5a:	b007      	add	sp, #28
 800bc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc60:	f04f 0800 	mov.w	r8, #0
 800bc64:	e7ca      	b.n	800bbfc <_scanf_i+0x160>
 800bc66:	07ca      	lsls	r2, r1, #31
 800bc68:	bf4c      	ite	mi
 800bc6a:	8018      	strhmi	r0, [r3, #0]
 800bc6c:	6018      	strpl	r0, [r3, #0]
 800bc6e:	e7ea      	b.n	800bc46 <_scanf_i+0x1aa>
 800bc70:	2001      	movs	r0, #1
 800bc72:	e7f2      	b.n	800bc5a <_scanf_i+0x1be>
 800bc74:	0800cca4 	.word	0x0800cca4
 800bc78:	0800bde5 	.word	0x0800bde5
 800bc7c:	0800befd 	.word	0x0800befd
 800bc80:	0800cd0b 	.word	0x0800cd0b

0800bc84 <__sccl>:
 800bc84:	b570      	push	{r4, r5, r6, lr}
 800bc86:	780b      	ldrb	r3, [r1, #0]
 800bc88:	2b5e      	cmp	r3, #94	; 0x5e
 800bc8a:	bf13      	iteet	ne
 800bc8c:	1c4a      	addne	r2, r1, #1
 800bc8e:	1c8a      	addeq	r2, r1, #2
 800bc90:	784b      	ldrbeq	r3, [r1, #1]
 800bc92:	2100      	movne	r1, #0
 800bc94:	bf08      	it	eq
 800bc96:	2101      	moveq	r1, #1
 800bc98:	1e44      	subs	r4, r0, #1
 800bc9a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800bc9e:	f804 1f01 	strb.w	r1, [r4, #1]!
 800bca2:	42ac      	cmp	r4, r5
 800bca4:	d1fb      	bne.n	800bc9e <__sccl+0x1a>
 800bca6:	b913      	cbnz	r3, 800bcae <__sccl+0x2a>
 800bca8:	3a01      	subs	r2, #1
 800bcaa:	4610      	mov	r0, r2
 800bcac:	bd70      	pop	{r4, r5, r6, pc}
 800bcae:	f081 0401 	eor.w	r4, r1, #1
 800bcb2:	54c4      	strb	r4, [r0, r3]
 800bcb4:	1c51      	adds	r1, r2, #1
 800bcb6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800bcba:	2d2d      	cmp	r5, #45	; 0x2d
 800bcbc:	f101 36ff 	add.w	r6, r1, #4294967295	; 0xffffffff
 800bcc0:	460a      	mov	r2, r1
 800bcc2:	d006      	beq.n	800bcd2 <__sccl+0x4e>
 800bcc4:	2d5d      	cmp	r5, #93	; 0x5d
 800bcc6:	d0f0      	beq.n	800bcaa <__sccl+0x26>
 800bcc8:	b90d      	cbnz	r5, 800bcce <__sccl+0x4a>
 800bcca:	4632      	mov	r2, r6
 800bccc:	e7ed      	b.n	800bcaa <__sccl+0x26>
 800bcce:	462b      	mov	r3, r5
 800bcd0:	e7ef      	b.n	800bcb2 <__sccl+0x2e>
 800bcd2:	780e      	ldrb	r6, [r1, #0]
 800bcd4:	2e5d      	cmp	r6, #93	; 0x5d
 800bcd6:	d0fa      	beq.n	800bcce <__sccl+0x4a>
 800bcd8:	42b3      	cmp	r3, r6
 800bcda:	dcf8      	bgt.n	800bcce <__sccl+0x4a>
 800bcdc:	3301      	adds	r3, #1
 800bcde:	429e      	cmp	r6, r3
 800bce0:	54c4      	strb	r4, [r0, r3]
 800bce2:	dcfb      	bgt.n	800bcdc <__sccl+0x58>
 800bce4:	3102      	adds	r1, #2
 800bce6:	e7e6      	b.n	800bcb6 <__sccl+0x32>

0800bce8 <__seofread>:
 800bce8:	2000      	movs	r0, #0
 800bcea:	4770      	bx	lr

0800bcec <_strtol_l.isra.0>:
 800bcec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcf0:	4680      	mov	r8, r0
 800bcf2:	4689      	mov	r9, r1
 800bcf4:	4692      	mov	sl, r2
 800bcf6:	461e      	mov	r6, r3
 800bcf8:	460f      	mov	r7, r1
 800bcfa:	463d      	mov	r5, r7
 800bcfc:	9808      	ldr	r0, [sp, #32]
 800bcfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd02:	f000 f947 	bl	800bf94 <__locale_ctype_ptr_l>
 800bd06:	4420      	add	r0, r4
 800bd08:	7843      	ldrb	r3, [r0, #1]
 800bd0a:	f013 0308 	ands.w	r3, r3, #8
 800bd0e:	d132      	bne.n	800bd76 <_strtol_l.isra.0+0x8a>
 800bd10:	2c2d      	cmp	r4, #45	; 0x2d
 800bd12:	d132      	bne.n	800bd7a <_strtol_l.isra.0+0x8e>
 800bd14:	787c      	ldrb	r4, [r7, #1]
 800bd16:	1cbd      	adds	r5, r7, #2
 800bd18:	2201      	movs	r2, #1
 800bd1a:	2e00      	cmp	r6, #0
 800bd1c:	d05d      	beq.n	800bdda <_strtol_l.isra.0+0xee>
 800bd1e:	2e10      	cmp	r6, #16
 800bd20:	d109      	bne.n	800bd36 <_strtol_l.isra.0+0x4a>
 800bd22:	2c30      	cmp	r4, #48	; 0x30
 800bd24:	d107      	bne.n	800bd36 <_strtol_l.isra.0+0x4a>
 800bd26:	782b      	ldrb	r3, [r5, #0]
 800bd28:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bd2c:	2b58      	cmp	r3, #88	; 0x58
 800bd2e:	d14f      	bne.n	800bdd0 <_strtol_l.isra.0+0xe4>
 800bd30:	786c      	ldrb	r4, [r5, #1]
 800bd32:	2610      	movs	r6, #16
 800bd34:	3502      	adds	r5, #2
 800bd36:	2a00      	cmp	r2, #0
 800bd38:	bf14      	ite	ne
 800bd3a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800bd3e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800bd42:	2700      	movs	r7, #0
 800bd44:	fbb1 fcf6 	udiv	ip, r1, r6
 800bd48:	4638      	mov	r0, r7
 800bd4a:	fb06 1e1c 	mls	lr, r6, ip, r1
 800bd4e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800bd52:	2b09      	cmp	r3, #9
 800bd54:	d817      	bhi.n	800bd86 <_strtol_l.isra.0+0x9a>
 800bd56:	461c      	mov	r4, r3
 800bd58:	42a6      	cmp	r6, r4
 800bd5a:	dd23      	ble.n	800bda4 <_strtol_l.isra.0+0xb8>
 800bd5c:	1c7b      	adds	r3, r7, #1
 800bd5e:	d007      	beq.n	800bd70 <_strtol_l.isra.0+0x84>
 800bd60:	4584      	cmp	ip, r0
 800bd62:	d31c      	bcc.n	800bd9e <_strtol_l.isra.0+0xb2>
 800bd64:	d101      	bne.n	800bd6a <_strtol_l.isra.0+0x7e>
 800bd66:	45a6      	cmp	lr, r4
 800bd68:	db19      	blt.n	800bd9e <_strtol_l.isra.0+0xb2>
 800bd6a:	fb00 4006 	mla	r0, r0, r6, r4
 800bd6e:	2701      	movs	r7, #1
 800bd70:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd74:	e7eb      	b.n	800bd4e <_strtol_l.isra.0+0x62>
 800bd76:	462f      	mov	r7, r5
 800bd78:	e7bf      	b.n	800bcfa <_strtol_l.isra.0+0xe>
 800bd7a:	2c2b      	cmp	r4, #43	; 0x2b
 800bd7c:	bf04      	itt	eq
 800bd7e:	1cbd      	addeq	r5, r7, #2
 800bd80:	787c      	ldrbeq	r4, [r7, #1]
 800bd82:	461a      	mov	r2, r3
 800bd84:	e7c9      	b.n	800bd1a <_strtol_l.isra.0+0x2e>
 800bd86:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800bd8a:	2b19      	cmp	r3, #25
 800bd8c:	d801      	bhi.n	800bd92 <_strtol_l.isra.0+0xa6>
 800bd8e:	3c37      	subs	r4, #55	; 0x37
 800bd90:	e7e2      	b.n	800bd58 <_strtol_l.isra.0+0x6c>
 800bd92:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800bd96:	2b19      	cmp	r3, #25
 800bd98:	d804      	bhi.n	800bda4 <_strtol_l.isra.0+0xb8>
 800bd9a:	3c57      	subs	r4, #87	; 0x57
 800bd9c:	e7dc      	b.n	800bd58 <_strtol_l.isra.0+0x6c>
 800bd9e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bda2:	e7e5      	b.n	800bd70 <_strtol_l.isra.0+0x84>
 800bda4:	1c7b      	adds	r3, r7, #1
 800bda6:	d108      	bne.n	800bdba <_strtol_l.isra.0+0xce>
 800bda8:	2322      	movs	r3, #34	; 0x22
 800bdaa:	f8c8 3000 	str.w	r3, [r8]
 800bdae:	4608      	mov	r0, r1
 800bdb0:	f1ba 0f00 	cmp.w	sl, #0
 800bdb4:	d107      	bne.n	800bdc6 <_strtol_l.isra.0+0xda>
 800bdb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdba:	b102      	cbz	r2, 800bdbe <_strtol_l.isra.0+0xd2>
 800bdbc:	4240      	negs	r0, r0
 800bdbe:	f1ba 0f00 	cmp.w	sl, #0
 800bdc2:	d0f8      	beq.n	800bdb6 <_strtol_l.isra.0+0xca>
 800bdc4:	b10f      	cbz	r7, 800bdca <_strtol_l.isra.0+0xde>
 800bdc6:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800bdca:	f8ca 9000 	str.w	r9, [sl]
 800bdce:	e7f2      	b.n	800bdb6 <_strtol_l.isra.0+0xca>
 800bdd0:	2430      	movs	r4, #48	; 0x30
 800bdd2:	2e00      	cmp	r6, #0
 800bdd4:	d1af      	bne.n	800bd36 <_strtol_l.isra.0+0x4a>
 800bdd6:	2608      	movs	r6, #8
 800bdd8:	e7ad      	b.n	800bd36 <_strtol_l.isra.0+0x4a>
 800bdda:	2c30      	cmp	r4, #48	; 0x30
 800bddc:	d0a3      	beq.n	800bd26 <_strtol_l.isra.0+0x3a>
 800bdde:	260a      	movs	r6, #10
 800bde0:	e7a9      	b.n	800bd36 <_strtol_l.isra.0+0x4a>
	...

0800bde4 <_strtol_r>:
 800bde4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bde6:	4c06      	ldr	r4, [pc, #24]	; (800be00 <_strtol_r+0x1c>)
 800bde8:	4d06      	ldr	r5, [pc, #24]	; (800be04 <_strtol_r+0x20>)
 800bdea:	6824      	ldr	r4, [r4, #0]
 800bdec:	6a24      	ldr	r4, [r4, #32]
 800bdee:	2c00      	cmp	r4, #0
 800bdf0:	bf08      	it	eq
 800bdf2:	462c      	moveq	r4, r5
 800bdf4:	9400      	str	r4, [sp, #0]
 800bdf6:	f7ff ff79 	bl	800bcec <_strtol_l.isra.0>
 800bdfa:	b003      	add	sp, #12
 800bdfc:	bd30      	pop	{r4, r5, pc}
 800bdfe:	bf00      	nop
 800be00:	20000590 	.word	0x20000590
 800be04:	200005f4 	.word	0x200005f4

0800be08 <_strtoul_l.isra.0>:
 800be08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be0c:	4680      	mov	r8, r0
 800be0e:	4689      	mov	r9, r1
 800be10:	4692      	mov	sl, r2
 800be12:	461e      	mov	r6, r3
 800be14:	460f      	mov	r7, r1
 800be16:	463d      	mov	r5, r7
 800be18:	9808      	ldr	r0, [sp, #32]
 800be1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be1e:	f000 f8b9 	bl	800bf94 <__locale_ctype_ptr_l>
 800be22:	4420      	add	r0, r4
 800be24:	7843      	ldrb	r3, [r0, #1]
 800be26:	f013 0308 	ands.w	r3, r3, #8
 800be2a:	d130      	bne.n	800be8e <_strtoul_l.isra.0+0x86>
 800be2c:	2c2d      	cmp	r4, #45	; 0x2d
 800be2e:	d130      	bne.n	800be92 <_strtoul_l.isra.0+0x8a>
 800be30:	787c      	ldrb	r4, [r7, #1]
 800be32:	1cbd      	adds	r5, r7, #2
 800be34:	2101      	movs	r1, #1
 800be36:	2e00      	cmp	r6, #0
 800be38:	d05c      	beq.n	800bef4 <_strtoul_l.isra.0+0xec>
 800be3a:	2e10      	cmp	r6, #16
 800be3c:	d109      	bne.n	800be52 <_strtoul_l.isra.0+0x4a>
 800be3e:	2c30      	cmp	r4, #48	; 0x30
 800be40:	d107      	bne.n	800be52 <_strtoul_l.isra.0+0x4a>
 800be42:	782b      	ldrb	r3, [r5, #0]
 800be44:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800be48:	2b58      	cmp	r3, #88	; 0x58
 800be4a:	d14e      	bne.n	800beea <_strtoul_l.isra.0+0xe2>
 800be4c:	786c      	ldrb	r4, [r5, #1]
 800be4e:	2610      	movs	r6, #16
 800be50:	3502      	adds	r5, #2
 800be52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be56:	2300      	movs	r3, #0
 800be58:	fbb2 f2f6 	udiv	r2, r2, r6
 800be5c:	fb06 fc02 	mul.w	ip, r6, r2
 800be60:	ea6f 0c0c 	mvn.w	ip, ip
 800be64:	4618      	mov	r0, r3
 800be66:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800be6a:	2f09      	cmp	r7, #9
 800be6c:	d817      	bhi.n	800be9e <_strtoul_l.isra.0+0x96>
 800be6e:	463c      	mov	r4, r7
 800be70:	42a6      	cmp	r6, r4
 800be72:	dd23      	ble.n	800bebc <_strtoul_l.isra.0+0xb4>
 800be74:	2b00      	cmp	r3, #0
 800be76:	db1e      	blt.n	800beb6 <_strtoul_l.isra.0+0xae>
 800be78:	4282      	cmp	r2, r0
 800be7a:	d31c      	bcc.n	800beb6 <_strtoul_l.isra.0+0xae>
 800be7c:	d101      	bne.n	800be82 <_strtoul_l.isra.0+0x7a>
 800be7e:	45a4      	cmp	ip, r4
 800be80:	db19      	blt.n	800beb6 <_strtoul_l.isra.0+0xae>
 800be82:	fb00 4006 	mla	r0, r0, r6, r4
 800be86:	2301      	movs	r3, #1
 800be88:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be8c:	e7eb      	b.n	800be66 <_strtoul_l.isra.0+0x5e>
 800be8e:	462f      	mov	r7, r5
 800be90:	e7c1      	b.n	800be16 <_strtoul_l.isra.0+0xe>
 800be92:	2c2b      	cmp	r4, #43	; 0x2b
 800be94:	bf04      	itt	eq
 800be96:	1cbd      	addeq	r5, r7, #2
 800be98:	787c      	ldrbeq	r4, [r7, #1]
 800be9a:	4619      	mov	r1, r3
 800be9c:	e7cb      	b.n	800be36 <_strtoul_l.isra.0+0x2e>
 800be9e:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800bea2:	2f19      	cmp	r7, #25
 800bea4:	d801      	bhi.n	800beaa <_strtoul_l.isra.0+0xa2>
 800bea6:	3c37      	subs	r4, #55	; 0x37
 800bea8:	e7e2      	b.n	800be70 <_strtoul_l.isra.0+0x68>
 800beaa:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800beae:	2f19      	cmp	r7, #25
 800beb0:	d804      	bhi.n	800bebc <_strtoul_l.isra.0+0xb4>
 800beb2:	3c57      	subs	r4, #87	; 0x57
 800beb4:	e7dc      	b.n	800be70 <_strtoul_l.isra.0+0x68>
 800beb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800beba:	e7e5      	b.n	800be88 <_strtoul_l.isra.0+0x80>
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	da09      	bge.n	800bed4 <_strtoul_l.isra.0+0xcc>
 800bec0:	2322      	movs	r3, #34	; 0x22
 800bec2:	f8c8 3000 	str.w	r3, [r8]
 800bec6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800beca:	f1ba 0f00 	cmp.w	sl, #0
 800bece:	d107      	bne.n	800bee0 <_strtoul_l.isra.0+0xd8>
 800bed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bed4:	b101      	cbz	r1, 800bed8 <_strtoul_l.isra.0+0xd0>
 800bed6:	4240      	negs	r0, r0
 800bed8:	f1ba 0f00 	cmp.w	sl, #0
 800bedc:	d0f8      	beq.n	800bed0 <_strtoul_l.isra.0+0xc8>
 800bede:	b10b      	cbz	r3, 800bee4 <_strtoul_l.isra.0+0xdc>
 800bee0:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800bee4:	f8ca 9000 	str.w	r9, [sl]
 800bee8:	e7f2      	b.n	800bed0 <_strtoul_l.isra.0+0xc8>
 800beea:	2430      	movs	r4, #48	; 0x30
 800beec:	2e00      	cmp	r6, #0
 800beee:	d1b0      	bne.n	800be52 <_strtoul_l.isra.0+0x4a>
 800bef0:	2608      	movs	r6, #8
 800bef2:	e7ae      	b.n	800be52 <_strtoul_l.isra.0+0x4a>
 800bef4:	2c30      	cmp	r4, #48	; 0x30
 800bef6:	d0a4      	beq.n	800be42 <_strtoul_l.isra.0+0x3a>
 800bef8:	260a      	movs	r6, #10
 800befa:	e7aa      	b.n	800be52 <_strtoul_l.isra.0+0x4a>

0800befc <_strtoul_r>:
 800befc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800befe:	4c06      	ldr	r4, [pc, #24]	; (800bf18 <_strtoul_r+0x1c>)
 800bf00:	4d06      	ldr	r5, [pc, #24]	; (800bf1c <_strtoul_r+0x20>)
 800bf02:	6824      	ldr	r4, [r4, #0]
 800bf04:	6a24      	ldr	r4, [r4, #32]
 800bf06:	2c00      	cmp	r4, #0
 800bf08:	bf08      	it	eq
 800bf0a:	462c      	moveq	r4, r5
 800bf0c:	9400      	str	r4, [sp, #0]
 800bf0e:	f7ff ff7b 	bl	800be08 <_strtoul_l.isra.0>
 800bf12:	b003      	add	sp, #12
 800bf14:	bd30      	pop	{r4, r5, pc}
 800bf16:	bf00      	nop
 800bf18:	20000590 	.word	0x20000590
 800bf1c:	200005f4 	.word	0x200005f4

0800bf20 <__submore>:
 800bf20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf24:	460c      	mov	r4, r1
 800bf26:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bf28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf2c:	4299      	cmp	r1, r3
 800bf2e:	d11d      	bne.n	800bf6c <__submore+0x4c>
 800bf30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bf34:	f7ff f810 	bl	800af58 <_malloc_r>
 800bf38:	b918      	cbnz	r0, 800bf42 <__submore+0x22>
 800bf3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bf46:	63a3      	str	r3, [r4, #56]	; 0x38
 800bf48:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800bf4c:	6360      	str	r0, [r4, #52]	; 0x34
 800bf4e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800bf52:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800bf56:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800bf5a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800bf5e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800bf62:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800bf66:	6020      	str	r0, [r4, #0]
 800bf68:	2000      	movs	r0, #0
 800bf6a:	e7e8      	b.n	800bf3e <__submore+0x1e>
 800bf6c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800bf6e:	0077      	lsls	r7, r6, #1
 800bf70:	463a      	mov	r2, r7
 800bf72:	f000 f84c 	bl	800c00e <_realloc_r>
 800bf76:	4605      	mov	r5, r0
 800bf78:	2800      	cmp	r0, #0
 800bf7a:	d0de      	beq.n	800bf3a <__submore+0x1a>
 800bf7c:	eb00 0806 	add.w	r8, r0, r6
 800bf80:	4601      	mov	r1, r0
 800bf82:	4632      	mov	r2, r6
 800bf84:	4640      	mov	r0, r8
 800bf86:	f7fe ff85 	bl	800ae94 <memcpy>
 800bf8a:	f8c4 8000 	str.w	r8, [r4]
 800bf8e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800bf92:	e7e9      	b.n	800bf68 <__submore+0x48>

0800bf94 <__locale_ctype_ptr_l>:
 800bf94:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800bf98:	4770      	bx	lr
	...

0800bf9c <__locale_ctype_ptr>:
 800bf9c:	4b04      	ldr	r3, [pc, #16]	; (800bfb0 <__locale_ctype_ptr+0x14>)
 800bf9e:	4a05      	ldr	r2, [pc, #20]	; (800bfb4 <__locale_ctype_ptr+0x18>)
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	6a1b      	ldr	r3, [r3, #32]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	bf08      	it	eq
 800bfa8:	4613      	moveq	r3, r2
 800bfaa:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800bfae:	4770      	bx	lr
 800bfb0:	20000590 	.word	0x20000590
 800bfb4:	200005f4 	.word	0x200005f4

0800bfb8 <__ascii_mbtowc>:
 800bfb8:	b082      	sub	sp, #8
 800bfba:	b901      	cbnz	r1, 800bfbe <__ascii_mbtowc+0x6>
 800bfbc:	a901      	add	r1, sp, #4
 800bfbe:	b142      	cbz	r2, 800bfd2 <__ascii_mbtowc+0x1a>
 800bfc0:	b14b      	cbz	r3, 800bfd6 <__ascii_mbtowc+0x1e>
 800bfc2:	7813      	ldrb	r3, [r2, #0]
 800bfc4:	600b      	str	r3, [r1, #0]
 800bfc6:	7812      	ldrb	r2, [r2, #0]
 800bfc8:	1c10      	adds	r0, r2, #0
 800bfca:	bf18      	it	ne
 800bfcc:	2001      	movne	r0, #1
 800bfce:	b002      	add	sp, #8
 800bfd0:	4770      	bx	lr
 800bfd2:	4610      	mov	r0, r2
 800bfd4:	e7fb      	b.n	800bfce <__ascii_mbtowc+0x16>
 800bfd6:	f06f 0001 	mvn.w	r0, #1
 800bfda:	e7f8      	b.n	800bfce <__ascii_mbtowc+0x16>

0800bfdc <memmove>:
 800bfdc:	4288      	cmp	r0, r1
 800bfde:	b510      	push	{r4, lr}
 800bfe0:	eb01 0302 	add.w	r3, r1, r2
 800bfe4:	d807      	bhi.n	800bff6 <memmove+0x1a>
 800bfe6:	1e42      	subs	r2, r0, #1
 800bfe8:	4299      	cmp	r1, r3
 800bfea:	d00a      	beq.n	800c002 <memmove+0x26>
 800bfec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bff0:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bff4:	e7f8      	b.n	800bfe8 <memmove+0xc>
 800bff6:	4283      	cmp	r3, r0
 800bff8:	d9f5      	bls.n	800bfe6 <memmove+0xa>
 800bffa:	1881      	adds	r1, r0, r2
 800bffc:	1ad2      	subs	r2, r2, r3
 800bffe:	42d3      	cmn	r3, r2
 800c000:	d100      	bne.n	800c004 <memmove+0x28>
 800c002:	bd10      	pop	{r4, pc}
 800c004:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c008:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c00c:	e7f7      	b.n	800bffe <memmove+0x22>

0800c00e <_realloc_r>:
 800c00e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c010:	4607      	mov	r7, r0
 800c012:	4614      	mov	r4, r2
 800c014:	460e      	mov	r6, r1
 800c016:	b921      	cbnz	r1, 800c022 <_realloc_r+0x14>
 800c018:	4611      	mov	r1, r2
 800c01a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c01e:	f7fe bf9b 	b.w	800af58 <_malloc_r>
 800c022:	b922      	cbnz	r2, 800c02e <_realloc_r+0x20>
 800c024:	f7fe ff4a 	bl	800aebc <_free_r>
 800c028:	4625      	mov	r5, r4
 800c02a:	4628      	mov	r0, r5
 800c02c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c02e:	f000 f821 	bl	800c074 <_malloc_usable_size_r>
 800c032:	42a0      	cmp	r0, r4
 800c034:	d20f      	bcs.n	800c056 <_realloc_r+0x48>
 800c036:	4621      	mov	r1, r4
 800c038:	4638      	mov	r0, r7
 800c03a:	f7fe ff8d 	bl	800af58 <_malloc_r>
 800c03e:	4605      	mov	r5, r0
 800c040:	2800      	cmp	r0, #0
 800c042:	d0f2      	beq.n	800c02a <_realloc_r+0x1c>
 800c044:	4631      	mov	r1, r6
 800c046:	4622      	mov	r2, r4
 800c048:	f7fe ff24 	bl	800ae94 <memcpy>
 800c04c:	4631      	mov	r1, r6
 800c04e:	4638      	mov	r0, r7
 800c050:	f7fe ff34 	bl	800aebc <_free_r>
 800c054:	e7e9      	b.n	800c02a <_realloc_r+0x1c>
 800c056:	4635      	mov	r5, r6
 800c058:	e7e7      	b.n	800c02a <_realloc_r+0x1c>

0800c05a <__ascii_wctomb>:
 800c05a:	b149      	cbz	r1, 800c070 <__ascii_wctomb+0x16>
 800c05c:	2aff      	cmp	r2, #255	; 0xff
 800c05e:	bf85      	ittet	hi
 800c060:	238a      	movhi	r3, #138	; 0x8a
 800c062:	6003      	strhi	r3, [r0, #0]
 800c064:	700a      	strbls	r2, [r1, #0]
 800c066:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c06a:	bf98      	it	ls
 800c06c:	2001      	movls	r0, #1
 800c06e:	4770      	bx	lr
 800c070:	4608      	mov	r0, r1
 800c072:	4770      	bx	lr

0800c074 <_malloc_usable_size_r>:
 800c074:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c078:	1f18      	subs	r0, r3, #4
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	bfbc      	itt	lt
 800c07e:	580b      	ldrlt	r3, [r1, r0]
 800c080:	18c0      	addlt	r0, r0, r3
 800c082:	4770      	bx	lr

0800c084 <roundf>:
 800c084:	ee10 0a10 	vmov	r0, s0
 800c088:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c08c:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 800c090:	2a16      	cmp	r2, #22
 800c092:	dc15      	bgt.n	800c0c0 <roundf+0x3c>
 800c094:	2a00      	cmp	r2, #0
 800c096:	da08      	bge.n	800c0aa <roundf+0x26>
 800c098:	3201      	adds	r2, #1
 800c09a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800c09e:	d101      	bne.n	800c0a4 <roundf+0x20>
 800c0a0:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800c0a4:	ee00 3a10 	vmov	s0, r3
 800c0a8:	4770      	bx	lr
 800c0aa:	4908      	ldr	r1, [pc, #32]	; (800c0cc <roundf+0x48>)
 800c0ac:	4111      	asrs	r1, r2
 800c0ae:	4208      	tst	r0, r1
 800c0b0:	d0fa      	beq.n	800c0a8 <roundf+0x24>
 800c0b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c0b6:	4113      	asrs	r3, r2
 800c0b8:	4403      	add	r3, r0
 800c0ba:	ea23 0301 	bic.w	r3, r3, r1
 800c0be:	e7f1      	b.n	800c0a4 <roundf+0x20>
 800c0c0:	2a80      	cmp	r2, #128	; 0x80
 800c0c2:	d1f1      	bne.n	800c0a8 <roundf+0x24>
 800c0c4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c0c8:	4770      	bx	lr
 800c0ca:	bf00      	nop
 800c0cc:	007fffff 	.word	0x007fffff

0800c0d0 <powf>:
 800c0d0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800c0d4:	ed2d 8b04 	vpush	{d8-d9}
 800c0d8:	4ca7      	ldr	r4, [pc, #668]	; (800c378 <powf+0x2a8>)
 800c0da:	b08a      	sub	sp, #40	; 0x28
 800c0dc:	eef0 8a40 	vmov.f32	s17, s0
 800c0e0:	eeb0 8a60 	vmov.f32	s16, s1
 800c0e4:	f000 f958 	bl	800c398 <__ieee754_powf>
 800c0e8:	f994 5000 	ldrsb.w	r5, [r4]
 800c0ec:	1c6b      	adds	r3, r5, #1
 800c0ee:	eeb0 9a40 	vmov.f32	s18, s0
 800c0f2:	4626      	mov	r6, r4
 800c0f4:	d05f      	beq.n	800c1b6 <powf+0xe6>
 800c0f6:	eeb4 8a48 	vcmp.f32	s16, s16
 800c0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0fe:	d65a      	bvs.n	800c1b6 <powf+0xe6>
 800c100:	eef4 8a68 	vcmp.f32	s17, s17
 800c104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c108:	d721      	bvc.n	800c14e <powf+0x7e>
 800c10a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c10e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c112:	d150      	bne.n	800c1b6 <powf+0xe6>
 800c114:	2301      	movs	r3, #1
 800c116:	9300      	str	r3, [sp, #0]
 800c118:	4b98      	ldr	r3, [pc, #608]	; (800c37c <powf+0x2ac>)
 800c11a:	9301      	str	r3, [sp, #4]
 800c11c:	ee18 0a90 	vmov	r0, s17
 800c120:	2300      	movs	r3, #0
 800c122:	9308      	str	r3, [sp, #32]
 800c124:	f7f4 fa20 	bl	8000568 <__aeabi_f2d>
 800c128:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c12c:	ee18 0a10 	vmov	r0, s16
 800c130:	f7f4 fa1a 	bl	8000568 <__aeabi_f2d>
 800c134:	4b92      	ldr	r3, [pc, #584]	; (800c380 <powf+0x2b0>)
 800c136:	2200      	movs	r2, #0
 800c138:	2d02      	cmp	r5, #2
 800c13a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c13e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c142:	d032      	beq.n	800c1aa <powf+0xda>
 800c144:	4668      	mov	r0, sp
 800c146:	f000 fbea 	bl	800c91e <matherr>
 800c14a:	bb40      	cbnz	r0, 800c19e <powf+0xce>
 800c14c:	e065      	b.n	800c21a <powf+0x14a>
 800c14e:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800c384 <powf+0x2b4>
 800c152:	eef4 8a69 	vcmp.f32	s17, s19
 800c156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c15a:	d163      	bne.n	800c224 <powf+0x154>
 800c15c:	eeb4 8a69 	vcmp.f32	s16, s19
 800c160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c164:	d12e      	bne.n	800c1c4 <powf+0xf4>
 800c166:	2301      	movs	r3, #1
 800c168:	9300      	str	r3, [sp, #0]
 800c16a:	4b84      	ldr	r3, [pc, #528]	; (800c37c <powf+0x2ac>)
 800c16c:	9301      	str	r3, [sp, #4]
 800c16e:	ee18 0a90 	vmov	r0, s17
 800c172:	2300      	movs	r3, #0
 800c174:	9308      	str	r3, [sp, #32]
 800c176:	f7f4 f9f7 	bl	8000568 <__aeabi_f2d>
 800c17a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c17e:	ee18 0a10 	vmov	r0, s16
 800c182:	f7f4 f9f1 	bl	8000568 <__aeabi_f2d>
 800c186:	2200      	movs	r2, #0
 800c188:	2300      	movs	r3, #0
 800c18a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c18e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c192:	2d00      	cmp	r5, #0
 800c194:	d0d6      	beq.n	800c144 <powf+0x74>
 800c196:	4b7a      	ldr	r3, [pc, #488]	; (800c380 <powf+0x2b0>)
 800c198:	2200      	movs	r2, #0
 800c19a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c19e:	9b08      	ldr	r3, [sp, #32]
 800c1a0:	b11b      	cbz	r3, 800c1aa <powf+0xda>
 800c1a2:	f7fe fe3d 	bl	800ae20 <__errno>
 800c1a6:	9b08      	ldr	r3, [sp, #32]
 800c1a8:	6003      	str	r3, [r0, #0]
 800c1aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1ae:	f7f4 fa33 	bl	8000618 <__aeabi_d2f>
 800c1b2:	ee09 0a10 	vmov	s18, r0
 800c1b6:	eeb0 0a49 	vmov.f32	s0, s18
 800c1ba:	b00a      	add	sp, #40	; 0x28
 800c1bc:	ecbd 8b04 	vpop	{d8-d9}
 800c1c0:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c1c4:	eeb0 0a48 	vmov.f32	s0, s16
 800c1c8:	f000 fbb2 	bl	800c930 <finitef>
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	d0f2      	beq.n	800c1b6 <powf+0xe6>
 800c1d0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1d8:	d5ed      	bpl.n	800c1b6 <powf+0xe6>
 800c1da:	2301      	movs	r3, #1
 800c1dc:	9300      	str	r3, [sp, #0]
 800c1de:	4b67      	ldr	r3, [pc, #412]	; (800c37c <powf+0x2ac>)
 800c1e0:	9301      	str	r3, [sp, #4]
 800c1e2:	ee18 0a90 	vmov	r0, s17
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	9308      	str	r3, [sp, #32]
 800c1ea:	f7f4 f9bd 	bl	8000568 <__aeabi_f2d>
 800c1ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1f2:	ee18 0a10 	vmov	r0, s16
 800c1f6:	f7f4 f9b7 	bl	8000568 <__aeabi_f2d>
 800c1fa:	f994 3000 	ldrsb.w	r3, [r4]
 800c1fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c202:	b923      	cbnz	r3, 800c20e <powf+0x13e>
 800c204:	2200      	movs	r2, #0
 800c206:	2300      	movs	r3, #0
 800c208:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c20c:	e79a      	b.n	800c144 <powf+0x74>
 800c20e:	495e      	ldr	r1, [pc, #376]	; (800c388 <powf+0x2b8>)
 800c210:	2000      	movs	r0, #0
 800c212:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c216:	2b02      	cmp	r3, #2
 800c218:	d194      	bne.n	800c144 <powf+0x74>
 800c21a:	f7fe fe01 	bl	800ae20 <__errno>
 800c21e:	2321      	movs	r3, #33	; 0x21
 800c220:	6003      	str	r3, [r0, #0]
 800c222:	e7bc      	b.n	800c19e <powf+0xce>
 800c224:	f000 fb84 	bl	800c930 <finitef>
 800c228:	4605      	mov	r5, r0
 800c22a:	2800      	cmp	r0, #0
 800c22c:	d173      	bne.n	800c316 <powf+0x246>
 800c22e:	eeb0 0a68 	vmov.f32	s0, s17
 800c232:	f000 fb7d 	bl	800c930 <finitef>
 800c236:	2800      	cmp	r0, #0
 800c238:	d06d      	beq.n	800c316 <powf+0x246>
 800c23a:	eeb0 0a48 	vmov.f32	s0, s16
 800c23e:	f000 fb77 	bl	800c930 <finitef>
 800c242:	2800      	cmp	r0, #0
 800c244:	d067      	beq.n	800c316 <powf+0x246>
 800c246:	ee18 0a90 	vmov	r0, s17
 800c24a:	f7f4 f98d 	bl	8000568 <__aeabi_f2d>
 800c24e:	4680      	mov	r8, r0
 800c250:	ee18 0a10 	vmov	r0, s16
 800c254:	4689      	mov	r9, r1
 800c256:	f7f4 f987 	bl	8000568 <__aeabi_f2d>
 800c25a:	eeb4 9a49 	vcmp.f32	s18, s18
 800c25e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c262:	f994 4000 	ldrsb.w	r4, [r4]
 800c266:	4b45      	ldr	r3, [pc, #276]	; (800c37c <powf+0x2ac>)
 800c268:	d713      	bvc.n	800c292 <powf+0x1c2>
 800c26a:	2201      	movs	r2, #1
 800c26c:	e9cd 2300 	strd	r2, r3, [sp]
 800c270:	9508      	str	r5, [sp, #32]
 800c272:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c276:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c27a:	2c00      	cmp	r4, #0
 800c27c:	d0c2      	beq.n	800c204 <powf+0x134>
 800c27e:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800c282:	ee17 0a90 	vmov	r0, s15
 800c286:	f7f4 f96f 	bl	8000568 <__aeabi_f2d>
 800c28a:	2c02      	cmp	r4, #2
 800c28c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c290:	e7c2      	b.n	800c218 <powf+0x148>
 800c292:	2203      	movs	r2, #3
 800c294:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c298:	e9cd 2300 	strd	r2, r3, [sp]
 800c29c:	9508      	str	r5, [sp, #32]
 800c29e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c2a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c2a6:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c2aa:	b9fc      	cbnz	r4, 800c2ec <powf+0x21c>
 800c2ac:	4b37      	ldr	r3, [pc, #220]	; (800c38c <powf+0x2bc>)
 800c2ae:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800c2b2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c2b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c2be:	d553      	bpl.n	800c368 <powf+0x298>
 800c2c0:	eeb0 0a48 	vmov.f32	s0, s16
 800c2c4:	f000 fb44 	bl	800c950 <rintf>
 800c2c8:	eeb4 0a48 	vcmp.f32	s0, s16
 800c2cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2d0:	d004      	beq.n	800c2dc <powf+0x20c>
 800c2d2:	4b2f      	ldr	r3, [pc, #188]	; (800c390 <powf+0x2c0>)
 800c2d4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800c2d8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c2dc:	f996 3000 	ldrsb.w	r3, [r6]
 800c2e0:	2b02      	cmp	r3, #2
 800c2e2:	d141      	bne.n	800c368 <powf+0x298>
 800c2e4:	f7fe fd9c 	bl	800ae20 <__errno>
 800c2e8:	2322      	movs	r3, #34	; 0x22
 800c2ea:	e799      	b.n	800c220 <powf+0x150>
 800c2ec:	4b29      	ldr	r3, [pc, #164]	; (800c394 <powf+0x2c4>)
 800c2ee:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2f8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c2fc:	d5ee      	bpl.n	800c2dc <powf+0x20c>
 800c2fe:	eeb0 0a48 	vmov.f32	s0, s16
 800c302:	f000 fb25 	bl	800c950 <rintf>
 800c306:	eeb4 0a48 	vcmp.f32	s0, s16
 800c30a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c30e:	d0e5      	beq.n	800c2dc <powf+0x20c>
 800c310:	2200      	movs	r2, #0
 800c312:	4b1d      	ldr	r3, [pc, #116]	; (800c388 <powf+0x2b8>)
 800c314:	e7e0      	b.n	800c2d8 <powf+0x208>
 800c316:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800c31a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c31e:	f47f af4a 	bne.w	800c1b6 <powf+0xe6>
 800c322:	eeb0 0a68 	vmov.f32	s0, s17
 800c326:	f000 fb03 	bl	800c930 <finitef>
 800c32a:	2800      	cmp	r0, #0
 800c32c:	f43f af43 	beq.w	800c1b6 <powf+0xe6>
 800c330:	eeb0 0a48 	vmov.f32	s0, s16
 800c334:	f000 fafc 	bl	800c930 <finitef>
 800c338:	2800      	cmp	r0, #0
 800c33a:	f43f af3c 	beq.w	800c1b6 <powf+0xe6>
 800c33e:	2304      	movs	r3, #4
 800c340:	9300      	str	r3, [sp, #0]
 800c342:	4b0e      	ldr	r3, [pc, #56]	; (800c37c <powf+0x2ac>)
 800c344:	9301      	str	r3, [sp, #4]
 800c346:	ee18 0a90 	vmov	r0, s17
 800c34a:	2300      	movs	r3, #0
 800c34c:	9308      	str	r3, [sp, #32]
 800c34e:	f7f4 f90b 	bl	8000568 <__aeabi_f2d>
 800c352:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c356:	ee18 0a10 	vmov	r0, s16
 800c35a:	f7f4 f905 	bl	8000568 <__aeabi_f2d>
 800c35e:	2200      	movs	r2, #0
 800c360:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c364:	2300      	movs	r3, #0
 800c366:	e7b7      	b.n	800c2d8 <powf+0x208>
 800c368:	4668      	mov	r0, sp
 800c36a:	f000 fad8 	bl	800c91e <matherr>
 800c36e:	2800      	cmp	r0, #0
 800c370:	f47f af15 	bne.w	800c19e <powf+0xce>
 800c374:	e7b6      	b.n	800c2e4 <powf+0x214>
 800c376:	bf00      	nop
 800c378:	20000760 	.word	0x20000760
 800c37c:	0800ce83 	.word	0x0800ce83
 800c380:	3ff00000 	.word	0x3ff00000
 800c384:	00000000 	.word	0x00000000
 800c388:	fff00000 	.word	0xfff00000
 800c38c:	47efffff 	.word	0x47efffff
 800c390:	c7efffff 	.word	0xc7efffff
 800c394:	7ff00000 	.word	0x7ff00000

0800c398 <__ieee754_powf>:
 800c398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c39c:	ee10 5a90 	vmov	r5, s1
 800c3a0:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800c3a4:	ed2d 8b02 	vpush	{d8}
 800c3a8:	eeb0 8a40 	vmov.f32	s16, s0
 800c3ac:	eef0 8a60 	vmov.f32	s17, s1
 800c3b0:	f000 8293 	beq.w	800c8da <__ieee754_powf+0x542>
 800c3b4:	ee10 8a10 	vmov	r8, s0
 800c3b8:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800c3bc:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800c3c0:	dc06      	bgt.n	800c3d0 <__ieee754_powf+0x38>
 800c3c2:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800c3c6:	dd0a      	ble.n	800c3de <__ieee754_powf+0x46>
 800c3c8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800c3cc:	f000 8285 	beq.w	800c8da <__ieee754_powf+0x542>
 800c3d0:	ecbd 8b02 	vpop	{d8}
 800c3d4:	48d9      	ldr	r0, [pc, #868]	; (800c73c <__ieee754_powf+0x3a4>)
 800c3d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3da:	f000 bab3 	b.w	800c944 <nanf>
 800c3de:	f1b8 0f00 	cmp.w	r8, #0
 800c3e2:	da1d      	bge.n	800c420 <__ieee754_powf+0x88>
 800c3e4:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800c3e8:	da2c      	bge.n	800c444 <__ieee754_powf+0xac>
 800c3ea:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c3ee:	db30      	blt.n	800c452 <__ieee754_powf+0xba>
 800c3f0:	15fb      	asrs	r3, r7, #23
 800c3f2:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c3f6:	fa47 f603 	asr.w	r6, r7, r3
 800c3fa:	fa06 f303 	lsl.w	r3, r6, r3
 800c3fe:	42bb      	cmp	r3, r7
 800c400:	d127      	bne.n	800c452 <__ieee754_powf+0xba>
 800c402:	f006 0601 	and.w	r6, r6, #1
 800c406:	f1c6 0602 	rsb	r6, r6, #2
 800c40a:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c40e:	d122      	bne.n	800c456 <__ieee754_powf+0xbe>
 800c410:	2d00      	cmp	r5, #0
 800c412:	f280 8268 	bge.w	800c8e6 <__ieee754_powf+0x54e>
 800c416:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c41a:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800c41e:	e00d      	b.n	800c43c <__ieee754_powf+0xa4>
 800c420:	2600      	movs	r6, #0
 800c422:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800c426:	d1f0      	bne.n	800c40a <__ieee754_powf+0x72>
 800c428:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800c42c:	f000 8255 	beq.w	800c8da <__ieee754_powf+0x542>
 800c430:	dd0a      	ble.n	800c448 <__ieee754_powf+0xb0>
 800c432:	2d00      	cmp	r5, #0
 800c434:	f280 8254 	bge.w	800c8e0 <__ieee754_powf+0x548>
 800c438:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800c740 <__ieee754_powf+0x3a8>
 800c43c:	ecbd 8b02 	vpop	{d8}
 800c440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c444:	2602      	movs	r6, #2
 800c446:	e7ec      	b.n	800c422 <__ieee754_powf+0x8a>
 800c448:	2d00      	cmp	r5, #0
 800c44a:	daf5      	bge.n	800c438 <__ieee754_powf+0xa0>
 800c44c:	eeb1 0a68 	vneg.f32	s0, s17
 800c450:	e7f4      	b.n	800c43c <__ieee754_powf+0xa4>
 800c452:	2600      	movs	r6, #0
 800c454:	e7d9      	b.n	800c40a <__ieee754_powf+0x72>
 800c456:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800c45a:	d102      	bne.n	800c462 <__ieee754_powf+0xca>
 800c45c:	ee28 0a08 	vmul.f32	s0, s16, s16
 800c460:	e7ec      	b.n	800c43c <__ieee754_powf+0xa4>
 800c462:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800c466:	eeb0 0a48 	vmov.f32	s0, s16
 800c46a:	d108      	bne.n	800c47e <__ieee754_powf+0xe6>
 800c46c:	f1b8 0f00 	cmp.w	r8, #0
 800c470:	db05      	blt.n	800c47e <__ieee754_powf+0xe6>
 800c472:	ecbd 8b02 	vpop	{d8}
 800c476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c47a:	f000 ba4d 	b.w	800c918 <__ieee754_sqrtf>
 800c47e:	f000 fa50 	bl	800c922 <fabsf>
 800c482:	b124      	cbz	r4, 800c48e <__ieee754_powf+0xf6>
 800c484:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800c488:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800c48c:	d117      	bne.n	800c4be <__ieee754_powf+0x126>
 800c48e:	2d00      	cmp	r5, #0
 800c490:	bfbc      	itt	lt
 800c492:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800c496:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800c49a:	f1b8 0f00 	cmp.w	r8, #0
 800c49e:	dacd      	bge.n	800c43c <__ieee754_powf+0xa4>
 800c4a0:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800c4a4:	ea54 0306 	orrs.w	r3, r4, r6
 800c4a8:	d104      	bne.n	800c4b4 <__ieee754_powf+0x11c>
 800c4aa:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c4ae:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c4b2:	e7c3      	b.n	800c43c <__ieee754_powf+0xa4>
 800c4b4:	2e01      	cmp	r6, #1
 800c4b6:	d1c1      	bne.n	800c43c <__ieee754_powf+0xa4>
 800c4b8:	eeb1 0a40 	vneg.f32	s0, s0
 800c4bc:	e7be      	b.n	800c43c <__ieee754_powf+0xa4>
 800c4be:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800c4c2:	3801      	subs	r0, #1
 800c4c4:	ea56 0300 	orrs.w	r3, r6, r0
 800c4c8:	d104      	bne.n	800c4d4 <__ieee754_powf+0x13c>
 800c4ca:	ee38 8a48 	vsub.f32	s16, s16, s16
 800c4ce:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800c4d2:	e7b3      	b.n	800c43c <__ieee754_powf+0xa4>
 800c4d4:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800c4d8:	dd6d      	ble.n	800c5b6 <__ieee754_powf+0x21e>
 800c4da:	4b9a      	ldr	r3, [pc, #616]	; (800c744 <__ieee754_powf+0x3ac>)
 800c4dc:	429c      	cmp	r4, r3
 800c4de:	dc06      	bgt.n	800c4ee <__ieee754_powf+0x156>
 800c4e0:	2d00      	cmp	r5, #0
 800c4e2:	daa9      	bge.n	800c438 <__ieee754_powf+0xa0>
 800c4e4:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800c748 <__ieee754_powf+0x3b0>
 800c4e8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c4ec:	e7a6      	b.n	800c43c <__ieee754_powf+0xa4>
 800c4ee:	4b97      	ldr	r3, [pc, #604]	; (800c74c <__ieee754_powf+0x3b4>)
 800c4f0:	429c      	cmp	r4, r3
 800c4f2:	dd02      	ble.n	800c4fa <__ieee754_powf+0x162>
 800c4f4:	2d00      	cmp	r5, #0
 800c4f6:	dcf5      	bgt.n	800c4e4 <__ieee754_powf+0x14c>
 800c4f8:	e79e      	b.n	800c438 <__ieee754_powf+0xa0>
 800c4fa:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c4fe:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c502:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800c750 <__ieee754_powf+0x3b8>
 800c506:	eef1 6a40 	vneg.f32	s13, s0
 800c50a:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800c50e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c512:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c516:	eee7 7a40 	vfms.f32	s15, s14, s0
 800c51a:	ee60 0a00 	vmul.f32	s1, s0, s0
 800c51e:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800c754 <__ieee754_powf+0x3bc>
 800c522:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800c526:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800c758 <__ieee754_powf+0x3c0>
 800c52a:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800c52e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c532:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800c75c <__ieee754_powf+0x3c4>
 800c536:	eeb0 6a67 	vmov.f32	s12, s15
 800c53a:	eea0 6a07 	vfma.f32	s12, s0, s14
 800c53e:	ee16 3a10 	vmov	r3, s12
 800c542:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c546:	f023 030f 	bic.w	r3, r3, #15
 800c54a:	ee00 3a90 	vmov	s1, r3
 800c54e:	eee6 0a87 	vfma.f32	s1, s13, s14
 800c552:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c556:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800c55a:	f025 050f 	bic.w	r5, r5, #15
 800c55e:	ee07 5a10 	vmov	s14, r5
 800c562:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800c566:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800c56a:	ee07 3a90 	vmov	s15, r3
 800c56e:	eee7 0a27 	vfma.f32	s1, s14, s15
 800c572:	3e01      	subs	r6, #1
 800c574:	ea56 0200 	orrs.w	r2, r6, r0
 800c578:	ee07 5a10 	vmov	s14, r5
 800c57c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c580:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800c584:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800c588:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800c58c:	ee17 4a10 	vmov	r4, s14
 800c590:	bf08      	it	eq
 800c592:	eeb0 8a40 	vmoveq.f32	s16, s0
 800c596:	2c00      	cmp	r4, #0
 800c598:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c59c:	f340 8184 	ble.w	800c8a8 <__ieee754_powf+0x510>
 800c5a0:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800c5a4:	f340 80fc 	ble.w	800c7a0 <__ieee754_powf+0x408>
 800c5a8:	eddf 7a67 	vldr	s15, [pc, #412]	; 800c748 <__ieee754_powf+0x3b0>
 800c5ac:	ee28 0a27 	vmul.f32	s0, s16, s15
 800c5b0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c5b4:	e742      	b.n	800c43c <__ieee754_powf+0xa4>
 800c5b6:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800c5ba:	bfbf      	itttt	lt
 800c5bc:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800c760 <__ieee754_powf+0x3c8>
 800c5c0:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800c5c4:	f06f 0217 	mvnlt.w	r2, #23
 800c5c8:	ee17 4a90 	vmovlt	r4, s15
 800c5cc:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800c5d0:	bfa8      	it	ge
 800c5d2:	2200      	movge	r2, #0
 800c5d4:	3b7f      	subs	r3, #127	; 0x7f
 800c5d6:	4413      	add	r3, r2
 800c5d8:	4a62      	ldr	r2, [pc, #392]	; (800c764 <__ieee754_powf+0x3cc>)
 800c5da:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800c5de:	4294      	cmp	r4, r2
 800c5e0:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800c5e4:	dd06      	ble.n	800c5f4 <__ieee754_powf+0x25c>
 800c5e6:	4a60      	ldr	r2, [pc, #384]	; (800c768 <__ieee754_powf+0x3d0>)
 800c5e8:	4294      	cmp	r4, r2
 800c5ea:	f340 80a5 	ble.w	800c738 <__ieee754_powf+0x3a0>
 800c5ee:	3301      	adds	r3, #1
 800c5f0:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800c5f4:	2400      	movs	r4, #0
 800c5f6:	4a5d      	ldr	r2, [pc, #372]	; (800c76c <__ieee754_powf+0x3d4>)
 800c5f8:	00a7      	lsls	r7, r4, #2
 800c5fa:	443a      	add	r2, r7
 800c5fc:	ee07 1a90 	vmov	s15, r1
 800c600:	ed92 7a00 	vldr	s14, [r2]
 800c604:	4a5a      	ldr	r2, [pc, #360]	; (800c770 <__ieee754_powf+0x3d8>)
 800c606:	ee37 6a27 	vadd.f32	s12, s14, s15
 800c60a:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800c60e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800c612:	1049      	asrs	r1, r1, #1
 800c614:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800c618:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800c61c:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800c620:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800c624:	ee06 1a10 	vmov	s12, r1
 800c628:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800c62c:	ee14 ca90 	vmov	ip, s9
 800c630:	ea02 0c0c 	and.w	ip, r2, ip
 800c634:	ee05 ca10 	vmov	s10, ip
 800c638:	eeb1 4a45 	vneg.f32	s8, s10
 800c63c:	eee4 5a06 	vfma.f32	s11, s8, s12
 800c640:	ee36 6a47 	vsub.f32	s12, s12, s14
 800c644:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800c774 <__ieee754_powf+0x3dc>
 800c648:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800c64c:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800c650:	eee4 5a06 	vfma.f32	s11, s8, s12
 800c654:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800c658:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800c65c:	eddf 5a46 	vldr	s11, [pc, #280]	; 800c778 <__ieee754_powf+0x3e0>
 800c660:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800c664:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c77c <__ieee754_powf+0x3e4>
 800c668:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c66c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800c750 <__ieee754_powf+0x3b8>
 800c670:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c674:	eddf 5a42 	vldr	s11, [pc, #264]	; 800c780 <__ieee754_powf+0x3e8>
 800c678:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c67c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800c784 <__ieee754_powf+0x3ec>
 800c680:	ee75 6a24 	vadd.f32	s13, s10, s9
 800c684:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c688:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c68c:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800c690:	eef0 7a65 	vmov.f32	s15, s11
 800c694:	eee3 6a87 	vfma.f32	s13, s7, s14
 800c698:	eee5 7a05 	vfma.f32	s15, s10, s10
 800c69c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6a0:	ee17 1a90 	vmov	r1, s15
 800c6a4:	4011      	ands	r1, r2
 800c6a6:	ee07 1a90 	vmov	s15, r1
 800c6aa:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800c6ae:	eddf 5a36 	vldr	s11, [pc, #216]	; 800c788 <__ieee754_powf+0x3f0>
 800c6b2:	eea4 7a05 	vfma.f32	s14, s8, s10
 800c6b6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c6ba:	ee27 7a24 	vmul.f32	s14, s14, s9
 800c6be:	eea7 7a86 	vfma.f32	s14, s15, s12
 800c6c2:	eeb0 6a47 	vmov.f32	s12, s14
 800c6c6:	eea5 6a27 	vfma.f32	s12, s10, s15
 800c6ca:	ee16 1a10 	vmov	r1, s12
 800c6ce:	4011      	ands	r1, r2
 800c6d0:	ee06 1a90 	vmov	s13, r1
 800c6d4:	eee4 6a27 	vfma.f32	s13, s8, s15
 800c6d8:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800c78c <__ieee754_powf+0x3f4>
 800c6dc:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c6e0:	ee06 1a10 	vmov	s12, r1
 800c6e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6e8:	eddf 7a29 	vldr	s15, [pc, #164]	; 800c790 <__ieee754_powf+0x3f8>
 800c6ec:	4929      	ldr	r1, [pc, #164]	; (800c794 <__ieee754_powf+0x3fc>)
 800c6ee:	eea6 7a27 	vfma.f32	s14, s12, s15
 800c6f2:	4439      	add	r1, r7
 800c6f4:	edd1 7a00 	vldr	s15, [r1]
 800c6f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c6fc:	ee07 3a90 	vmov	s15, r3
 800c700:	eef0 0a47 	vmov.f32	s1, s14
 800c704:	4b24      	ldr	r3, [pc, #144]	; (800c798 <__ieee754_powf+0x400>)
 800c706:	eee6 0a25 	vfma.f32	s1, s12, s11
 800c70a:	443b      	add	r3, r7
 800c70c:	ed93 5a00 	vldr	s10, [r3]
 800c710:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800c714:	ee70 0a85 	vadd.f32	s1, s1, s10
 800c718:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800c71c:	ee17 3a90 	vmov	r3, s15
 800c720:	4013      	ands	r3, r2
 800c722:	ee07 3a90 	vmov	s15, r3
 800c726:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c72a:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c72e:	eee6 7a65 	vfms.f32	s15, s12, s11
 800c732:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c736:	e70e      	b.n	800c556 <__ieee754_powf+0x1be>
 800c738:	2401      	movs	r4, #1
 800c73a:	e75c      	b.n	800c5f6 <__ieee754_powf+0x25e>
 800c73c:	0800cccd 	.word	0x0800cccd
 800c740:	00000000 	.word	0x00000000
 800c744:	3f7ffff7 	.word	0x3f7ffff7
 800c748:	7149f2ca 	.word	0x7149f2ca
 800c74c:	3f800007 	.word	0x3f800007
 800c750:	3eaaaaab 	.word	0x3eaaaaab
 800c754:	36eca570 	.word	0x36eca570
 800c758:	3fb8aa3b 	.word	0x3fb8aa3b
 800c75c:	3fb8aa00 	.word	0x3fb8aa00
 800c760:	4b800000 	.word	0x4b800000
 800c764:	001cc471 	.word	0x001cc471
 800c768:	005db3d6 	.word	0x005db3d6
 800c76c:	0800ce88 	.word	0x0800ce88
 800c770:	fffff000 	.word	0xfffff000
 800c774:	3e6c3255 	.word	0x3e6c3255
 800c778:	3e53f142 	.word	0x3e53f142
 800c77c:	3e8ba305 	.word	0x3e8ba305
 800c780:	3edb6db7 	.word	0x3edb6db7
 800c784:	3f19999a 	.word	0x3f19999a
 800c788:	3f763800 	.word	0x3f763800
 800c78c:	3f76384f 	.word	0x3f76384f
 800c790:	369dc3a0 	.word	0x369dc3a0
 800c794:	0800ce98 	.word	0x0800ce98
 800c798:	0800ce90 	.word	0x0800ce90
 800c79c:	3338aa3c 	.word	0x3338aa3c
 800c7a0:	f040 8092 	bne.w	800c8c8 <__ieee754_powf+0x530>
 800c7a4:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800c79c <__ieee754_powf+0x404>
 800c7a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c7ac:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800c7b0:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c7b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7b8:	f73f aef6 	bgt.w	800c5a8 <__ieee754_powf+0x210>
 800c7bc:	15db      	asrs	r3, r3, #23
 800c7be:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800c7c2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800c7c6:	4103      	asrs	r3, r0
 800c7c8:	4423      	add	r3, r4
 800c7ca:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c7ce:	4947      	ldr	r1, [pc, #284]	; (800c8ec <__ieee754_powf+0x554>)
 800c7d0:	3a7f      	subs	r2, #127	; 0x7f
 800c7d2:	4111      	asrs	r1, r2
 800c7d4:	ea23 0101 	bic.w	r1, r3, r1
 800c7d8:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800c7dc:	ee07 1a10 	vmov	s14, r1
 800c7e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c7e4:	f1c2 0217 	rsb	r2, r2, #23
 800c7e8:	4110      	asrs	r0, r2
 800c7ea:	2c00      	cmp	r4, #0
 800c7ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c7f0:	bfb8      	it	lt
 800c7f2:	4240      	neglt	r0, r0
 800c7f4:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800c7f8:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c8f0 <__ieee754_powf+0x558>
 800c7fc:	ee17 3a10 	vmov	r3, s14
 800c800:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c804:	f023 030f 	bic.w	r3, r3, #15
 800c808:	ee07 3a10 	vmov	s14, r3
 800c80c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c810:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c814:	eddf 7a37 	vldr	s15, [pc, #220]	; 800c8f4 <__ieee754_powf+0x55c>
 800c818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c81c:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800c820:	eddf 6a35 	vldr	s13, [pc, #212]	; 800c8f8 <__ieee754_powf+0x560>
 800c824:	eeb0 0a67 	vmov.f32	s0, s15
 800c828:	eea7 0a26 	vfma.f32	s0, s14, s13
 800c82c:	eeb0 6a40 	vmov.f32	s12, s0
 800c830:	eea7 6a66 	vfms.f32	s12, s14, s13
 800c834:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c838:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c83c:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800c8fc <__ieee754_powf+0x564>
 800c840:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800c900 <__ieee754_powf+0x568>
 800c844:	eea7 6a26 	vfma.f32	s12, s14, s13
 800c848:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800c904 <__ieee754_powf+0x56c>
 800c84c:	eee6 6a07 	vfma.f32	s13, s12, s14
 800c850:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800c908 <__ieee754_powf+0x570>
 800c854:	eea6 6a87 	vfma.f32	s12, s13, s14
 800c858:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800c90c <__ieee754_powf+0x574>
 800c85c:	eee6 6a07 	vfma.f32	s13, s12, s14
 800c860:	eeb0 6a40 	vmov.f32	s12, s0
 800c864:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c868:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800c86c:	eeb0 7a46 	vmov.f32	s14, s12
 800c870:	ee77 6a66 	vsub.f32	s13, s14, s13
 800c874:	ee20 6a06 	vmul.f32	s12, s0, s12
 800c878:	eee0 7a27 	vfma.f32	s15, s0, s15
 800c87c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800c880:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c884:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c888:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c88c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c890:	ee10 3a10 	vmov	r3, s0
 800c894:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800c898:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c89c:	da1a      	bge.n	800c8d4 <__ieee754_powf+0x53c>
 800c89e:	f000 f8b1 	bl	800ca04 <scalbnf>
 800c8a2:	ee20 0a08 	vmul.f32	s0, s0, s16
 800c8a6:	e5c9      	b.n	800c43c <__ieee754_powf+0xa4>
 800c8a8:	4a19      	ldr	r2, [pc, #100]	; (800c910 <__ieee754_powf+0x578>)
 800c8aa:	4293      	cmp	r3, r2
 800c8ac:	dd02      	ble.n	800c8b4 <__ieee754_powf+0x51c>
 800c8ae:	eddf 7a19 	vldr	s15, [pc, #100]	; 800c914 <__ieee754_powf+0x57c>
 800c8b2:	e67b      	b.n	800c5ac <__ieee754_powf+0x214>
 800c8b4:	d108      	bne.n	800c8c8 <__ieee754_powf+0x530>
 800c8b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c8ba:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800c8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8c2:	f6ff af7b 	blt.w	800c7bc <__ieee754_powf+0x424>
 800c8c6:	e7f2      	b.n	800c8ae <__ieee754_powf+0x516>
 800c8c8:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800c8cc:	f73f af76 	bgt.w	800c7bc <__ieee754_powf+0x424>
 800c8d0:	2000      	movs	r0, #0
 800c8d2:	e78f      	b.n	800c7f4 <__ieee754_powf+0x45c>
 800c8d4:	ee00 3a10 	vmov	s0, r3
 800c8d8:	e7e3      	b.n	800c8a2 <__ieee754_powf+0x50a>
 800c8da:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c8de:	e5ad      	b.n	800c43c <__ieee754_powf+0xa4>
 800c8e0:	eeb0 0a68 	vmov.f32	s0, s17
 800c8e4:	e5aa      	b.n	800c43c <__ieee754_powf+0xa4>
 800c8e6:	eeb0 0a48 	vmov.f32	s0, s16
 800c8ea:	e5a7      	b.n	800c43c <__ieee754_powf+0xa4>
 800c8ec:	007fffff 	.word	0x007fffff
 800c8f0:	3f317218 	.word	0x3f317218
 800c8f4:	35bfbe8c 	.word	0x35bfbe8c
 800c8f8:	3f317200 	.word	0x3f317200
 800c8fc:	3331bb4c 	.word	0x3331bb4c
 800c900:	b5ddea0e 	.word	0xb5ddea0e
 800c904:	388ab355 	.word	0x388ab355
 800c908:	bb360b61 	.word	0xbb360b61
 800c90c:	3e2aaaab 	.word	0x3e2aaaab
 800c910:	43160000 	.word	0x43160000
 800c914:	0da24260 	.word	0x0da24260

0800c918 <__ieee754_sqrtf>:
 800c918:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c91c:	4770      	bx	lr

0800c91e <matherr>:
 800c91e:	2000      	movs	r0, #0
 800c920:	4770      	bx	lr

0800c922 <fabsf>:
 800c922:	ee10 3a10 	vmov	r3, s0
 800c926:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c92a:	ee00 3a10 	vmov	s0, r3
 800c92e:	4770      	bx	lr

0800c930 <finitef>:
 800c930:	ee10 3a10 	vmov	r3, s0
 800c934:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800c938:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800c93c:	bfac      	ite	ge
 800c93e:	2000      	movge	r0, #0
 800c940:	2001      	movlt	r0, #1
 800c942:	4770      	bx	lr

0800c944 <nanf>:
 800c944:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c94c <nanf+0x8>
 800c948:	4770      	bx	lr
 800c94a:	bf00      	nop
 800c94c:	7fc00000 	.word	0x7fc00000

0800c950 <rintf>:
 800c950:	b513      	push	{r0, r1, r4, lr}
 800c952:	ee10 1a10 	vmov	r1, s0
 800c956:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c95a:	0ddc      	lsrs	r4, r3, #23
 800c95c:	3c7f      	subs	r4, #127	; 0x7f
 800c95e:	2c16      	cmp	r4, #22
 800c960:	dc46      	bgt.n	800c9f0 <rintf+0xa0>
 800c962:	b32b      	cbz	r3, 800c9b0 <rintf+0x60>
 800c964:	2c00      	cmp	r4, #0
 800c966:	ee10 2a10 	vmov	r2, s0
 800c96a:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800c96e:	da21      	bge.n	800c9b4 <rintf+0x64>
 800c970:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800c974:	425b      	negs	r3, r3
 800c976:	4a21      	ldr	r2, [pc, #132]	; (800c9fc <rintf+0xac>)
 800c978:	0a5b      	lsrs	r3, r3, #9
 800c97a:	0d09      	lsrs	r1, r1, #20
 800c97c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c980:	0509      	lsls	r1, r1, #20
 800c982:	430b      	orrs	r3, r1
 800c984:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800c988:	ee07 3a90 	vmov	s15, r3
 800c98c:	edd2 6a00 	vldr	s13, [r2]
 800c990:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800c994:	ed8d 7a01 	vstr	s14, [sp, #4]
 800c998:	eddd 7a01 	vldr	s15, [sp, #4]
 800c99c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c9a0:	ee17 3a90 	vmov	r3, s15
 800c9a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c9a8:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800c9ac:	ee00 3a10 	vmov	s0, r3
 800c9b0:	b002      	add	sp, #8
 800c9b2:	bd10      	pop	{r4, pc}
 800c9b4:	4b12      	ldr	r3, [pc, #72]	; (800ca00 <rintf+0xb0>)
 800c9b6:	4123      	asrs	r3, r4
 800c9b8:	4219      	tst	r1, r3
 800c9ba:	d0f9      	beq.n	800c9b0 <rintf+0x60>
 800c9bc:	085b      	lsrs	r3, r3, #1
 800c9be:	4219      	tst	r1, r3
 800c9c0:	d006      	beq.n	800c9d0 <rintf+0x80>
 800c9c2:	ea21 0203 	bic.w	r2, r1, r3
 800c9c6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800c9ca:	fa43 f404 	asr.w	r4, r3, r4
 800c9ce:	4322      	orrs	r2, r4
 800c9d0:	4b0a      	ldr	r3, [pc, #40]	; (800c9fc <rintf+0xac>)
 800c9d2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c9d6:	ed90 7a00 	vldr	s14, [r0]
 800c9da:	ee07 2a90 	vmov	s15, r2
 800c9de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9e2:	edcd 7a01 	vstr	s15, [sp, #4]
 800c9e6:	ed9d 0a01 	vldr	s0, [sp, #4]
 800c9ea:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c9ee:	e7df      	b.n	800c9b0 <rintf+0x60>
 800c9f0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c9f4:	d3dc      	bcc.n	800c9b0 <rintf+0x60>
 800c9f6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c9fa:	e7d9      	b.n	800c9b0 <rintf+0x60>
 800c9fc:	0800cea0 	.word	0x0800cea0
 800ca00:	007fffff 	.word	0x007fffff

0800ca04 <scalbnf>:
 800ca04:	b508      	push	{r3, lr}
 800ca06:	ee10 2a10 	vmov	r2, s0
 800ca0a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800ca0e:	ed2d 8b02 	vpush	{d8}
 800ca12:	eef0 0a40 	vmov.f32	s1, s0
 800ca16:	d004      	beq.n	800ca22 <scalbnf+0x1e>
 800ca18:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ca1c:	d306      	bcc.n	800ca2c <scalbnf+0x28>
 800ca1e:	ee70 0a00 	vadd.f32	s1, s0, s0
 800ca22:	ecbd 8b02 	vpop	{d8}
 800ca26:	eeb0 0a60 	vmov.f32	s0, s1
 800ca2a:	bd08      	pop	{r3, pc}
 800ca2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ca30:	d21c      	bcs.n	800ca6c <scalbnf+0x68>
 800ca32:	4b1f      	ldr	r3, [pc, #124]	; (800cab0 <scalbnf+0xac>)
 800ca34:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800cab4 <scalbnf+0xb0>
 800ca38:	4298      	cmp	r0, r3
 800ca3a:	ee60 0a27 	vmul.f32	s1, s0, s15
 800ca3e:	db10      	blt.n	800ca62 <scalbnf+0x5e>
 800ca40:	ee10 2a90 	vmov	r2, s1
 800ca44:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800ca48:	3b19      	subs	r3, #25
 800ca4a:	4403      	add	r3, r0
 800ca4c:	2bfe      	cmp	r3, #254	; 0xfe
 800ca4e:	dd0f      	ble.n	800ca70 <scalbnf+0x6c>
 800ca50:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800cab8 <scalbnf+0xb4>
 800ca54:	eeb0 0a48 	vmov.f32	s0, s16
 800ca58:	f000 f834 	bl	800cac4 <copysignf>
 800ca5c:	ee60 0a08 	vmul.f32	s1, s0, s16
 800ca60:	e7df      	b.n	800ca22 <scalbnf+0x1e>
 800ca62:	eddf 7a16 	vldr	s15, [pc, #88]	; 800cabc <scalbnf+0xb8>
 800ca66:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800ca6a:	e7da      	b.n	800ca22 <scalbnf+0x1e>
 800ca6c:	0ddb      	lsrs	r3, r3, #23
 800ca6e:	e7ec      	b.n	800ca4a <scalbnf+0x46>
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	dd06      	ble.n	800ca82 <scalbnf+0x7e>
 800ca74:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800ca78:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800ca7c:	ee00 3a90 	vmov	s1, r3
 800ca80:	e7cf      	b.n	800ca22 <scalbnf+0x1e>
 800ca82:	f113 0f16 	cmn.w	r3, #22
 800ca86:	da06      	bge.n	800ca96 <scalbnf+0x92>
 800ca88:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ca8c:	4298      	cmp	r0, r3
 800ca8e:	dcdf      	bgt.n	800ca50 <scalbnf+0x4c>
 800ca90:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800cabc <scalbnf+0xb8>
 800ca94:	e7de      	b.n	800ca54 <scalbnf+0x50>
 800ca96:	3319      	adds	r3, #25
 800ca98:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800ca9c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800caa0:	eddf 7a07 	vldr	s15, [pc, #28]	; 800cac0 <scalbnf+0xbc>
 800caa4:	ee07 3a10 	vmov	s14, r3
 800caa8:	ee67 0a27 	vmul.f32	s1, s14, s15
 800caac:	e7b9      	b.n	800ca22 <scalbnf+0x1e>
 800caae:	bf00      	nop
 800cab0:	ffff3cb0 	.word	0xffff3cb0
 800cab4:	4c000000 	.word	0x4c000000
 800cab8:	7149f2ca 	.word	0x7149f2ca
 800cabc:	0da24260 	.word	0x0da24260
 800cac0:	33000000 	.word	0x33000000

0800cac4 <copysignf>:
 800cac4:	ee10 3a10 	vmov	r3, s0
 800cac8:	ee10 2a90 	vmov	r2, s1
 800cacc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cad0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800cad4:	4313      	orrs	r3, r2
 800cad6:	ee00 3a10 	vmov	s0, r3
 800cada:	4770      	bx	lr

0800cadc <_init>:
 800cadc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cade:	bf00      	nop
 800cae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cae2:	bc08      	pop	{r3}
 800cae4:	469e      	mov	lr, r3
 800cae6:	4770      	bx	lr

0800cae8 <_fini>:
 800cae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caea:	bf00      	nop
 800caec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800caee:	bc08      	pop	{r3}
 800caf0:	469e      	mov	lr, r3
 800caf2:	4770      	bx	lr
