digraph "CFG for '_Z10apply_gradPfS_i' function" {
	label="CFG for '_Z10apply_gradPfS_i' function";

	Node0x61684d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = mul i32 %4, %9\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %15 = add i32 %13, %14\l  %16 = udiv i32 %12, %9\l  %17 = mul i32 %16, %9\l  %18 = icmp ugt i32 %12, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %9\l  %22 = mul nsw i32 %15, %2\l  %23 = sdiv i32 %22, %21\l  %24 = add nsw i32 %15, 1\l  %25 = mul nsw i32 %24, %2\l  %26 = sdiv i32 %25, %21\l  %27 = icmp slt i32 %23, %26\l  br i1 %27, label %29, label %28\l|{<s0>T|<s1>F}}"];
	Node0x61684d0:s0 -> Node0x616ad50;
	Node0x61684d0:s1 -> Node0x616ade0;
	Node0x616ade0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%28:\l28:                                               \l  ret void\l}"];
	Node0x616ad50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  %30 = phi i32 [ %38, %29 ], [ %23, %3 ]\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %1, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !16\l  %34 = fmul contract float %33, 0x3FB99999A0000000\l  %35 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !16\l  %37 = fadd contract float %36, %34\l  store float %37, float addrspace(1)* %35, align 4, !tbaa !16\l  %38 = add nsw i32 %30, 1\l  %39 = icmp slt i32 %38, %26\l  br i1 %39, label %29, label %28, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x616ad50:s0 -> Node0x616ad50;
	Node0x616ad50:s1 -> Node0x616ade0;
}
