Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jun 16 11:52:12 2023
| Host         : Edgar-Rincon running 64-bit Ubuntu 21.04
| Command      : report_timing_summary -max_paths 10 -file DAPHNE2_timing_summary_routed.rpt -pb DAPHNE2_timing_summary_routed.pb -rpx DAPHNE2_timing_summary_routed.rpx -warn_on_violation
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           4           
PDRC-190   Warning   Suboptimally placed synchronized register chain                                                        8           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  1000        
TIMING-18  Warning   Missing input or output delay                                                                          7           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  5           
TIMING-56  Warning   Missing logically or physically excluded clock groups constraint                                       3           
XDCV-2     Advisory  Incomplete constraint coverage due to missing replicated objects.                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (62)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (62)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.285    -5502.206                   3572                62909        0.045        0.000                      0                62909        0.264        0.000                       0                 21390  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                      ------------         ----------      --------------
adn2814_clk                                                                                                                {0.000 1.600}        3.200           312.500         
  ep_clk62p5                                                                                                               {0.000 8.000}        16.000          62.500          
    fclk0                                                                                                                  {0.000 1.143}        2.286           437.500         
    mclk0                                                                                                                  {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout0                                                                                                        {0.000 8.000}        16.000          62.500          
  ep_clkfbout                                                                                                              {0.000 1.600}        3.200           312.500         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                             {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                  {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                  {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                 {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                 {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                   {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                   {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                             {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                   {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                  {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                     {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                            {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                  {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                  {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                        {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                           {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                  {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                0.480        0.000                      0                   64        0.143        0.000                      0                   64        0.600        0.000                       0                    66  
  ep_clk62p5                                                                                                               8.249        0.000                      0                 1495        0.119        0.000                      0                 1495        5.000        0.000                       0                  1041  
    fclk0                                                                                                                                                                                                                                                              0.693        0.000                       0                   182  
    mclk0                                                                                                                 -2.285    -5502.203                   3572                49577        0.045        0.000                      0                49577        7.230        0.000                       0                 15966  
    mmcm1_clkfbout0                                                                                                                                                                                                                                                   14.408        0.000                       0                     3  
  ep_clkfbout                                                                                                                                                                                                                                                          1.608        0.000                       0                     3  
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                         2.910        0.000                       0                     2  
  daqclk0                                                                                                                  0.083        0.000                      0                  960        0.114        0.000                      0                  960        2.258        0.000                       0                   422  
  daqclk1                                                                                                                  1.285        0.000                      0                  244        0.121        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                 7.145        0.000                      0                    7        0.215        0.000                      0                    7        3.388        0.000                       0                    12  
gbe_refclk                                                                                                                 5.369        0.000                      0                  107        0.154        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                               5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                        14.751        0.000                       0                     2  
  oeiclk                                                                                                                   0.051        0.000                      0                 8678        0.059        0.000                      0                 8678        3.230        0.000                       0                  2567  
  oeihclk                                                                                                                 12.764        0.000                      0                  146        0.145        0.000                      0                  146        7.500        0.000                       0                   116  
sysclk                                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                        5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                              0.693        0.000                       0                   182  
    mclk1                                                                                                                 -2.285    -5502.205                   3572                49577        0.045        0.000                      0                49577        7.230        0.000                       0                 15966  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                   14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                       8.408        0.000                       0                     3  
  sclk100                                                                                                                  5.202        0.000                      0                  870        0.119        0.000                      0                  870        4.230        0.000                       0                   451  
  sclk200                                                                                                                  1.499        0.000                      0                  586        0.143        0.000                      0                  586        0.264        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
oeihclk       oeiclk              5.830        0.000                      0                   28        0.157        0.000                      0                   28  
oeiclk        oeihclk             4.250        0.000                      0                   24        0.147        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               5.584        0.000                      0                   31        0.553        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   0.397        0.000                      0                   76        0.685        0.000                      0                   76  
**async_default**  sclk200            sclk200                  2.342        0.000                      0                   16        0.458        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.341ns (13.630%)  route 2.161ns (86.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 7.103 - 3.200 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.515     4.284    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X156Y83        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y83        FDRE (Prop_fdre_C_Q)         0.341     4.625 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/Q
                         net (fo=2, routed)           2.161     6.785    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[9]
    SLICE_X88Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.277     7.103    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X88Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/C
                         clock pessimism              0.207     7.311    
                         clock uncertainty           -0.035     7.275    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)       -0.010     7.265    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.560ns (36.071%)  route 0.993ns (63.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.101 - 3.200 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.378     4.147    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.361     4.508 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.304     4.812    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.199     5.011 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.688     5.699    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.275     7.101    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[1]/C
                         clock pessimism              0.224     7.326    
                         clock uncertainty           -0.035     7.290    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.314     6.976    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.560ns (36.071%)  route 0.993ns (63.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.101 - 3.200 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.378     4.147    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.361     4.508 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.304     4.812    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.199     5.011 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.688     5.699    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.275     7.101    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[2]/C
                         clock pessimism              0.224     7.326    
                         clock uncertainty           -0.035     7.290    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.314     6.976    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.560ns (36.071%)  route 0.993ns (63.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.101 - 3.200 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.378     4.147    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.361     4.508 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.304     4.812    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.199     5.011 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.688     5.699    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.275     7.101    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[3]/C
                         clock pessimism              0.224     7.326    
                         clock uncertainty           -0.035     7.290    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.314     6.976    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.560ns (36.071%)  route 0.993ns (63.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.101 - 3.200 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.378     4.147    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.361     4.508 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.304     4.812    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.199     5.011 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.688     5.699    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.275     7.101    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[4]/C
                         clock pessimism              0.224     7.326    
                         clock uncertainty           -0.035     7.290    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.314     6.976    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.560ns (36.071%)  route 0.993ns (63.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.101 - 3.200 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.378     4.147    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.361     4.508 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.304     4.812    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.199     5.011 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.688     5.699    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.275     7.101    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X55Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/C
                         clock pessimism              0.224     7.326    
                         clock uncertainty           -0.035     7.290    
    SLICE_X55Y76         FDRE (Setup_fdre_C_R)       -0.314     6.976    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.560ns (42.156%)  route 0.768ns (57.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.101 - 3.200 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.378     4.147    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.361     4.508 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.304     4.812    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.199     5.011 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.464     5.475    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X56Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.275     7.101    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X56Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/C
                         clock pessimism              0.224     7.326    
                         clock uncertainty           -0.035     7.290    
    SLICE_X56Y76         FDRE (Setup_fdre_C_R)       -0.373     6.917    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.560ns (42.156%)  route 0.768ns (57.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.101 - 3.200 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.378     4.147    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.361     4.508 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.304     4.812    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.199     5.011 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.464     5.475    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X56Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.275     7.101    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X56Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/C
                         clock pessimism              0.224     7.326    
                         clock uncertainty           -0.035     7.290    
    SLICE_X56Y76         FDRE (Setup_fdre_C_R)       -0.373     6.917    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.560ns (42.156%)  route 0.768ns (57.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.101 - 3.200 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.378     4.147    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.361     4.508 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.304     4.812    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.199     5.011 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.464     5.475    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X56Y76         FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.275     7.101    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X56Y76         FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
                         clock pessimism              0.224     7.326    
                         clock uncertainty           -0.035     7.290    
    SLICE_X56Y76         FDSE (Setup_fdse_C_S)       -0.373     6.917    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 endpoint_inst/ep_rec_d_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.747ns (44.549%)  route 0.930ns (55.451%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 7.238 - 3.200 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.509     4.278    endpoint_inst/adn2814_clk
    SLICE_X162Y72        FDRE                                         r  endpoint_inst/ep_rec_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y72        FDRE (Prop_fdre_C_Q)         0.393     4.671 r  endpoint_inst/ep_rec_d_reg/Q
                         net (fo=2, routed)           0.930     5.600    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxd
    SLICE_X156Y83        LUT6 (Prop_lut6_I5_O)        0.097     5.697 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_4/O
                         net (fo=1, routed)           0.000     5.697    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_4_n_0
    SLICE_X156Y83        MUXF7 (Prop_muxf7_I0_O)      0.181     5.878 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     5.878    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_2_n_0
    SLICE_X156Y83        MUXF8 (Prop_muxf8_I0_O)      0.076     5.954 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.954    endpoint_inst/pdts_endpoint_inst/ep/rxphy/s[15]_0
    SLICE_X156Y83        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.412     7.238    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X156Y83        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                         clock pessimism              0.207     7.446    
                         clock uncertainty           -0.035     7.410    
    SLICE_X156Y83        FDRE (Setup_fdre_C_D)        0.057     7.467    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  1.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.597%)  route 0.077ns (35.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.648     1.925    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X49Y86         FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDSE (Prop_fdse_C_Q)         0.141     2.066 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/Q
                         net (fo=11, routed)          0.077     2.143    endpoint_inst/pdts_endpoint_inst/ep/txphy/t[0]
    SLICE_X49Y86         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.921     2.301    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X49Y86         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/C
                         clock pessimism             -0.376     1.925    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.075     2.000    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.638     1.915    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     2.079 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/Q
                         net (fo=1, routed)           0.055     2.134    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.910     2.290    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X56Y75         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                         clock pessimism             -0.375     1.915    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.060     1.975    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.737%)  route 0.110ns (37.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.648     1.925    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X49Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[8]/Q
                         net (fo=1, routed)           0.110     2.176    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[8]
    SLICE_X48Y85         LUT4 (Prop_lut4_I3_O)        0.045     2.221 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[7]_i_1/O
                         net (fo=1, routed)           0.000     2.221    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[7]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.921     2.301    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X48Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[7]/C
                         clock pessimism             -0.363     1.938    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.121     2.059    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.708     1.985    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X157Y83        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y83        FDRE (Prop_fdre_C_Q)         0.141     2.126 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[10][0]/Q
                         net (fo=2, routed)           0.117     2.243    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[10]
    SLICE_X157Y82        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.982     2.362    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X157Y82        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]/C
                         clock pessimism             -0.364     1.998    
    SLICE_X157Y82        FDRE (Hold_fdre_C_D)         0.070     2.068    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.246ns (81.577%)  route 0.056ns (18.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.648     1.925    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X48Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.148     2.073 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[4]/Q
                         net (fo=1, routed)           0.056     2.128    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[4]
    SLICE_X48Y84         LUT4 (Prop_lut4_I0_O)        0.098     2.226 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[4]_i_1/O
                         net (fo=1, routed)           0.000     2.226    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[4]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.920     2.300    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X48Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[4]/C
                         clock pessimism             -0.375     1.925    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.120     2.045    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.246ns (81.577%)  route 0.056ns (18.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.648     1.925    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X48Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.148     2.073 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/Q
                         net (fo=1, routed)           0.056     2.128    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[6]
    SLICE_X48Y85         LUT4 (Prop_lut4_I0_O)        0.098     2.226 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[6]_i_1/O
                         net (fo=1, routed)           0.000     2.226    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[6]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.921     2.301    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X48Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/C
                         clock pessimism             -0.376     1.925    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.120     2.045    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.226ns (82.271%)  route 0.049ns (17.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.647     1.924    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X49Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.128     2.052 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[3]/Q
                         net (fo=1, routed)           0.049     2.101    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[3]
    SLICE_X49Y83         LUT4 (Prop_lut4_I0_O)        0.098     2.199 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[3]_i_1/O
                         net (fo=1, routed)           0.000     2.199    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[3]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.919     2.299    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X49Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]/C
                         clock pessimism             -0.375     1.924    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.092     2.016    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.639     1.916    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X77Y95         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141     2.057 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/Q
                         net (fo=2, routed)           0.119     2.175    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[1]
    SLICE_X76Y94         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.914     2.294    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X76Y94         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
                         clock pessimism             -0.362     1.932    
    SLICE_X76Y94         FDRE (Hold_fdre_C_D)         0.059     1.991    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.707     1.984    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X156Y82        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y82        FDRE (Prop_fdre_C_Q)         0.141     2.125 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4][0]/Q
                         net (fo=2, routed)           0.128     2.253    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4]
    SLICE_X156Y82        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.982     2.362    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X156Y82        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/C
                         clock pessimism             -0.378     1.984    
    SLICE_X156Y82        FDRE (Hold_fdre_C_D)         0.075     2.059    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.674%)  route 0.120ns (42.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.639     1.916    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X56Y76         FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDSE (Prop_fdse_C_Q)         0.164     2.080 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/Q
                         net (fo=2, routed)           0.120     2.200    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/Q[0]
    SLICE_X57Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.911     2.291    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/CLK
    SLICE_X57Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/C
                         clock pessimism             -0.362     1.929    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.070     1.999    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { adn2814_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         3.200       1.608      BUFGCTRL_X0Y5    endpoint_inst/cdr_clk_bufg_inst/I
Min Period        n/a     IDDR/C             n/a            1.263         3.200       1.937      ILOGIC_X1Y72     endpoint_inst/IDDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X162Y72    endpoint_inst/ep_rec_d_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X76Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X76Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X76Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X76Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       3.200       96.800     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y72    endpoint_inst/ep_rec_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y72    endpoint_inst/ep_rec_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X76Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X76Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y72    endpoint_inst/ep_rec_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X162Y72    endpoint_inst/ep_rec_d_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X76Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X76Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X77Y95     endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        8.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 1.494ns (19.974%)  route 5.986ns (80.026%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 19.915 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.759     9.834    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.234    10.068 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.462    10.530    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X51Y85         LUT5 (Prop_lut5_I3_O)        0.113    10.643 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.618    11.261    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X51Y85         LUT4 (Prop_lut4_I0_O)        0.253    11.514 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[7]_i_1/O
                         net (fo=1, routed)           0.127    11.641    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[7]
    SLICE_X50Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.287    19.915    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/C
                         clock pessimism              0.209    20.125    
                         clock uncertainty           -0.065    20.059    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)       -0.169    19.890    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.890    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 1.462ns (19.281%)  route 6.120ns (80.719%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 19.914 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.816     9.891    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.237    10.128 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.727    10.855    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.234    11.089 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.558    11.647    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.097    11.744 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.744    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[1]
    SLICE_X50Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.286    19.914    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/C
                         clock pessimism              0.209    20.124    
                         clock uncertainty           -0.065    20.058    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)        0.030    20.088    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 1.476ns (19.430%)  route 6.120ns (80.570%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 19.914 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.816     9.891    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.237    10.128 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.727    10.855    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.234    11.089 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.558    11.647    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.111    11.758 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.758    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[3]
    SLICE_X50Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.286    19.914    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/C
                         clock pessimism              0.209    20.124    
                         clock uncertainty           -0.065    20.058    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)        0.064    20.122    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -11.758    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 1.462ns (19.601%)  route 5.997ns (80.399%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 19.914 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.816     9.891    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.237    10.128 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.727    10.855    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.234    11.089 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.435    11.523    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.097    11.620 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.620    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[0]
    SLICE_X50Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.286    19.914    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/C
                         clock pessimism              0.209    20.124    
                         clock uncertainty           -0.065    20.058    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.030    20.088    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.475ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 1.462ns (19.614%)  route 5.992ns (80.386%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 19.914 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.816     9.891    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.237    10.128 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.727    10.855    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.234    11.089 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.430    11.519    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097    11.616 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.616    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[4]
    SLICE_X50Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.286    19.914    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/C
                         clock pessimism              0.209    20.124    
                         clock uncertainty           -0.065    20.058    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.032    20.090    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]
  -------------------------------------------------------------------
                         required time                         20.090    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  8.475    

Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 1.478ns (19.773%)  route 5.997ns (80.227%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 19.914 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.816     9.891    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.237    10.128 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.727    10.855    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.234    11.089 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.435    11.523    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.113    11.636 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.636    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[5]
    SLICE_X50Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.286    19.914    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/C
                         clock pessimism              0.209    20.124    
                         clock uncertainty           -0.065    20.058    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.064    20.122    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]
  -------------------------------------------------------------------
                         required time                         20.122    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                  8.486    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 1.462ns (20.162%)  route 5.789ns (79.838%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 19.914 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.816     9.891    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.237    10.128 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.727    10.855    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X52Y85         LUT6 (Prop_lut6_I4_O)        0.234    11.089 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.227    11.316    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X50Y84         LUT6 (Prop_lut6_I0_O)        0.097    11.413 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.413    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[2]
    SLICE_X50Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.286    19.914    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/C
                         clock pessimism              0.209    20.124    
                         clock uncertainty           -0.065    20.058    
    SLICE_X50Y84         FDRE (Setup_fdre_C_D)        0.032    20.090    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]
  -------------------------------------------------------------------
                         required time                         20.090    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.488ns (20.648%)  route 5.719ns (79.352%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 19.915 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.759     9.834    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.234    10.068 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.462    10.530    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X51Y85         LUT5 (Prop_lut5_I3_O)        0.113    10.643 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.478    11.121    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.247    11.368 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_1/O
                         net (fo=1, routed)           0.000    11.368    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[9]
    SLICE_X50Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.287    19.915    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/C
                         clock pessimism              0.209    20.125    
                         clock uncertainty           -0.065    20.059    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.032    20.091    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]
  -------------------------------------------------------------------
                         required time                         20.091    
                         arrival time                         -11.368    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.488ns (20.657%)  route 5.715ns (79.343%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 19.915 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.759     9.834    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.234    10.068 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.462    10.530    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X51Y85         LUT5 (Prop_lut5_I3_O)        0.113    10.643 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.475    11.118    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X50Y85         LUT6 (Prop_lut6_I5_O)        0.247    11.365 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.365    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[6]
    SLICE_X50Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.287    19.915    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/C
                         clock pessimism              0.209    20.125    
                         clock uncertainty           -0.065    20.059    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.030    20.089    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]
  -------------------------------------------------------------------
                         required time                         20.089    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 1.488ns (20.977%)  route 5.606ns (79.023%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 19.915 - 16.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.390     4.162    endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/clk
    SLICE_X66Y90         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.393     4.555 f  endpoint_inst/pdts_endpoint_inst/ep/rxphy/dec/q_reg[2]/Q
                         net (fo=17, routed)          1.927     6.481    endpoint_inst/pdts_endpoint_inst/ep/merge/q[2]
    SLICE_X60Y85         LUT5 (Prop_lut5_I3_O)        0.097     6.578 r  endpoint_inst/pdts_endpoint_inst/ep/merge/actr_i[7]_i_5/O
                         net (fo=1, routed)           0.315     6.893    endpoint_inst/pdts_endpoint_inst/ep/rx/w_reg[7]
    SLICE_X60Y85         LUT6 (Prop_lut6_I4_O)        0.097     6.990 r  endpoint_inst/pdts_endpoint_inst/ep/rx/actr_i[7]_i_3/O
                         net (fo=5, routed)           0.313     7.304    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/lfsr_q_reg[0]_0
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.097     7.401 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/FSM_sequential_state[2]_i_2/O
                         net (fo=21, routed)          0.959     8.359    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/smode_r_reg
    SLICE_X53Y83         LUT6 (Prop_lut6_I5_O)        0.097     8.456 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_6/O
                         net (fo=1, routed)           0.506     8.962    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[2]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.113     9.075 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_6/O
                         net (fo=10, routed)          0.759     9.834    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[2]
    SLICE_X51Y85         LUT6 (Prop_lut6_I1_O)        0.234    10.068 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.462    10.530    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X51Y85         LUT5 (Prop_lut5_I3_O)        0.113    10.643 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.365    11.008    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X50Y85         LUT2 (Prop_lut2_I0_O)        0.247    11.255 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.255    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[8]
    SLICE_X50Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.287    19.915    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X50Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/C
                         clock pessimism              0.209    20.125    
                         clock uncertainty           -0.065    20.059    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.032    20.091    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]
  -------------------------------------------------------------------
                         required time                         20.091    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  8.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.633     1.912    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X85Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.141     2.053 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[2][8]/Q
                         net (fo=2, routed)           0.066     2.119    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[2][8]
    SLICE_X84Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.907     2.289    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X84Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[3][8]/C
                         clock pessimism             -0.364     1.925    
    SLICE_X84Y91         FDRE (Hold_fdre_C_D)         0.075     2.000    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/s_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/adj/sync/da_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.646     1.925    endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/clk
    SLICE_X63Y87         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/s_reg/Q
                         net (fo=2, routed)           0.055     2.121    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/da_reg[0]_0
    SLICE_X63Y87         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/da_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.920     2.302    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/clk
    SLICE_X63Y87         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/da_reg[0]/C
                         clock pessimism             -0.377     1.925    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.075     2.000    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/da_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.646     1.925    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X65Y89         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/Q
                         net (fo=1, routed)           0.055     2.121    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[0]
    SLICE_X65Y89         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.921     2.303    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X65Y89         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/C
                         clock pessimism             -0.378     1.925    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.075     2.000    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.637     1.916    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X63Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     2.057 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[2]/Q
                         net (fo=1, routed)           0.055     2.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[2]
    SLICE_X63Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.909     2.291    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X63Y76         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]/C
                         clock pessimism             -0.375     1.916    
    SLICE_X63Y76         FDRE (Hold_fdre_C_D)         0.075     1.991    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.648     1.927    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X63Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     2.068 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/Q
                         net (fo=1, routed)           0.055     2.123    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[1]
    SLICE_X63Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.923     2.305    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X63Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/C
                         clock pessimism             -0.378     1.927    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.075     2.002    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.932%)  route 0.076ns (29.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.642     1.921    endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X63Y81         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     2.062 r  endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[6]/Q
                         net (fo=5, routed)           0.076     2.138    endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[6]
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.045     2.183 r  endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_i_1/O
                         net (fo=1, routed)           0.000     2.183    endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_i_1_n_0
    SLICE_X62Y81         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.915     2.297    endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X62Y81         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_reg/C
                         clock pessimism             -0.363     1.934    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.120     2.054    endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_reg
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/ts/lock_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.725%)  route 0.086ns (31.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.638     1.917    endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X69Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y80         FDRE (Prop_fdre_C_Q)         0.141     2.058 f  endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_d_reg/Q
                         net (fo=1, routed)           0.086     2.144    endpoint_inst/pdts_endpoint_inst/ep/ts/pkt_end_d
    SLICE_X68Y80         LUT5 (Prop_lut5_I3_O)        0.048     2.192 r  endpoint_inst/pdts_endpoint_inst/ep/ts/lock_i_1/O
                         net (fo=1, routed)           0.000     2.192    endpoint_inst/pdts_endpoint_inst/ep/ts/lock_i_1_n_0
    SLICE_X68Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/lock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.911     2.293    endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X68Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/ts/lock_reg/C
                         clock pessimism             -0.363     1.930    
    SLICE_X68Y80         FDRE (Hold_fdre_C_D)         0.131     2.061    endpoint_inst/pdts_endpoint_inst/ep/ts/lock_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/w_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.485%)  route 0.354ns (71.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.633     1.912    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X87Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/w_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     2.053 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/w_reg[9]/Q
                         net (fo=4, routed)           0.354     2.407    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/d[9]
    SLICE_X76Y93         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.916     2.298    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X76Y93         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[1][9]/C
                         clock pessimism             -0.112     2.186    
    SLICE_X76Y93         FDRE (Hold_fdre_C_D)         0.075     2.261    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.037%)  route 0.298ns (69.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.629     1.908    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X83Y84         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.128     2.036 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][0]/Q
                         net (fo=2, routed)           0.298     2.334    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][0]
    SLICE_X84Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.903     2.285    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X84Y85         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][0]/C
                         clock pessimism             -0.112     2.173    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.006     2.179    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][0]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][7]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][7]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.883%)  route 0.315ns (71.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.632     1.911    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X83Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.128     2.039 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][7]/Q
                         net (fo=2, routed)           0.315     2.354    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[31][7]
    SLICE_X84Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.907     2.289    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X84Y92         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][7]/C
                         clock pessimism             -0.112     2.177    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.022     2.199    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[32][7]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y20   endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y85     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X61Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y84     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X66Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/q_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y85     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y85     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y85     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y85     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y86     endpoint_inst/pdts_endpoint_inst/ep/acmd_rx/c_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y6      fe_inst/gen_afe[0].afe_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :         3572  Failing Endpoints,  Worst Slack       -2.285ns,  Total Violation    -5502.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[0]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_153
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[10]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_143
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[11]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_142
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[12]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_141
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[13]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_140
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[14]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_139
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[15]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_138
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[16]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_137
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[17]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_136
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns = ( 20.051 - 16.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674     4.449    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     6.229 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.231    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.486 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.488    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.743 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.745    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    10.000 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    10.002    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.257 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.259    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.514 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.516    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.771 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    13.773    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    15.028 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002    15.030    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    16.285 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    16.287    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    17.542 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    17.544    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    18.799 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    18.801    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    20.056 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    20.112    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.255    21.367 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[18]
                         net (fo=1, routed)           0.002    21.369    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_135
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    20.051    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.155    20.206    
                         clock uncertainty           -0.097    20.109    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.025    19.084    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -21.369    
  -------------------------------------------------------------------
                         slack                                 -2.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.314ns (44.660%)  route 0.389ns (55.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.359     3.989    gen_spy_afe[1].gen_spy_bit[6].spy_inst/mclk
    SLICE_X22Y78         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_fdre_C_Q)         0.314     4.303 r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[2]/Q
                         net (fo=1, routed)           0.389     4.692    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/Q[2]
    RAMB18_X1Y33         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.505     4.280    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X1Y33         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.225     4.054    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.593     4.647    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -4.647    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.314ns (44.864%)  route 0.386ns (55.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.191ns
    Source Clock Delay      (SCD):    3.904ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.274     3.904    gen_spy_afe[1].gen_spy_bit[2].spy_inst/mclk
    SLICE_X76Y50         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y50         FDRE (Prop_fdre_C_Q)         0.314     4.218 r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[7]/Q
                         net (fo=1, routed)           0.386     4.604    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/Q[3]
    RAMB18_X4Y22         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.416     4.191    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X4Y22         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.226     3.964    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.593     4.557    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -4.557    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.314ns (45.032%)  route 0.383ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.364     3.994    gen_spy_afe[1].gen_spy_bit[6].spy_inst/mclk
    SLICE_X22Y67         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.314     4.308 r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[5]/Q
                         net (fo=1, routed)           0.383     4.692    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/Q[1]
    RAMB18_X1Y29         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.496     4.271    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X1Y29         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.225     4.045    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.593     4.638    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -4.638    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 core_inst/sender2_inst/ch1_3_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender2_inst/fifo_gen[5].fifo18e1_inst/DI[30]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.314ns (44.736%)  route 0.388ns (55.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.286     3.916    core_inst/sender2_inst/mclk
    SLICE_X42Y86         FDRE                                         r  core_inst/sender2_inst/ch1_3_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.314     4.230 r  core_inst/sender2_inst/ch1_3_reg_reg[8]/Q
                         net (fo=1, routed)           0.388     4.618    core_inst/sender2_inst/temp[5]_40[30]
    RAMB18_X2Y32         FIFO18E1                                     r  core_inst/sender2_inst/fifo_gen[5].fifo18e1_inst/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.423     4.198    core_inst/sender2_inst/mclk
    RAMB18_X2Y32         FIFO18E1                                     r  core_inst/sender2_inst/fifo_gen[5].fifo18e1_inst/WRCLK
                         clock pessimism             -0.226     3.971    
    RAMB18_X2Y32         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[30])
                                                      0.593     4.564    core_inst/sender2_inst/fifo_gen[5].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           4.618    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.565%)  route 0.240ns (59.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.640     1.921    gen_spy_afe[1].gen_spy_bit[2].spy_inst/mclk
    SLICE_X76Y50         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y50         FDRE (Prop_fdre_C_Q)         0.164     2.085 r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[6]/Q
                         net (fo=1, routed)           0.240     2.325    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/Q[2]
    RAMB18_X4Y22         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.949     2.333    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X4Y22         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.362     1.971    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.267    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_46_reg[3]_srl32___fe_inst_gen_self_trigger_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.445%)  route 0.117ns (41.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.762     2.042    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    SLICE_X14Y35         FDRE                                         r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     2.206 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_14_reg[3]/Q
                         net (fo=1, routed)           0.117     2.323    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_14_reg_n_0_[3]
    SLICE_X16Y35         SRLC32E                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_46_reg[3]_srl32___fe_inst_gen_self_trigger_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.039     2.423    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    SLICE_X16Y35         SRLC32E                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_46_reg[3]_srl32___fe_inst_gen_self_trigger_r_30/CLK
                         clock pessimism             -0.344     2.078    
    SLICE_X16Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.261    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_46_reg[3]_srl32___fe_inst_gen_self_trigger_r_30
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 core_inst/sender2_inst/timestamp_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender2_inst/ts_fifo_inst/DI[17]
                            (rising edge-triggered cell FIFO36E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.274ns (38.636%)  route 0.435ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.157     3.788    core_inst/sender2_inst/mclk
    SLICE_X89Y117        FDRE                                         r  core_inst/sender2_inst/timestamp_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.274     4.062 r  core_inst/sender2_inst/timestamp_reg_reg[17]/Q
                         net (fo=1, routed)           0.435     4.497    core_inst/sender2_inst/DI[17]
    RAMB36_X5Y24         FIFO36E1                                     r  core_inst/sender2_inst/ts_fifo_inst/DI[17]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.287     4.062    core_inst/sender2_inst/mclk
    RAMB36_X5Y24         FIFO36E1                                     r  core_inst/sender2_inst/ts_fifo_inst/WRCLK
                         clock pessimism             -0.221     3.842    
    RAMB36_X5Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[17])
                                                      0.593     4.435    core_inst/sender2_inst/ts_fifo_inst
  -------------------------------------------------------------------
                         required time                         -4.435    
                         arrival time                           4.497    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch3_3_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[6].fifo18e1_inst/DI[21]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.289ns (45.690%)  route 0.344ns (54.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     2.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     2.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423     4.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219     0.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725     2.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072     2.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.414     4.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060     0.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576     2.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.482     4.113    core_inst/sender0_inst/mclk
    SLICE_X140Y38        FDRE                                         r  core_inst/sender0_inst/ch3_3_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDRE (Prop_fdre_C_Q)         0.289     4.402 r  core_inst/sender0_inst/ch3_3_reg_reg[3]/Q
                         net (fo=1, routed)           0.344     4.745    core_inst/sender0_inst/temp[6]_13[21]
    RAMB18_X7Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[6].fifo18e1_inst/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.629     4.404    core_inst/sender0_inst/mclk
    RAMB18_X7Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[6].fifo18e1_inst/WRCLK
                         clock pessimism             -0.231     4.173    
    RAMB18_X7Y14         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[21])
                                                      0.509     4.682    core_inst/sender0_inst/fifo_gen[6].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -4.682    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_46_reg[1]_srl32___fe_inst_gen_self_trigger_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.561     1.841    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/mclk
    SLICE_X84Y162        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y162        FDRE (Prop_fdre_C_Q)         0.164     2.005 r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_14_reg[1]/Q
                         net (fo=1, routed)           0.110     2.116    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_14_reg_n_0_[1]
    SLICE_X84Y161        SRLC32E                                      r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_46_reg[1]_srl32___fe_inst_gen_self_trigger_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.831     2.216    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/mclk
    SLICE_X84Y161        SRLC32E                                      r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_46_reg[1]_srl32___fe_inst_gen_self_trigger_r_30/CLK
                         clock pessimism             -0.357     1.858    
    SLICE_X84Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.041    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_46_reg[1]_srl32___fe_inst_gen_self_trigger_r_30
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ts_spy_gen[3].ts_spy_inst/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.597%)  route 0.168ns (54.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.652     1.933    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X103Y56        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ts_spy_gen[3].ts_spy_inst/addr_reg_reg[7]/Q
                         net (fo=6, routed)           0.168     2.242    ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ADDRARDADDR[7]
    RAMB18_X6Y23         RAMB18E1                                     r  ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1039, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.961     2.345    ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X6Y23         RAMB18E1                                     r  ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.361     1.984    
    RAMB18_X6Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.167    ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X3Y22      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X2Y31      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y0       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y17      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y2       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[4].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y26      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X4Y28      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y15      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[7].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X6Y39      fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y30      fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X96Y56     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[0]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X96Y56     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[0]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X108Y57    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[10]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X108Y57    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[10]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X104Y60    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[11]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X104Y60    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[11]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[12]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[12]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[13]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[13]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X96Y56     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[0]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X96Y56     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[0]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X108Y57    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[10]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X108Y57    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[10]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X104Y60    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[11]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X104Y60    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[11]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[12]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[12]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[13]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[13]_srl32___fe_inst_gen_self_trigger_r_30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y8    endpoint_inst/mmcm1_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         3.200       1.608      BUFGCTRL_X0Y22   endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufgfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.200       96.800     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.200       210.160    MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.159       2.567      BUFGCTRL_X0Y21      core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841     MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.080       0.680      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841     MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.159       209.201    MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 1.845ns (23.408%)  route 6.037ns (76.592%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.457 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[17])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[17]
                         net (fo=1, routed)           2.922     9.254    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[17]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.097     9.351 r  core_inst/sender1_inst/crc_inst/dout_reg[17]_i_5__0/O
                         net (fo=1, routed)           0.451     9.801    core_inst/sender1_inst/crc_inst/dout_reg[17]_i_5__0_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.097     9.898 r  core_inst/sender1_inst/crc_inst/dout_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.000     9.898    core_inst/sender1_inst/crc_inst/dout_reg[17]_i_2__0_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I0_O)      0.163    10.061 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[17]_i_1__0/O
                         net (fo=2, routed)           0.790    10.852    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_15
    SLICE_X62Y53         LUT3 (Prop_lut3_I0_O)        0.248    11.100 r  core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_3__0/O
                         net (fo=4, routed)           0.729    11.828    core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_3__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I1_O)        0.253    12.081 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_4__0/O
                         net (fo=8, routed)           0.565    12.646    core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_4__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.113    12.759 r  core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_4__0/O
                         net (fo=3, routed)           0.580    13.340    core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_4__0_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.239    13.579 r  core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_3__0/O
                         net (fo=1, routed)           0.000    13.579    core_inst/sender1_inst/crc_inst/p_41_out[19]
    SLICE_X63Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.288    13.457    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X63Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[19]/C
                         clock pessimism              0.235    13.692    
                         clock uncertainty           -0.062    13.630    
    SLICE_X63Y51         FDSE (Setup_fdse_C_D)        0.032    13.662    core_inst/sender1_inst/crc_inst/lfsr_c_reg[19]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 1.845ns (23.572%)  route 5.982ns (76.428%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 13.456 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[17])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[17]
                         net (fo=1, routed)           2.922     9.254    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[17]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.097     9.351 r  core_inst/sender1_inst/crc_inst/dout_reg[17]_i_5__0/O
                         net (fo=1, routed)           0.451     9.801    core_inst/sender1_inst/crc_inst/dout_reg[17]_i_5__0_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.097     9.898 r  core_inst/sender1_inst/crc_inst/dout_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.000     9.898    core_inst/sender1_inst/crc_inst/dout_reg[17]_i_2__0_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I0_O)      0.163    10.061 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[17]_i_1__0/O
                         net (fo=2, routed)           0.790    10.852    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_15
    SLICE_X62Y53         LUT3 (Prop_lut3_I0_O)        0.248    11.100 r  core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_3__0/O
                         net (fo=4, routed)           0.729    11.828    core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_3__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I1_O)        0.253    12.081 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_4__0/O
                         net (fo=8, routed)           0.565    12.646    core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_4__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.113    12.759 r  core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_4__0/O
                         net (fo=3, routed)           0.525    13.285    core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_4__0_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.239    13.524 r  core_inst/sender1_inst/crc_inst/lfsr_c[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.524    core_inst/sender1_inst/crc_inst/lfsr_c036_out
    SLICE_X65Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.287    13.456    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X65Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[2]/C
                         clock pessimism              0.235    13.691    
                         clock uncertainty           -0.062    13.629    
    SLICE_X65Y51         FDSE (Setup_fdse_C_D)        0.030    13.659    core_inst/sender1_inst/crc_inst/lfsr_c_reg[2]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 1.845ns (23.566%)  route 5.984ns (76.434%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 13.456 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[17])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[17]
                         net (fo=1, routed)           2.922     9.254    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[17]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.097     9.351 r  core_inst/sender1_inst/crc_inst/dout_reg[17]_i_5__0/O
                         net (fo=1, routed)           0.451     9.801    core_inst/sender1_inst/crc_inst/dout_reg[17]_i_5__0_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.097     9.898 r  core_inst/sender1_inst/crc_inst/dout_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.000     9.898    core_inst/sender1_inst/crc_inst/dout_reg[17]_i_2__0_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I0_O)      0.163    10.061 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[17]_i_1__0/O
                         net (fo=2, routed)           0.790    10.852    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_15
    SLICE_X62Y53         LUT3 (Prop_lut3_I0_O)        0.248    11.100 r  core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_3__0/O
                         net (fo=4, routed)           0.729    11.828    core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_3__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I1_O)        0.253    12.081 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_4__0/O
                         net (fo=8, routed)           0.565    12.646    core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_4__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.113    12.759 r  core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_4__0/O
                         net (fo=3, routed)           0.527    13.287    core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_4__0_n_0
    SLICE_X65Y51         LUT5 (Prop_lut5_I4_O)        0.239    13.526 r  core_inst/sender1_inst/crc_inst/lfsr_c[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.526    core_inst/sender1_inst/crc_inst/lfsr_c041_out
    SLICE_X65Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.287    13.456    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X65Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[4]/C
                         clock pessimism              0.235    13.691    
                         clock uncertainty           -0.062    13.629    
    SLICE_X65Y51         FDSE (Setup_fdse_C_D)        0.032    13.661    core_inst/sender1_inst/crc_inst/lfsr_c_reg[4]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.676ns (22.107%)  route 5.905ns (77.893%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 13.453 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[22])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[22]
                         net (fo=1, routed)           2.879     9.211    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[22]
    SLICE_X51Y41         LUT6 (Prop_lut6_I5_O)        0.097     9.308 r  core_inst/sender1_inst/crc_inst/dout_reg[22]_i_5__0/O
                         net (fo=1, routed)           0.504     9.812    core_inst/sender1_inst/crc_inst/dout_reg[22]_i_5__0_n_0
    SLICE_X51Y52         LUT5 (Prop_lut5_I2_O)        0.097     9.909 r  core_inst/sender1_inst/crc_inst/dout_reg[22]_i_2__0/O
                         net (fo=1, routed)           0.000     9.909    core_inst/sender1_inst/crc_inst/dout_reg[22]_i_2__0_n_0
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.181    10.090 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[22]_i_1__0/O
                         net (fo=2, routed)           0.742    10.832    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_20
    SLICE_X62Y52         LUT3 (Prop_lut3_I0_O)        0.233    11.065 r  core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_12__0/O
                         net (fo=4, routed)           0.565    11.630    core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_12__0_n_0
    SLICE_X65Y54         LUT2 (Prop_lut2_I1_O)        0.239    11.869 r  core_inst/sender1_inst/crc_inst/lfsr_c[14]_i_3__0/O
                         net (fo=6, routed)           0.750    12.619    core_inst/sender1_inst/crc_inst/lfsr_c[14]_i_3__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I1_O)        0.097    12.716 r  core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_6__0/O
                         net (fo=5, routed)           0.465    13.181    core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_6__0_n_0
    SLICE_X66Y51         LUT5 (Prop_lut5_I3_O)        0.097    13.278 r  core_inst/sender1_inst/crc_inst/lfsr_c[11]_i_1__0/O
                         net (fo=1, routed)           0.000    13.278    core_inst/sender1_inst/crc_inst/lfsr_c053_out
    SLICE_X66Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.284    13.453    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X66Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[11]/C
                         clock pessimism              0.235    13.688    
                         clock uncertainty           -0.062    13.626    
    SLICE_X66Y51         FDSE (Setup_fdse_C_D)        0.069    13.695    core_inst/sender1_inst/crc_inst/lfsr_c_reg[11]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 1.988ns (26.368%)  route 5.551ns (73.632%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 13.456 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[20])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[20]
                         net (fo=1, routed)           2.733     9.065    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[20]
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.097     9.162 r  core_inst/sender1_inst/crc_inst/dout_reg[20]_i_5__0/O
                         net (fo=1, routed)           0.446     9.608    core_inst/sender1_inst/crc_inst/dout_reg[20]_i_5__0_n_0
    SLICE_X51Y52         LUT5 (Prop_lut5_I2_O)        0.097     9.705 r  core_inst/sender1_inst/crc_inst/dout_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     9.705    core_inst/sender1_inst/crc_inst/dout_reg[20]_i_2__0_n_0
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.163     9.868 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[20]_i_1__0/O
                         net (fo=2, routed)           0.725    10.593    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_18
    SLICE_X62Y52         LUT3 (Prop_lut3_I0_O)        0.244    10.837 r  core_inst/sender1_inst/crc_inst/lfsr_c[15]_i_4__0/O
                         net (fo=4, routed)           0.622    11.459    core_inst/sender1_inst/crc_inst/lfsr_c[15]_i_4__0_n_0
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.242    11.701 r  core_inst/sender1_inst/crc_inst/lfsr_c[12]_i_2__0/O
                         net (fo=6, routed)           0.534    12.235    core_inst/sender1_inst/crc_inst/lfsr_c[12]_i_2__0_n_0
    SLICE_X65Y52         LUT2 (Prop_lut2_I0_O)        0.263    12.498 r  core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_2__0/O
                         net (fo=1, routed)           0.491    12.989    core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_2__0_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.247    13.236 r  core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_1__0/O
                         net (fo=1, routed)           0.000    13.236    core_inst/sender1_inst/crc_inst/p_41_out[18]
    SLICE_X65Y52         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.287    13.456    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X65Y52         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[18]/C
                         clock pessimism              0.235    13.691    
                         clock uncertainty           -0.062    13.629    
    SLICE_X65Y52         FDSE (Setup_fdse_C_D)        0.030    13.659    core_inst/sender1_inst/crc_inst/lfsr_c_reg[18]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 1.687ns (22.280%)  route 5.885ns (77.720%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 13.453 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[17])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[17]
                         net (fo=1, routed)           2.922     9.254    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[17]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.097     9.351 r  core_inst/sender1_inst/crc_inst/dout_reg[17]_i_5__0/O
                         net (fo=1, routed)           0.451     9.801    core_inst/sender1_inst/crc_inst/dout_reg[17]_i_5__0_n_0
    SLICE_X49Y49         LUT5 (Prop_lut5_I2_O)        0.097     9.898 r  core_inst/sender1_inst/crc_inst/dout_reg[17]_i_2__0/O
                         net (fo=1, routed)           0.000     9.898    core_inst/sender1_inst/crc_inst/dout_reg[17]_i_2__0_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I0_O)      0.163    10.061 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[17]_i_1__0/O
                         net (fo=2, routed)           0.790    10.852    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_15
    SLICE_X62Y53         LUT3 (Prop_lut3_I0_O)        0.248    11.100 r  core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_3__0/O
                         net (fo=4, routed)           0.729    11.828    core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_3__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I1_O)        0.253    12.081 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_4__0/O
                         net (fo=8, routed)           0.552    12.633    core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_4__0_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I4_O)        0.097    12.730 r  core_inst/sender1_inst/crc_inst/lfsr_c[1]_i_2__0/O
                         net (fo=1, routed)           0.441    13.172    core_inst/sender1_inst/crc_inst/lfsr_c[1]_i_2__0_n_0
    SLICE_X66Y52         LUT4 (Prop_lut4_I0_O)        0.097    13.269 r  core_inst/sender1_inst/crc_inst/lfsr_c[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.269    core_inst/sender1_inst/crc_inst/lfsr_c029_out
    SLICE_X66Y52         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.284    13.453    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X66Y52         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[1]/C
                         clock pessimism              0.235    13.688    
                         clock uncertainty           -0.062    13.626    
    SLICE_X66Y52         FDSE (Setup_fdse_C_D)        0.072    13.698    core_inst/sender1_inst/crc_inst/lfsr_c_reg[1]
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 1.431ns (18.981%)  route 6.108ns (81.019%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.457 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[8]
                         net (fo=1, routed)           3.346     9.678    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[8]
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.097     9.775 r  core_inst/sender1_inst/crc_inst/dout_reg[8]_i_5__0/O
                         net (fo=1, routed)           0.606    10.381    core_inst/sender1_inst/crc_inst/dout_reg[8]_i_5__0_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I2_O)        0.097    10.478 r  core_inst/sender1_inst/crc_inst/dout_reg[8]_i_2__0/O
                         net (fo=1, routed)           0.000    10.478    core_inst/sender1_inst/crc_inst/dout_reg[8]_i_2__0_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I0_O)      0.181    10.659 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[8]_i_1__0/O
                         net (fo=5, routed)           1.201    11.859    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_6
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.227    12.086 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_6__0/O
                         net (fo=3, routed)           0.413    12.500    core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_6__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.097    12.597 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_2__0/O
                         net (fo=5, routed)           0.542    13.139    core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_2__0_n_0
    SLICE_X62Y50         LUT5 (Prop_lut5_I0_O)        0.097    13.236 r  core_inst/sender1_inst/crc_inst/lfsr_c[15]_i_1__0/O
                         net (fo=1, routed)           0.000    13.236    core_inst/sender1_inst/crc_inst/lfsr_c060_out
    SLICE_X62Y50         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.288    13.457    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X62Y50         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[15]/C
                         clock pessimism              0.235    13.692    
                         clock uncertainty           -0.062    13.630    
    SLICE_X62Y50         FDSE (Setup_fdse_C_D)        0.069    13.699    core_inst/sender1_inst/crc_inst/lfsr_c_reg[15]
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 1.822ns (24.255%)  route 5.690ns (75.745%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 13.453 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[20])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[20]
                         net (fo=1, routed)           2.733     9.065    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[20]
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.097     9.162 r  core_inst/sender1_inst/crc_inst/dout_reg[20]_i_5__0/O
                         net (fo=1, routed)           0.446     9.608    core_inst/sender1_inst/crc_inst/dout_reg[20]_i_5__0_n_0
    SLICE_X51Y52         LUT5 (Prop_lut5_I2_O)        0.097     9.705 r  core_inst/sender1_inst/crc_inst/dout_reg[20]_i_2__0/O
                         net (fo=1, routed)           0.000     9.705    core_inst/sender1_inst/crc_inst/dout_reg[20]_i_2__0_n_0
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.163     9.868 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[20]_i_1__0/O
                         net (fo=2, routed)           0.725    10.593    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_18
    SLICE_X62Y52         LUT3 (Prop_lut3_I0_O)        0.244    10.837 r  core_inst/sender1_inst/crc_inst/lfsr_c[15]_i_4__0/O
                         net (fo=4, routed)           0.622    11.459    core_inst/sender1_inst/crc_inst/lfsr_c[15]_i_4__0_n_0
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.242    11.701 r  core_inst/sender1_inst/crc_inst/lfsr_c[12]_i_2__0/O
                         net (fo=6, routed)           0.534    12.235    core_inst/sender1_inst/crc_inst/lfsr_c[12]_i_2__0_n_0
    SLICE_X65Y52         LUT3 (Prop_lut3_I1_O)        0.247    12.482 r  core_inst/sender1_inst/crc_inst/lfsr_c[16]_i_3__0/O
                         net (fo=3, routed)           0.629    13.112    core_inst/sender1_inst/crc_inst/lfsr_c[16]_i_3__0_n_0
    SLICE_X66Y52         LUT5 (Prop_lut5_I2_O)        0.097    13.209 r  core_inst/sender1_inst/crc_inst/lfsr_c[14]_i_1__0/O
                         net (fo=1, routed)           0.000    13.209    core_inst/sender1_inst/crc_inst/lfsr_c058_out
    SLICE_X66Y52         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.284    13.453    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X66Y52         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[14]/C
                         clock pessimism              0.235    13.688    
                         clock uncertainty           -0.062    13.626    
    SLICE_X66Y52         FDSE (Setup_fdse_C_D)        0.069    13.695    core_inst/sender1_inst/crc_inst/lfsr_c_reg[14]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -13.209    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 1.676ns (22.552%)  route 5.756ns (77.448%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.457 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[22])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[22]
                         net (fo=1, routed)           2.879     9.211    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[22]
    SLICE_X51Y41         LUT6 (Prop_lut6_I5_O)        0.097     9.308 r  core_inst/sender1_inst/crc_inst/dout_reg[22]_i_5__0/O
                         net (fo=1, routed)           0.504     9.812    core_inst/sender1_inst/crc_inst/dout_reg[22]_i_5__0_n_0
    SLICE_X51Y52         LUT5 (Prop_lut5_I2_O)        0.097     9.909 r  core_inst/sender1_inst/crc_inst/dout_reg[22]_i_2__0/O
                         net (fo=1, routed)           0.000     9.909    core_inst/sender1_inst/crc_inst/dout_reg[22]_i_2__0_n_0
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.181    10.090 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[22]_i_1__0/O
                         net (fo=2, routed)           0.742    10.832    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_20
    SLICE_X62Y52         LUT3 (Prop_lut3_I0_O)        0.233    11.065 r  core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_12__0/O
                         net (fo=4, routed)           0.565    11.630    core_inst/sender1_inst/crc_inst/lfsr_c[19]_i_12__0_n_0
    SLICE_X65Y54         LUT2 (Prop_lut2_I1_O)        0.239    11.869 r  core_inst/sender1_inst/crc_inst/lfsr_c[14]_i_3__0/O
                         net (fo=6, routed)           0.750    12.619    core_inst/sender1_inst/crc_inst/lfsr_c[14]_i_3__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I1_O)        0.097    12.716 r  core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_6__0/O
                         net (fo=5, routed)           0.315    13.031    core_inst/sender1_inst/crc_inst/lfsr_c[18]_i_6__0_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.097    13.128 r  core_inst/sender1_inst/crc_inst/lfsr_c[7]_i_1__0/O
                         net (fo=1, routed)           0.000    13.128    core_inst/sender1_inst/crc_inst/lfsr_c047_out
    SLICE_X63Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.288    13.457    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X63Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[7]/C
                         clock pessimism              0.235    13.692    
                         clock uncertainty           -0.062    13.630    
    SLICE_X63Y51         FDSE (Setup_fdse_C_D)        0.032    13.662    core_inst/sender1_inst/crc_inst/lfsr_c_reg[7]
  -------------------------------------------------------------------
                         required time                         13.662    
                         arrival time                         -13.128    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender1_inst/crc_inst/lfsr_c_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 1.431ns (19.265%)  route 5.997ns (80.735%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.457 - 8.318 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.622     5.697    core_inst/sender1_inst/GT1_TXUSRCLK2_OUT
    RAMB18_X7Y10         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y10         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[8])
                                                      0.635     6.332 r  core_inst/sender1_inst/fifo_gen[0].fifo18e1_inst/DO[8]
                         net (fo=1, routed)           3.346     9.678    core_inst/sender1_inst/crc_inst/dout_reg_reg[31]_2[8]
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.097     9.775 r  core_inst/sender1_inst/crc_inst/dout_reg[8]_i_5__0/O
                         net (fo=1, routed)           0.606    10.381    core_inst/sender1_inst/crc_inst/dout_reg[8]_i_5__0_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I2_O)        0.097    10.478 r  core_inst/sender1_inst/crc_inst/dout_reg[8]_i_2__0/O
                         net (fo=1, routed)           0.000    10.478    core_inst/sender1_inst/crc_inst/dout_reg[8]_i_2__0_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I0_O)      0.181    10.659 r  core_inst/sender1_inst/crc_inst/dout_reg_reg[8]_i_1__0/O
                         net (fo=5, routed)           1.201    11.859    core_inst/sender1_inst/crc_inst/FSM_sequential_state_reg[4]_6
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.227    12.086 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_6__0/O
                         net (fo=3, routed)           0.413    12.500    core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_6__0_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.097    12.597 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_2__0/O
                         net (fo=5, routed)           0.431    13.028    core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_2__0_n_0
    SLICE_X63Y51         LUT4 (Prop_lut4_I0_O)        0.097    13.125 r  core_inst/sender1_inst/crc_inst/lfsr_c[17]_i_1__0/O
                         net (fo=1, routed)           0.000    13.125    core_inst/sender1_inst/crc_inst/lfsr_c064_out
    SLICE_X63Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.288    13.457    core_inst/sender1_inst/crc_inst/GT1_TXUSRCLK2_OUT
    SLICE_X63Y51         FDSE                                         r  core_inst/sender1_inst/crc_inst/lfsr_c_reg[17]/C
                         clock pessimism              0.235    13.692    
                         clock uncertainty           -0.062    13.630    
    SLICE_X63Y51         FDSE (Setup_fdse_C_D)        0.030    13.660    core_inst/sender1_inst/crc_inst/lfsr_c_reg[17]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -13.125    
  -------------------------------------------------------------------
                         slack                                  0.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/dout_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/gendelay[14].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.819%)  route 0.188ns (57.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.636     2.360    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    SLICE_X93Y73         FDRE                                         r  core_inst/sender0_inst/dout_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.141     2.501 r  core_inst/sender0_inst/dout_reg_reg[30]/Q
                         net (fo=2, routed)           0.188     2.690    core_inst/sender0_spy_hi_inst/gt0_txdata_in[14]
    SLICE_X94Y75         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[14].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.906     2.991    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X94Y75         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[14].srlc32e_0_inst/CLK
                         clock pessimism             -0.599     2.392    
    SLICE_X94Y75         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.575    core_inst/sender0_spy_hi_inst/gendelay[14].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.976%)  route 0.251ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.642     2.366    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X101Y79        FDRE                                         r  core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.141     2.507 r  core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.251     2.758    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ADDRARDADDR[8]
    RAMB18_X6Y33         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.957     3.042    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y33         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.599     2.443    
    RAMB18_X6Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.626    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/dout_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/gendelay[1].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.892%)  route 0.121ns (46.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.632     2.356    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    SLICE_X91Y73         FDRE                                         r  core_inst/sender0_inst/dout_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDRE (Prop_fdre_C_Q)         0.141     2.497 r  core_inst/sender0_inst/dout_reg_reg[17]/Q
                         net (fo=2, routed)           0.121     2.618    core_inst/sender0_spy_hi_inst/gt0_txdata_in[1]
    SLICE_X90Y74         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[1].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.903     2.988    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X90Y74         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[1].srlc32e_0_inst/CLK
                         clock pessimism             -0.620     2.368    
    SLICE_X90Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.483    core_inst/sender0_spy_hi_inst/gendelay[1].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.155%)  route 0.249ns (63.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.639     2.363    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X97Y71         FDRE                                         r  core_inst/sender0_spy_hi_inst/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.141     2.504 r  core_inst/sender0_spy_hi_inst/addr_reg_reg[7]/Q
                         net (fo=6, routed)           0.249     2.753    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ADDRARDADDR[7]
    RAMB18_X6Y29         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.949     3.034    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y29         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.599     2.435    
    RAMB18_X6Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.618    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.496%)  route 0.357ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.583     2.307    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X98Y105        FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y105        FDRE (Prop_fdre_C_Q)         0.164     2.471 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[15]/Q
                         net (fo=1, routed)           0.357     2.827    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/Q[3]
    RAMB18_X6Y42         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.893     2.978    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y42         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.383    
    RAMB18_X6Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.679    core_inst/sender0_spy_lo_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/dout_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/gendelay[13].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.502%)  route 0.225ns (61.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.636     2.360    core_inst/sender0_inst/GT0_TXUSRCLK2_OUT
    SLICE_X93Y73         FDRE                                         r  core_inst/sender0_inst/dout_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.141     2.501 r  core_inst/sender0_inst/dout_reg_reg[29]/Q
                         net (fo=2, routed)           0.225     2.727    core_inst/sender0_spy_hi_inst/gt0_txdata_in[13]
    SLICE_X98Y74         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[13].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.908     2.993    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X98Y74         SRLC32E                                      r  core_inst/sender0_spy_hi_inst/gendelay[13].srlc32e_0_inst/CLK
                         clock pessimism             -0.599     2.394    
    SLICE_X98Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.577    core_inst/sender0_spy_hi_inst/gendelay[13].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.875%)  route 0.263ns (65.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.639     2.363    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X97Y71         FDRE                                         r  core_inst/sender0_spy_hi_inst/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.141     2.504 r  core_inst/sender0_spy_hi_inst/addr_reg_reg[5]/Q
                         net (fo=6, routed)           0.263     2.768    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ADDRARDADDR[5]
    RAMB18_X6Y29         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.949     3.034    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y29         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.599     2.435    
    RAMB18_X6Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.618    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.949%)  route 0.334ns (67.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.647     2.371    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X102Y81        FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y81        FDRE (Prop_fdre_C_Q)         0.164     2.535 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[9]/Q
                         net (fo=1, routed)           0.334     2.869    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/Q[1]
    RAMB18_X6Y33         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.957     3.042    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y33         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.619     2.423    
    RAMB18_X6Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.719    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.779%)  route 0.336ns (67.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.641     2.365    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X76Y96         FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.164     2.529 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[5]/Q
                         net (fo=1, routed)           0.336     2.866    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/Q[1]
    RAMB18_X4Y39         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.953     3.038    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X4Y39         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.620     2.418    
    RAMB18_X4Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.714    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.057%)  route 0.273ns (65.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.643     2.367    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X101Y80        FDRE                                         r  core_inst/sender0_spy_lo_inst/addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y80        FDRE (Prop_fdre_C_Q)         0.141     2.508 r  core_inst/sender0_spy_lo_inst/addr_reg_reg[10]/Q
                         net (fo=6, routed)           0.273     2.781    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ADDRARDADDR[10]
    RAMB18_X6Y33         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.957     3.042    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y33         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.599     2.443    
    RAMB18_X6Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.626    core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X7Y26        core_inst/sender0_inst/fifo_gen[0].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X7Y28        core_inst/sender0_inst/fifo_gen[1].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X8Y28        core_inst/sender0_inst/fifo_gen[2].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X7Y30        core_inst/sender0_inst/fifo_gen[3].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X6Y36        core_inst/sender0_inst/fifo_gen[4].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X8Y30        core_inst/sender0_inst/fifo_gen[5].fifo18e1_inst/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042    MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y75        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y75        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y75        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y75        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y74        core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y74        core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y74        core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y74        core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X96Y73        core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X96Y73        core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y75        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y75        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y75        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X90Y75        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y74        core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y74        core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y74        core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X98Y74        core_inst/sender0_spy_hi_inst/gendelay[10].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X96Y73        core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X96Y73        core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.684ns (25.342%)  route 2.015ns (74.658%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.393     5.719 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.610     6.329    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X63Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.426 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.606     7.032    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X65Y195        LUT4 (Prop_lut4_I3_O)        0.097     7.129 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.400     7.528    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y196        LUT2 (Prop_lut2_I0_O)        0.097     7.625 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.400     8.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.323     9.485    
                         clock uncertainty           -0.056     9.429    
    SLICE_X64Y196        FDRE (Setup_fdre_C_CE)      -0.119     9.310    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.684ns (25.342%)  route 2.015ns (74.658%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.393     5.719 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.610     6.329    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X63Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.426 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.606     7.032    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X65Y195        LUT4 (Prop_lut4_I3_O)        0.097     7.129 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.400     7.528    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y196        LUT2 (Prop_lut2_I0_O)        0.097     7.625 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.400     8.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.323     9.485    
                         clock uncertainty           -0.056     9.429    
    SLICE_X64Y196        FDRE (Setup_fdre_C_CE)      -0.119     9.310    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.684ns (25.342%)  route 2.015ns (74.658%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.393     5.719 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.610     6.329    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X63Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.426 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.606     7.032    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X65Y195        LUT4 (Prop_lut4_I3_O)        0.097     7.129 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.400     7.528    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y196        LUT2 (Prop_lut2_I0_O)        0.097     7.625 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.400     8.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.323     9.485    
                         clock uncertainty           -0.056     9.429    
    SLICE_X64Y196        FDRE (Setup_fdre_C_CE)      -0.119     9.310    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.684ns (25.342%)  route 2.015ns (74.658%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.393     5.719 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.610     6.329    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X63Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.426 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.606     7.032    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X65Y195        LUT4 (Prop_lut4_I3_O)        0.097     7.129 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.400     7.528    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y196        LUT2 (Prop_lut2_I0_O)        0.097     7.625 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.400     8.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.323     9.485    
                         clock uncertainty           -0.056     9.429    
    SLICE_X64Y196        FDRE (Setup_fdre_C_CE)      -0.119     9.310    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.684ns (25.766%)  route 1.971ns (74.234%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.393     5.719 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.610     6.329    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X63Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.426 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.606     7.032    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X65Y195        LUT4 (Prop_lut4_I3_O)        0.097     7.129 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.400     7.528    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y196        LUT2 (Prop_lut2_I0_O)        0.097     7.625 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.356     7.981    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y194        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.684ns (25.766%)  route 1.971ns (74.234%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.393     5.719 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.610     6.329    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X63Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.426 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.606     7.032    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X65Y195        LUT4 (Prop_lut4_I3_O)        0.097     7.129 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.400     7.528    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y196        LUT2 (Prop_lut2_I0_O)        0.097     7.625 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.356     7.981    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y194        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.684ns (25.766%)  route 1.971ns (74.234%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.393     5.719 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.610     6.329    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X63Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.426 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.606     7.032    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X65Y195        LUT4 (Prop_lut4_I3_O)        0.097     7.129 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.400     7.528    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y196        LUT2 (Prop_lut2_I0_O)        0.097     7.625 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.356     7.981    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y194        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.684ns (25.766%)  route 1.971ns (74.234%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 9.163 - 4.159 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.252     5.326    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y196        FDRE (Prop_fdre_C_Q)         0.393     5.719 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.610     6.329    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X63Y196        LUT4 (Prop_lut4_I3_O)        0.097     6.426 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6/O
                         net (fo=1, routed)           0.606     7.032    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_6_n_0
    SLICE_X65Y195        LUT4 (Prop_lut4_I3_O)        0.097     7.129 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.400     7.528    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y196        LUT2 (Prop_lut2_I0_O)        0.097     7.625 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.356     7.981    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.152     9.162    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X64Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.297     9.459    
                         clock uncertainty           -0.056     9.403    
    SLICE_X64Y194        FDRE (Setup_fdre_C_CE)      -0.119     9.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.532ns (23.928%)  route 1.691ns (76.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X43Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y244        FDRE (Prop_fdre_C_Q)         0.313     5.808 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.802     6.610    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X43Y244        LUT1 (Prop_lut1_I0_O)        0.219     6.829 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_1__2/O
                         net (fo=16, routed)          0.889     7.718    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_1__2_n_0
    SLICE_X42Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X42Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.523     9.048    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.532ns (23.928%)  route 1.691ns (76.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X43Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y244        FDRE (Prop_fdre_C_Q)         0.313     5.808 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.802     6.610    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X43Y244        LUT1 (Prop_lut1_I0_O)        0.219     6.829 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_1__2/O
                         net (fo=16, routed)          0.889     7.718    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_1__2_n_0
    SLICE_X42Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X42Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.523     9.048    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  1.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.663     2.387    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X49Y217        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y217        FDRE (Prop_fdre_C_Q)         0.141     2.528 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.583    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X49Y217        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.936     3.022    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X49Y217        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.387    
    SLICE_X49Y217        FDRE (Hold_fdre_C_D)         0.075     2.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.936ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.580     2.304    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X60Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.164     2.468 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.523    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X60Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.851     2.936    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X60Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.304    
    SLICE_X60Y198        FDRE (Hold_fdre_C_D)         0.060     2.364    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.579     2.303    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X60Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y196        FDRE (Prop_fdre_C_Q)         0.164     2.467 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.522    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X60Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.850     2.935    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X60Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.303    
    SLICE_X60Y196        FDRE (Hold_fdre_C_D)         0.060     2.363    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.661     2.385    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y219        FDRE (Prop_fdre_C_Q)         0.164     2.549 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.604    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X48Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.934     3.020    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.385    
    SLICE_X48Y219        FDRE (Hold_fdre_C_D)         0.060     2.445    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.665     2.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X48Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y235        FDRE (Prop_fdre_C_Q)         0.164     2.553 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.608    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X48Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.939     3.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X48Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.389    
    SLICE_X48Y235        FDRE (Hold_fdre_C_D)         0.060     2.449    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.665     2.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y236        FDRE (Prop_fdre_C_Q)         0.164     2.553 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.608    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X48Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.939     3.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.389    
    SLICE_X48Y236        FDRE (Hold_fdre_C_D)         0.060     2.449    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.670     2.394    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X44Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y244        FDRE (Prop_fdre_C_Q)         0.164     2.558 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.613    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X44Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.945     3.031    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X44Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.637     2.394    
    SLICE_X44Y244        FDRE (Hold_fdre_C_D)         0.060     2.454    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.669     2.393    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y244        FDRE (Prop_fdre_C_Q)         0.164     2.557 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.612    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.944     3.030    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.637     2.393    
    SLICE_X46Y244        FDRE (Hold_fdre_C_D)         0.060     2.453    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.665     2.389    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y236        FDRE (Prop_fdre_C_Q)         0.164     2.553 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     2.664    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X49Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.939     3.025    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X49Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.623     2.402    
    SLICE_X49Y236        FDRE (Hold_fdre_C_D)         0.075     2.477    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.661     2.385    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y219        FDRE (Prop_fdre_C_Q)         0.164     2.549 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     2.660    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X49Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.934     3.020    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X49Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.622     2.398    
    SLICE_X49Y219        FDRE (Hold_fdre_C_D)         0.070     2.468    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.159       2.567      BUFGCTRL_X0Y17      core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X62Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201    MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X62Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X62Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.080       1.580      SLICE_X64Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X62Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X62Y198       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X63Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X64Y196       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.618 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.618    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        FDRE (Setup_fdre_C_D)        0.069    11.763    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.634 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y201        FDRE (Setup_fdre_C_D)        0.069    11.779    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.870ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.870     4.298 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.298    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y201        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.047    11.663    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.301 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.301    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y201        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033    11.677    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.285 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.285    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033    11.661    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.294 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.294    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y201        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.688    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.278 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.278    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.672    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  7.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.085    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.299 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.299    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.083    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.077    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y201        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.458 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.458    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y201        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y201        FDRE (Hold_fdre_C_D)         0.120     1.088    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        FDRE (Hold_fdre_C_D)         0.120     1.077    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         8.317       6.725      BUFHCE_X0Y48       core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         8.317       6.802      GTPE2_COMMON_X0Y1  core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         8.317       7.098      IBUFDS_GTE2_X0Y2   core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y201      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.389ns (57.891%)  route 1.010ns (42.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[0])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[0]
                         net (fo=2, routed)           1.010     7.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[0]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.097     7.712 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     7.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y6          FDCE (Setup_fdce_C_D)        0.030    13.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.389ns (58.171%)  route 0.999ns (41.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[4])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[4]
                         net (fo=2, routed)           0.999     7.604    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[4]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.097     7.701 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.000     7.701    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1_n_0
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y7          FDCE (Setup_fdce_C_D)        0.032    13.083    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.393ns (59.804%)  route 0.936ns (40.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[1])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[1]
                         net (fo=2, routed)           0.936     7.541    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[1]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.101     7.642 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     7.642    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y6          FDCE (Setup_fdce_C_D)        0.064    13.115    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.389ns (60.826%)  route 0.895ns (39.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[2])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[2]
                         net (fo=2, routed)           0.895     7.500    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[2]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.097     7.597 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[2]_i_1/O
                         net (fo=1, routed)           0.000     7.597    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[2]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y6          FDCE (Setup_fdce_C_D)        0.032    13.083    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 1.389ns (62.450%)  route 0.835ns (37.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[10])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[10]
                         net (fo=2, routed)           0.835     7.440    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[10]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.097     7.537 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[10]_i_1/O
                         net (fo=1, routed)           0.000     7.537    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[10]_i_1_n_0
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y7          FDCE (Setup_fdce_C_D)        0.030    13.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.866ns (45.843%)  route 1.023ns (54.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.550     6.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.729 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.473     7.202    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.298    12.752    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.866ns (45.843%)  route 1.023ns (54.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.550     6.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.729 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.473     7.202    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.298    12.752    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.866ns (45.843%)  route 1.023ns (54.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.550     6.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.729 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.473     7.202    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.298    12.752    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.866ns (45.843%)  route 1.023ns (54.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 12.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.550     6.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.111     6.729 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.473     7.202    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.414    12.080    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
                         clock pessimism              1.005    13.085    
                         clock uncertainty           -0.035    13.050    
    SLICE_X50Y8          FDRE (Setup_fdre_C_CE)      -0.298    12.752    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 1.389ns (63.002%)  route 0.816ns (36.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[12])
                                                      1.292     6.605 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[12]
                         net (fo=2, routed)           0.816     7.421    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[12]
    SLICE_X50Y7          LUT3 (Prop_lut3_I0_O)        0.097     7.518 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[12]_i_1/O
                         net (fo=1, routed)           0.000     7.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[12]_i_1_n_0
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y7          FDCE (Setup_fdce_C_D)        0.032    13.083    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.190ns (69.430%)  route 0.084ns (30.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/Q
                         net (fo=1, routed)           0.084     2.045    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[9]
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.049     2.094 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.094    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[9]_i_1_n_0
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X51Y8          FDCE (Hold_fdce_C_D)         0.107     1.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.803%)  route 0.121ns (46.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDCE (Prop_fdce_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/Q
                         net (fo=3, routed)           0.121     2.084    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.599     1.837    
    SLICE_X49Y8          FDCE (Hold_fdce_C_D)         0.071     1.908    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.725%)  route 0.142ns (43.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDCE (Prop_fdce_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/Q
                         net (fo=20, routed)          0.142     2.105    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg_n_0_[5]
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.150 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_i/O
                         net (fo=1, routed)           0.000     2.150    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_i__0
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     1.951    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.815%)  route 0.144ns (43.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/Q
                         net (fo=1, routed)           0.144     2.106    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[1]
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.048     2.154 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.154    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.599     1.838    
    SLICE_X50Y6          FDCE (Hold_fdce_C_D)         0.107     1.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.144 r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.929    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.741     1.839    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X40Y25         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.171 r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.171    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X40Y25         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.017     2.452    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X40Y25         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.613     1.839    
    SLICE_X40Y25         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.956    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     2.143 r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.143    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.927    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.741     1.839    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X40Y25         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     2.170 r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.170    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X40Y25         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.017     2.452    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X40Y25         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.613     1.839    
    SLICE_X40Y25         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.954    phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/Q
                         net (fo=1, routed)           0.139     2.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[8]
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.045     2.145 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.145    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[8]_i_1_n_0
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X51Y8          FDCE (Hold_fdce_C_D)         0.092     1.926    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.224%)  route 0.153ns (44.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg/Q
                         net (fo=18, routed)          0.153     2.115    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/flag_reg_n_0
    SLICE_X50Y7          LUT3 (Prop_lut3_I2_O)        0.048     2.163 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.163    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1_n_0
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.107     1.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            1.592         8.000       6.408      BUFGCTRL_X0Y4       phy_inst/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         8.000       6.485      GTPE2_COMMON_X0Y0   phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         8.000       6.781      IBUFDS_GTE2_X0Y0    phy_inst/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y9         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDPE/C                  n/a            1.000         8.000       7.000      SLICE_X49Y8         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X49Y8         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X49Y8         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X40Y25        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9       phy_inst/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 0.393ns (5.286%)  route 7.042ns (94.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.109ns = ( 14.109 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.396     6.384    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y63         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.393     6.777 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/Q
                         net (fo=29, routed)          7.042    13.819    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/ADDRBWRADDR[1]
    RAMB18_X7Y27         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.389    14.109    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X7Y27         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.389    
                         clock uncertainty           -0.077    14.312    
    RAMB18_X7Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    13.870    gen_spy_afe[0].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 0.341ns (4.632%)  route 7.021ns (95.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.053ns = ( 14.053 - 8.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.397     6.385    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X54Y60         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.341     6.726 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__4/Q
                         net (fo=28, routed)          7.021    13.748    ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ADDRBWRADDR[10]
    RAMB18_X6Y39         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.333    14.053    ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/userclk2_out
    RAMB18_X6Y39         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.333    
                         clock uncertainty           -0.077    14.256    
    RAMB18_X6Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    13.814    ts_spy_gen[0].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.814    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 0.393ns (5.384%)  route 6.906ns (94.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.000ns = ( 14.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.396     6.384    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X52Y63         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.393     6.777 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__5/Q
                         net (fo=29, routed)          6.906    13.684    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/addrb[1]
    RAMB18_X1Y50         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.280    14.000    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X1Y50         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.274    
                         clock uncertainty           -0.077    14.198    
    RAMB18_X1Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    13.756    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.393ns (5.327%)  route 6.985ns (94.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 14.115 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.396     6.384    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y63         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.393     6.777 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/Q
                         net (fo=29, routed)          6.985    13.762    ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ADDRBWRADDR[1]
    RAMB18_X7Y22         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.395    14.115    ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X7Y22         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.395    
                         clock uncertainty           -0.077    14.318    
    RAMB18_X7Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    13.876    ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.393ns (5.327%)  route 6.985ns (94.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 14.115 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.396     6.384    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y63         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.393     6.777 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/Q
                         net (fo=29, routed)          6.985    13.762    ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[1]
    RAMB18_X7Y23         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.395    14.115    ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X7Y23         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.395    
                         clock uncertainty           -0.077    14.318    
    RAMB18_X7Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    13.876    ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 0.341ns (4.682%)  route 6.942ns (95.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.052ns = ( 14.052 - 8.000 ) 
    Source Clock Delay      (SCD):    6.385ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.397     6.385    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X54Y60         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.341     6.726 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__4/Q
                         net (fo=28, routed)          6.942    13.668    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[10]
    RAMB18_X6Y37         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.332    14.052    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X6Y37         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.332    
                         clock uncertainty           -0.077    14.255    
    RAMB18_X6Y37         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    13.813    ts_spy_gen[0].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.393ns (5.356%)  route 6.944ns (94.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.112ns = ( 14.112 - 8.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.399     6.387    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X52Y58         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.393     6.780 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__2/Q
                         net (fo=30, routed)          6.944    13.724    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ADDRBWRADDR[10]
    RAMB18_X7Y24         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.392    14.112    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X7Y24         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.392    
                         clock uncertainty           -0.077    14.315    
    RAMB18_X7Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    13.873    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                         -13.724    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 0.393ns (5.359%)  route 6.940ns (94.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns = ( 14.115 - 8.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.399     6.387    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X52Y58         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.393     6.780 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[10]_rep__2/Q
                         net (fo=30, routed)          6.940    13.721    ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[10]
    RAMB18_X7Y23         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.395    14.115    ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X7Y23         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.395    
                         clock uncertainty           -0.077    14.318    
    RAMB18_X7Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    13.876    ts_spy_gen[1].ts_spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 0.393ns (5.360%)  route 6.939ns (94.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.112ns = ( 14.112 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.396     6.384    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y63         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.393     6.777 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/Q
                         net (fo=29, routed)          6.939    13.717    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ADDRBWRADDR[1]
    RAMB18_X7Y24         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.392    14.112    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X7Y24         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.392    
                         clock uncertainty           -0.077    14.315    
    RAMB18_X7Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    13.873    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[1].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 0.393ns (5.360%)  route 6.939ns (94.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.112ns = ( 14.112 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.396     6.384    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y63         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.393     6.777 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_rep__1/Q
                         net (fo=29, routed)          6.939    13.717    ts_spy_gen[1].ts_spy_inst/genbuffer[3].ramb_inst/ADDRBWRADDR[1]
    RAMB18_X7Y25         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.392    14.112    ts_spy_gen[1].ts_spy_inst/genbuffer[3].ramb_inst/userclk2_out
    RAMB18_X7Y25         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.280    14.392    
                         clock uncertainty           -0.077    14.315    
    RAMB18_X7Y25         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    13.873    ts_spy_gen[1].ts_spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.873    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[44]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.314ns (42.808%)  route 0.420ns (57.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.417ns
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     1.308    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     1.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434     2.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     2.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768     4.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.281     6.001    eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/userclk2_out
    SLICE_X64Y66         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.314     6.315 r  eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac_reg[44]/Q
                         net (fo=3, routed)           0.420     6.734    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/src_mac[44]
    RAMB36_X3Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[44]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.429     6.417    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.334     6.083    
    RAMB36_X3Y12         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[44])
                                                      0.593     6.676    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -6.676    
                         arrival time                           6.734    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[22]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.314ns (42.325%)  route 0.428ns (57.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.425ns
    Source Clock Delay      (SCD):    6.012ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     1.308    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     1.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434     2.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     2.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768     4.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     4.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.292     6.012    eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X42Y50         FDRE                                         r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.314     6.326 r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[22]/Q
                         net (fo=2, routed)           0.428     6.754    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_2[22]
    RAMB36_X2Y10         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[22]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.437     6.425    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X2Y10         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.351     6.074    
    RAMB36_X2Y10         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[22])
                                                      0.593     6.667    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -6.667    
                         arrival time                           6.754    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/tx_data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/user_tx_size_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.319%)  route 0.209ns (59.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.727     2.946    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/userclk2_out
    SLICE_X50Y49         FDRE                                         r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/tx_data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.141     3.087 r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/tx_data_count_reg[1]/Q
                         net (fo=8, routed)           0.209     3.296    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/tx_data_count[1]
    SLICE_X49Y50         FDRE                                         r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/user_tx_size_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.929     3.544    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/userclk2_out
    SLICE_X49Y50         FDRE                                         r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/user_tx_size_in_reg[1]/C
                         clock pessimism             -0.405     3.140    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.046     3.186    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/user_tx_size_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.240%)  route 0.228ns (61.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.642     2.862    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X65Y67         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     3.003 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__7/Q
                         net (fo=10, routed)          0.228     3.230    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/addrb[4]
    RAMB18_X3Y27         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.953     3.568    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X3Y27         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.634     2.934    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     3.117    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.707%)  route 0.173ns (51.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.654     2.874    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X42Y56         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     3.038 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[3]/Q
                         net (fo=1, routed)           0.173     3.210    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[3]
    SLICE_X44Y57         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.928     3.543    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X44Y57         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
                         clock pessimism             -0.634     2.909    
    SLICE_X44Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.092    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.470%)  route 0.235ns (62.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.642     2.862    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X65Y67         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     3.003 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__7/Q
                         net (fo=10, routed)          0.235     3.238    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/addrb[3]
    RAMB18_X3Y27         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.953     3.568    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X3Y27         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.634     2.934    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.117    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.153%)  route 0.202ns (58.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.653     2.872    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X45Y57         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     3.013 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[1]/Q
                         net (fo=1, routed)           0.202     3.215    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[1]
    SLICE_X48Y58         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.927     3.542    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X48Y58         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
                         clock pessimism             -0.634     2.908    
    SLICE_X48Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.092    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[3].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.922%)  route 0.221ns (61.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.581     2.800    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X63Y110        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141     2.941 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__14/Q
                         net (fo=10, routed)          0.221     3.162    gen_spy_afe[3].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ADDRBWRADDR[3]
    RAMB18_X3Y45         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.888     3.503    gen_spy_afe[3].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/userclk2_out
    RAMB18_X3Y45         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.651     2.852    
    RAMB18_X3Y45         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.035    gen_spy_afe[3].gen_spy_bit[2].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/R_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXT_ILLEGAL_K_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.932%)  route 0.076ns (29.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.640     2.860    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X71Y66         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y66         FDRE (Prop_fdre_C_Q)         0.141     3.001 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/R_reg/Q
                         net (fo=7, routed)           0.076     3.077    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/R
    SLICE_X70Y66         LUT5 (Prop_lut5_I4_O)        0.045     3.122 r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXT_ILLEGAL_K_i_1/O
                         net (fo=1, routed)           0.000     3.122    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXT_ILLEGAL_K0
    SLICE_X70Y66         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXT_ILLEGAL_K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.913     3.528    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X70Y66         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXT_ILLEGAL_K_reg/C
                         clock pessimism             -0.656     2.872    
    SLICE_X70Y66         FDRE (Hold_fdre_C_D)         0.120     2.992    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/EXT_ILLEGAL_K_reg
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.727%)  route 0.169ns (53.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.728     2.947    eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X42Y48         FDRE                                         r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.148     3.095 r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[40]/Q
                         net (fo=2, routed)           0.169     3.264    eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[63]_0[40]
    SLICE_X43Y51         FDRE                                         r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.930     3.545    eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X43Y51         FDRE                                         r  eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[32]/C
                         clock pessimism             -0.405     3.141    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)        -0.006     3.135    eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X5Y14     BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            1.962         8.000       6.038      RAMB36_X5Y13     FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            1.962         8.000       6.038      RAMB36_X5Y13     FIFO_SYNC_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X5Y30     core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X5Y31     core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y29     core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y30     core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X4Y30     core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X4Y39     core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y33     core_inst/sender0_spy_lo_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y58     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y58     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X44Y57     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X44Y57     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X44Y57     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X44Y57     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y58     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y58     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X48Y56     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X44Y57     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X44Y57     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X44Y57     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X44Y57     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       12.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.764ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.632ns (22.788%)  route 2.141ns (77.212%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.520ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.531     6.520    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X43Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.341     6.861 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/Q
                         net (fo=2, routed)           0.532     7.393    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.097     7.490 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0/O
                         net (fo=1, routed)           0.426     7.916    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_3__0_n_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.097     8.013 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.606     8.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.097     8.716 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.577     9.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X43Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X43Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.280    22.292    
                         clock uncertainty           -0.085    22.207    
    SLICE_X43Y50         FDRE (Setup_fdre_C_CE)      -0.150    22.057    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.057    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                 12.764    

Slack (MET) :             12.788ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.632ns (21.404%)  route 2.321ns (78.596%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 22.209 - 16.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.602     6.591    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.341     6.932 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.607     7.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.097     7.636 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.175 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.780    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.877 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.667     9.544    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.489    22.210    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.356    22.566    
                         clock uncertainty           -0.085    22.481    
    SLICE_X31Y44         FDRE (Setup_fdre_C_CE)      -0.150    22.331    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                 12.788    

Slack (MET) :             12.895ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.632ns (22.208%)  route 2.214ns (77.792%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 22.209 - 16.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.601     6.590    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y40         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.341     6.931 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.599     7.530    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     7.627 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.166 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.771    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.868 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.568     9.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.489    22.210    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.356    22.566    
                         clock uncertainty           -0.085    22.481    
    SLICE_X31Y43         FDRE (Setup_fdre_C_CE)      -0.150    22.331    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 12.895    

Slack (MET) :             12.895ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.632ns (22.208%)  route 2.214ns (77.792%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 22.209 - 16.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.601     6.590    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y40         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.341     6.931 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.599     7.530    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     7.627 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.166 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.771    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.868 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.568     9.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.489    22.210    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.356    22.566    
                         clock uncertainty           -0.085    22.481    
    SLICE_X31Y43         FDRE (Setup_fdre_C_CE)      -0.150    22.331    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 12.895    

Slack (MET) :             12.895ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.632ns (22.208%)  route 2.214ns (77.792%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 22.209 - 16.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.601     6.590    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y40         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.341     6.931 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.599     7.530    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     7.627 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.166 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.771    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.868 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.568     9.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.489    22.210    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.356    22.566    
                         clock uncertainty           -0.085    22.481    
    SLICE_X31Y43         FDRE (Setup_fdre_C_CE)      -0.150    22.331    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 12.895    

Slack (MET) :             12.895ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.632ns (22.208%)  route 2.214ns (77.792%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.209ns = ( 22.209 - 16.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.601     6.590    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y40         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.341     6.931 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/Q
                         net (fo=2, routed)           0.599     7.530    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     7.627 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.166 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.771    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.868 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.568     9.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.489    22.210    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.356    22.566    
                         clock uncertainty           -0.085    22.481    
    SLICE_X31Y43         FDRE (Setup_fdre_C_CE)      -0.150    22.331    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 12.895    

Slack (MET) :             12.981ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.632ns (22.911%)  route 2.127ns (77.089%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.208ns = ( 22.208 - 16.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.602     6.591    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.341     6.932 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.607     7.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.097     7.636 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.175 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.780    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.877 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     9.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.488    22.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.356    22.565    
                         clock uncertainty           -0.085    22.480    
    SLICE_X31Y41         FDRE (Setup_fdre_C_CE)      -0.150    22.330    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 12.981    

Slack (MET) :             12.981ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.632ns (22.911%)  route 2.127ns (77.089%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.208ns = ( 22.208 - 16.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.602     6.591    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.341     6.932 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.607     7.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.097     7.636 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.175 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.780    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.877 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     9.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.488    22.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.356    22.565    
                         clock uncertainty           -0.085    22.480    
    SLICE_X31Y41         FDRE (Setup_fdre_C_CE)      -0.150    22.330    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 12.981    

Slack (MET) :             12.981ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.632ns (22.911%)  route 2.127ns (77.089%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.208ns = ( 22.208 - 16.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.602     6.591    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.341     6.932 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.607     7.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.097     7.636 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.175 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.780    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.877 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     9.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.488    22.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.356    22.565    
                         clock uncertainty           -0.085    22.480    
    SLICE_X31Y41         FDRE (Setup_fdre_C_CE)      -0.150    22.330    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 12.981    

Slack (MET) :             12.981ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.632ns (22.911%)  route 2.127ns (77.089%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.208ns = ( 22.208 - 16.000 ) 
    Source Clock Delay      (SCD):    6.591ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.602     6.591    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.341     6.932 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.607     7.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.097     7.636 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.442     8.078    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.097     8.175 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.605     8.780    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.097     8.877 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.473     9.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X31Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.488    22.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X31Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.356    22.565    
                         clock uncertainty           -0.085    22.480    
    SLICE_X31Y41         FDRE (Setup_fdre_C_CE)      -0.150    22.330    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 12.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.068%)  route 0.312ns (70.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.128     3.072 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/Q
                         net (fo=1, routed)           0.312     3.384    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[3]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.055     3.240    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.508%)  route 0.113ns (44.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.652ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.759     2.978    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X34Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.141     3.119 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.113     3.232    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X35Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.037     3.652    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X35Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.661     2.991    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.070     3.061    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.355ns (75.152%)  route 0.117ns (24.848%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.728     2.947    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X43Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     3.088 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.117     3.205    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     3.365 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.365    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.419 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.419    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__0_n_7
    SLICE_X43Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.930     3.545    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X43Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.405     3.141    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     3.246    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.182%)  route 0.343ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.128     3.072 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.343     3.415    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[7]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.055     3.240    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[15]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.903%)  route 0.383ns (73.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.141     3.086 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/Q
                         net (fo=1, routed)           0.383     3.469    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[15]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.658     3.164    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.108     3.272    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.226ns (78.015%)  route 0.064ns (21.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.727     2.946    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X45Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.128     3.074 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.064     3.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X45Y44         LUT4 (Prop_lut4_I1_O)        0.098     3.236 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.236    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X45Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.005     3.620    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X45Y44         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.674     2.946    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.092     3.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.040%)  route 0.380ns (72.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     3.086 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/Q
                         net (fo=1, routed)           0.380     3.467    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_2[1]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[1]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.658     3.164    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[1])
                                                      0.105     3.269    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.840%)  route 0.367ns (74.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.128     3.071 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/Q
                         net (fo=1, routed)           0.367     3.438    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.054     3.239    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.438    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.164ns (29.207%)  route 0.398ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.398     3.507    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.141ns (24.244%)  route 0.441ns (75.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     3.086 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/Q
                         net (fo=1, routed)           0.441     3.527    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[8]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y18      phy_inst/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X50Y19        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X50Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X49Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y19        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y19        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y19        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y19        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y12        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y6    endpoint_inst/mmcm0_clk0_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN2   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN2   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y25     fe_inst/gen_afe[0].afe_inst/ffebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y4      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y3      fe_inst/gen_afe[0].afe_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y6      fe_inst/gen_afe[0].afe_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :         3572  Failing Endpoints,  Worst Slack       -2.285ns,  Total Violation    -5502.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[0]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_153
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[10]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_143
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[11]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_142
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[12]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_141
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[13]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_140
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[14]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_139
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[15]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_138
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[16]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_137
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[17]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_136
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 16.840ns (99.528%)  route 0.080ns (0.472%))
  Logic Levels:           12  (DSP48E1=12)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 14.821 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.674    -0.669    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y18          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y18          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      1.780     1.111 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.113    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0_n_106
    DSP48_X7Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     2.368 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     2.370    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__0_n_106
    DSP48_X7Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     3.625 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.627    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__1_n_106
    DSP48_X7Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     4.882 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2/PCOUT[47]
                         net (fo=1, routed)           0.002     4.884    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__2_n_106
    DSP48_X7Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     6.139 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.141    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__3_n_106
    DSP48_X7Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     7.396 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.398    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__4_n_106
    DSP48_X7Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     8.653 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.655    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__5_n_106
    DSP48_X7Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255     9.910 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.912    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__6_n_106
    DSP48_X7Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    11.167 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7/PCOUT[47]
                         net (fo=1, routed)           0.002    11.169    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__7_n_106
    DSP48_X7Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    12.424 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8/PCOUT[47]
                         net (fo=1, routed)           0.002    12.426    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__8_n_106
    DSP48_X7Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    13.681 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9/PCOUT[47]
                         net (fo=1, routed)           0.002    13.683    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__9_n_106
    DSP48_X7Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.255    14.938 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10/PCOUT[47]
                         net (fo=1, routed)           0.056    14.994    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__10_n_106
    DSP48_X7Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.255    16.249 r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11/PCOUT[18]
                         net (fo=1, routed)           0.002    16.251    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__11_n_135
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.420    14.821    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    DSP48_X7Y31          DSP48E1                                      r  fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12/CLK
                         clock pessimism              0.267    15.088    
                         clock uncertainty           -0.097    14.991    
    DSP48_X7Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.025    13.966    fe_inst/gen_self_trigger[3].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_sumamult0__12
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -16.251    
  -------------------------------------------------------------------
                         slack                                 -2.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.314ns (44.660%)  route 0.389ns (55.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.359    -1.241    gen_spy_afe[1].gen_spy_bit[6].spy_inst/mclk
    SLICE_X22Y78         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_fdre_C_Q)         0.314    -0.927 r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[2]/Q
                         net (fo=1, routed)           0.389    -0.538    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/Q[2]
    RAMB18_X1Y33         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.505    -0.838    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X1Y33         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.338    -1.176    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.593    -0.583    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.314ns (44.864%)  route 0.386ns (55.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.274    -1.326    gen_spy_afe[1].gen_spy_bit[2].spy_inst/mclk
    SLICE_X76Y50         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y50         FDRE (Prop_fdre_C_Q)         0.314    -1.012 r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[7]/Q
                         net (fo=1, routed)           0.386    -0.626    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/Q[3]
    RAMB18_X4Y22         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.416    -0.927    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X4Y22         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.339    -1.266    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.593    -0.673    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.314ns (45.032%)  route 0.383ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -1.236ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.364    -1.236    gen_spy_afe[1].gen_spy_bit[6].spy_inst/mclk
    SLICE_X22Y67         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.314    -0.922 r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/dia_reg_reg[5]/Q
                         net (fo=1, routed)           0.383    -0.539    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/Q[1]
    RAMB18_X1Y29         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.496    -0.847    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X1Y29         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.338    -1.185    
    RAMB18_X1Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.593    -0.592    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 core_inst/sender2_inst/ch1_3_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender2_inst/fifo_gen[5].fifo18e1_inst/DI[30]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.314ns (44.736%)  route 0.388ns (55.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -1.314ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.286    -1.314    core_inst/sender2_inst/mclk
    SLICE_X42Y86         FDRE                                         r  core_inst/sender2_inst/ch1_3_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.314    -1.000 r  core_inst/sender2_inst/ch1_3_reg_reg[8]/Q
                         net (fo=1, routed)           0.388    -0.612    core_inst/sender2_inst/temp[5]_40[30]
    RAMB18_X2Y32         FIFO18E1                                     r  core_inst/sender2_inst/fifo_gen[5].fifo18e1_inst/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.423    -0.920    core_inst/sender2_inst/mclk
    RAMB18_X2Y32         FIFO18E1                                     r  core_inst/sender2_inst/fifo_gen[5].fifo18e1_inst/WRCLK
                         clock pessimism             -0.339    -1.259    
    RAMB18_X2Y32         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[30])
                                                      0.593    -0.666    core_inst/sender2_inst/fifo_gen[5].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.565%)  route 0.240ns (59.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.640    -0.486    gen_spy_afe[1].gen_spy_bit[2].spy_inst/mclk
    SLICE_X76Y50         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/dia_reg_reg[6]/Q
                         net (fo=1, routed)           0.240    -0.081    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/Q[2]
    RAMB18_X4Y22         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.949    -0.843    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X4Y22         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.407    -0.436    
    RAMB18_X4Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.140    gen_spy_afe[1].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_14_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_46_reg[3]_srl32___fe_inst_gen_self_trigger_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.445%)  route 0.117ns (41.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.762    -0.364    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    SLICE_X14Y35         FDRE                                         r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.200 r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_14_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.083    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_14_reg_n_0_[3]
    SLICE_X16Y35         SRLC32E                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_46_reg[3]_srl32___fe_inst_gen_self_trigger_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.039    -0.753    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/mclk
    SLICE_X16Y35         SRLC32E                                      r  fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_46_reg[3]_srl32___fe_inst_gen_self_trigger_r_30/CLK
                         clock pessimism              0.425    -0.328    
    SLICE_X16Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.145    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_data_46_reg[3]_srl32___fe_inst_gen_self_trigger_r_30
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 core_inst/sender2_inst/timestamp_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender2_inst/ts_fifo_inst/DI[17]
                            (rising edge-triggered cell FIFO36E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.274ns (38.636%)  route 0.435ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.056ns
    Source Clock Delay      (SCD):    -1.443ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.157    -1.443    core_inst/sender2_inst/mclk
    SLICE_X89Y117        FDRE                                         r  core_inst/sender2_inst/timestamp_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.274    -1.169 r  core_inst/sender2_inst/timestamp_reg_reg[17]/Q
                         net (fo=1, routed)           0.435    -0.734    core_inst/sender2_inst/DI[17]
    RAMB36_X5Y24         FIFO36E1                                     r  core_inst/sender2_inst/ts_fifo_inst/DI[17]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.287    -1.056    core_inst/sender2_inst/mclk
    RAMB36_X5Y24         FIFO36E1                                     r  core_inst/sender2_inst/ts_fifo_inst/WRCLK
                         clock pessimism             -0.333    -1.389    
    RAMB36_X5Y24         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[17])
                                                      0.593    -0.796    core_inst/sender2_inst/ts_fifo_inst
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_inst/sender0_inst/ch3_3_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender0_inst/fifo_gen[6].fifo18e1_inst/DI[21]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.289ns (45.690%)  route 0.344ns (54.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -1.118ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     1.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    -4.216 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.672    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    -1.188    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    -4.248 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -2.672    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.600 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.482    -1.118    core_inst/sender0_inst/mclk
    SLICE_X140Y38        FDRE                                         r  core_inst/sender0_inst/ch3_3_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y38        FDRE (Prop_fdre_C_Q)         0.289    -0.829 r  core_inst/sender0_inst/ch3_3_reg_reg[3]/Q
                         net (fo=1, routed)           0.344    -0.485    core_inst/sender0_inst/temp[6]_13[21]
    RAMB18_X7Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[6].fifo18e1_inst/DI[21]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       1.629    -0.714    core_inst/sender0_inst/mclk
    RAMB18_X7Y14         FIFO18E1                                     r  core_inst/sender0_inst/fifo_gen[6].fifo18e1_inst/WRCLK
                         clock pessimism             -0.344    -1.058    
    RAMB18_X7Y14         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[21])
                                                      0.509    -0.549    core_inst/sender0_inst/fifo_gen[6].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_46_reg[1]_srl32___fe_inst_gen_self_trigger_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.561    -0.565    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/mclk
    SLICE_X84Y162        FDRE                                         r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y162        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_14_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.291    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_14_reg_n_0_[1]
    SLICE_X84Y161        SRLC32E                                      r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_46_reg[1]_srl32___fe_inst_gen_self_trigger_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.831    -0.960    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/mclk
    SLICE_X84Y161        SRLC32E                                      r  fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_46_reg[1]_srl32___fe_inst_gen_self_trigger_r_30/CLK
                         clock pessimism              0.412    -0.548    
    SLICE_X84Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.365    fe_inst/gen_self_trigger[4].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_data_46_reg[1]_srl32___fe_inst_gen_self_trigger_r_30
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ts_spy_gen[3].ts_spy_inst/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.597%)  route 0.168ns (54.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.652    -0.474    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X103Y56        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  ts_spy_gen[3].ts_spy_inst/addr_reg_reg[7]/Q
                         net (fo=6, routed)           0.168    -0.164    ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ADDRARDADDR[7]
    RAMB18_X6Y23         RAMB18E1                                     r  ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=16204, routed)       0.961    -0.831    ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X6Y23         RAMB18E1                                     r  ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.408    -0.423    
    RAMB18_X6Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.240    ts_spy_gen[3].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X3Y22      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X2Y31      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y0       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[2].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y17      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[3].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X8Y2       fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[4].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X0Y26      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[5].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X4Y28      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[6].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y15      fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[7].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X6Y39      fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_multdata_14_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.863         16.000      13.137     DSP48_X1Y30      fe_inst/gen_self_trigger[1].self_trigger_inst/gen_self_trigger[1].self_trigger_inst/r_multdata_14_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X96Y56     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[0]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X96Y56     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[0]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X108Y57    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[10]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X108Y57    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[10]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X104Y60    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[11]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X104Y60    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[11]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[12]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[12]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[13]_srl32___fe_inst_gen_self_trigger_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[13]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X96Y56     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[0]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X96Y56     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[0]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X108Y57    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[10]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X108Y57    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[10]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X104Y60    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[11]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X104Y60    fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[11]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[12]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[12]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[13]_srl32___fe_inst_gen_self_trigger_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X94Y60     fe_inst/gen_self_trigger[0].self_trigger_inst/gen_self_trigger[0].self_trigger_inst/r_data_46_reg[13]_srl32___fe_inst_gen_self_trigger_r_30/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y8    endpoint_inst/mmcm1_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    endpoint_inst/mmcm0_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        5.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.648ns (15.309%)  route 3.585ns (84.691%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          1.229     3.274    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.277     8.677    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/C
                         clock pessimism              0.339     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X61Y77         FDRE (Setup_fdre_C_R)       -0.467     8.475    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.648ns (15.309%)  route 3.585ns (84.691%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          1.229     3.274    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.277     8.677    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[1]/C
                         clock pessimism              0.339     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X61Y77         FDRE (Setup_fdre_C_R)       -0.467     8.475    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.648ns (15.309%)  route 3.585ns (84.691%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          1.229     3.274    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.277     8.677    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[2]/C
                         clock pessimism              0.339     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X61Y77         FDRE (Setup_fdre_C_R)       -0.467     8.475    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.648ns (15.309%)  route 3.585ns (84.691%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          1.229     3.274    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.277     8.677    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[3]/C
                         clock pessimism              0.339     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X61Y77         FDRE (Setup_fdre_C_R)       -0.467     8.475    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.648ns (16.084%)  route 3.381ns (83.916%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          1.025     3.069    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y78         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.277     8.677    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y78         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[4]/C
                         clock pessimism              0.339     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.467     8.475    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.648ns (16.084%)  route 3.381ns (83.916%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          1.025     3.069    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y78         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.277     8.677    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y78         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[5]/C
                         clock pessimism              0.339     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.467     8.475    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.648ns (16.084%)  route 3.381ns (83.916%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          1.025     3.069    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y78         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.277     8.677    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y78         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[6]/C
                         clock pessimism              0.339     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.467     8.475    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.648ns (16.084%)  route 3.381ns (83.916%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 8.677 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          1.025     3.069    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y78         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.277     8.677    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y78         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[7]/C
                         clock pessimism              0.339     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.467     8.475    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.648ns (17.238%)  route 3.111ns (82.762%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.755     2.800    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.279     8.679    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/C
                         clock pessimism              0.339     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X61Y79         FDRE (Setup_fdre_C_R)       -0.467     8.477    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.648ns (17.238%)  route 3.111ns (82.762%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.384    -0.959    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X59Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.341    -0.618 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]/Q
                         net (fo=2, routed)           0.730     0.112    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[10]
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.097     0.209 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2/O
                         net (fo=1, routed)           0.550     0.759    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_2_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.097     0.856 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          1.076     1.932    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.113     2.045 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.755     2.800    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X61Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.279     8.679    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[11]/C
                         clock pessimism              0.339     9.018    
                         clock uncertainty           -0.074     8.944    
    SLICE_X61Y79         FDRE (Setup_fdre_C_R)       -0.467     8.477    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.640    -0.486    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X61Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]/Q
                         net (fo=2, routed)           0.066    -0.278    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[10]
    SLICE_X60Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.913    -0.879    endpoint_inst/pdts_endpoint_inst/ep/startup/db_reg[0]
    SLICE_X60Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[10]/C
                         clock pessimism              0.406    -0.473    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.075    -0.398    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[10]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.641    -0.485    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]_0
    SLICE_X57Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.289    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db
    SLICE_X57Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.913    -0.879    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]_0
    SLICE_X57Y77         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/C
                         clock pessimism              0.394    -0.485    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.075    -0.410    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.581    -0.545    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X61Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y195        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.349    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X61Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.851    -0.940    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X61Y195        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.395    -0.545    
    SLICE_X61Y195        FDRE (Hold_fdre_C_D)         0.075    -0.470    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.581    -0.545    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X61Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.349    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X61Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.851    -0.940    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X61Y196        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.395    -0.545    
    SLICE_X61Y196        FDRE (Hold_fdre_C_D)         0.075    -0.470    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.666    -0.460    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X49Y216        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y216        FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.264    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X49Y216        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.939    -0.852    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X49Y216        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.392    -0.460    
    SLICE_X49Y216        FDRE (Hold_fdre_C_D)         0.075    -0.385    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.665    -0.461    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X51Y232        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y232        FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.265    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/data_sync1
    SLICE_X51Y232        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.938    -0.853    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X51Y232        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C
                         clock pessimism              0.392    -0.461    
    SLICE_X51Y232        FDRE (Hold_fdre_C_D)         0.075    -0.386    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.667    -0.459    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X49Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y235        FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.263    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X49Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.941    -0.850    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X49Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.391    -0.459    
    SLICE_X49Y235        FDRE (Hold_fdre_C_D)         0.075    -0.384    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.670    -0.456    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X49Y241        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y241        FDRE (Prop_fdre_C_Q)         0.141    -0.315 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.260    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X49Y241        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.945    -0.846    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X49Y241        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.390    -0.456    
    SLICE_X49Y241        FDRE (Hold_fdre_C_D)         0.075    -0.381    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.644    -0.482    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]_0
    SLICE_X61Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.286    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db
    SLICE_X61Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.917    -0.875    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]_0
    SLICE_X61Y83         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]/C
                         clock pessimism              0.393    -0.482    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.075    -0.407    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.639    -0.487    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X63Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.291    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db[1]
    SLICE_X63Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.912    -0.880    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/db_reg[3]_0
    SLICE_X63Y80         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]/C
                         clock pessimism              0.393    -0.487    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.075    -0.412    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK          n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1   core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1       endpoint_inst/mmcm_clk2_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1   core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT2           n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1     endpoint_inst/mmcm0_inst/CLKOUT2
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2           n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1     endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X64Y81        endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X64Y81        endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X64Y81        endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X64Y81        endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X54Y198       core_inst/daq_quad_inst/U0/common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X55Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        1.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.774ns (26.731%)  route 2.122ns (73.269%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 3.764 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.625     0.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.097     0.320 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.279 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.668 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.483     2.152    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.364     3.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/C
                         clock pessimism              0.267     4.031    
                         clock uncertainty           -0.067     3.965    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.314     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.774ns (26.731%)  route 2.122ns (73.269%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 3.764 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.625     0.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.097     0.320 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.279 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.668 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.483     2.152    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.364     3.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/C
                         clock pessimism              0.267     4.031    
                         clock uncertainty           -0.067     3.965    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.314     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.774ns (26.731%)  route 2.122ns (73.269%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 3.764 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.625     0.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.097     0.320 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.279 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.668 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.483     2.152    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.364     3.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/C
                         clock pessimism              0.267     4.031    
                         clock uncertainty           -0.067     3.965    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.314     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.774ns (26.731%)  route 2.122ns (73.269%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 3.764 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.625     0.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.097     0.320 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.279 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.668 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.483     2.152    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.364     3.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                         clock pessimism              0.267     4.031    
                         clock uncertainty           -0.067     3.965    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.314     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.774ns (26.736%)  route 2.121ns (73.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 3.887 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.625     0.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.097     0.320 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.279 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.668 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.483     2.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.487     3.887    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                         clock pessimism              0.328     4.215    
                         clock uncertainty           -0.067     4.148    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.314     3.834    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.774ns (26.736%)  route 2.121ns (73.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 3.887 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.625     0.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.097     0.320 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.279 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.668 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.483     2.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.487     3.887    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/C
                         clock pessimism              0.328     4.215    
                         clock uncertainty           -0.067     4.148    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.314     3.834    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.774ns (26.736%)  route 2.121ns (73.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 3.887 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.625     0.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.097     0.320 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.279 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.668 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.483     2.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.487     3.887    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/C
                         clock pessimism              0.328     4.215    
                         clock uncertainty           -0.067     4.148    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.314     3.834    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.774ns (26.736%)  route 2.121ns (73.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 3.887 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.625     0.223    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.097     0.320 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.279 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.668 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.483     2.151    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X31Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.487     3.887    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                         clock pessimism              0.328     4.215    
                         clock uncertainty           -0.067     4.148    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.314     3.834    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.778ns (26.907%)  route 2.113ns (73.093%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 3.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/Q
                         net (fo=3, routed)           0.620     0.217    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.101     0.318 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.277 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.569    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.666 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.481     2.148    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.486     3.886    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/C
                         clock pessimism              0.344     4.230    
                         clock uncertainty           -0.067     4.163    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.314     3.849    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]
  -------------------------------------------------------------------
                         required time                          3.849    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.778ns (26.907%)  route 2.113ns (73.093%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 3.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.599    -0.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.341    -0.403 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/Q
                         net (fo=3, routed)           0.620     0.217    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.101     0.318 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.721     1.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.239     1.277 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.292     1.569    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.097     1.666 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.481     2.148    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.486     3.886    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X32Y48         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C
                         clock pessimism              0.344     4.230    
                         clock uncertainty           -0.067     4.163    
    SLICE_X32Y48         FDRE (Setup_fdre_C_R)       -0.314     3.849    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]
  -------------------------------------------------------------------
                         required time                          3.849    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                  1.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.139%)  route 0.091ns (32.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.723    -0.403    phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X45Y10         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.262 r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]/Q
                         net (fo=8, routed)           0.091    -0.171    phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]
    SLICE_X44Y10         LUT6 (Prop_lut6_I3_O)        0.045    -0.126 r  phy_inst/U0/core_gt_common_reset_i/init_wait_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.126    phy_inst/U0/core_gt_common_reset_i/plusOp[5]
    SLICE_X44Y10         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.001    -0.791    phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X44Y10         FDRE                                         r  phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]/C
                         clock pessimism              0.401    -0.390    
    SLICE_X44Y10         FDRE (Hold_fdre_C_D)         0.121    -0.269    phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.185    phy_inst/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.000    -0.792    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.388    -0.404    
    SLICE_X46Y39         FDPE (Hold_fdpe_C_D)         0.060    -0.344    phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.508%)  route 0.113ns (44.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.756    -0.370    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X34Y39         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.229 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/Q
                         net (fo=1, routed)           0.113    -0.116    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s2
    SLICE_X35Y39         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.034    -0.758    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X35Y39         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/C
                         clock pessimism              0.401    -0.357    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.070    -0.287    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.355ns (75.566%)  route 0.115ns (24.434%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.761    -0.365    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/Q
                         net (fo=2, routed)           0.114    -0.110    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.050 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.051    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.105 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.105    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1_n_7
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.963    -0.829    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/C
                         clock pessimism              0.657    -0.172    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.067    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.202%)  route 0.123ns (39.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.750    -0.376    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.235 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/Q
                         net (fo=4, routed)           0.123    -0.112    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.045    -0.067 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count[6]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.067    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/p_0_in__2[6]
    SLICE_X40Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.028    -0.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X40Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.403    -0.361    
    SLICE_X40Y35         FDCE (Hold_fdce_C_D)         0.120    -0.241    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.708%)  route 0.056ns (27.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.723    -0.403    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y41         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDPE (Prop_fdpe_C_Q)         0.148    -0.255 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.056    -0.199    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync_reg1
    SLICE_X46Y41         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.001    -0.791    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y41         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism              0.388    -0.403    
    SLICE_X46Y41         FDPE (Hold_fdpe_C_D)         0.022    -0.381    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.708%)  route 0.056ns (27.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.721    -0.405    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X44Y35         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.257 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.056    -0.201    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X44Y35         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.998    -0.794    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X44Y35         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism              0.389    -0.405    
    SLICE_X44Y35         FDPE (Hold_fdpe_C_D)         0.022    -0.383    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.366ns (76.125%)  route 0.115ns (23.875%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.761    -0.365    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y49         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.224 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]/Q
                         net (fo=2, routed)           0.114    -0.110    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[6]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.050 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.051    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.116 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.116    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1_n_5
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.963    -0.829    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X31Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/C
                         clock pessimism              0.657    -0.172    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.067    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 led0_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.688%)  route 0.127ns (47.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.634    -0.492    sclk200
    SLICE_X63Y75         FDRE                                         r  led0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  led0_reg_reg[5]/Q
                         net (fo=2, routed)           0.127    -0.224    led0_reg[5]
    SLICE_X64Y75         FDRE                                         r  led1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.905    -0.887    sclk200
    SLICE_X64Y75         FDRE                                         r  led1_reg_reg[5]/C
                         clock pessimism              0.428    -0.459    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.052    -0.407    led1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.331%)  route 0.103ns (35.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.750    -0.376    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X39Y34         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/Q
                         net (fo=6, routed)           0.103    -0.132    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[4]
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.087 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in__1[5]
    SLICE_X38Y34         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.027    -0.765    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X38Y34         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/C
                         clock pessimism              0.402    -0.363    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.092    -0.271    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0    fe_inst/IDELAYCTRL_inst/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1    fe_inst/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2    fe_inst/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3    fe_inst/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4    fe_inst/IDELAYCTRL_inst_REPLICATED_0_3/REFCLK
Min Period        n/a     BUFG/I                       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2      endpoint_inst/mmcm0_clk1_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         5.000       3.485      GTPE2_COMMON_X0Y0  phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1           n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1    endpoint_inst/mmcm0_inst/CLKOUT1
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X65Y69       count_reg_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X65Y71       count_reg_reg[10]/C
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0    fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1    fe_inst/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2    fe_inst/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3    fe_inst/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4    fe_inst/IDELAYCTRL_inst_REPLICATED_0_3/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1           n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1    endpoint_inst/mmcm0_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y69       count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y69       count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y71       count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y71       count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y71       count_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y71       count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y72       count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y72       count_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y72       count_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y72       count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y69       count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y69       count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y71       count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y71       count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y71       count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y71       count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y72       count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y72       count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y72       count_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X65Y72       count_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.313ns (19.311%)  route 1.308ns (80.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.135 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.313     6.830 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.308     8.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.414    14.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.175    14.310    
                         clock uncertainty           -0.205    14.105    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.137    13.968    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.341ns (19.690%)  route 1.391ns (80.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.341     6.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.391     8.249    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)       -0.021    14.083    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.341ns (20.201%)  route 1.347ns (79.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 14.125 - 8.000 ) 
    Source Clock Delay      (SCD):    6.508ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.519     6.508    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y19         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.341     6.849 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.347     8.196    phy_inst/U0/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X50Y28         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.405    14.125    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y28         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.175    14.301    
                         clock uncertainty           -0.205    14.096    
    SLICE_X50Y28         FDRE (Setup_fdre_C_D)       -0.039    14.057    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.341ns (20.985%)  route 1.284ns (79.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.135 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.341     6.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           1.284     8.142    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.414    14.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.175    14.310    
                         clock uncertainty           -0.205    14.105    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.065    14.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.313ns (20.602%)  route 1.206ns (79.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.135 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.313     6.830 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.206     8.036    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.414    14.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.175    14.310    
                         clock uncertainty           -0.205    14.105    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.153    13.952    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.393ns (23.958%)  route 1.247ns (76.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.393     6.909 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.247     8.156    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)       -0.025    14.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.341ns (21.391%)  route 1.253ns (78.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           1.253     8.110    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)       -0.064    14.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.393ns (24.171%)  route 1.233ns (75.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.393     6.909 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.233     8.142    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)       -0.027    14.077    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.341ns (21.661%)  route 1.233ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.135 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.341     6.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           1.233     8.091    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.414    14.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.175    14.310    
                         clock uncertainty           -0.205    14.105    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.067    14.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.341ns (21.654%)  route 1.234ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.135ns = ( 14.135 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.341     6.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.234     8.092    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.414    14.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.175    14.310    
                         clock uncertainty           -0.205    14.105    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.064    14.041    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  5.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.597%)  route 0.617ns (81.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.617     3.702    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.002     3.617    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.324     3.293    
                         clock uncertainty            0.205     3.498    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.047     3.545    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.545    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.838%)  route 0.649ns (82.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.649     3.734    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.002     3.617    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.324     3.293    
                         clock uncertainty            0.205     3.498    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.078     3.576    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.062%)  route 0.640ns (81.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.719     2.938    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y18         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     3.079 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           0.640     3.719    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X51Y19         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.994     3.609    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y19         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism             -0.324     3.285    
                         clock uncertainty            0.205     3.490    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.066     3.556    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.486%)  route 0.622ns (81.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           0.622     3.706    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.047     3.542    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.575%)  route 0.633ns (79.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.164     3.106 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.633     3.739    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.076     3.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.692%)  route 0.656ns (82.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.141     3.083 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.656     3.739    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.071     3.566    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.164ns (20.413%)  route 0.639ns (79.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.164     3.106 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.639     3.745    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.076     3.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.168%)  route 0.635ns (81.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.723     2.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.141     3.083 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.635     3.718    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.046     3.541    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.541    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.631%)  route 0.659ns (82.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.719     2.938    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y18         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     3.079 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           0.659     3.738    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X51Y19         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.994     3.609    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y19         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism             -0.324     3.285    
                         clock uncertainty            0.205     3.490    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.070     3.560    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.739%)  route 0.654ns (82.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.654     3.738    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.064     3.559    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        3.073ns  (logic 0.313ns (10.186%)  route 2.760ns (89.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 22.340 - 16.000 ) 
    Source Clock Delay      (SCD):    6.370ns = ( 14.370 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.382    14.370    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X67Y67         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDPE (Prop_fdpe_C_Q)         0.313    14.683 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.760    17.443    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.620    22.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.175    22.515    
                         clock uncertainty           -0.205    22.311    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.617    21.694    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.694    
                         arrival time                         -17.443    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.953ns  (logic 0.313ns (10.599%)  route 2.640ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 22.340 - 16.000 ) 
    Source Clock Delay      (SCD):    6.370ns = ( 14.370 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.382    14.370    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X67Y67         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDPE (Prop_fdpe_C_Q)         0.313    14.683 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.640    17.324    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.620    22.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.175    22.515    
                         clock uncertainty           -0.205    22.311    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.617    21.694    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.694    
                         arrival time                         -17.324    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.709ns  (logic 0.393ns (22.995%)  route 1.316ns (77.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.530    14.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.393    14.912 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.316    16.228    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.039    22.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.692ns  (logic 0.393ns (23.227%)  route 1.299ns (76.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.530    14.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.393    14.912 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.299    16.211    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X50Y4          FDRE (Setup_fdre_C_D)       -0.039    22.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -16.211    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.686ns  (logic 0.341ns (20.227%)  route 1.345ns (79.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.341    14.859 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.345    16.204    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y7          FDRE (Setup_fdre_C_D)       -0.038    22.070    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                         -16.204    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.564ns  (logic 0.361ns (23.084%)  route 1.203ns (76.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.530    14.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.361    14.880 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.203    16.083    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X50Y4          FDRE (Setup_fdre_C_D)       -0.136    21.972    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -16.083    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.616ns  (logic 0.393ns (24.320%)  route 1.223ns (75.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.393    14.911 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           1.223    16.134    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)       -0.049    22.059    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -16.134    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.620ns  (logic 0.393ns (24.258%)  route 1.227ns (75.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.393    14.911 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.227    16.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X51Y4          FDRE (Setup_fdre_C_D)       -0.039    22.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.595ns  (logic 0.341ns (21.380%)  route 1.254ns (78.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.341    14.859 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           1.254    16.113    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y7          FDRE (Setup_fdre_C_D)       -0.064    22.044    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -16.113    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.589ns  (logic 0.393ns (24.729%)  route 1.196ns (75.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.530    14.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.393    14.912 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.196    16.108    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y7          FDRE (Setup_fdre_C_D)       -0.065    22.043    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.043    
                         arrival time                         -16.108    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.339%)  route 0.605ns (78.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.605     3.713    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X50Y4          FDRE (Hold_fdre_C_D)         0.066     3.566    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.148ns (20.590%)  route 0.571ns (79.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.148     3.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.571     3.663    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X48Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X48Y6          FDRE (Hold_fdre_C_D)         0.010     3.510    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.510    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.164ns (20.850%)  route 0.623ns (79.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.623     3.731    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.075     3.574    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.866%)  route 0.622ns (79.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.622     3.730    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.066     3.566    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.628%)  route 0.631ns (79.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.631     3.739    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.070     3.570    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.164ns (20.518%)  route 0.635ns (79.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.635     3.742    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X49Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.002     3.617    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.324     3.293    
                         clock uncertainty            0.205     3.498    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.075     3.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.148ns (19.644%)  route 0.605ns (80.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.148     3.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.605     3.698    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.025     3.524    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.128ns (17.054%)  route 0.623ns (82.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.128     3.072 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.623     3.695    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.022     3.521    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.148ns (19.786%)  route 0.600ns (80.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.148     3.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.600     3.692    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X50Y4          FDRE (Hold_fdre_C_D)         0.018     3.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.764%)  route 0.653ns (82.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.653     3.738    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X46Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.059     3.558    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.313ns (16.631%)  route 1.569ns (83.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.569     7.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.313ns (16.631%)  route 1.569ns (83.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.569     7.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.313ns (16.631%)  route 1.569ns (83.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.569     7.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.313ns (16.631%)  route 1.569ns (83.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.569     7.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.313ns (16.631%)  route 1.569ns (83.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.569     7.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.313ns (16.631%)  route 1.569ns (83.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.569     7.040    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.313ns (16.659%)  route 1.566ns (83.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.566     7.037    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X51Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.313ns (16.872%)  route 1.542ns (83.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.542     7.013    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.313ns (16.872%)  route 1.542ns (83.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.542     7.013    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.313ns (16.872%)  route 1.542ns (83.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.574     5.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.313     5.471 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.542     7.013    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.624    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  5.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.054%)  route 0.362ns (71.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.717     1.815    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y18         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDCE (Prop_fdce_C_Q)         0.141     1.956 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.362     2.317    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y10         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.000     2.435    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y10         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.578     1.857    
    SLICE_X50Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.765    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.863%)  route 0.457ns (78.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.457     2.425    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y18         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.993     2.428    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y18         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism             -0.578     1.850    
    SLICE_X49Y18         FDCE (Remov_fdce_C_CLR)     -0.146     1.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.863%)  route 0.457ns (78.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.457     2.425    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y18         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.993     2.428    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y18         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.578     1.850    
    SLICE_X49Y18         FDCE (Remov_fdce_C_CLR)     -0.146     1.704    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.833%)  route 0.552ns (81.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.552     2.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.833%)  route 0.552ns (81.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.552     2.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.833%)  route 0.552ns (81.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.552     2.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.833%)  route 0.552ns (81.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.552     2.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.833%)  route 0.552ns (81.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.552     2.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y8          FDPE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X49Y8          FDPE (Remov_fdpe_C_PRE)     -0.149     1.709    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.455%)  route 0.605ns (82.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.605     2.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y9          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y9          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X50Y9          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.455%)  route 0.605ns (82.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.742     1.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X41Y26         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.968 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.605     2.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y9          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y9          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X50Y9          FDCE (Remov_fdce_C_CLR)     -0.146     1.712    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.861    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.438ns (7.724%)  route 5.233ns (92.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.048ns = ( 14.048 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        2.697     9.407    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.097     9.504 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           2.536    12.040    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X2Y10         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.328    14.048    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X2Y10         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.334    14.382    
                         clock uncertainty           -0.077    14.306    
    RAMB36_X2Y10         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.437    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -12.040    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.438ns (8.244%)  route 4.875ns (91.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.044ns = ( 14.044 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        2.697     9.407    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.097     9.504 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           2.178    11.683    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X2Y12         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.324    14.044    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X2Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.334    14.378    
                         clock uncertainty           -0.077    14.302    
    RAMB36_X2Y12         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.433    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 0.341ns (6.666%)  route 4.774ns (93.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.235ns = ( 14.235 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        4.774    11.485    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl_1
    RAMB18_X7Y12         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.515    14.235    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X7Y12         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.280    14.515    
                         clock uncertainty           -0.077    14.439    
    RAMB18_X7Y12         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -1.869    12.570    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.438ns (8.764%)  route 4.560ns (91.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 14.172 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        2.479     9.190    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X82Y53         LUT2 (Prop_lut2_I0_O)        0.097     9.287 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           2.080    11.367    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB18_X2Y16         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.452    14.172    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X2Y16         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.280    14.452    
                         clock uncertainty           -0.077    14.376    
    RAMB18_X2Y16         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -1.869    12.507    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 0.438ns (8.925%)  route 4.469ns (91.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 14.119 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        2.697     9.407    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.097     9.504 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.773    11.277    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB18_X8Y20         FIFO18E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.399    14.119    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X8Y20         FIFO18E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.280    14.399    
                         clock uncertainty           -0.077    14.322    
    RAMB18_X8Y20         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -1.869    12.453    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.438ns (9.416%)  route 4.214ns (90.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.040ns = ( 14.040 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        2.697     9.407    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X92Y51         LUT2 (Prop_lut2_I0_O)        0.097     9.504 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.517    11.021    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X3Y12         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.320    14.040    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.334    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X3Y12         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.429    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.438ns (9.465%)  route 4.190ns (90.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.024ns = ( 14.024 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        2.479     9.190    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X82Y53         LUT2 (Prop_lut2_I0_O)        0.097     9.287 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.710    10.997    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X4Y16         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.304    14.024    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y16         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.334    14.358    
                         clock uncertainty           -0.077    14.282    
    RAMB36_X4Y16         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.413    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.438ns (9.589%)  route 4.130ns (90.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 14.047 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        2.479     9.190    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X82Y53         LUT2 (Prop_lut2_I0_O)        0.097     9.287 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.651    10.937    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X2Y11         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.327    14.047    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X2Y11         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.334    14.381    
                         clock uncertainty           -0.077    14.305    
    RAMB36_X2Y11         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.436    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 0.341ns (5.727%)  route 5.613ns (94.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 14.072 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        5.613    12.324    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X38Y67         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.352    14.072    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X38Y67         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]/C
                         clock pessimism              0.334    14.406    
                         clock uncertainty           -0.077    14.330    
    SLICE_X38Y67         FDPE (Recov_fdpe_C_PRE)     -0.259    14.071    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.071    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.341ns (5.741%)  route 5.599ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.073ns = ( 14.073 - 8.000 ) 
    Source Clock Delay      (SCD):    6.369ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.381     6.369    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.341     6.710 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        5.599    12.310    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X37Y67         FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        1.353    14.073    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X37Y67         FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/C
                         clock pessimism              0.334    14.407    
                         clock uncertainty           -0.077    14.331    
    SLICE_X37Y67         FDPE (Recov_fdpe_C_PRE)     -0.259    14.072    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  1.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.285%)  route 0.380ns (60.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X46Y35         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDPE (Prop_fdpe_C_Q)         0.148     3.089 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.213     3.302    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X47Y35         LUT2 (Prop_lut2_I0_O)        0.098     3.400 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.167     3.567    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X50Y35         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X50Y35         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.637     2.977    
    SLICE_X50Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     2.882    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.246ns (39.285%)  route 0.380ns (60.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.722     2.941    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X46Y35         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDPE (Prop_fdpe_C_Q)         0.148     3.089 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.213     3.302    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X47Y35         LUT2 (Prop_lut2_I0_O)        0.098     3.400 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.167     3.567    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X50Y35         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X50Y35         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.637     2.977    
    SLICE_X50Y35         FDPE (Remov_fdpe_C_PRE)     -0.095     2.882    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.882    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.227ns (23.827%)  route 0.726ns (76.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.633     2.852    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X82Y53         FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.128     2.980 f  eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/Q
                         net (fo=1, routed)           0.152     3.133    eth_int_inst/reset_mgr/comm_dec_tx_fifo_reset
    SLICE_X82Y53         LUT2 (Prop_lut2_I1_O)        0.099     3.232 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.574     3.805    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X3Y11         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.960     3.575    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y11         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.634     2.941    
    RAMB36_X3Y11         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.352    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/Rx_FIFO_Reset_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.246ns (20.241%)  route 0.969ns (79.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.649     2.869    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X92Y51         FDSE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/Rx_FIFO_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y51         FDSE (Prop_fdse_C_Q)         0.148     3.017 f  eth_int_inst/data_manager_blk/RAM_COMM_DEC/Rx_FIFO_Reset_reg/Q
                         net (fo=1, routed)           0.054     3.070    eth_int_inst/reset_mgr/rx_fifo_reset
    SLICE_X92Y51         LUT2 (Prop_lut2_I1_O)        0.098     3.168 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           0.916     4.084    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X3Y12         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.958     3.573    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.405     3.168    
    RAMB36_X3Y12         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.579    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[16]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.141ns (9.291%)  route 1.377ns (90.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.639     2.859    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.141     3.000 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.377     4.376    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X59Y54         FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.926     3.541    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X59Y54         FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[16]/C
                         clock pessimism             -0.634     2.908    
    SLICE_X59Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     2.812    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[24]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.141ns (9.291%)  route 1.377ns (90.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.639     2.859    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.141     3.000 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.377     4.376    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X59Y54         FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.926     3.541    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X59Y54         FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[24]/C
                         clock pessimism             -0.634     2.908    
    SLICE_X59Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     2.812    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[7]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.141ns (9.291%)  route 1.377ns (90.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.639     2.859    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.141     3.000 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.377     4.376    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X59Y54         FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.926     3.541    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X59Y54         FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[7]/C
                         clock pessimism             -0.634     2.908    
    SLICE_X59Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     2.812    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           4.376    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[21]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.141ns (9.070%)  route 1.414ns (90.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.639     2.859    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.141     3.000 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.414     4.413    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X56Y56         FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.928     3.543    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X56Y56         FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[21]/C
                         clock pessimism             -0.634     2.909    
    SLICE_X56Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     2.838    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           4.413    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[22]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.141ns (9.070%)  route 1.414ns (90.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.639     2.859    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.141     3.000 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.414     4.413    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X56Y56         FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.928     3.543    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X56Y56         FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[22]/C
                         clock pessimism             -0.634     2.909    
    SLICE_X56Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     2.838    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           4.413    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[30]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.141ns (9.070%)  route 1.414ns (90.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.639     2.859    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X69Y81         FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.141     3.000 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1106, routed)        1.414     4.413    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X56Y56         FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2565, routed)        0.928     3.543    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X56Y56         FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[30]/C
                         clock pessimism             -0.634     2.909    
    SLICE_X56Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     2.838    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           4.413    
  -------------------------------------------------------------------
                         slack                                  1.575    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        2.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.393ns (16.864%)  route 1.937ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 3.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.937     1.513    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X30Y41         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.486     3.886    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X30Y41         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.328     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.293     3.854    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.854    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.393ns (16.864%)  route 1.937ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 3.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.937     1.513    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X30Y41         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.486     3.886    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X30Y41         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.328     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.293     3.854    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.854    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.393ns (16.864%)  route 1.937ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 3.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.937     1.513    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X30Y41         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.486     3.886    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X30Y41         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.328     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X30Y41         FDCE (Recov_fdce_C_CLR)     -0.293     3.854    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.854    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.393ns (17.800%)  route 1.815ns (82.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.114ns = ( 3.886 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.815     1.390    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X29Y41         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.486     3.886    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X29Y41         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.328     4.214    
                         clock uncertainty           -0.067     4.147    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.293     3.854    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.854    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.393ns (18.653%)  route 1.714ns (81.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 3.885 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.714     1.289    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X32Y41         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.485     3.885    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X32Y41         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.328     4.213    
                         clock uncertainty           -0.067     4.146    
    SLICE_X32Y41         FDCE (Recov_fdce_C_CLR)     -0.293     3.853    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.853    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.393ns (18.653%)  route 1.714ns (81.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 3.885 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.714     1.289    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X32Y41         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.485     3.885    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X32Y41         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.328     4.213    
                         clock uncertainty           -0.067     4.146    
    SLICE_X32Y41         FDCE (Recov_fdce_C_CLR)     -0.293     3.853    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.853    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.393ns (18.653%)  route 1.714ns (81.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 3.885 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.714     1.289    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X32Y41         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.485     3.885    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X32Y41         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.328     4.213    
                         clock uncertainty           -0.067     4.146    
    SLICE_X32Y41         FDCE (Recov_fdce_C_CLR)     -0.293     3.853    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.853    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.393ns (19.770%)  route 1.595ns (80.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.116ns = ( 3.884 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.595     1.170    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X33Y39         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.484     3.884    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X33Y39         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.328     4.212    
                         clock uncertainty           -0.067     4.145    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.293     3.852    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.852    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.393ns (27.287%)  route 1.047ns (72.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 3.876 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.047     0.622    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.476     3.876    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.328     4.204    
                         clock uncertainty           -0.067     4.137    
    SLICE_X39Y36         FDCE (Recov_fdce_C_CLR)     -0.293     3.844    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.393ns (32.577%)  route 0.813ns (67.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.125ns = ( 3.875 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.525    -0.818    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.393    -0.425 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.813     0.389    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y35         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.475     3.875    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.328     4.203    
                         clock uncertainty           -0.067     4.136    
    SLICE_X39Y35         FDCE (Recov_fdce_C_CLR)     -0.293     3.843    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.843    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  3.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.928%)  route 0.218ns (57.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.218    -0.022    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X47Y38         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.000    -0.792    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X47Y38         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.404    -0.388    
    SLICE_X47Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.480    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.279%)  route 0.485ns (74.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.485     0.245    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X40Y35         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.028    -0.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X40Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.425    -0.339    
    SLICE_X40Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.406    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.216%)  route 0.486ns (74.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.486     0.246    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y35         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.028    -0.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.425    -0.339    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.216%)  route 0.486ns (74.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.486     0.246    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y35         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.028    -0.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.425    -0.339    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.216%)  route 0.486ns (74.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.486     0.246    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y35         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.028    -0.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.425    -0.339    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.216%)  route 0.486ns (74.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.486     0.246    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y35         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.028    -0.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.425    -0.339    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.216%)  route 0.486ns (74.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.486     0.246    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y35         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.028    -0.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y35         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.425    -0.339    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.806%)  route 0.624ns (79.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.624     0.384    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X39Y36         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.028    -0.764    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X39Y36         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.425    -0.339    
    SLICE_X39Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.431    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             1.107ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.164ns (15.104%)  route 0.922ns (84.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.922     0.682    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X33Y39         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.034    -0.758    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X33Y39         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.425    -0.333    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.425    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.164ns (14.188%)  route 0.992ns (85.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.722    -0.404    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y39         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.992     0.752    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X32Y41         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.035    -0.757    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X32Y41         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.425    -0.332    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.424    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  1.176    





