// Seed: 2422108824
module module_0 (
    input  uwire   id_0
    , id_3,
    output supply1 id_1
);
  localparam [1 : 1] id_4 = ~1;
  assign module_1.id_9 = 0;
  initial assume (1);
endmodule
module module_1 #(
    parameter id_6 = 32'd82
) (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    output logic id_4,
    input tri0 id_5,
    input tri _id_6,
    output tri id_7,
    input supply0 id_8,
    output uwire id_9,
    output tri id_10,
    input uwire id_11,
    output logic id_12
);
  logic [7:0] id_14 = id_14[id_6];
  module_0 modCall_1 (
      id_11,
      id_7
  );
  tri0 id_15 = {id_5{id_6}} ? -1 - id_6 : id_15;
  tri1 id_16 = -1;
  initial begin : LABEL_0
    #1 id_4 = -1;
    id_12 = id_6;
    if (-1) id_12 <= -1;
  end
endmodule
