
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7s50csga324-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 390.664 ; gain = 96.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:33]
WARNING: [Synth 8-3848] Net Uart_TXD in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:35]
WARNING: [Synth 8-3848] Net jc_6 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:62]
WARNING: [Synth 8-3848] Net jc_5 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:63]
WARNING: [Synth 8-3848] Net jc_3 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:65]
WARNING: [Synth 8-3848] Net jd_0 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:69]
WARNING: [Synth 8-3848] Net jd_1 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:70]
WARNING: [Synth 8-3848] Net jd_2 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:71]
WARNING: [Synth 8-3848] Net jd_3 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:72]
WARNING: [Synth 8-3848] Net jd_4 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:73]
WARNING: [Synth 8-3848] Net jd_5 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:74]
WARNING: [Synth 8-3848] Net jd_6 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:75]
WARNING: [Synth 8-3848] Net jd_7 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:76]
WARNING: [Synth 8-3848] Net led in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:77]
WARNING: [Synth 8-3848] Net led0_r in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:78]
WARNING: [Synth 8-3848] Net led0_g in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:79]
WARNING: [Synth 8-3848] Net led0_b in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:80]
WARNING: [Synth 8-3848] Net led1_r in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:81]
WARNING: [Synth 8-3848] Net led1_g in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:82]
WARNING: [Synth 8-3848] Net led1_b in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:83]
WARNING: [Synth 8-3848] Net d5 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:84]
WARNING: [Synth 8-3848] Net d4 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:84]
WARNING: [Synth 8-3848] Net d3 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:84]
WARNING: [Synth 8-3848] Net d2 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:84]
WARNING: [Synth 8-3848] Net d1 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:84]
WARNING: [Synth 8-3848] Net d0 in module/entity main does not have driver. [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:84]
INFO: [Synth 8-256] done synthesizing module 'main' (1#1) [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/sources_1/new/AD9912_DAC8734_main.sv:33]
WARNING: [Synth 8-3331] design main has unconnected port Uart_TXD
WARNING: [Synth 8-3331] design main has unconnected port jc_6
WARNING: [Synth 8-3331] design main has unconnected port jc_5
WARNING: [Synth 8-3331] design main has unconnected port jc_3
WARNING: [Synth 8-3331] design main has unconnected port jd_0
WARNING: [Synth 8-3331] design main has unconnected port jd_1
WARNING: [Synth 8-3331] design main has unconnected port jd_2
WARNING: [Synth 8-3331] design main has unconnected port jd_3
WARNING: [Synth 8-3331] design main has unconnected port jd_4
WARNING: [Synth 8-3331] design main has unconnected port jd_5
WARNING: [Synth 8-3331] design main has unconnected port jd_6
WARNING: [Synth 8-3331] design main has unconnected port jd_7
WARNING: [Synth 8-3331] design main has unconnected port led[5]
WARNING: [Synth 8-3331] design main has unconnected port led[4]
WARNING: [Synth 8-3331] design main has unconnected port led[3]
WARNING: [Synth 8-3331] design main has unconnected port led[2]
WARNING: [Synth 8-3331] design main has unconnected port led0_r
WARNING: [Synth 8-3331] design main has unconnected port led0_g
WARNING: [Synth 8-3331] design main has unconnected port led0_b
WARNING: [Synth 8-3331] design main has unconnected port led1_r
WARNING: [Synth 8-3331] design main has unconnected port led1_g
WARNING: [Synth 8-3331] design main has unconnected port led1_b
WARNING: [Synth 8-3331] design main has unconnected port d5
WARNING: [Synth 8-3331] design main has unconnected port d4
WARNING: [Synth 8-3331] design main has unconnected port d3
WARNING: [Synth 8-3331] design main has unconnected port d2
WARNING: [Synth 8-3331] design main has unconnected port d1
WARNING: [Synth 8-3331] design main has unconnected port d0
WARNING: [Synth 8-3331] design main has unconnected port jc_7
WARNING: [Synth 8-3331] design main has unconnected port jc_4
WARNING: [Synth 8-3331] design main has unconnected port jc_1
WARNING: [Synth 8-3331] design main has unconnected port Uart_RXD
WARNING: [Synth 8-3331] design main has unconnected port BTN0
WARNING: [Synth 8-3331] design main has unconnected port BTN1
WARNING: [Synth 8-3331] design main has unconnected port BTN2
WARNING: [Synth 8-3331] design main has unconnected port jc_2
WARNING: [Synth 8-3331] design main has unconnected port jc_0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 432.121 ; gain = 138.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 432.121 ; gain = 138.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.srcs/constrs_1/imports/Arty_S7/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 709.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 709.039 ; gain = 415.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 709.039 ; gain = 415.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 709.039 ; gain = 415.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 709.039 ; gain = 415.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design main has unconnected port Uart_TXD
WARNING: [Synth 8-3331] design main has unconnected port jc_6
WARNING: [Synth 8-3331] design main has unconnected port jc_5
WARNING: [Synth 8-3331] design main has unconnected port jc_3
WARNING: [Synth 8-3331] design main has unconnected port jd_0
WARNING: [Synth 8-3331] design main has unconnected port jd_1
WARNING: [Synth 8-3331] design main has unconnected port jd_2
WARNING: [Synth 8-3331] design main has unconnected port jd_3
WARNING: [Synth 8-3331] design main has unconnected port jd_4
WARNING: [Synth 8-3331] design main has unconnected port jd_5
WARNING: [Synth 8-3331] design main has unconnected port jd_6
WARNING: [Synth 8-3331] design main has unconnected port jd_7
WARNING: [Synth 8-3331] design main has unconnected port led[5]
WARNING: [Synth 8-3331] design main has unconnected port led[4]
WARNING: [Synth 8-3331] design main has unconnected port led[3]
WARNING: [Synth 8-3331] design main has unconnected port led[2]
WARNING: [Synth 8-3331] design main has unconnected port led0_r
WARNING: [Synth 8-3331] design main has unconnected port led0_g
WARNING: [Synth 8-3331] design main has unconnected port led0_b
WARNING: [Synth 8-3331] design main has unconnected port led1_r
WARNING: [Synth 8-3331] design main has unconnected port led1_g
WARNING: [Synth 8-3331] design main has unconnected port led1_b
WARNING: [Synth 8-3331] design main has unconnected port d5
WARNING: [Synth 8-3331] design main has unconnected port d4
WARNING: [Synth 8-3331] design main has unconnected port d3
WARNING: [Synth 8-3331] design main has unconnected port d2
WARNING: [Synth 8-3331] design main has unconnected port d1
WARNING: [Synth 8-3331] design main has unconnected port d0
WARNING: [Synth 8-3331] design main has unconnected port jc_7
WARNING: [Synth 8-3331] design main has unconnected port jc_4
WARNING: [Synth 8-3331] design main has unconnected port jc_1
WARNING: [Synth 8-3331] design main has unconnected port Uart_RXD
WARNING: [Synth 8-3331] design main has unconnected port BTN0
WARNING: [Synth 8-3331] design main has unconnected port BTN1
WARNING: [Synth 8-3331] design main has unconnected port BTN2
WARNING: [Synth 8-3331] design main has unconnected port jc_2
WARNING: [Synth 8-3331] design main has unconnected port jc_0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 709.039 ; gain = 415.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 709.039 ; gain = 415.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 709.039 ; gain = 415.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 713.184 ; gain = 419.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 713.184 ; gain = 419.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 713.184 ; gain = 419.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 713.184 ; gain = 419.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 713.184 ; gain = 419.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 713.184 ; gain = 419.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 713.184 ; gain = 419.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    16|
|3     |FDRE  |    16|
|4     |IBUF  |     1|
|5     |OBUF  |    16|
|6     |OBUFT |    28|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    78|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 713.184 ; gain = 419.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 713.184 ; gain = 142.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 713.184 ; gain = 419.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 714.680 ; gain = 433.383
INFO: [Common 17-1381] The checkpoint 'C:/Jeonghyun/GIT/PMOD2BNC/VerilogTest/Test/Test.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 714.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 19:58:39 2023...
