<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s'" level="0">
<item name = "Date">Sun Aug 10 20:23:43 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 7.994 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 78, 15.988 ns, 0.624 us, 2, 78, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247">dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s, 74, 75, 0.592 us, 0.600 us, 72, 72, loop rewind(delay=0 initiation interval(s))</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273">shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 4, 1906, 1790, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 360, -</column>
<column name="Register">-, -, 1306, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, 3, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247">dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s, 1, 4, 1777, 1726, 0</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_273">shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s, 0, 0, 129, 64, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_660_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_671_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_620_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_631_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_1_fu_475_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_2_fu_481_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_469_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_305">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_314">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op111">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_1_fu_423_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_2_fu_443_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_3_fu_463_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_413_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_615_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln307_fu_655_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="select_ln313_fu_676_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_636_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_phi_mux_storemerge_phi_fu_240_p4">9, 2, 32, 64</column>
<column name="pX_3">9, 2, 32, 64</column>
<column name="pY_3">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_16_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_17_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_18_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_19_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_20_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_21_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_22_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_23_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_24_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_25_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_26_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_27_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_28_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_29_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_30_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_31_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="sX_3">9, 2, 32, 64</column>
<column name="storemerge_reg_236">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_2_reg_732">1, 0, 1, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_247_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_1_reg_715">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_705">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_896">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_905">1, 0, 1, 0</column>
<column name="kernel_data_V_0">16, 0, 16, 0</column>
<column name="kernel_data_V_1333">16, 0, 16, 0</column>
<column name="kernel_data_V_2334">16, 0, 16, 0</column>
<column name="kernel_data_V_3335">16, 0, 16, 0</column>
<column name="kernel_data_V_4">16, 0, 16, 0</column>
<column name="kernel_data_V_5">16, 0, 16, 0</column>
<column name="kernel_data_V_6">16, 0, 16, 0</column>
<column name="kernel_data_V_7">16, 0, 16, 0</column>
<column name="kernel_data_V_8">16, 0, 16, 0</column>
<column name="pX_3">32, 0, 32, 0</column>
<column name="pX_3_load_reg_726">32, 0, 32, 0</column>
<column name="pY_3">32, 0, 32, 0</column>
<column name="pY_3_load_reg_720">32, 0, 32, 0</column>
<column name="sX_3">32, 0, 32, 0</column>
<column name="sX_3_load_reg_700">32, 0, 32, 0</column>
<column name="sY_3">32, 0, 32, 0</column>
<column name="sY_3_load_reg_710">32, 0, 32, 0</column>
<column name="select_ln313_reg_909">32, 0, 32, 0</column>
<column name="select_ln318_reg_900">32, 0, 32, 0</column>
<column name="storemerge_reg_236">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_736">25, 0, 25, 0</column>
<column name="tmp_data_10_V_reg_786">25, 0, 25, 0</column>
<column name="tmp_data_11_V_reg_791">25, 0, 25, 0</column>
<column name="tmp_data_12_V_reg_796">25, 0, 25, 0</column>
<column name="tmp_data_13_V_reg_801">25, 0, 25, 0</column>
<column name="tmp_data_14_V_reg_806">25, 0, 25, 0</column>
<column name="tmp_data_15_V_reg_811">25, 0, 25, 0</column>
<column name="tmp_data_16_V_reg_816">25, 0, 25, 0</column>
<column name="tmp_data_17_V_reg_821">25, 0, 25, 0</column>
<column name="tmp_data_18_V_reg_826">25, 0, 25, 0</column>
<column name="tmp_data_19_V_reg_831">25, 0, 25, 0</column>
<column name="tmp_data_1_V_reg_741">25, 0, 25, 0</column>
<column name="tmp_data_20_V_reg_836">25, 0, 25, 0</column>
<column name="tmp_data_21_V_reg_841">25, 0, 25, 0</column>
<column name="tmp_data_22_V_reg_846">25, 0, 25, 0</column>
<column name="tmp_data_23_V_reg_851">25, 0, 25, 0</column>
<column name="tmp_data_24_V_reg_856">25, 0, 25, 0</column>
<column name="tmp_data_25_V_reg_861">25, 0, 25, 0</column>
<column name="tmp_data_26_V_reg_866">25, 0, 25, 0</column>
<column name="tmp_data_27_V_reg_871">25, 0, 25, 0</column>
<column name="tmp_data_28_V_reg_876">25, 0, 25, 0</column>
<column name="tmp_data_29_V_reg_881">25, 0, 25, 0</column>
<column name="tmp_data_2_V_reg_746">25, 0, 25, 0</column>
<column name="tmp_data_30_V_reg_886">25, 0, 25, 0</column>
<column name="tmp_data_31_V_reg_891">25, 0, 25, 0</column>
<column name="tmp_data_3_V_reg_751">25, 0, 25, 0</column>
<column name="tmp_data_4_V_reg_756">25, 0, 25, 0</column>
<column name="tmp_data_5_V_reg_761">25, 0, 25, 0</column>
<column name="tmp_data_6_V_reg_766">25, 0, 25, 0</column>
<column name="tmp_data_7_V_reg_771">25, 0, 25, 0</column>
<column name="tmp_data_8_V_reg_776">25, 0, 25, 0</column>
<column name="tmp_data_9_V_reg_781">25, 0, 25, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;25,12,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;25,12,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;25,12,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;25,12,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;25,12,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;25,12,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="in_elem_data_V_read">in, 16, ap_none, in_elem_data_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 25, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 25, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 25, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 25, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 25, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 25, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 25, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 25, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 25, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 25, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 25, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 25, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_12_V_din">out, 25, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_full_n">in, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_write">out, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_13_V_din">out, 25, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_full_n">in, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_write">out, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_14_V_din">out, 25, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_full_n">in, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_write">out, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_15_V_din">out, 25, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_full_n">in, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_write">out, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_16_V_din">out, 25, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_16_V_full_n">in, 1, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_16_V_write">out, 1, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_17_V_din">out, 25, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_17_V_full_n">in, 1, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_17_V_write">out, 1, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_18_V_din">out, 25, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_18_V_full_n">in, 1, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_18_V_write">out, 1, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_19_V_din">out, 25, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_19_V_full_n">in, 1, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_19_V_write">out, 1, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_20_V_din">out, 25, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_20_V_full_n">in, 1, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_20_V_write">out, 1, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_21_V_din">out, 25, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_21_V_full_n">in, 1, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_21_V_write">out, 1, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_22_V_din">out, 25, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_22_V_full_n">in, 1, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_22_V_write">out, 1, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_23_V_din">out, 25, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_23_V_full_n">in, 1, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_23_V_write">out, 1, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_24_V_din">out, 25, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_24_V_full_n">in, 1, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_24_V_write">out, 1, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_25_V_din">out, 25, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_25_V_full_n">in, 1, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_25_V_write">out, 1, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_26_V_din">out, 25, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_26_V_full_n">in, 1, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_26_V_write">out, 1, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_27_V_din">out, 25, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_27_V_full_n">in, 1, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_27_V_write">out, 1, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_28_V_din">out, 25, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_28_V_full_n">in, 1, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_28_V_write">out, 1, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_29_V_din">out, 25, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_29_V_full_n">in, 1, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_29_V_write">out, 1, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_30_V_din">out, 25, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_30_V_full_n">in, 1, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_30_V_write">out, 1, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_31_V_din">out, 25, ap_fifo, res_stream_V_data_31_V, pointer</column>
<column name="res_stream_V_data_31_V_full_n">in, 1, ap_fifo, res_stream_V_data_31_V, pointer</column>
<column name="res_stream_V_data_31_V_write">out, 1, ap_fifo, res_stream_V_data_31_V, pointer</column>
</table>
</item>
</section>
</profile>
