$date
	Sun Oct 23 01:28:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#679611
b1111 !
1"
#679614
b1111 &
b1111 %
1$
#679615
0"
#679618
b101110 &
b101110 %
#679622
b10111 &
b10111 %
#679626
b1000110 &
b1000110 %
#679630
b100011 &
b100011 %
#679634
b1101010 &
b1101010 %
#679638
b110101 &
b110101 %
#679642
b10100000 &
b10100000 %
#679646
b1010000 &
b1010000 %
#679650
b101000 &
b101000 %
#679654
b10100 &
b10100 %
#679658
b1010 &
b1010 %
#679662
b101 &
b101 %
#679666
b10000 &
b10000 %
#679670
b1000 &
b1000 %
#679674
b100 &
b100 %
#679678
b10 &
b10 %
#679682
b1 &
b1 %
1#
#679686
b0 &
0#
b0 %
0$
#1635462
b1100 &
b1100 %
1$
b1100 !
1"
#1635463
0"
#1635466
b110 &
b110 %
#1635470
b11 &
b11 %
#1635474
b1010 &
b1010 %
#1635478
b101 &
b101 %
#1635482
b10000 &
b10000 %
#1635486
b1000 &
b1000 %
#1635490
b100 &
b100 %
#1635494
b10 &
b10 %
#1635498
b1 &
b1 %
1#
#1635502
b0 &
0#
b0 %
0$
#2653703
1"
#2653706
b1100 &
b1100 %
1$
#2653707
0"
#2653710
b110 &
b110 %
#2653714
b11 &
b11 %
#2653718
b1010 &
b1010 %
#2653722
b101 &
b101 %
#2653726
b10000 &
b10000 %
#2653730
b1000 &
b1000 %
#2653734
b100 &
b100 %
#2653738
b10 &
b10 %
#2653742
b1 &
1#
b1 %
#2653746
b0 &
b0 %
0#
0$
#4500012
