--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Desarrollo\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Algorithmic.twx Algorithmic.ncd -o Algorithmic.twr
Algorithmic.pcf

Design file:              Algorithmic.ncd
Physical constraint file: Algorithmic.pcf
Device,package,speed:     xc3s1000,fg320,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
n<0>        |    1.048(R)|    0.147(R)|clk_BUFGP         |   0.000|
n<1>        |    1.317(R)|   -0.064(R)|clk_BUFGP         |   0.000|
n<2>        |    1.125(R)|    0.090(R)|clk_BUFGP         |   0.000|
n<3>        |    1.487(R)|   -0.191(R)|clk_BUFGP         |   0.000|
n<4>        |    1.212(R)|    0.016(R)|clk_BUFGP         |   0.000|
reset       |    2.345(R)|   -0.148(R)|clk_BUFGP         |   0.000|
x<0>        |    1.818(R)|   -0.434(R)|clk_BUFGP         |   0.000|
x<1>        |    1.088(R)|    0.150(R)|clk_BUFGP         |   0.000|
x<2>        |    2.516(R)|   -0.993(R)|clk_BUFGP         |   0.000|
x<3>        |    1.239(R)|    0.029(R)|clk_BUFGP         |   0.000|
x<4>        |    2.030(R)|   -0.604(R)|clk_BUFGP         |   0.000|
x<5>        |    0.941(R)|    0.267(R)|clk_BUFGP         |   0.000|
x<6>        |    1.687(R)|   -0.330(R)|clk_BUFGP         |   0.000|
x<7>        |    1.148(R)|    0.101(R)|clk_BUFGP         |   0.000|
x<8>        |    2.594(R)|   -1.071(R)|clk_BUFGP         |   0.000|
x<9>        |    1.667(R)|   -0.329(R)|clk_BUFGP         |   0.000|
x<10>       |    1.631(R)|   -0.300(R)|clk_BUFGP         |   0.000|
x<11>       |    1.351(R)|   -0.076(R)|clk_BUFGP         |   0.000|
x<12>       |    2.128(R)|   -0.687(R)|clk_BUFGP         |   0.000|
x<13>       |    2.111(R)|   -0.674(R)|clk_BUFGP         |   0.000|
x<14>       |    2.397(R)|   -0.913(R)|clk_BUFGP         |   0.000|
x<15>       |    1.436(R)|   -0.145(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
error       |    6.330(R)|clk_BUFGP         |   0.000|
fin         |    6.327(R)|clk_BUFGP         |   0.000|
y<0>        |    8.599(R)|clk_BUFGP         |   0.000|
y<1>        |    9.242(R)|clk_BUFGP         |   0.000|
y<2>        |    9.100(R)|clk_BUFGP         |   0.000|
y<3>        |    9.384(R)|clk_BUFGP         |   0.000|
y<4>        |    9.157(R)|clk_BUFGP         |   0.000|
y<5>        |    8.901(R)|clk_BUFGP         |   0.000|
y<6>        |    9.649(R)|clk_BUFGP         |   0.000|
y<7>        |    9.749(R)|clk_BUFGP         |   0.000|
y<8>        |    8.574(R)|clk_BUFGP         |   0.000|
y<9>        |    8.612(R)|clk_BUFGP         |   0.000|
y<10>       |    9.139(R)|clk_BUFGP         |   0.000|
y<11>       |    8.587(R)|clk_BUFGP         |   0.000|
y<12>       |    8.584(R)|clk_BUFGP         |   0.000|
y<13>       |    9.462(R)|clk_BUFGP         |   0.000|
y<14>       |    8.194(R)|clk_BUFGP         |   0.000|
y<15>       |    8.217(R)|clk_BUFGP         |   0.000|
y<16>       |    8.601(R)|clk_BUFGP         |   0.000|
y<17>       |    8.199(R)|clk_BUFGP         |   0.000|
y<18>       |    7.958(R)|clk_BUFGP         |   0.000|
y<19>       |    9.217(R)|clk_BUFGP         |   0.000|
y<20>       |    8.502(R)|clk_BUFGP         |   0.000|
y<21>       |    7.939(R)|clk_BUFGP         |   0.000|
y<22>       |    8.269(R)|clk_BUFGP         |   0.000|
y<23>       |    8.966(R)|clk_BUFGP         |   0.000|
y<24>       |    8.474(R)|clk_BUFGP         |   0.000|
y<25>       |    8.240(R)|clk_BUFGP         |   0.000|
y<26>       |    8.557(R)|clk_BUFGP         |   0.000|
y<27>       |    8.449(R)|clk_BUFGP         |   0.000|
y<28>       |    8.238(R)|clk_BUFGP         |   0.000|
y<29>       |    7.878(R)|clk_BUFGP         |   0.000|
y<30>       |    8.737(R)|clk_BUFGP         |   0.000|
y<31>       |    8.219(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.584|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan 19 00:22:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 130 MB



