m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Comb_Section/modelsim
Eflipflop
Z0 w1669664723
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z4 dC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/modelsim
Z5 8C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/flipflop.vhd
Z6 FC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/flipflop.vhd
l0
L6 1
VmAL2kRoWDTC^SdKf2SFHF0
!s100 6ROTEUKcWdW;[9PCl__Y61
Z7 OV;C;2020.1;71
32
Z8 !s110 1670436126
!i10b 1
Z9 !s108 1670436126.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/flipflop.vhd|
Z11 !s107 C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/flipflop.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Aflipflop_arch
R1
R2
R3
DEx4 work 8 flipflop 0 22 mAL2kRoWDTC^SdKf2SFHF0
!i122 0
l23
L21 17
VY:OjEl5VYIl:OnZMgHU^F1
!s100 >DVXXal[flT0V?0YdDUD<1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eintegrator_block
Z14 w1669991564
R1
R2
R3
!i122 1
R4
Z15 8C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/integrator_block.vhd
Z16 FC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/integrator_block.vhd
l0
L5 1
VfZL[Q]4iAZY_:KAT[9S`H0
!s100 HXE[W2]KLCIn<e?PO]YJ71
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/integrator_block.vhd|
Z18 !s107 C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/integrator_block.vhd|
!i113 1
R12
R13
Aintegrator_block_arch
R1
R2
R3
DEx4 work 16 integrator_block 0 22 fZL[Q]4iAZY_:KAT[9S`H0
!i122 1
l38
L20 38
VacaSjM@;;]9`nHS5eE3O53
!s100 7aA3Od3RYNAk=zInSamY]2
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Eintegrator_section
Z19 w1670093918
R1
R2
R3
!i122 2
R4
Z20 8C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/integrator_section.vhd
Z21 FC:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/integrator_section.vhd
l0
L5 1
VX[`ngS:F>fK@9DOoN8^8z3
!s100 [YFooEmZl?LIKi^E23BX:0
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/integrator_section.vhd|
Z23 !s107 C:/Users/marru/Documents/Magistrale/EACS/Electronics/Project/VHDL_Code/Project_Integrator_Section/src/integrator_section.vhd|
!i113 1
R12
R13
Aintegrator_section_arch
R1
R2
R3
DEx4 work 18 integrator_section 0 22 X[`ngS:F>fK@9DOoN8^8z3
!i122 2
l41
L22 68
VcGLlnI[89aI30_3EC;;?92
!s100 ^?4k1Z<DgIm]NGeKOTcKY2
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Eintegrator_section_tb
Z24 w1670492001
R1
R2
R3
!i122 5
R4
Z25 8C:\Users\marru\Documents\Magistrale\EACS\Electronics\Project\VHDL_Code\Project_Integrator_Section\tb\integrator_section_tb.vhd
Z26 FC:\Users\marru\Documents\Magistrale\EACS\Electronics\Project\VHDL_Code\Project_Integrator_Section\tb\integrator_section_tb.vhd
l0
L6 1
VPSe`]o>z51^l7Q^h?`:S23
!s100 Ya4z6Bm3W6SVAR>K5IGek2
R7
32
Z27 !s110 1670497736
!i10b 1
Z28 !s108 1670497735.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\marru\Documents\Magistrale\EACS\Electronics\Project\VHDL_Code\Project_Integrator_Section\tb\integrator_section_tb.vhd|
!s107 C:\Users\marru\Documents\Magistrale\EACS\Electronics\Project\VHDL_Code\Project_Integrator_Section\tb\integrator_section_tb.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 21 integrator_section_tb 0 22 PSe`]o>z51^l7Q^h?`:S23
!i122 5
l40
L9 67
V8_E6m3CeAF?MSe_VoZNQc1
!s100 WHQVn^dK>M;a:NzPQlDGV0
R7
32
R27
!i10b 1
R28
R29
Z30 !s107 C:\Users\marru\Documents\Magistrale\EACS\Electronics\Project\VHDL_Code\Project_Integrator_Section\tb\integrator_section_tb.vhd|
!i113 1
R12
R13
