Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Fri Apr 15 16:23:25 2016
| Host         : pc4142 running 64-bit Linux Mint 17.1 Rebecca
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    16 |
| Minimum Number of register sites lost to control set restrictions |    60 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              77 |           33 |
| No           | Yes                   | No                     |               3 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              97 |           47 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------------------+-----------------------+------------------+----------------+
|     Clock Signal    |                 Enable Signal                 |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------------------------+-----------------------+------------------+----------------+
|                     |                                               | obj_ctrl/ball_ctrl/O2 |                1 |              3 |
|  clk25_BUFG         |                                               |                       |                1 |              3 |
|  clk25_BUFG         | game_ctrl/master_slave_select/O1[0]           | obj_ctrl/ball_ctrl/O2 |                1 |              4 |
|  clk25_BUFG         | vga_ctrl/E[0]                                 | obj_ctrl/ball_ctrl/O2 |                3 |              4 |
|  clk25_BUFG         | obj_ctrl/ball_ctrl/n_0_zone_pad_bounce[4]_i_1 | obj_ctrl/ball_ctrl/O2 |                3 |              5 |
|  clk25_BUFG         | codeur/IP_Move/E[0]                           | obj_ctrl/ball_ctrl/O2 |                2 |              5 |
|  clk100_IBUF_BUFG   |                                               | obj_ctrl/ball_ctrl/O2 |                1 |              5 |
|  RS232/RS232/RX_CLK |                                               | obj_ctrl/ball_ctrl/O2 |                1 |              6 |
|  RS232/RS232/TX_CLK |                                               | obj_ctrl/ball_ctrl/O2 |                2 |              6 |
|  clk25_BUFG         | game_ctrl/master_slave_select/I3[0]           | obj_ctrl/ball_ctrl/O2 |                2 |              8 |
|  clk25_BUFG         | obj_ctrl/pad_ctrl/n_0_xpad[9]_i_1             | obj_ctrl/ball_ctrl/O2 |                3 |              9 |
|  RS232/RS232/TX_CLK | RS232/RS232/n_0_TX_BUF[9]_i_1                 | obj_ctrl/ball_ctrl/O2 |                4 |             10 |
|  clk25_BUFG         | vga_ctrl/sel                                  | obj_ctrl/ball_ctrl/O2 |                5 |             10 |
|  clk25_BUFG         | obj_ctrl/ball_ctrl/n_0_xball[9]_i_1           | obj_ctrl/ball_ctrl/O2 |               18 |             20 |
|  clk25_BUFG         | buttons/n_0_compteur[0]_i_1                   | obj_ctrl/ball_ctrl/O2 |                6 |             22 |
|  clk25_BUFG         |                                               | obj_ctrl/ball_ctrl/O2 |               29 |             60 |
+---------------------+-----------------------------------------------+-----------------------+------------------+----------------+


