

================================================================
== Vivado HLS Report for 'svm'
================================================================
* Date:           Tue Sep 25 14:02:24 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hats
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.06|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  154|  154|  154|  154|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   21|   21|         3|          -|          -|     7|    no    |
        |- Loop 2  |   21|   21|         3|          -|          -|     7|    no    |
        |- Loop 3  |   21|   21|         3|          -|          -|     7|    no    |
        |- Loop 4  |   21|   21|         3|          -|          -|     7|    no    |
        |- Loop 5  |   21|   21|         3|          -|          -|     7|    no    |
        |- Loop 6  |   21|   21|         3|          -|          -|     7|    no    |
        |- Loop 7  |   21|   21|         3|          -|          -|     7|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      7|       -|      -|
|Expression       |        -|      -|       0|    495|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|      19|      0|
|Multiplexer      |        -|      -|       -|    326|
|Register         |        -|      -|     394|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      7|     413|    821|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |hats_mac_muladd_1bkb_U1  |hats_mac_muladd_1bkb  | i0 * i1 + i2 |
    |hats_mac_muladd_1cud_U2  |hats_mac_muladd_1cud  | i0 + i1 * i2 |
    |hats_mac_muladd_1cud_U3  |hats_mac_muladd_1cud  | i0 + i1 * i2 |
    |hats_mac_muladd_1cud_U4  |hats_mac_muladd_1cud  | i0 + i1 * i2 |
    |hats_mac_muladd_1cud_U5  |hats_mac_muladd_1cud  | i0 + i1 * i2 |
    |hats_mac_muladd_1cud_U6  |hats_mac_muladd_1cud  | i0 + i1 * i2 |
    |hats_mac_muladd_1cud_U7  |hats_mac_muladd_1cud  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-----------+-------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |    Module   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------+---------+----+----+------+-----+------+-------------+
    |weights_U  |svm_weights  |        2|  19|   0|   735|   19|     1|        13965|
    +-----------+-------------+---------+----+----+------+-----+------+-------------+
    |Total      |             |        2|  19|   0|   735|   19|     1|        13965|
    +-----------+-------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |j_V_1_fu_397_p2       |     +    |      0|  0|  12|           3|           1|
    |j_V_2_fu_451_p2       |     +    |      0|  0|  12|           3|           1|
    |j_V_3_fu_505_p2       |     +    |      0|  0|  12|           3|           1|
    |j_V_4_fu_559_p2       |     +    |      0|  0|  12|           3|           1|
    |j_V_5_fu_613_p2       |     +    |      0|  0|  12|           3|           1|
    |j_V_6_fu_667_p2       |     +    |      0|  0|  12|           3|           1|
    |j_V_fu_353_p2         |     +    |      0|  0|  12|           3|           1|
    |r_V_1_1_fu_378_p2     |     +    |      0|  0|  20|          13|           3|
    |r_V_1_2_fu_432_p2     |     +    |      0|  0|  20|          13|           4|
    |r_V_1_3_fu_486_p2     |     +    |      0|  0|  20|          13|           5|
    |r_V_1_4_fu_540_p2     |     +    |      0|  0|  20|          13|           5|
    |r_V_1_5_fu_594_p2     |     +    |      0|  0|  20|          13|           6|
    |r_V_1_6_fu_648_p2     |     +    |      0|  0|  20|          13|           6|
    |r_V_2_1_fu_422_p2     |     +    |      0|  0|  20|          13|          13|
    |r_V_2_2_fu_476_p2     |     +    |      0|  0|  20|          13|          13|
    |r_V_2_3_fu_530_p2     |     +    |      0|  0|  20|          13|          13|
    |r_V_2_4_fu_584_p2     |     +    |      0|  0|  20|          13|          13|
    |r_V_2_5_fu_638_p2     |     +    |      0|  0|  20|          13|          13|
    |r_V_2_6_fu_692_p2     |     +    |      0|  0|  20|          13|          13|
    |r_V_2_fu_368_p2       |     +    |      0|  0|  20|          13|          13|
    |tmp_13_fu_407_p2      |     +    |      0|  0|  13|           4|           3|
    |tmp_14_fu_461_p2      |     +    |      0|  0|  15|           5|           4|
    |tmp_15_fu_515_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_16_fu_569_p2      |     +    |      0|  0|  15|           6|           5|
    |tmp_17_fu_623_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_18_fu_677_p2      |     +    |      0|  0|  15|           6|           6|
    |exitcond_1_fu_391_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_2_fu_445_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_3_fu_499_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_4_fu_553_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_5_fu_607_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_6_fu_661_p2  |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_fu_347_p2    |   icmp   |      0|  0|   9|           3|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 495|         243|         170|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |agg_result_V_1_1_reg_211  |    9|          2|   32|         64|
    |agg_result_V_1_2_reg_233  |    9|          2|   32|         64|
    |agg_result_V_1_3_reg_255  |    9|          2|   32|         64|
    |agg_result_V_1_4_reg_277  |    9|          2|   32|         64|
    |agg_result_V_1_5_reg_299  |    9|          2|   32|         64|
    |agg_result_V_1_6_reg_321  |    9|          2|   32|         64|
    |agg_result_V_1_reg_188    |    9|          2|   32|         64|
    |ap_NS_fsm                 |  109|         23|    5|        115|
    |ap_return                 |    9|          2|   32|         64|
    |hist_V_address0           |   41|          8|    6|         48|
    |t_V_1_1_reg_222           |    9|          2|    3|          6|
    |t_V_1_2_reg_244           |    9|          2|    3|          6|
    |t_V_1_3_reg_266           |    9|          2|    3|          6|
    |t_V_1_4_reg_288           |    9|          2|    3|          6|
    |t_V_1_5_reg_310           |    9|          2|    3|          6|
    |t_V_1_6_reg_332           |    9|          2|    3|          6|
    |t_V_1_reg_200             |    9|          2|    3|          6|
    |weights_address0          |   41|          8|   10|         80|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  326|         69|  298|        797|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_V_1_1_reg_211  |  32|   0|   32|          0|
    |agg_result_V_1_2_reg_233  |  32|   0|   32|          0|
    |agg_result_V_1_3_reg_255  |  32|   0|   32|          0|
    |agg_result_V_1_4_reg_277  |  32|   0|   32|          0|
    |agg_result_V_1_5_reg_299  |  32|   0|   32|          0|
    |agg_result_V_1_6_reg_321  |  32|   0|   32|          0|
    |agg_result_V_1_reg_188    |  32|   0|   32|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_return_preg            |  32|   0|   32|          0|
    |j_V_1_reg_808             |   3|   0|    3|          0|
    |j_V_2_reg_836             |   3|   0|    3|          0|
    |j_V_3_reg_864             |   3|   0|    3|          0|
    |j_V_4_reg_892             |   3|   0|    3|          0|
    |j_V_5_reg_920             |   3|   0|    3|          0|
    |j_V_6_reg_948             |   3|   0|    3|          0|
    |j_V_reg_780               |   3|   0|    3|          0|
    |r_V_1_1_reg_795           |  13|   0|   13|          0|
    |r_V_1_2_reg_823           |  13|   0|   13|          0|
    |r_V_1_3_reg_851           |  13|   0|   13|          0|
    |r_V_1_4_reg_879           |  13|   0|   13|          0|
    |r_V_1_5_reg_907           |  13|   0|   13|          0|
    |r_V_1_6_reg_935           |  13|   0|   13|          0|
    |t_V_1_1_reg_222           |   3|   0|    3|          0|
    |t_V_1_2_reg_244           |   3|   0|    3|          0|
    |t_V_1_3_reg_266           |   3|   0|    3|          0|
    |t_V_1_4_reg_288           |   3|   0|    3|          0|
    |t_V_1_5_reg_310           |   3|   0|    3|          0|
    |t_V_1_6_reg_332           |   3|   0|    3|          0|
    |t_V_1_reg_200             |   3|   0|    3|          0|
    |tmp_19_reg_766            |  13|   0|   13|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 394|   0|  394|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      svm     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      svm     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      svm     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      svm     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      svm     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      svm     | return value |
|ap_return        | out |   32| ap_ctrl_hs |      svm     | return value |
|hist_V_address0  | out |    6|  ap_memory |    hist_V    |     array    |
|hist_V_ce0       | out |    1|  ap_memory |    hist_V    |     array    |
|hist_V_q0        |  in |   12|  ap_memory |    hist_V    |     array    |
|offset_V         |  in |   16|   ap_none  |   offset_V   |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

