// Seed: 3139586986
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      .id_0(id_1),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_1),
      .id_4(1'b0),
      .id_5(id_1),
      .id_6(1'h0),
      .id_7(id_2),
      .id_8((1)),
      .id_9(id_3)
  );
  assign id_2 = 1;
  module_0();
endmodule
