/*****************************************************************************
 *
 * Filename:
 * ---------
 *   cs_sram_ctrl_imc_defs.h
 *
 * Project:
 * --------
 *   R11GX Project depend on makefile configuration
 *
 * Description:
 * ------------
 *   History for each file.
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by Perforce. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by Perforce. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

/*
**********************************************************************************************************************************************************
*[File         ]       cs_sram_ctrl_imc_defs.h
*[Version      ]       v1.0
*[Revision Date]       2014-12-23
*[Author       ]       Boky Chen
*[Description  ]
*    The program is for sram control header file.
*
*[Copyright]
*    Copyright (C) 2005 MediaTek Incorporation. All Rights Reserved.
**********************************************************************************************************************************************************
*/

#ifndef __CS_SRAM_CTRL_IMC_DEFS_H__
#define __CS_SRAM_CTRL_IMC_DEFS_H__

#include "reg_base.h"

#if defined(TK6291)

    #define CS_SRAM_CTRL_IMC_CTRL_0     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+0)
    #define CS_SRAM_CTRL_IMC_CTRL_1     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+4)
    #define CS_SRAM_CTRL_IMC_CTRL_2     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+8)
    #define CS_SRAM_CTRL_IMC_CTRL_3     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+12)
    #define CS_SRAM_CTRL_IMC_CTRL_4     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+16)
    #define CS_SRAM_CTRL_IMC_CTRL_5     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+20)
    #define CS_SRAM_CTRL_IMC_CTRL_6     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+24)
    #define CS_SRAM_CTRL_IMC_CTRL_7     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+28)
    #define CS_SRAM_CTRL_IMC_CTRL_8     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+32)
    #define CS_SRAM_CTRL_IMC_CTRL_9     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+36)
    #define CS_SRAM_CTRL_IMC_INFO_0     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+40)
    #define CS_SRAM_CTRL_IMC_INFO_1     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+44)
    #define CS_SRAM_CTRL_IMC_INFO_2     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+48)
    #define CS_SRAM_CTRL_IMC_INFO_3     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+52)
    #define CS_SRAM_CTRL_IMC_INFO_4     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+56)
    #define CS_SRAM_CTRL_IMC_INFO_5     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+60)
    #define CS_SRAM_CTRL_IMC_INFO_6     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+64)
    #define CS_SRAM_CTRL_IMC_INFO_7     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+68)
    #define CS_SRAM_CTRL_IMC_INFO_8     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+72)
    #define CS_SRAM_CTRL_IMC_INFO_9     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+76)
    #define CS_SRAM_CTRL_IMC_INFO_10    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+80)
    #define CS_SRAM_CTRL_IMC_INFO_11    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+84)
    #define CS_SRAM_CTRL_IMC_INFO_12    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+88)
    #define CS_SRAM_CTRL_IMC_INFO_13    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+92)
    #define CS_SRAM_CTRL_IMC_INFO_14    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+96)
    #define CS_SRAM_CTRL_IMC_INFO_15    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+100)
    #define CS_SRAM_CTRL_IMC_INFO_16    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+104)
    #define CS_SRAM_CTRL_IMC_INFO_17    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+108)
        #define CS_SRAM_CTRL_RXTDB_INFO_0   CS_SRAM_CTRL_IMC_INFO_17
    #define CS_SRAM_CTRL_IMC_INFO_18    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+112)
        #define CS_SRAM_CTRL_RXTDB_INFO_1   CS_SRAM_CTRL_IMC_INFO_18
    #define CS_SRAM_CTRL_IMC_INFO_19    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+116)
        #define CS_SRAM_CTRL_RXTDB_INFO_2   CS_SRAM_CTRL_IMC_INFO_19
    #define CS_SRAM_CTRL_IMC_DELSEL_0   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+120)
    #define CS_SRAM_CTRL_IMC_DELSEL_1   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+124)
    #define CS_SRAM_CTRL_IMC_DELSEL_2   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+128)
    #define CS_SRAM_CTRL_IMC_DELSEL_3   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+132)
    #define CS_SRAM_CTRL_IMC_DELSEL_4   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+136)
    #define CS_SRAM_CTRL_IMC_DELSEL_5   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+140)
    #define CS_SRAM_CTRL_IMC_DELSEL_6   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+144)
    #define CS_SRAM_CTRL_IMC_DELSEL_7   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+148)
    #define CS_SRAM_CTRL_IMC_FUSE_0     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+152)
    #define CS_SRAM_CTRL_IMC_FUSE_1     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+156)
    #define CS_SRAM_CTRL_IMC_FUSE_2     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+160)
    #define CS_SRAM_CTRL_IMC_FUSE_3     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+164)
    #define CS_SRAM_CTRL_IMC_FUSE_4     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+168)
    #define CS_SRAM_CTRL_IMC_FUSE_5     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+172)
    #define CS_SRAM_CTRL_IMC_FUSE_6     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+176)
    #define CS_SRAM_CTRL_IMC_FUSE_7     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+180)
    #define CS_SRAM_CTRL_IMC_FUSE_8     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+184)
    #define CS_SRAM_CTRL_IMC_FUSE_9     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+188)
    #define CS_SRAM_CTRL_IMC_FUSE_10    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+192)
    #define CS_SRAM_CTRL_IMC_FUSE_11    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+196)
    #define CS_SRAM_CTRL_IMC_FUSE_12    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+200)
    #define CS_SRAM_CTRL_IMC_FUSE_13    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+204)
    #define CS_SRAM_CTRL_IMC_FUSE_14    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+208)
    #define CS_SRAM_CTRL_IMC_STATUS_0   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+212)
    #define CS_SRAM_CTRL_IMC_RD_CFG_0   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+216)
    #define CS_SRAM_CTRL_IMC_RD_CFG_1   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+220)
    #define CS_SRAM_CTRL_IMC_RD_CFG_2   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+224)
    #define CS_SRAM_CTRL_IMC_RD_CFG_3   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+228)
    #define CS_SRAM_CTRL_IMC_RD_CFG_4   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+232)
    #define CS_SRAM_CTRL_IMC_RD_CFG_5   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+236)
    #define CS_SRAM_CTRL_IMC_RD_CFG_6   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+240)
    #define CS_SRAM_CTRL_IMC_RD_CFG_7   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+244)
    #define CS_SRAM_CTRL_IMC_RD_CFG_8   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+248)
    #define CS_SRAM_CTRL_IMC_RD_CFG_9   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+252)
    #define CS_SRAM_CTRL_IMC_RD_CFG_10  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+256)
    #define CS_SRAM_CTRL_IMC_RD_CFG_11  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+260)
    #define CS_SRAM_CTRL_IMC_RD_CFG_12  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+264)
    #define CS_SRAM_CTRL_IMC_RD_CFG_13  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+268)
    #define CS_SRAM_CTRL_IMC_RD_CFG_14  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+272)
    #define CS_SRAM_CTRL_IMC_RD_CFG_15  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+276)
    #define CS_SRAM_CTRL_IMC_RD_CFG_16  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+280)
    #define CS_SRAM_CTRL_IMC_RD_CFG_17  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+284)
        #define CS_SRAM_CTRL_RXTDB_RD_CFG_0   CS_SRAM_CTRL_IMC_RD_CFG_17
    #define CS_SRAM_CTRL_IMC_RD_CFG_18  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+288)
        #define CS_SRAM_CTRL_RXTDB_RD_CFG_1   CS_SRAM_CTRL_IMC_RD_CFG_18
    #define CS_SRAM_CTRL_IMC_RD_CFG_19  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+292)
        #define CS_SRAM_CTRL_RXTDB_RD_CFG_2   CS_SRAM_CTRL_IMC_RD_CFG_19
    #define CS_SRAM_CTRL_IMC_EIRQ_EN    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+296)
    #define CS_SRAM_CTRL_IMC_EIRQ_STS   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+300)
#elif defined(MT6755)

    #define CS_SRAM_CTRL_IMC_CTRL_0     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+0)
    #define CS_SRAM_CTRL_IMC_CTRL_1     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+4)
    #define CS_SRAM_CTRL_IMC_CTRL_2     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+8)
    #define CS_SRAM_CTRL_IMC_CTRL_3     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+12)
    #define CS_SRAM_CTRL_IMC_CTRL_4     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+16)
    #define CS_SRAM_CTRL_IMC_CTRL_5     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+20)
    #define CS_SRAM_CTRL_IMC_CTRL_6     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+24)
    #define CS_SRAM_CTRL_IMC_CTRL_7     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+28)
    #define CS_SRAM_CTRL_IMC_CTRL_8     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+32)
    #define CS_SRAM_CTRL_IMC_CTRL_9     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+36)
    #define CS_SRAM_CTRL_IMC_INFO_0     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+40)
    #define CS_SRAM_CTRL_IMC_INFO_1     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+44)
    #define CS_SRAM_CTRL_IMC_INFO_2     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+48)
    #define CS_SRAM_CTRL_IMC_INFO_3     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+52)
    #define CS_SRAM_CTRL_IMC_INFO_4     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+56)
    #define CS_SRAM_CTRL_IMC_INFO_5     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+60)
    #define CS_SRAM_CTRL_IMC_INFO_6     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+64)
    #define CS_SRAM_CTRL_IMC_INFO_7     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+68)
    #define CS_SRAM_CTRL_IMC_INFO_8     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+72)
    #define CS_SRAM_CTRL_IMC_INFO_9     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+76)
    #define CS_SRAM_CTRL_IMC_INFO_10    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+80)
    #define CS_SRAM_CTRL_IMC_INFO_11    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+84)
    #define CS_SRAM_CTRL_IMC_INFO_12    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+88)
    #define CS_SRAM_CTRL_IMC_INFO_13    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+92)
    #define CS_SRAM_CTRL_IMC_INFO_14    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+96)
    #define CS_SRAM_CTRL_IMC_INFO_15    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+100)
    #define CS_SRAM_CTRL_IMC_INFO_16    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+104)
    #define CS_SRAM_CTRL_IMC_INFO_17    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+108)
        #define CS_SRAM_CTRL_RXTDB_INFO_0   CS_SRAM_CTRL_IMC_INFO_17
    #define CS_SRAM_CTRL_IMC_INFO_18    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+112)
        #define CS_SRAM_CTRL_RXTDB_INFO_1   CS_SRAM_CTRL_IMC_INFO_18
    #define CS_SRAM_CTRL_IMC_INFO_19    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+116)
        #define CS_SRAM_CTRL_RXTDB_INFO_2   CS_SRAM_CTRL_IMC_INFO_19
    #define CS_SRAM_CTRL_IMC_DELSEL_0   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+120)
    #define CS_SRAM_CTRL_IMC_DELSEL_1   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+124)
    #define CS_SRAM_CTRL_IMC_DELSEL_2   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+128)
    #define CS_SRAM_CTRL_IMC_DELSEL_3   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+132)
    #define CS_SRAM_CTRL_IMC_DELSEL_4   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+136)
    #define CS_SRAM_CTRL_IMC_DELSEL_5   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+140)
    #define CS_SRAM_CTRL_IMC_DELSEL_6   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+144)
    #define CS_SRAM_CTRL_IMC_DELSEL_7   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+148)
    #define CS_SRAM_CTRL_IMC_FUSE_CTRL_0     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+152)
    #define CS_SRAM_CTRL_IMC_FUSE_CTRL_1     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+156)
    #define CS_SRAM_CTRL_IMC_FUSE_CTRL_2     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+160)
    #define CS_SRAM_CTRL_IMC_FUSE_0     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+164)
    #define CS_SRAM_CTRL_IMC_FUSE_1     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+168)
    #define CS_SRAM_CTRL_IMC_FUSE_2     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+172)
    #define CS_SRAM_CTRL_IMC_FUSE_3     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+176)
    #define CS_SRAM_CTRL_IMC_FUSE_4     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+180)
    #define CS_SRAM_CTRL_IMC_FUSE_5     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+184)
    #define CS_SRAM_CTRL_IMC_STATUS_0   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+188)
    #define CS_SRAM_CTRL_IMC_RD_CFG_0   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+192)
    #define CS_SRAM_CTRL_IMC_RD_CFG_1   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+196)
    #define CS_SRAM_CTRL_IMC_RD_CFG_2   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+200)
    #define CS_SRAM_CTRL_IMC_RD_CFG_3   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+204)
    #define CS_SRAM_CTRL_IMC_RD_CFG_4   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+208)
    #define CS_SRAM_CTRL_IMC_RD_CFG_5   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+212)
    #define CS_SRAM_CTRL_IMC_RD_CFG_6   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+216)
    #define CS_SRAM_CTRL_IMC_RD_CFG_7   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+220)
    #define CS_SRAM_CTRL_IMC_RD_CFG_8   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+224)
    #define CS_SRAM_CTRL_IMC_RD_CFG_9   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+228)
    #define CS_SRAM_CTRL_IMC_RD_CFG_10  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+232)
    #define CS_SRAM_CTRL_IMC_RD_CFG_11  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+236)
    #define CS_SRAM_CTRL_IMC_RD_CFG_12  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+240)
    #define CS_SRAM_CTRL_IMC_RD_CFG_13  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+244)
    #define CS_SRAM_CTRL_IMC_RD_CFG_14  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+248)
    #define CS_SRAM_CTRL_IMC_RD_CFG_15  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+252)
    #define CS_SRAM_CTRL_IMC_RD_CFG_16  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+256)
    #define CS_SRAM_CTRL_IMC_RD_CFG_17  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+260)
        #define CS_SRAM_CTRL_RXTDB_RD_CFG_0   CS_SRAM_CTRL_IMC_RD_CFG_17
    #define CS_SRAM_CTRL_IMC_RD_CFG_18  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+264)
        #define CS_SRAM_CTRL_RXTDB_RD_CFG_1   CS_SRAM_CTRL_IMC_RD_CFG_18
    #define CS_SRAM_CTRL_IMC_RD_CFG_19  (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+268)
        #define CS_SRAM_CTRL_RXTDB_RD_CFG_2   CS_SRAM_CTRL_IMC_RD_CFG_19
    #define CS_SRAM_CTRL_IMC_EIRQ_EN    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+272)
    #define CS_SRAM_CTRL_IMC_EIRQ_STS   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+276)
#elif (defined(ELBRUS))
    #define CS_SRAM_CTRL_IMC_PM_ICM_INFO_0   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+384)
    #define CS_SRAM_CTRL_IMC_PM_ICM_INFO_1   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+388)
    #define CS_SRAM_CTRL_IMC_PM_ICM_INFO_2   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+392)
    #define CS_SRAM_CTRL_IMC_PM_ICM_INFO_3   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+396)

    #define CS_SRAM_CTRL_IMC_PM_ICM_RD_CFG_0 (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+640)
    #define CS_SRAM_CTRL_IMC_PM_ICM_RD_CFG_1 (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+644)
    #define CS_SRAM_CTRL_IMC_PM_ICM_RD_CFG_2 (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+648)
    #define CS_SRAM_CTRL_IMC_PM_ICM_RD_CFG_3 (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+652)

    #define CS_SRAM_CTRL_IMC_CTRL_0     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+0)
    #define CS_SRAM_CTRL_IMC_CTRL_1     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+4)
    #define CS_SRAM_CTRL_IMC_CTRL_2     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+8)
    #define CS_SRAM_CTRL_IMC_CTRL_3     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+12)
    #define CS_SRAM_CTRL_IMC_CTRL_4     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+16)
    #define CS_SRAM_CTRL_IMC_CTRL_5     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+20)
    #define CS_SRAM_CTRL_IMC_CTRL_6     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+24)
    #define CS_SRAM_CTRL_IMC_CTRL_7     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+28)
    #define CS_SRAM_CTRL_IMC_CTRL_8     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+32)
    #define CS_SRAM_CTRL_IMC_CTRL_9     (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+36)

    #define CS_SRAM_CTRL_IMC_STATUS_0   (CS_SRAM_CTRL_IMC_CTRL_2)
    
    #define CS_SRAM_CTRL_IMC_EIRQ_EN    (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+1280)
    #define CS_SRAM_CTRL_IMC_EIRQ_STS   (L1_BASE_MADDR_IMCSYS_SRAMCTL_CFG+1284)
#else
    #error "unknown chip option!!!"
#endif


#endif  //__CS_SRAM_CTRL_IMC_DEFS_H__

