[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3259589 heartbeat IPC: 3.068 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 20 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 3259589 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 3259589 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 60798535 heartbeat IPC: 0.1738 cumulative IPC: 0.1738 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 118154766 heartbeat IPC: 0.1743 cumulative IPC: 0.1741 (Simulation time: 00 hr 08 min 31 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 176177107 heartbeat IPC: 0.1723 cumulative IPC: 0.1735 (Simulation time: 00 hr 12 min 37 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 233599760 heartbeat IPC: 0.1741 cumulative IPC: 0.1737 (Simulation time: 00 hr 16 min 45 sec)
Simulation finished CPU 0 instructions: 50000002 cycles: 287835371 cumulative IPC: 0.1737 (Simulation time: 00 hr 20 min 51 sec)
Simulation complete CPU 0 instructions: 50000002 cycles: 287835371 cumulative IPC: 0.1737 (Simulation time: 00 hr 20 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1737 instructions: 50000002 cycles: 287835371
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.04406 Average ROB Occupancy at Mispredict: 176.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04406
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:    1310336 HIT:     188903 MISS:    1121433 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1310336 HIT:     188903 MISS:    1121433 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 213.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4765541 HIT:     557893 MISS:    4207648 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2388079 HIT:     116898 MISS:    2271181 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     144459 HIT:       5446 MISS:     139013 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1114485 HIT:     434996 MISS:     679489 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1118518 HIT:        553 MISS:    1117965 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 130.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11318343 HIT:   11318343 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   11318343 HIT:   11318343 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13499884 HIT:    8151126 MISS:    5348758 MSHR_MERGE:    1697676
cpu0->cpu0_L1D LOAD         ACCESS:   10004941 HIT:    5919756 MISS:    4085185 MSHR_MERGE:    1697106
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2217254 HIT:    2072486 MISS:     144768 MSHR_MERGE:        283
cpu0->cpu0_L1D TRANSLATION  ACCESS:    1277689 HIT:     158884 MISS:    1118805 MSHR_MERGE:        287
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 158.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10143618 HIT:   10143618 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10143618 HIT:   10143618 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12178405 HIT:    8839399 MISS:    3339006 MSHR_MERGE:    2028670
cpu0->cpu0_DTLB LOAD         ACCESS:   12178405 HIT:    8839399 MISS:    3339006 MSHR_MERGE:    2028670
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 188.4 cycles
cpu0->LLC TOTAL        ACCESS:    4640559 HIT:    2541036 MISS:    2099523 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    2271181 HIT:     998491 MISS:    1272690 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     139013 HIT:     139004 MISS:          9 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    1112400 HIT:    1112391 MISS:          9 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1117965 HIT:     291150 MISS:     826815 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 234 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1424
  ROW_BUFFER_MISS:    2098090
  AVG DBUS CONGESTED CYCLE: 6.041
Channel 0 WQ ROW_BUFFER_HIT:     338327
  ROW_BUFFER_MISS:     769966
  FULL:          0
Channel 0 REFRESHES ISSUED:      23986
