\doxysection{/home/runner/work/\+Max\+OS/\+Max\+OS/kernel/include/hardwarecommunication/pci.h File Reference}
\hypertarget{pci_8h}{}\label{pci_8h}\index{/home/runner/work/MaxOS/MaxOS/kernel/include/hardwarecommunication/pci.h@{/home/runner/work/MaxOS/MaxOS/kernel/include/hardwarecommunication/pci.h}}


Defines a Peripheral Component Interconnect (PCI) controller for managing PCI devices and loading their drivers.  


{\ttfamily \#include $<$cstdint$>$}\newline
{\ttfamily \#include $<$common/string.\+h$>$}\newline
{\ttfamily \#include $<$drivers/driver.\+h$>$}\newline
{\ttfamily \#include $<$memory/memorymanagement.\+h$>$}\newline
{\ttfamily \#include $<$hardwarecommunication/port.\+h$>$}\newline
{\ttfamily \#include $<$hardwarecommunication/interrupts.\+h$>$}\newline
{\ttfamily \#include $<$drivers/video/vga.\+h$>$}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister}{Max\+OS\+::hardwarecommunication\+::\+Base\+Address\+Register}}
\begin{DoxyCompactList}\small\item\em Used to store the Base Address Register (BAR) of a PCI device. \end{DoxyCompactList}\item 
class \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1PCIDeviceDescriptor}{Max\+OS\+::hardwarecommunication\+::\+PCIDevice\+Descriptor}}
\begin{DoxyCompactList}\small\item\em Stores information about a PCI device. \end{DoxyCompactList}\item 
class \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1PCIController}{Max\+OS\+::hardwarecommunication\+::\+PCIController}}
\begin{DoxyCompactList}\small\item\em Handles the selecting and loading of drivers for PCI devices. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{pci_8h_ac185e85a65078a0b882820d26b341ea8}{Max\+OS\+::hardwarecommunication\+::\+BARType}} \{ {\bfseries Memory\+Mapped}
, {\bfseries Input\+Output}
 \}
\begin{DoxyCompactList}\small\item\em Determines whether the PCI device communicates via IO ports or memory. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Defines a Peripheral Component Interconnect (PCI) controller for managing PCI devices and loading their drivers. 

\begin{DoxyDate}{Date}
12th October 2022 
\end{DoxyDate}
\begin{DoxyAuthor}{Author}
Max Tyson 
\end{DoxyAuthor}


Definition in file \mbox{\hyperlink{pci_8h_source}{pci.\+h}}.



\doxysubsection{Enumeration Type Documentation}
\Hypertarget{pci_8h_ac185e85a65078a0b882820d26b341ea8}\label{pci_8h_ac185e85a65078a0b882820d26b341ea8} 
\index{pci.h@{pci.h}!BARType@{BARType}}
\index{BARType@{BARType}!pci.h@{pci.h}}
\doxysubsubsection{\texorpdfstring{BARType}{BARType}}
{\footnotesize\ttfamily enum class \mbox{\hyperlink{pci_8h_ac185e85a65078a0b882820d26b341ea8}{Max\+OS\+::hardwarecommunication\+::\+BARType}}\hspace{0.3cm}{\ttfamily [strong]}}



Determines whether the PCI device communicates via IO ports or memory. 



Definition at line \mbox{\hyperlink{pci_8h_source_l00027}{27}} of file \mbox{\hyperlink{pci_8h_source}{pci.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00027\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{00028\ \ \ \ \ \ \ \ \ MemoryMapped,}
\DoxyCodeLine{00029\ \ \ \ \ \ \ \ \ InputOutput}
\DoxyCodeLine{00030\ \ \ \ \ \};}

\end{DoxyCode}
