
---------- Begin Simulation Statistics ----------
final_tick                               1142465342931                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117101                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382592                       # Number of bytes of host memory used
host_op_rate                                   131804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20632.24                       # Real time elapsed on the host
host_tick_rate                                9835195                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2416063172                       # Number of instructions simulated
sim_ops                                    2719408393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.202922                       # Number of seconds simulated
sim_ticks                                202922077062                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       959234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1918471                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.909321                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        27298990                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     55815516                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       433031                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     60631295                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2117464                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2118776                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1312                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        70698921                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         2646672                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         110070747                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        101358834                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       432888                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           68148031                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26452448                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4618602                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6121041                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    416063171                       # Number of instructions committed
system.switch_cpus.commit.committedOps      468407518                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    485625452                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.964545                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.073017                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    335257723     69.04%     69.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     63448565     13.07%     82.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     33270249      6.85%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8058517      1.66%     90.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6740481      1.39%     92.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2980459      0.61%     92.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5159969      1.06%     93.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4257041      0.88%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26452448      5.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    485625452                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      2582186                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         431310733                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             104842705                       # Number of loads committed
system.switch_cpus.commit.membars             5131763                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    276242842     58.97%     58.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     26171781      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       513171      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    104842705     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     60637019     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    468407518                       # Class of committed instruction
system.switch_cpus.commit.refs              165479724                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           7938406                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           416063171                       # Number of Instructions Simulated
system.switch_cpus.committedOps             468407518                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.169591                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.169591                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     399970928                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           162                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     26514920                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      480820183                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         19347442                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          43039514                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         439277                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           624                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      23825561                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            70698921                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          41112755                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             444974325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         26706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              435833405                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          878840                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.145285                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     41208933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     32063126                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.895627                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    486622723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.008918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.403941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        393032579     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         16175275      3.32%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          5949826      1.22%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9520477      1.96%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7956925      1.64%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4792517      0.98%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5804287      1.19%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3416653      0.70%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         39974184      8.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    486622723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       436492                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         68416594                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.980152                       # Inst execution rate
system.switch_cpus.iew.exec_refs            172526324                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           60773758                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       119537698                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     106514059                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4634919                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        62683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     61008480                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    474518980                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     111752566                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       865894                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     476965377                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2230197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      17161609                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         439277                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      20275274                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        41573                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6625859                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9208                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5748737                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1671348                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       371445                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         9208                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        58617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       377875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         415907228                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             470264351                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.678305                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         282111863                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.966382                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              470546012                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        613585013                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       357987563                       # number of integer regfile writes
system.switch_cpus.ipc                       0.855000                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.855000                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     278235607     58.23%     58.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     26176022      5.48%     63.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        513171      0.11%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    112098333     23.46%     87.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     60808110     12.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      477831271                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8267173                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017301                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1050452     12.71%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4137844     50.05%     62.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3078877     37.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      472923831                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1424740944                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    462325142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    472674128                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          469884060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         477831271                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4634920                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6111431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9949                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        16318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5185890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    486622723                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.981934                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.742240                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    304207248     62.51%     62.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     77630573     15.95%     78.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     34075069      7.00%     85.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20387997      4.19%     89.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17791100      3.66%     93.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     11764298      2.42%     95.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9757579      2.01%     97.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5715667      1.17%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5293192      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    486622723                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.981932                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       13174588                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     25821443                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7939209                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      7965489                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     13446511                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3304389                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    106514059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     61008480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       496018538                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       18474376                       # number of misc regfile writes
system.switch_cpus.numCycles                486623686                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       185259853                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     468313467                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       55326624                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         28342328                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7438757                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         53545                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     752352440                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      477951188                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    479152843                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          56473513                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9715745                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         439277                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      82579161                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10839350                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    615970246                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    133528584                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5677375                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         147222701                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4650958                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      5302163                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            933701459                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           950054446                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          5292316                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2646900                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       959241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       959242                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1918482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         959246                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             916171                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       380417                       # Transaction distribution
system.membus.trans_dist::CleanEvict           578814                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43069                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43069                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        916171                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1431084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1446627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2877711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2877711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     85503872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     85972224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    171476096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               171476096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            959240                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  959240    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              959240                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2927572290                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2928320147                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9022669090                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1142465342931                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            916172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       760840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1538064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43069                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43069                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       916133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2877606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2877723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    171472000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              171481984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1339702                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48693376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2298943                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493110                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1339693     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 959246     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2298943                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1434617610                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1999936170                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     61057664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          61059712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     24444160                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       24444160                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       477013                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             477029                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       190970                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            190970                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    300892169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            300902262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     120460821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           120460821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     120460821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    300892169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           421363083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    381940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    954026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000160694592                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        21486                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        21486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1667685                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            360916                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     477029                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    190970                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   954058                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  381940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           139924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            90540                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            24060                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            73552                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           101546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            37744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            30576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            33414                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            36428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            24576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           18376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           28400                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           30068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           64844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           87410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          132600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            65143                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            54210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            42084                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            64128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            16032                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            2004                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           10052                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           64128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           64128                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 14850019442                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4770290000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            32738606942                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15565.11                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34315.11                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  709778                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 341774                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.40                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.48                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               954058                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              381940                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 474975                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 475452                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2051                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1574                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 18671                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 18746                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 21498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 21635                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 21611                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 21500                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 21566                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 21553                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 21568                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 21570                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 21489                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 21488                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 21487                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 21494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 21498                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 21490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 21486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 21486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    89                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       284421                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   300.610602                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   220.916890                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   278.920708                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1800      0.63%      0.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       157528     55.39%     56.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        48689     17.12%     73.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        25915      9.11%     82.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         9495      3.34%     85.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6819      2.40%     87.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4732      1.66%     89.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4399      1.55%     91.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        25044      8.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       284421                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        21486                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.403705                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.440002                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.429997                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27           71      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          866      4.03%      4.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2295     10.68%     15.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4187     19.49%     34.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3920     18.24%     52.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2255     10.50%     63.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2885     13.43%     76.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1517      7.06%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1469      6.84%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1237      5.76%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          501      2.33%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          264      1.23%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           18      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        21486                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        21486                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.775528                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.760031                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.727030                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2745     12.78%     12.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              63      0.29%     13.07% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18281     85.08%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              64      0.30%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             333      1.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        21486                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              61059712                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               24443200                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               61059712                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            24444160                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      300.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      120.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   300.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   120.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.35                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 202921568739                       # Total gap between requests
system.mem_ctrls0.avgGap                    303775.26                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     61057664                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     24443200                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10092.544042776884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 300892169.467320621014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 120456090.110548809171                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       954026                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       381940                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1338812                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  32737268130                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4722631815274                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41837.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34314.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12364852.63                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           895955760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           476196600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3018092280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         732512160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    16018133040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     75435745410                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     14395226880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      110971862130                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.869339                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  36730738587                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6775860000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 159415478475                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1134881580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           603181095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3793881840                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1261136340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    16018133040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     80809639860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      9871846080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      113492699835                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.292027                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  24934980378                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6775860000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 171211236684                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     61720192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          61723008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     24249216                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       24249216                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       482189                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             482211                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       189447                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            189447                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        13877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    304157107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            304170985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        13877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     119500137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           119500137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     119500137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        13877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    304157107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           423671122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    378894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    964378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000159442780                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        21313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        21313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1681062                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            358109                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     482211                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    189447                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   964422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  378894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           152986                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            88028                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            32066                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            70880                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            95214                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            36076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            33754                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            28098                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            21890                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            39620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           24722                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           20544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           23724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           53112                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           94898                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          148810                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            64135                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            54204                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            43086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            64128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            16032                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            9018                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           64128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           64128                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.22                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 15657779976                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4822110000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            33740692476                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16235.40                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34985.40                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  705396                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 339633                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.14                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.64                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               964422                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              378894                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 480478                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 480491                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1731                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1718                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 18405                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 18439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 21409                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 21497                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 21430                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 21473                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 21485                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 21330                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 21370                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 21425                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 21371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 21313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 21336                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 21336                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 21313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 21313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 21313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 21313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       298260                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   288.232602                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   213.482417                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   269.364574                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1237      0.41%      0.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       173498     58.17%     58.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        49542     16.61%     75.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        23413      7.85%     83.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10628      3.56%     86.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         7038      2.36%     88.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5535      1.86%     90.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4737      1.59%     92.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        22632      7.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       298260                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        21313                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.249848                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.487770                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.338103                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27            9      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          625      2.93%      2.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1406      6.60%      9.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3076     14.43%     24.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         4644     21.79%     45.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3104     14.56%     60.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2843     13.34%     73.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2582     12.11%     85.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1699      7.97%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          951      4.46%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          213      1.00%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          159      0.75%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        21313                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        21313                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.776709                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.759479                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.769100                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2897     13.59%     13.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               6      0.03%     13.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           17886     83.92%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               7      0.03%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             517      2.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        21313                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              61723008                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               24248000                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               61723008                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            24249216                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      304.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      119.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   304.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   119.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.31                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 202921923189                       # Total gap between requests
system.mem_ctrls1.avgGap                    302120.91                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     61720192                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     24248000                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 13877.248058818217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 304157107.465158939362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 119494144.506471633911                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       964378                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       378894                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1569048                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  33739123428                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4749034501384                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35660.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34985.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12533939.58                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   77.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           917332920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           487566420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3051064800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         716653800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    16018133040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     77278794810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     12845181600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      111314727390                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       548.558979                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  32687992224                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6775860000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 163458224838                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1212300600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           644330280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3834908280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1261073700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    16018133040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     79739416410                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     10773062880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      113483225190                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       559.245336                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  27273156855                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6775860000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 168873060207                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       959202                       # number of demand (read+write) misses
system.l2.demand_misses::total                 959240                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       959202                       # number of overall misses
system.l2.overall_misses::total                959240                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3434412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  81938114343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81941548755                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3434412                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  81938114343                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81941548755                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       959202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               959241                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       959202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              959241                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90379.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85423.210484                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85423.406817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90379.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85423.210484                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85423.406817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              380417                       # number of writebacks
system.l2.writebacks::total                    380417                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       959202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            959240                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       959202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           959240                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3108441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  73746521503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73749629944                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3108441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  73746521503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73749629944                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81801.078947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76883.202394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76883.397214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81801.078947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76883.202394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76883.397214                       # average overall mshr miss latency
system.l2.replacements                        1339702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       380423                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           380423                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       380423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       380423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       578775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        578775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data        43069                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               43069                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3447150099                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3447150099                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        43069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80037.848545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80037.848545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        43069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3079032837                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3079032837                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71490.697184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71490.697184                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3434412                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3434412                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90379.263158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90379.263158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3108441                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3108441                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81801.078947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81801.078947                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data       916133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          916133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  78490964244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78490964244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       916133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        916133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85676.385682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85676.385682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       916133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       916133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  70667488666                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70667488666                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77136.713410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77136.713410                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     1339831                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1339830                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.142556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.003830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    90.850731                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32035350                       # Number of tag accesses
system.l2.tags.data_accesses                 32035350                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543265869                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   202922077062                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     41112699                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2043212387                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     41112699                       # number of overall hits
system.cpu.icache.overall_hits::total      2043212387                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            851                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total           851                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4637040                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4637040                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4637040                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4637040                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     41112754                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2043213238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     41112754                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2043213238                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84309.818182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5448.930670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84309.818182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5448.930670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3494043                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3494043                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3494043                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3494043                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89590.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89590.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89590.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89590.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     41112699                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2043212387                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           851                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4637040                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4637040                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     41112754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2043213238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84309.818182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5448.930670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3494043                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3494043                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89590.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89590.846154                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.656175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2043213222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               835                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2446961.942515                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.091250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.564925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.010521                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79685317117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79685317117                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721718997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    147804588                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        869523585                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721718997                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    147804588                       # number of overall hits
system.cpu.dcache.overall_hits::total       869523585                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7506327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3564701                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11071028                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7506327                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3564701                       # number of overall misses
system.cpu.dcache.overall_misses::total      11071028                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 287568186069                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 287568186069                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 287568186069                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 287568186069                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    151369289                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    880594613                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    151369289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    880594613                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023550                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012572                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80671.053777                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25974.840464                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80671.053777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25974.840464                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7195302                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41577                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   173.059672                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5471265                       # number of writebacks
system.cpu.dcache.writebacks::total           5471265                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2605507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2605507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2605507                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2605507                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       959194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       959194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       959194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       959194                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  83137264563                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83137264563                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  83137264563                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83137264563                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86674.087372                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86674.087372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86674.087372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86674.087372                       # average overall mshr miss latency
system.cpu.dcache.replacements                8465319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442229653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     91770314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       533999967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3791293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3520416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7311709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 283932861801                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 283932861801                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     95290730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    541311676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80653.213086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38832.626107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2561246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2561246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       959170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       959170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  83135283813                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83135283813                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86674.191033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86674.191033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     56034274                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      335523618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        44285                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3759319                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3635324268                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3635324268                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     56078559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    339282937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82089.291363                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   967.016704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        44261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        44261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1980750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1980750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82531.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82531.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4618599                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24720043                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1567920                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1567920                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4618615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24720105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        97995                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 25289.032258                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       816069                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       816069                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 102008.625000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 102008.625000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4618594                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24720084                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4618594                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24720084                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1142465342931                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           927429287                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8465575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.553018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   219.413730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    36.585068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.857085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.142910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29769579239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29769579239                       # Number of data accesses

---------- End Simulation Statistics   ----------
