[Inputs]
J10
J11
J12
J20
J21
J22
J30
J31
J32
J40
J41
J42
[Outputs]
X0J1eJ2
X0J2eJ3
X0J3eJ4
X0J2eJ4
X0J1eJ3
X0J1eJ4
X1J1eJ2
X1J2eJ3
X1J3eJ4
X1J2eJ4
X1J1eJ3
X1J1eJ4
X2J1eJ2
X2J2eJ3
X2J3eJ4
X2J2eJ4
X2J1eJ3
X2J1eJ4
[BiDir]
[ATTRIBUTES]
VeriModel circuito2total

