

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
================================================================
* Date:           Wed Mar 22 10:44:43 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14364|    14364|  0.144 ms|  0.144 ms|  14364|  14364|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |    14362|    14362|        13|          2|          1|  7176|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|  11410|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     24|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|    2842|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    2842|  11758|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_2ns_22ns_23_1_1_U1  |mul_2ns_22ns_23_1_1  |        0|   0|  0|  24|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0|  24|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_2ns_6ns_6ns_8_1_1_U2  |mac_muladd_2ns_6ns_6ns_8_1_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |add_ln34_1_fu_534_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln34_2_fu_264_p2               |         +|   0|  0|    14|          13|           1|
    |add_ln34_fu_276_p2                 |         +|   0|  0|    10|           2|           1|
    |add_ln37_1_fu_503_p2               |         +|   0|  0|    12|          12|           1|
    |add_ln37_fu_322_p2                 |         +|   0|  0|    14|           6|           1|
    |add_ln39_1_fu_365_p2               |         +|   0|  0|    12|          11|          11|
    |add_ln39_2_fu_405_p2               |         +|   0|  0|    12|          11|          11|
    |add_ln42_fu_498_p2                 |         +|   0|  0|    14|           6|           1|
    |add_ln46_1_fu_346_p2               |         +|   0|  0|    14|           7|           3|
    |add_ln46_fu_457_p2                 |         +|   0|  0|    12|          12|          12|
    |add_ln49_1_fu_492_p2               |         +|   0|  0|    23|          23|          23|
    |add_ln49_2_fu_542_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln49_fu_486_p2                 |         +|   0|  0|    23|          23|          23|
    |and_ln34_fu_316_p2                 |       and|   0|  0|     2|           1|           1|
    |and_ln47_fu_662_p2                 |       and|   0|  0|   736|         736|         736|
    |and_ln49_fu_625_p2                 |       and|   0|  0|   736|         736|         736|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_state12_pp0_stage1_iter5  |       and|   0|  0|     2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|     2|           1|           1|
    |ap_condition_328                   |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op101_readreq_state5  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op121_read_state12    |       and|   0|  0|     2|           1|           1|
    |addr_cmp_fu_581_p2                 |      icmp|   0|  0|    29|          64|          64|
    |empty_fu_370_p2                    |      icmp|   0|  0|    11|          11|          10|
    |icmp_ln34_fu_258_p2                |      icmp|   0|  0|    12|          13|          11|
    |icmp_ln37_fu_282_p2                |      icmp|   0|  0|    12|          12|          12|
    |icmp_ln42_fu_310_p2                |      icmp|   0|  0|    10|           6|           6|
    |icmp_ln46_fu_462_p2                |      icmp|   0|  0|    12|          12|          11|
    |p_mid1215_fu_410_p2                |      icmp|   0|  0|    11|          11|          10|
    |or_ln37_fu_328_p2                  |        or|   0|  0|     2|           1|           1|
    |or_ln46_fu_468_p2                  |        or|   0|  0|     2|           1|           1|
    |or_ln49_fu_639_p2                  |        or|   0|  0|   736|         736|         736|
    |reuse_select_fu_595_p3             |    select|   0|  0|   736|           1|         736|
    |select_ln34_1_fu_296_p3            |    select|   0|  0|     2|           1|           2|
    |select_ln34_2_fu_385_p3            |    select|   0|  0|     2|           1|           1|
    |select_ln34_3_fu_391_p3            |    select|   0|  0|    11|           1|          11|
    |select_ln34_fu_288_p3              |    select|   0|  0|     6|           1|           1|
    |select_ln37_1_fu_397_p3            |    select|   0|  0|     6|           1|           6|
    |select_ln37_2_fu_416_p3            |    select|   0|  0|     2|           1|           1|
    |select_ln37_3_fu_423_p3            |    select|   0|  0|    11|           1|          11|
    |select_ln37_4_fu_509_p3            |    select|   0|  0|    12|           1|           1|
    |select_ln37_fu_334_p3              |    select|   0|  0|     6|           1|           1|
    |shl_ln47_fu_650_p2                 |       shl|   0|  0|  2171|          16|         736|
    |shl_ln49_1_fu_633_p2               |       shl|   0|  0|  2171|         736|         736|
    |shl_ln49_fu_613_p2                 |       shl|   0|  0|  2171|          16|         736|
    |ap_enable_pp0                      |       xor|   0|  0|     2|           1|           2|
    |xor_ln34_fu_304_p2                 |       xor|   0|  0|     2|           1|           2|
    |xor_ln47_fu_656_p2                 |       xor|   0|  0|   736|         736|           2|
    |xor_ln49_fu_619_p2                 |       xor|   0|  0|   736|         736|           2|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Total                              |          |   0|  0| 11410|        4853|        5545|
    +-----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_storemerge1_phi_fu_203_p4  |  14|          3|  736|       2208|
    |c_fu_142                              |   9|          2|    2|          4|
    |conv_in_buf_V_address0                |  14|          3|    8|         24|
    |fm_blk_n_AR                           |   9|          2|    1|          2|
    |fm_blk_n_R                            |   9|          2|    1|          2|
    |i_fu_134                              |   9|          2|    6|         12|
    |indvar_flatten250_fu_146              |   9|          2|   13|         26|
    |indvar_flatten_fu_138                 |   9|          2|   12|         24|
    |j_fu_130                              |   9|          2|    6|         12|
    |reuse_addr_reg_fu_122                 |   9|          2|   64|        128|
    |reuse_reg_fu_126                      |   9|          2|  736|       1472|
    |storemerge1_reg_199                   |  14|          3|  736|       2208|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 164|         36| 2325|       6131|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |add_ln37_reg_787                          |    6|   0|    6|          0|
    |add_ln46_1_reg_799                        |    7|   0|    7|          0|
    |add_ln49_1_reg_818                        |   22|   0|   23|          1|
    |addr_cmp_reg_834                          |    1|   0|    1|          0|
    |and_ln34_reg_780                          |    1|   0|    1|          0|
    |ap_CS_fsm                                 |    2|   0|    2|          0|
    |ap_done_reg                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |    1|   0|    1|          0|
    |c_fu_142                                  |    2|   0|    2|          0|
    |conv_in_buf_V_addr_reg_829                |    8|   0|    8|          0|
    |conv_in_buf_V_addr_reg_829_pp0_iter6_reg  |    8|   0|    8|          0|
    |fm_addr_read_reg_845                      |   16|   0|   16|          0|
    |fm_addr_reg_823                           |   64|   0|   64|          0|
    |i_1_reg_753                               |    6|   0|    6|          0|
    |i_fu_134                                  |    6|   0|    6|          0|
    |icmp_ln34_reg_758                         |    1|   0|    1|          0|
    |icmp_ln37_reg_762                         |    1|   0|    1|          0|
    |indvar_flatten250_fu_146                  |   13|   0|   13|          0|
    |indvar_flatten_fu_138                     |   12|   0|   12|          0|
    |j_fu_130                                  |    6|   0|    6|          0|
    |mul_ln34_reg_804                          |   23|   0|   23|          0|
    |or_ln46_reg_814                           |    1|   0|    1|          0|
    |reuse_addr_reg_fu_122                     |   64|   0|   64|          0|
    |reuse_reg_fu_126                          |  736|   0|  736|          0|
    |reuse_select_reg_839                      |  736|   0|  736|          0|
    |select_ln24_21_cast_reg_748               |   11|   0|   12|          1|
    |select_ln34_1_reg_774                     |    2|   0|    2|          0|
    |select_ln34_reg_769                       |    6|   0|    6|          0|
    |select_ln37_1_reg_809                     |    6|   0|    6|          0|
    |select_ln37_reg_793                       |    6|   0|    6|          0|
    |storemerge1_reg_199                       |  736|   0|  736|          0|
    |icmp_ln34_reg_758                         |   64|  32|    1|          0|
    |or_ln46_reg_814                           |   64|  32|    1|          0|
    |select_ln34_1_reg_774                     |   64|  32|    2|          0|
    |select_ln37_1_reg_809                     |   64|  32|    6|          0|
    |select_ln37_reg_793                       |   64|  32|    6|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     | 2842| 160| 2540|          2|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|m_axi_fm_AWVALID        |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWREADY        |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWADDR         |  out|   64|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWID           |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWLEN          |  out|   32|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWSIZE         |  out|    3|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWBURST        |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWLOCK         |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWCACHE        |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWPROT         |  out|    3|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWQOS          |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWREGION       |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWUSER         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WVALID         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WREADY         |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WDATA          |  out|   16|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WSTRB          |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WLAST          |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WID            |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WUSER          |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARVALID        |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARREADY        |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARADDR         |  out|   64|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARID           |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARLEN          |  out|   32|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARSIZE         |  out|    3|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARBURST        |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARLOCK         |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARCACHE        |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARPROT         |  out|    3|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARQOS          |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARREGION       |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARUSER         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RVALID         |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RREADY         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RDATA          |   in|   16|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RLAST          |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RID            |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RFIFONUM       |   in|   10|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RUSER          |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RRESP          |   in|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BVALID         |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BREADY         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BRESP          |   in|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BID            |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BUSER          |   in|    1|       m_axi|                                                                             fm|       pointer|
|add_ln39                |   in|   11|     ap_none|                                                                       add_ln39|        scalar|
|input_feature_map       |   in|   64|     ap_none|                                                              input_feature_map|        scalar|
|p_mid1238               |   in|    1|     ap_none|                                                                      p_mid1238|        scalar|
|conv_in_buf_V_address0  |  out|    8|   ap_memory|                                                                  conv_in_buf_V|         array|
|conv_in_buf_V_ce0       |  out|    1|   ap_memory|                                                                  conv_in_buf_V|         array|
|conv_in_buf_V_we0       |  out|    1|   ap_memory|                                                                  conv_in_buf_V|         array|
|conv_in_buf_V_d0        |  out|  736|   ap_memory|                                                                  conv_in_buf_V|         array|
|conv_in_buf_V_q0        |   in|  736|   ap_memory|                                                                  conv_in_buf_V|         array|
|select_ln24_21          |   in|   11|     ap_none|                                                                 select_ln24_21|        scalar|
+------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 2, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 21 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten250 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln24_21_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %select_ln24_21"   --->   Operation 23 'read' 'select_ln24_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_mid1238_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_mid1238"   --->   Operation 24 'read' 'p_mid1238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 25 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln39_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln39"   --->   Operation 26 'read' 'add_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%select_ln24_21_cast = zext i11 %select_ln24_21_read"   --->   Operation 27 'zext' 'select_ln24_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_20, i32 0, i32 0, void @empty_5, i32 0, i32 1, void @empty, void @empty_6, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten250"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i736 0, i736 %reuse_reg"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.98>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [utils.cpp:37]   --->   Operation 37 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten250_load = load i13 %indvar_flatten250" [utils.cpp:34]   --->   Operation 38 'load' 'indvar_flatten250_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten250_load, i13 7176" [utils.cpp:34]   --->   Operation 39 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten250_load, i13 1" [utils.cpp:34]   --->   Operation 40 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc37.i, void %for.inc.loopexit.exitStub" [utils.cpp:34]   --->   Operation 41 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [utils.cpp:42]   --->   Operation 42 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i12 %indvar_flatten" [utils.cpp:37]   --->   Operation 43 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:34]   --->   Operation 44 'load' 'c_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c_load, i2 1" [utils.cpp:34]   --->   Operation 45 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten_load_1, i12 2392" [utils.cpp:37]   --->   Operation 46 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i_1" [utils.cpp:34]   --->   Operation 47 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c_load" [utils.cpp:34]   --->   Operation 48 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 49 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j_load, i6 46" [utils.cpp:42]   --->   Operation 50 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 51 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 52 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 53 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j_load" [utils.cpp:37]   --->   Operation 54 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 55 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln46_1 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 56 'add' 'add_ln46_1' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln42 = store i13 %add_ln34_2, i13 %indvar_flatten250" [utils.cpp:42]   --->   Operation 57 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln42 = store i2 %select_ln34_1, i2 %c" [utils.cpp:42]   --->   Operation 58 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i_1" [utils.cpp:37]   --->   Operation 60 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln39_read, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 61 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.88ns)   --->   "%empty = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 62 'icmp' 'empty' <Predicate = (!icmp_ln37 & !and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 64 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 65 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid1238_read, i1 %empty" [utils.cpp:34]   --->   Operation 66 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln39_read, i11 %add_ln39_1" [utils.cpp:34]   --->   Operation 67 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 68 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 69 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln39_2 = add i11 %add_ln39_read, i11 %zext_ln37_1" [utils.cpp:39]   --->   Operation 70 'add' 'add_ln39_2' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.88ns)   --->   "%p_mid1215 = icmp_ugt  i11 %add_ln39_2, i11 735" [utils.cpp:39]   --->   Operation 71 'icmp' 'p_mid1215' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid1215, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 72 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_2, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 73 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 74 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 75 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 76 'bitconcatenate' 'sext_ln42_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v" [utils.cpp:37]   --->   Operation 77 'sext' 'sext_ln42_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_1" [utils.cpp:46]   --->   Operation 78 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %select_ln24_21_cast" [utils.cpp:46]   --->   Operation 79 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 80 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 81 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void %if.else.i, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 82 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_s" [utils.cpp:49]   --->   Operation 84 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 85 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast" [utils.cpp:49]   --->   Operation 86 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [utils.cpp:37]   --->   Operation 87 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln34 & !icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 88 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten_load, i12 1" [utils.cpp:37]   --->   Operation 89 'add' 'add_ln37_1' <Predicate = (!icmp_ln34 & !icmp_ln37)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 90 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln42 = store i12 %select_ln37_4, i12 %indvar_flatten" [utils.cpp:42]   --->   Operation 91 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %select_ln37_1, i6 %i" [utils.cpp:42]   --->   Operation 92 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln42 = store i6 %add_ln42, i6 %j" [utils.cpp:42]   --->   Operation 93 'store' 'store_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 94 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 95 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 96 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 97 'add' 'add_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 98 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 99 'sext' 'sext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 100 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 101 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 101 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 102 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 102 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 103 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 103 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 104 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 104 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 105 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 105 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 106 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 106 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%select_ln34_1_cast = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 107 'zext' 'select_ln34_1_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (3.36ns) (grouped into DSP with root node empty_34)   --->   "%empty_33 = mul i8 %select_ln34_1_cast, i8 52" [utils.cpp:34]   --->   Operation 108 'mul' 'empty_33' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%select_ln37_1_cast = zext i6 %select_ln37_1" [utils.cpp:37]   --->   Operation 109 'zext' 'select_ln37_1_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_34 = add i8 %empty_33, i8 %select_ln37_1_cast" [utils.cpp:34]   --->   Operation 110 'add' 'empty_34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_34" [utils.cpp:34]   --->   Operation 111 'zext' 'p_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i736 %conv_in_buf_V, i64 0, i64 %p_cast" [utils.cpp:34]   --->   Operation 112 'getelementptr' 'conv_in_buf_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 113 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 114 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i8 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 114 'load' 'conv_in_buf_V_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_11 : Operation 115 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %p_cast" [utils.cpp:34]   --->   Operation 115 'icmp' 'addr_cmp' <Predicate = (!icmp_ln34)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 116 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln34 = store i64 %p_cast, i64 %reuse_addr_reg" [utils.cpp:34]   --->   Operation 117 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i736 %reuse_reg"   --->   Operation 118 'load' 'reuse_reg_load' <Predicate = (!icmp_ln34 & addr_cmp)> <Delay = 0.00>
ST_12 : Operation 119 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i8 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 119 'load' 'conv_in_buf_V_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_12 : Operation 120 [1/1] (1.83ns)   --->   "%reuse_select = select i1 %addr_cmp, i736 %reuse_reg_load, i736 %conv_in_buf_V_load" [utils.cpp:34]   --->   Operation 120 'select' 'reuse_select' <Predicate = (!icmp_ln34)> <Delay = 1.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %fm_addr" [utils.cpp:49]   --->   Operation 121 'read' 'fm_addr_read' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.19>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 123 'speclooptripcount' 'empty_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [utils.cpp:42]   --->   Operation 127 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln37, i4 0" [utils.cpp:47]   --->   Operation 128 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %shl_ln1" [utils.cpp:49]   --->   Operation 129 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%shl_ln49 = shl i736 65535, i736 %zext_ln49_1" [utils.cpp:49]   --->   Operation 130 'shl' 'shl_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%xor_ln49 = xor i736 %shl_ln49, i736 361473786714651839609485931802192366508973300717001923159475447150424810286233407987951861887389439612274926783780351561999781998832434041296198795326329101623141899709787663433296905279066051548640942013290819886814068735" [utils.cpp:49]   --->   Operation 131 'xor' 'xor_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%and_ln49 = and i736 %reuse_select, i736 %xor_ln49" [utils.cpp:49]   --->   Operation 132 'and' 'and_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%zext_ln49_2 = zext i16 %fm_addr_read" [utils.cpp:49]   --->   Operation 133 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln49)   --->   "%shl_ln49_1 = shl i736 %zext_ln49_2, i736 %zext_ln49_1" [utils.cpp:49]   --->   Operation 134 'shl' 'shl_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (4.01ns) (out node of the LUT)   --->   "%or_ln49 = or i736 %and_ln49, i736 %shl_ln49_1" [utils.cpp:49]   --->   Operation 135 'or' 'or_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 1.58>
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%zext_ln47 = zext i10 %shl_ln1" [utils.cpp:47]   --->   Operation 137 'zext' 'zext_ln47' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%shl_ln47 = shl i736 65535, i736 %zext_ln47" [utils.cpp:47]   --->   Operation 138 'shl' 'shl_ln47' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln47 = xor i736 %shl_ln47, i736 361473786714651839609485931802192366508973300717001923159475447150424810286233407987951861887389439612274926783780351561999781998832434041296198795326329101623141899709787663433296905279066051548640942013290819886814068735" [utils.cpp:47]   --->   Operation 139 'xor' 'xor_ln47' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (4.01ns) (out node of the LUT)   --->   "%and_ln47 = and i736 %reuse_select, i736 %xor_ln47" [utils.cpp:47]   --->   Operation 140 'and' 'and_ln47' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 4.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.58ns)   --->   "%br_ln48 = br void %for.inc.i" [utils.cpp:48]   --->   Operation 141 'br' 'br_ln48' <Predicate = (!icmp_ln34 & or_ln46)> <Delay = 1.58>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%storemerge1 = phi i736 %or_ln49, void %if.else.i, i736 %and_ln47, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:49]   --->   Operation 142 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln49 = store i736 %storemerge1, i736 %reuse_reg" [utils.cpp:49]   --->   Operation 143 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln47 = store i736 %storemerge1, i8 %conv_in_buf_V_addr" [utils.cpp:47]   --->   Operation 144 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 736> <Depth = 156> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body9.i" [utils.cpp:42]   --->   Operation 145 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ add_ln39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_mid1238]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_in_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
Port [ select_ln24_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg         (alloca           ) [ 011111111111000]
reuse_reg              (alloca           ) [ 011111111111110]
j                      (alloca           ) [ 011100000000000]
i                      (alloca           ) [ 011100000000000]
indvar_flatten         (alloca           ) [ 011100000000000]
c                      (alloca           ) [ 011000000000000]
indvar_flatten250      (alloca           ) [ 011000000000000]
select_ln24_21_read    (read             ) [ 000000000000000]
p_mid1238_read         (read             ) [ 011100000000000]
input_feature_map_read (read             ) [ 011110000000000]
add_ln39_read          (read             ) [ 011100000000000]
select_ln24_21_cast    (zext             ) [ 011100000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
store_ln0              (store            ) [ 000000000000000]
br_ln0                 (br               ) [ 000000000000000]
i_1                    (load             ) [ 010100000000000]
indvar_flatten250_load (load             ) [ 000000000000000]
icmp_ln34              (icmp             ) [ 011111111111111]
add_ln34_2             (add              ) [ 000000000000000]
br_ln34                (br               ) [ 000000000000000]
j_load                 (load             ) [ 000000000000000]
indvar_flatten_load_1  (load             ) [ 000000000000000]
c_load                 (load             ) [ 000000000000000]
add_ln34               (add              ) [ 000000000000000]
icmp_ln37              (icmp             ) [ 010100000000000]
select_ln34            (select           ) [ 010100000000000]
select_ln34_1          (select           ) [ 011111111111000]
xor_ln34               (xor              ) [ 000000000000000]
icmp_ln42              (icmp             ) [ 000000000000000]
and_ln34               (and              ) [ 010100000000000]
add_ln37               (add              ) [ 010100000000000]
or_ln37                (or               ) [ 000000000000000]
select_ln37            (select           ) [ 011111111111110]
zext_ln44              (zext             ) [ 000000000000000]
add_ln46_1             (add              ) [ 010100000000000]
store_ln42             (store            ) [ 000000000000000]
store_ln42             (store            ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
zext_ln37              (zext             ) [ 000000000000000]
add_ln39_1             (add              ) [ 000000000000000]
empty                  (icmp             ) [ 000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000]
zext_ln34              (zext             ) [ 000000000000000]
mul_ln34               (mul              ) [ 001010000000000]
select_ln34_2          (select           ) [ 000000000000000]
select_ln34_3          (select           ) [ 000000000000000]
select_ln37_1          (select           ) [ 011011111111000]
zext_ln37_1            (zext             ) [ 000000000000000]
add_ln39_2             (add              ) [ 000000000000000]
p_mid1215              (icmp             ) [ 000000000000000]
select_ln37_2          (select           ) [ 000000000000000]
select_ln37_3          (select           ) [ 000000000000000]
sext_ln49_1_mid2_v     (bitconcatenate   ) [ 000000000000000]
sext_ln37              (sext             ) [ 000000000000000]
sext_ln42_mid2_v       (bitconcatenate   ) [ 000000000000000]
sext_ln42_mid2_v_cast  (sext             ) [ 000000000000000]
sext_ln46              (sext             ) [ 000000000000000]
add_ln46               (add              ) [ 000000000000000]
icmp_ln46              (icmp             ) [ 000000000000000]
or_ln46                (or               ) [ 011111111111111]
br_ln46                (br               ) [ 000000000000000]
tmp_s                  (bitconcatenate   ) [ 000000000000000]
zext_ln49              (zext             ) [ 000000000000000]
add_ln49               (add              ) [ 000000000000000]
add_ln49_1             (add              ) [ 001010000000000]
indvar_flatten_load    (load             ) [ 000000000000000]
add_ln42               (add              ) [ 000000000000000]
add_ln37_1             (add              ) [ 000000000000000]
select_ln37_4          (select           ) [ 000000000000000]
store_ln42             (store            ) [ 000000000000000]
store_ln42             (store            ) [ 000000000000000]
store_ln42             (store            ) [ 000000000000000]
zext_ln34_1            (zext             ) [ 000000000000000]
add_ln34_1             (add              ) [ 000000000000000]
sext_ln49_1            (sext             ) [ 000000000000000]
add_ln49_2             (add              ) [ 000000000000000]
trunc_ln1              (partselect       ) [ 000000000000000]
sext_ln49              (sext             ) [ 000000000000000]
fm_addr                (getelementptr    ) [ 011001111111100]
select_ln34_1_cast     (zext             ) [ 000000000000000]
empty_33               (mul              ) [ 000000000000000]
select_ln37_1_cast     (zext             ) [ 000000000000000]
empty_34               (add              ) [ 000000000000000]
p_cast                 (zext             ) [ 000000000000000]
conv_in_buf_V_addr     (getelementptr    ) [ 011000000000111]
reuse_addr_reg_load    (load             ) [ 000000000000000]
addr_cmp               (icmp             ) [ 001000000000100]
fm_load_req            (readreq          ) [ 000000000000000]
store_ln34             (store            ) [ 000000000000000]
reuse_reg_load         (load             ) [ 000000000000000]
conv_in_buf_V_load     (load             ) [ 000000000000000]
reuse_select           (select           ) [ 010000000000010]
fm_addr_read           (read             ) [ 010000000000010]
specloopname_ln0       (specloopname     ) [ 000000000000000]
empty_32               (speclooptripcount) [ 000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000]
specloopname_ln42      (specloopname     ) [ 000000000000000]
shl_ln1                (bitconcatenate   ) [ 000000000000000]
zext_ln49_1            (zext             ) [ 000000000000000]
shl_ln49               (shl              ) [ 000000000000000]
xor_ln49               (xor              ) [ 000000000000000]
and_ln49               (and              ) [ 000000000000000]
zext_ln49_2            (zext             ) [ 000000000000000]
shl_ln49_1             (shl              ) [ 000000000000000]
or_ln49                (or               ) [ 000000000000000]
br_ln0                 (br               ) [ 000000000000000]
zext_ln47              (zext             ) [ 000000000000000]
shl_ln47               (shl              ) [ 000000000000000]
xor_ln47               (xor              ) [ 000000000000000]
and_ln47               (and              ) [ 000000000000000]
br_ln48                (br               ) [ 000000000000000]
storemerge1            (phi              ) [ 001000000000001]
store_ln49             (store            ) [ 000000000000000]
store_ln47             (store            ) [ 000000000000000]
br_ln42                (br               ) [ 000000000000000]
ret_ln0                (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln39">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_mid1238">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mid1238"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_in_buf_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln24_21">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24_21"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="reuse_addr_reg_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="reuse_reg_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="c_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten250_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten250/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="select_ln24_21_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_21_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_mid1238_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_mid1238_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_feature_map_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln39_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln39_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_readreq_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_req/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="fm_addr_read_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="8"/>
<pin id="184" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_in_buf_V_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="736" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_addr/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="736" slack="1"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv_in_buf_V_load/11 store_ln47/14 "/>
</bind>
</comp>

<comp id="199" class="1005" name="storemerge1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="736" slack="1"/>
<pin id="201" dir="1" index="1" bw="736" slack="1"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="storemerge1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="736" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="736" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/13 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="1"/>
<pin id="212" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/2 indvar_flatten_load/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln24_21_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln24_21_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln0_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="13" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="12" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="736" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_1_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="1"/>
<pin id="254" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten250_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="1"/>
<pin id="257" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten250_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln34_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="0" index="1" bw="13" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln34_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="j_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="1"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="c_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="1"/>
<pin id="275" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln34_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln37_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="0" index="1" bw="12" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln34_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln34_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="0" index="2" bw="2" slack="0"/>
<pin id="300" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln34_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln42_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln34_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln37_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln37_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="select_ln37_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln44_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln46_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln42_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="0"/>
<pin id="354" dir="0" index="1" bw="13" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln42_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln37_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="1"/>
<pin id="364" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln39_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="2"/>
<pin id="367" dir="0" index="1" bw="6" slack="0"/>
<pin id="368" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="empty_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln34_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="1"/>
<pin id="378" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mul_ln34_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="22" slack="0"/>
<pin id="382" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln34_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="1" slack="2"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln34_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="11" slack="2"/>
<pin id="394" dir="0" index="2" bw="11" slack="0"/>
<pin id="395" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln37_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="6" slack="1"/>
<pin id="400" dir="0" index="2" bw="6" slack="1"/>
<pin id="401" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln37_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="1"/>
<pin id="404" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln39_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="2"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_mid1215_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="11" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid1215/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln37_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln37_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="11" slack="0"/>
<pin id="426" dir="0" index="2" bw="11" slack="0"/>
<pin id="427" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln49_1_mid2_v_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="22" slack="0"/>
<pin id="432" dir="0" index="1" bw="11" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln49_1_mid2_v/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln37_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="22" slack="0"/>
<pin id="440" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln42_mid2_v_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="20" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln42_mid2_v/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln42_mid2_v_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="20" slack="0"/>
<pin id="452" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_mid2_v_cast/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln46_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="1"/>
<pin id="456" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln46_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="11" slack="2"/>
<pin id="460" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln46_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="12" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln46_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_s_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="13" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln49_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="13" slack="0"/>
<pin id="484" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln49_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="22" slack="0"/>
<pin id="488" dir="0" index="1" bw="13" slack="0"/>
<pin id="489" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln49_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="23" slack="0"/>
<pin id="494" dir="0" index="1" bw="20" slack="0"/>
<pin id="495" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln42_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="1"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln37_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln37_4_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="12" slack="0"/>
<pin id="512" dir="0" index="2" bw="12" slack="0"/>
<pin id="513" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_4/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln42_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="2"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln42_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="0" index="1" bw="6" slack="2"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln42_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="0" index="1" bw="6" slack="2"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln34_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="23" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln34_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="23" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="3"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln49_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="23" slack="1"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln49_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="23" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_2/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="63" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="0" index="3" bw="7" slack="0"/>
<pin id="553" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln49_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="63" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="fm_addr_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln34_1_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="9"/>
<pin id="570" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln34_1_cast/11 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln37_1_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="8"/>
<pin id="573" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln37_1_cast/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/11 "/>
</bind>
</comp>

<comp id="578" class="1004" name="reuse_addr_reg_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="10"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/11 "/>
</bind>
</comp>

<comp id="581" class="1004" name="addr_cmp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/11 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln34_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="10"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="592" class="1004" name="reuse_reg_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="736" slack="11"/>
<pin id="594" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="reuse_select_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="736" slack="0"/>
<pin id="598" dir="0" index="2" bw="736" slack="0"/>
<pin id="599" dir="1" index="3" bw="736" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="shl_ln1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="6" slack="11"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/13 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln49_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/13 "/>
</bind>
</comp>

<comp id="613" class="1004" name="shl_ln49_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="17" slack="0"/>
<pin id="615" dir="0" index="1" bw="10" slack="0"/>
<pin id="616" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49/13 "/>
</bind>
</comp>

<comp id="619" class="1004" name="xor_ln49_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="736" slack="0"/>
<pin id="621" dir="0" index="1" bw="736" slack="0"/>
<pin id="622" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="and_ln49_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="736" slack="1"/>
<pin id="627" dir="0" index="1" bw="736" slack="0"/>
<pin id="628" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln49_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/13 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln49_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="0" index="1" bw="10" slack="0"/>
<pin id="636" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49_1/13 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln49_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="736" slack="0"/>
<pin id="641" dir="0" index="1" bw="736" slack="0"/>
<pin id="642" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln47_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="0"/>
<pin id="648" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/13 "/>
</bind>
</comp>

<comp id="650" class="1004" name="shl_ln47_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="17" slack="0"/>
<pin id="652" dir="0" index="1" bw="10" slack="0"/>
<pin id="653" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln47/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="xor_ln47_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="736" slack="0"/>
<pin id="658" dir="0" index="1" bw="736" slack="0"/>
<pin id="659" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="and_ln47_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="736" slack="1"/>
<pin id="664" dir="0" index="1" bw="736" slack="0"/>
<pin id="665" dir="1" index="2" bw="736" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln49_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="736" slack="0"/>
<pin id="670" dir="0" index="1" bw="736" slack="12"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/13 "/>
</bind>
</comp>

<comp id="673" class="1007" name="grp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="6" slack="0"/>
<pin id="676" dir="0" index="2" bw="6" slack="0"/>
<pin id="677" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_33/11 empty_34/11 "/>
</bind>
</comp>

<comp id="682" class="1005" name="reuse_addr_reg_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="689" class="1005" name="reuse_reg_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="736" slack="0"/>
<pin id="691" dir="1" index="1" bw="736" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="696" class="1005" name="j_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="703" class="1005" name="i_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="710" class="1005" name="indvar_flatten_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="0"/>
<pin id="712" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="717" class="1005" name="c_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="0"/>
<pin id="719" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="724" class="1005" name="indvar_flatten250_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="13" slack="0"/>
<pin id="726" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten250 "/>
</bind>
</comp>

<comp id="731" class="1005" name="p_mid1238_read_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="2"/>
<pin id="733" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_mid1238_read "/>
</bind>
</comp>

<comp id="736" class="1005" name="input_feature_map_read_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="3"/>
<pin id="738" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="741" class="1005" name="add_ln39_read_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="2"/>
<pin id="743" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln39_read "/>
</bind>
</comp>

<comp id="748" class="1005" name="select_ln24_21_cast_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="2"/>
<pin id="750" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24_21_cast "/>
</bind>
</comp>

<comp id="753" class="1005" name="i_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="1"/>
<pin id="755" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln34_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="762" class="1005" name="icmp_ln37_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="769" class="1005" name="select_ln34_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="1"/>
<pin id="771" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34 "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln34_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="1"/>
<pin id="776" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="and_ln34_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

<comp id="787" class="1005" name="add_ln37_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="1"/>
<pin id="789" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="793" class="1005" name="select_ln37_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="1"/>
<pin id="795" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln46_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="7" slack="1"/>
<pin id="801" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="mul_ln34_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="23" slack="1"/>
<pin id="806" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="809" class="1005" name="select_ln37_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="6" slack="8"/>
<pin id="811" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="or_ln46_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln46 "/>
</bind>
</comp>

<comp id="818" class="1005" name="add_ln49_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="23" slack="1"/>
<pin id="820" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="fm_addr_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="1"/>
<pin id="825" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="conv_in_buf_V_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_in_buf_V_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="addr_cmp_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="839" class="1005" name="reuse_select_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="736" slack="1"/>
<pin id="841" dir="1" index="1" bw="736" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="845" class="1005" name="fm_addr_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="94" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="100" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="98" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="216"><net_src comp="150" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="210" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="252" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="282" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="276" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="273" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="282" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="270" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="304" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="288" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="282" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="270" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="62" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="264" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="296" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="370" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="365" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="385" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="405" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="391" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="74" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="423" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="76" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="78" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="423" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="80" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="82" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="416" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="84" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="457" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="86" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="438" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="450" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="210" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="88" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="88" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="503" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="397" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="498" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="534" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="554"><net_src comp="90" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="12" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="92" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="548" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="0" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="577"><net_src comp="574" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="574" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="574" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="193" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="114" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="116" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="602" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="118" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="120" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="609" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="625" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="639" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="649"><net_src comp="602" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="118" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="120" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="667"><net_src comp="662" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="672"><net_src comp="203" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="568" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="96" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="571" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="681"><net_src comp="673" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="685"><net_src comp="122" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="692"><net_src comp="126" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="699"><net_src comp="130" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="706"><net_src comp="134" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="713"><net_src comp="138" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="720"><net_src comp="142" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="727"><net_src comp="146" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="734"><net_src comp="156" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="739"><net_src comp="162" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="744"><net_src comp="168" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="751"><net_src comp="213" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="756"><net_src comp="252" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="761"><net_src comp="258" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="282" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="772"><net_src comp="288" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="777"><net_src comp="296" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="783"><net_src comp="316" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="790"><net_src comp="322" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="796"><net_src comp="334" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="802"><net_src comp="346" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="807"><net_src comp="379" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="812"><net_src comp="397" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="817"><net_src comp="468" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="492" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="826"><net_src comp="562" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="832"><net_src comp="186" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="837"><net_src comp="581" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="842"><net_src comp="595" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="848"><net_src comp="181" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="630" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {}
	Port: conv_in_buf_V | {14 }
 - Input state : 
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : fm | {5 6 7 8 9 10 11 12 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : add_ln39 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : input_feature_map | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : p_mid1238 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : conv_in_buf_V | {11 12 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : select_ln24_21 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln34 : 1
		add_ln34_2 : 1
		br_ln34 : 2
		add_ln34 : 1
		icmp_ln37 : 1
		select_ln34 : 2
		select_ln34_1 : 2
		xor_ln34 : 2
		icmp_ln42 : 1
		and_ln34 : 2
		add_ln37 : 3
		or_ln37 : 2
		select_ln37 : 2
		zext_ln44 : 3
		add_ln46_1 : 4
		store_ln42 : 2
		store_ln42 : 3
	State 3
		add_ln39_1 : 1
		empty : 2
		mul_ln34 : 1
		select_ln34_2 : 3
		select_ln34_3 : 2
		add_ln39_2 : 1
		p_mid1215 : 2
		select_ln37_2 : 4
		select_ln37_3 : 3
		sext_ln49_1_mid2_v : 4
		sext_ln37 : 5
		sext_ln42_mid2_v : 4
		sext_ln42_mid2_v_cast : 5
		add_ln46 : 1
		icmp_ln46 : 2
		or_ln46 : 5
		br_ln46 : 5
		tmp_s : 2
		zext_ln49 : 3
		add_ln49 : 6
		add_ln49_1 : 7
		add_ln37_1 : 1
		select_ln37_4 : 2
		store_ln42 : 3
		store_ln42 : 1
		store_ln42 : 1
	State 4
		add_ln34_1 : 1
		add_ln49_2 : 2
		trunc_ln1 : 3
		sext_ln49 : 4
		fm_addr : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		empty_33 : 1
		empty_34 : 2
		p_cast : 3
		conv_in_buf_V_addr : 4
		conv_in_buf_V_load : 5
		addr_cmp : 4
		store_ln34 : 4
	State 12
		reuse_select : 1
	State 13
		zext_ln49_1 : 1
		shl_ln49 : 2
		xor_ln49 : 3
		and_ln49 : 3
		shl_ln49_1 : 2
		or_ln49 : 3
		zext_ln47 : 1
		shl_ln47 : 2
		xor_ln47 : 3
		and_ln47 : 3
		storemerge1 : 3
		store_ln49 : 4
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |           xor_ln34_fu_304          |    0    |    0    |    2    |
|    xor   |           xor_ln49_fu_619          |    0    |    0    |   736   |
|          |           xor_ln47_fu_656          |    0    |    0    |   736   |
|----------|------------------------------------|---------|---------|---------|
|          |           and_ln34_fu_316          |    0    |    0    |    2    |
|    and   |           and_ln49_fu_625          |    0    |    0    |   736   |
|          |           and_ln47_fu_662          |    0    |    0    |   736   |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln34_fu_288         |    0    |    0    |    6    |
|          |        select_ln34_1_fu_296        |    0    |    0    |    2    |
|          |         select_ln37_fu_334         |    0    |    0    |    6    |
|          |        select_ln34_2_fu_385        |    0    |    0    |    2    |
|  select  |        select_ln34_3_fu_391        |    0    |    0    |    11   |
|          |        select_ln37_1_fu_397        |    0    |    0    |    6    |
|          |        select_ln37_2_fu_416        |    0    |    0    |    2    |
|          |        select_ln37_3_fu_423        |    0    |    0    |    11   |
|          |        select_ln37_4_fu_509        |    0    |    0    |    12   |
|          |         reuse_select_fu_595        |    0    |    0    |   736   |
|----------|------------------------------------|---------|---------|---------|
|          |           or_ln37_fu_328           |    0    |    0    |    2    |
|    or    |           or_ln46_fu_468           |    0    |    0    |    2    |
|          |           or_ln49_fu_639           |    0    |    0    |   736   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln34_2_fu_264         |    0    |    0    |    14   |
|          |           add_ln34_fu_276          |    0    |    0    |    10   |
|          |           add_ln37_fu_322          |    0    |    0    |    14   |
|          |          add_ln46_1_fu_346         |    0    |    0    |    14   |
|          |          add_ln39_1_fu_365         |    0    |    0    |    12   |
|          |          add_ln39_2_fu_405         |    0    |    0    |    12   |
|    add   |           add_ln46_fu_457          |    0    |    0    |    12   |
|          |           add_ln49_fu_486          |    0    |    0    |    22   |
|          |          add_ln49_1_fu_492         |    0    |    0    |    23   |
|          |           add_ln42_fu_498          |    0    |    0    |    14   |
|          |          add_ln37_1_fu_503         |    0    |    0    |    12   |
|          |          add_ln34_1_fu_534         |    0    |    0    |    71   |
|          |          add_ln49_2_fu_542         |    0    |    0    |    71   |
|----------|------------------------------------|---------|---------|---------|
|          |           shl_ln49_fu_613          |    0    |    0    |    39   |
|    shl   |          shl_ln49_1_fu_633         |    0    |    0    |    35   |
|          |           shl_ln47_fu_650          |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln34_fu_258          |    0    |    0    |    12   |
|          |          icmp_ln37_fu_282          |    0    |    0    |    12   |
|          |          icmp_ln42_fu_310          |    0    |    0    |    10   |
|   icmp   |            empty_fu_370            |    0    |    0    |    11   |
|          |          p_mid1215_fu_410          |    0    |    0    |    11   |
|          |          icmp_ln46_fu_462          |    0    |    0    |    12   |
|          |           addr_cmp_fu_581          |    0    |    0    |    29   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |           mul_ln34_fu_379          |    0    |    0    |    24   |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_673             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |   select_ln24_21_read_read_fu_150  |    0    |    0    |    0    |
|          |     p_mid1238_read_read_fu_156     |    0    |    0    |    0    |
|   read   | input_feature_map_read_read_fu_162 |    0    |    0    |    0    |
|          |      add_ln39_read_read_fu_168     |    0    |    0    |    0    |
|          |      fm_addr_read_read_fu_181      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_174         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |     select_ln24_21_cast_fu_213     |    0    |    0    |    0    |
|          |          zext_ln44_fu_342          |    0    |    0    |    0    |
|          |          zext_ln37_fu_362          |    0    |    0    |    0    |
|          |          zext_ln34_fu_376          |    0    |    0    |    0    |
|          |         zext_ln37_1_fu_402         |    0    |    0    |    0    |
|          |          zext_ln49_fu_482          |    0    |    0    |    0    |
|   zext   |         zext_ln34_1_fu_531         |    0    |    0    |    0    |
|          |      select_ln34_1_cast_fu_568     |    0    |    0    |    0    |
|          |      select_ln37_1_cast_fu_571     |    0    |    0    |    0    |
|          |            p_cast_fu_574           |    0    |    0    |    0    |
|          |         zext_ln49_1_fu_609         |    0    |    0    |    0    |
|          |         zext_ln49_2_fu_630         |    0    |    0    |    0    |
|          |          zext_ln47_fu_646          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |      sext_ln49_1_mid2_v_fu_430     |    0    |    0    |    0    |
|bitconcatenate|       sext_ln42_mid2_v_fu_442      |    0    |    0    |    0    |
|          |            tmp_s_fu_474            |    0    |    0    |    0    |
|          |           shl_ln1_fu_602           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln37_fu_438          |    0    |    0    |    0    |
|          |    sext_ln42_mid2_v_cast_fu_450    |    0    |    0    |    0    |
|   sext   |          sext_ln46_fu_454          |    0    |    0    |    0    |
|          |         sext_ln49_1_fu_539         |    0    |    0    |    0    |
|          |          sext_ln49_fu_558          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|          trunc_ln1_fu_548          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |    0    |   5017  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln37_reg_787       |    6   |
|     add_ln39_read_reg_741    |   11   |
|      add_ln46_1_reg_799      |    7   |
|      add_ln49_1_reg_818      |   23   |
|       addr_cmp_reg_834       |    1   |
|       and_ln34_reg_780       |    1   |
|           c_reg_717          |    2   |
|  conv_in_buf_V_addr_reg_829  |    8   |
|     fm_addr_read_reg_845     |   16   |
|        fm_addr_reg_823       |   16   |
|          i_1_reg_753         |    6   |
|           i_reg_703          |    6   |
|       icmp_ln34_reg_758      |    1   |
|       icmp_ln37_reg_762      |    1   |
|   indvar_flatten250_reg_724  |   13   |
|    indvar_flatten_reg_710    |   12   |
|input_feature_map_read_reg_736|   64   |
|           j_reg_696          |    6   |
|       mul_ln34_reg_804       |   23   |
|        or_ln46_reg_814       |    1   |
|    p_mid1238_read_reg_731    |    1   |
|    reuse_addr_reg_reg_682    |   64   |
|       reuse_reg_reg_689      |   736  |
|     reuse_select_reg_839     |   736  |
|  select_ln24_21_cast_reg_748 |   12   |
|     select_ln34_1_reg_774    |    2   |
|      select_ln34_reg_769     |    6   |
|     select_ln37_1_reg_809    |    6   |
|      select_ln37_reg_793     |    6   |
|      storemerge1_reg_199     |   736  |
+------------------------------+--------+
|             Total            |  2529  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_193 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |  5017  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |  2529  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |  2529  |  5026  |
+-----------+--------+--------+--------+--------+
