// Seed: 1085662614
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    output wand id_4,
    input supply0 id_5,
    output wand id_6,
    output wor id_7,
    input tri id_8,
    output supply0 id_9,
    input supply0 id_10,
    input uwire id_11,
    input wand id_12,
    input supply1 id_13,
    input supply1 id_14,
    output tri0 id_15,
    output wor id_16,
    input wire id_17
);
  assign id_15 = "" == id_8;
  logic id_19;
  assign id_6 = id_13;
  assign id_7 = !{id_17{{1, id_17}}};
  assign module_1.id_4 = 0;
  assign id_19 = -1;
endmodule
module module_0 (
    input uwire module_1,
    output supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply0 id_4,
    output wire id_5
);
  logic id_7 = 1 != "";
  logic [1 : -1 'b0] id_8 = 1 == -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4,
      id_3,
      id_4,
      id_5,
      id_1,
      id_2,
      id_5,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_3,
      id_4
  );
endmodule
