--
--	Conversion of ILI9488_test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Feb 27 13:32:24 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \DDR_DATA:clk\ : bit;
SIGNAL \DDR_DATA:rst\ : bit;
SIGNAL Net_105 : bit;
SIGNAL \DDR_DATA:control_out_0\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \DDR_DATA:control_out_1\ : bit;
SIGNAL Net_40 : bit;
SIGNAL \DDR_DATA:control_out_2\ : bit;
SIGNAL Net_41 : bit;
SIGNAL \DDR_DATA:control_out_3\ : bit;
SIGNAL Net_43 : bit;
SIGNAL \DDR_DATA:control_out_4\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \DDR_DATA:control_out_5\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \DDR_DATA:control_out_6\ : bit;
SIGNAL Net_46 : bit;
SIGNAL \DDR_DATA:control_out_7\ : bit;
SIGNAL \DDR_DATA:control_7\ : bit;
SIGNAL \DDR_DATA:control_6\ : bit;
SIGNAL \DDR_DATA:control_5\ : bit;
SIGNAL \DDR_DATA:control_4\ : bit;
SIGNAL \DDR_DATA:control_3\ : bit;
SIGNAL \DDR_DATA:control_2\ : bit;
SIGNAL \DDR_DATA:control_1\ : bit;
SIGNAL \DDR_DATA:control_0\ : bit;
SIGNAL tmpOE__LCD_RST_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__LCD_RST_net_0 : bit;
SIGNAL tmpIO_0__LCD_RST_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RST_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LCD_RST_net_0 : bit;
SIGNAL tmpOE__DATA_net_7 : bit;
SIGNAL tmpOE__DATA_net_6 : bit;
SIGNAL tmpOE__DATA_net_5 : bit;
SIGNAL tmpOE__DATA_net_4 : bit;
SIGNAL tmpOE__DATA_net_3 : bit;
SIGNAL tmpOE__DATA_net_2 : bit;
SIGNAL tmpOE__DATA_net_1 : bit;
SIGNAL tmpOE__DATA_net_0 : bit;
SIGNAL tmpFB_7__DATA_net_7 : bit;
SIGNAL tmpFB_7__DATA_net_6 : bit;
SIGNAL tmpFB_7__DATA_net_5 : bit;
SIGNAL tmpFB_7__DATA_net_4 : bit;
SIGNAL tmpFB_7__DATA_net_3 : bit;
SIGNAL tmpFB_7__DATA_net_2 : bit;
SIGNAL tmpFB_7__DATA_net_1 : bit;
SIGNAL tmpFB_7__DATA_net_0 : bit;
SIGNAL tmpIO_7__DATA_net_7 : bit;
SIGNAL tmpIO_7__DATA_net_6 : bit;
SIGNAL tmpIO_7__DATA_net_5 : bit;
SIGNAL tmpIO_7__DATA_net_4 : bit;
SIGNAL tmpIO_7__DATA_net_3 : bit;
SIGNAL tmpIO_7__DATA_net_2 : bit;
SIGNAL tmpIO_7__DATA_net_1 : bit;
SIGNAL tmpIO_7__DATA_net_0 : bit;
TERMINAL tmpSIOVREF__DATA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DATA_net_0 : bit;
SIGNAL Net_74 : bit;
SIGNAL tmpOE__LCD_CS_net_0 : bit;
SIGNAL tmpFB_0__LCD_CS_net_0 : bit;
SIGNAL tmpIO_0__LCD_CS_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_CS_net_0 : bit;
SIGNAL tmpOE__LCD_protected_RS_net_0 : bit;
SIGNAL Net_91 : bit;
SIGNAL tmpFB_0__LCD_protected_RS_net_0 : bit;
SIGNAL tmpIO_0__LCD_protected_RS_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_protected_RS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_protected_RS_net_0 : bit;
SIGNAL tmpOE__LCD_WR_net_0 : bit;
SIGNAL tmpFB_0__LCD_WR_net_0 : bit;
SIGNAL tmpIO_0__LCD_WR_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_WR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_WR_net_0 : bit;
SIGNAL tmpOE__LCD_RD_net_0 : bit;
SIGNAL tmpFB_0__LCD_RD_net_0 : bit;
SIGNAL tmpIO_0__LCD_RD_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_RD_net_0 : bit;
SIGNAL \Read_enable:clk\ : bit;
SIGNAL \Read_enable:rst\ : bit;
SIGNAL Net_102 : bit;
SIGNAL \Read_enable:control_out_0\ : bit;
SIGNAL Net_81 : bit;
SIGNAL \Read_enable:control_out_1\ : bit;
SIGNAL Net_82 : bit;
SIGNAL \Read_enable:control_out_2\ : bit;
SIGNAL Net_83 : bit;
SIGNAL \Read_enable:control_out_3\ : bit;
SIGNAL Net_85 : bit;
SIGNAL \Read_enable:control_out_4\ : bit;
SIGNAL Net_86 : bit;
SIGNAL \Read_enable:control_out_5\ : bit;
SIGNAL Net_87 : bit;
SIGNAL \Read_enable:control_out_6\ : bit;
SIGNAL Net_88 : bit;
SIGNAL \Read_enable:control_out_7\ : bit;
SIGNAL \Read_enable:control_7\ : bit;
SIGNAL \Read_enable:control_6\ : bit;
SIGNAL \Read_enable:control_5\ : bit;
SIGNAL \Read_enable:control_4\ : bit;
SIGNAL \Read_enable:control_3\ : bit;
SIGNAL \Read_enable:control_2\ : bit;
SIGNAL \Read_enable:control_1\ : bit;
SIGNAL \Read_enable:control_0\ : bit;
SIGNAL \LCD_RS:clk\ : bit;
SIGNAL \LCD_RS:rst\ : bit;
SIGNAL Net_110 : bit;
SIGNAL \LCD_RS:control_out_0\ : bit;
SIGNAL Net_92 : bit;
SIGNAL \LCD_RS:control_out_1\ : bit;
SIGNAL Net_93 : bit;
SIGNAL \LCD_RS:control_out_2\ : bit;
SIGNAL Net_94 : bit;
SIGNAL \LCD_RS:control_out_3\ : bit;
SIGNAL Net_96 : bit;
SIGNAL \LCD_RS:control_out_4\ : bit;
SIGNAL Net_97 : bit;
SIGNAL \LCD_RS:control_out_5\ : bit;
SIGNAL Net_98 : bit;
SIGNAL \LCD_RS:control_out_6\ : bit;
SIGNAL Net_99 : bit;
SIGNAL \LCD_RS:control_out_7\ : bit;
SIGNAL \LCD_RS:control_7\ : bit;
SIGNAL \LCD_RS:control_6\ : bit;
SIGNAL \LCD_RS:control_5\ : bit;
SIGNAL \LCD_RS:control_4\ : bit;
SIGNAL \LCD_RS:control_3\ : bit;
SIGNAL \LCD_RS:control_2\ : bit;
SIGNAL \LCD_RS:control_1\ : bit;
SIGNAL \LCD_RS:control_0\ : bit;
SIGNAL Net_104 : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LCD_RST_net_0 <=  ('1') ;

tmpOE__DATA_net_7 <= ((not Net_102 and Net_105));

Net_91 <= (Net_110
	OR not Net_102);

\DDR_DATA:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DDR_DATA:control_7\, \DDR_DATA:control_6\, \DDR_DATA:control_5\, \DDR_DATA:control_4\,
			\DDR_DATA:control_3\, \DDR_DATA:control_2\, \DDR_DATA:control_1\, Net_105));
LCD_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_RST_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD_RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RST_net_0),
		siovref=>(tmpSIOVREF__LCD_RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_RST_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_RST_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RST_net_0);
DATA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"110110110110110110110110",
		ibuf_enabled=>"11111111",
		init_dr_st=>"11111111",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"11111111",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"BBBBBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__DATA_net_7, tmpOE__DATA_net_7, tmpOE__DATA_net_7, tmpOE__DATA_net_7,
			tmpOE__DATA_net_7, tmpOE__DATA_net_7, tmpOE__DATA_net_7, tmpOE__DATA_net_7),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(tmpFB_7__DATA_net_7, tmpFB_7__DATA_net_6, tmpFB_7__DATA_net_5, tmpFB_7__DATA_net_4,
			tmpFB_7__DATA_net_3, tmpFB_7__DATA_net_2, tmpFB_7__DATA_net_1, tmpFB_7__DATA_net_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__DATA_net_7, tmpIO_7__DATA_net_6, tmpIO_7__DATA_net_5, tmpIO_7__DATA_net_4,
			tmpIO_7__DATA_net_3, tmpIO_7__DATA_net_2, tmpIO_7__DATA_net_1, tmpIO_7__DATA_net_0),
		siovref=>(tmpSIOVREF__DATA_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_RST_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_RST_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DATA_net_0);
LCD_CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f05e902-8b1f-4dcf-937d-9d373593b510",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_RST_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD_CS_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_CS_net_0),
		siovref=>(tmpSIOVREF__LCD_CS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_RST_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_RST_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_CS_net_0);
LCD_protected_RS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d28c8a4-62bb-44d4-a86f-548a5efef471",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_RST_net_0),
		y=>Net_91,
		fb=>(tmpFB_0__LCD_protected_RS_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_protected_RS_net_0),
		siovref=>(tmpSIOVREF__LCD_protected_RS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_RST_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_RST_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_protected_RS_net_0);
LCD_WR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d2750cc-d09c-48f9-be6e-a17f695aff7a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_RST_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD_WR_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_WR_net_0),
		siovref=>(tmpSIOVREF__LCD_WR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_RST_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_RST_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_WR_net_0);
LCD_RD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3665e8ed-800e-43d1-b692-608b602a985a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD_RST_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD_RD_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RD_net_0),
		siovref=>(tmpSIOVREF__LCD_RD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD_RST_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD_RST_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RD_net_0);
\Read_enable:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Read_enable:control_7\, \Read_enable:control_6\, \Read_enable:control_5\, \Read_enable:control_4\,
			\Read_enable:control_3\, \Read_enable:control_2\, \Read_enable:control_1\, Net_102));
\LCD_RS:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LCD_RS:control_7\, \LCD_RS:control_6\, \LCD_RS:control_5\, \LCD_RS:control_4\,
			\LCD_RS:control_3\, \LCD_RS:control_2\, \LCD_RS:control_1\, Net_110));

END R_T_L;
