<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4008" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4008{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4008{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4008{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4008{left:95px;bottom:1088px;}
#t5_4008{left:121px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t6_4008{left:121px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t7_4008{left:121px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4008{left:95px;bottom:1030px;}
#t9_4008{left:121px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ta_4008{left:95px;bottom:1005px;}
#tb_4008{left:121px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tc_4008{left:95px;bottom:981px;}
#td_4008{left:121px;bottom:981px;letter-spacing:-0.16px;}
#te_4008{left:144px;bottom:981px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tf_4008{left:783px;bottom:981px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#tg_4008{left:121px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#th_4008{left:121px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ti_4008{left:95px;bottom:923px;}
#tj_4008{left:121px;bottom:923px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tk_4008{left:121px;bottom:906px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tl_4008{left:440px;bottom:866px;letter-spacing:-0.13px;}
#tm_4008{left:122px;bottom:845px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#tn_4008{left:659px;bottom:845px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#to_4008{left:122px;bottom:828px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tp_4008{left:69px;bottom:780px;}
#tq_4008{left:95px;bottom:784px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_4008{left:95px;bottom:759px;}
#ts_4008{left:121px;bottom:759px;letter-spacing:-0.15px;}
#tt_4008{left:151px;bottom:759px;letter-spacing:-0.13px;word-spacing:-1.34px;}
#tu_4008{left:215px;bottom:759px;letter-spacing:-0.11px;word-spacing:-1.35px;}
#tv_4008{left:263px;bottom:759px;letter-spacing:-0.13px;word-spacing:-1.39px;}
#tw_4008{left:348px;bottom:759px;letter-spacing:-0.13px;word-spacing:-1.44px;}
#tx_4008{left:429px;bottom:759px;letter-spacing:-0.13px;word-spacing:-1.42px;}
#ty_4008{left:121px;bottom:742px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tz_4008{left:95px;bottom:718px;}
#t10_4008{left:121px;bottom:718px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t11_4008{left:588px;bottom:718px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t12_4008{left:121px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.36px;}
#t13_4008{left:121px;bottom:684px;letter-spacing:-0.17px;word-spacing:-0.35px;}
#t14_4008{left:121px;bottom:658px;}
#t15_4008{left:147px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t16_4008{left:146px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_4008{left:121px;bottom:617px;}
#t18_4008{left:147px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t19_4008{left:146px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_4008{left:95px;bottom:577px;}
#t1b_4008{left:121px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1c_4008{left:121px;bottom:551px;}
#t1d_4008{left:147px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#t1e_4008{left:146px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#t1f_4008{left:121px;bottom:510px;}
#t1g_4008{left:147px;bottom:512px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t1h_4008{left:121px;bottom:485px;}
#t1i_4008{left:147px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1j_4008{left:69px;bottom:461px;}
#t1k_4008{left:95px;bottom:464px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1l_4008{left:95px;bottom:440px;}
#t1m_4008{left:121px;bottom:440px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#t1n_4008{left:95px;bottom:415px;}
#t1o_4008{left:121px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1p_4008{left:549px;bottom:422px;letter-spacing:-0.04px;}
#t1q_4008{left:95px;bottom:391px;}
#t1r_4008{left:121px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t1s_4008{left:121px;bottom:374px;letter-spacing:-0.15px;}
#t1t_4008{left:121px;bottom:348px;}
#t1u_4008{left:147px;bottom:350px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1v_4008{left:716px;bottom:356px;}
#t1w_4008{left:121px;bottom:323px;}
#t1x_4008{left:147px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1y_4008{left:693px;bottom:332px;}
#t1z_4008{left:704px;bottom:325px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t20_4008{left:146px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t21_4008{left:146px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t22_4008{left:69px;bottom:230px;letter-spacing:-0.16px;}
#t23_4008{left:91px;bottom:230px;letter-spacing:-0.12px;}
#t24_4008{left:91px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_4008{left:69px;bottom:192px;letter-spacing:-0.16px;}
#t26_4008{left:91px;bottom:192px;letter-spacing:-0.11px;}
#t27_4008{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t28_4008{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t29_4008{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t2a_4008{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t2b_4008{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t2c_4008{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4008{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4008{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4008{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4008{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4008{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4008{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_4008{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4008{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4008" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4008Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4008" style="-webkit-user-select: none;"><object width="935" height="1210" data="4008/4008.svg" type="image/svg+xml" id="pdf4008" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4008" class="t s1_4008">27-14 </span><span id="t2_4008" class="t s1_4008">Vol. 3C </span>
<span id="t3_4008" class="t s2_4008">VM ENTRIES </span>
<span id="t4_4008" class="t s3_4008">— </span><span id="t5_4008" class="t s3_4008">Bit 0 (blocking by STI) and bit 1 (blocking by MOV-SS) must both be 0 if the valid bit (bit 31) in the </span>
<span id="t6_4008" class="t s3_4008">VM-entry interruption-information field is 1 and the interruption type (bits 10:8) in that field has value 0, </span>
<span id="t7_4008" class="t s3_4008">indicating external interrupt, or value 2, indicating non-maskable interrupt (NMI). </span>
<span id="t8_4008" class="t s3_4008">— </span><span id="t9_4008" class="t s3_4008">Bit 2 (blocking by SMI) must be 0 if the processor is not in SMM. </span>
<span id="ta_4008" class="t s3_4008">— </span><span id="tb_4008" class="t s3_4008">Bit 2 (blocking by SMI) must be 1 if the “entry to SMM” VM-entry control is 1. </span>
<span id="tc_4008" class="t s3_4008">— </span><span id="td_4008" class="t s3_4008">Bit </span><span id="te_4008" class="t s3_4008">3 (blocking by NMI) must be 0 if the “virtual NMIs” VM-execution control is 1, the valid bit (bit </span><span id="tf_4008" class="t s3_4008">31) in the </span>
<span id="tg_4008" class="t s3_4008">VM-entry interruption-information field is 1, and the interruption type (bits 10:8) in that field has value 2 </span>
<span id="th_4008" class="t s3_4008">(indicating NMI). </span>
<span id="ti_4008" class="t s3_4008">— </span><span id="tj_4008" class="t s3_4008">If bit 4 (enclave interruption) is 1, bit 1 (blocking by MOV-SS) must be 0 and the processor must support </span>
<span id="tk_4008" class="t s3_4008">for SGX by enumerating CPUID.(EAX=07H,ECX=0):EBX.SGX[bit 2] as 1. </span>
<span id="tl_4008" class="t s4_4008">NOTE </span>
<span id="tm_4008" class="t s3_4008">If the “virtual NMIs” VM-execution control is 0, there is no requirement that bit </span><span id="tn_4008" class="t s3_4008">3 be 0 if the valid bit </span>
<span id="to_4008" class="t s3_4008">in the VM-entry interruption-information field is 1 and the interruption type in that field has value 2. </span>
<span id="tp_4008" class="t s5_4008">• </span><span id="tq_4008" class="t s3_4008">Pending debug exceptions. </span>
<span id="tr_4008" class="t s3_4008">— </span><span id="ts_4008" class="t s3_4008">Bits </span><span id="tt_4008" class="t s3_4008">11:4, bit </span><span id="tu_4008" class="t s3_4008">13, bit </span><span id="tv_4008" class="t s3_4008">15, and bits </span><span id="tw_4008" class="t s3_4008">63:17 (bits </span><span id="tx_4008" class="t s3_4008">31:17 on processors that do not support Intel 64 architecture) </span>
<span id="ty_4008" class="t s3_4008">must be 0. </span>
<span id="tz_4008" class="t s3_4008">— </span><span id="t10_4008" class="t s3_4008">The following checks are performed if any of the following holds: (1) </span><span id="t11_4008" class="t s3_4008">the interruptibility-state field indicates </span>
<span id="t12_4008" class="t s3_4008">blocking by STI (bit 0 in that field is 1); (2) the interruptibility-state field indicates blocking by MOV SS </span>
<span id="t13_4008" class="t s3_4008">(bit 1 in that field is 1); or (3) the activity-state field indicates HLT: </span>
<span id="t14_4008" class="t s6_4008">• </span><span id="t15_4008" class="t s3_4008">Bit 14 (BS) must be 1 if the TF flag (bit 8) in the RFLAGS field is 1 and the BTF flag (bit 1) in the </span>
<span id="t16_4008" class="t s3_4008">IA32_DEBUGCTL field is 0. </span>
<span id="t17_4008" class="t s6_4008">• </span><span id="t18_4008" class="t s3_4008">Bit 14 (BS) must be 0 if the TF flag (bit 8) in the RFLAGS field is 0 or the BTF flag (bit 1) in the </span>
<span id="t19_4008" class="t s3_4008">IA32_DEBUGCTL field is 1. </span>
<span id="t1a_4008" class="t s3_4008">— </span><span id="t1b_4008" class="t s3_4008">The following checks are performed if bit 16 (RTM) is 1: </span>
<span id="t1c_4008" class="t s6_4008">• </span><span id="t1d_4008" class="t s3_4008">Bits 11:0, bits 15:13, and bits 63:17 (bits 31:17 on processors that do not support Intel 64 archi- </span>
<span id="t1e_4008" class="t s3_4008">tecture) must be 0; bit 12 must be 1. </span>
<span id="t1f_4008" class="t s6_4008">• </span><span id="t1g_4008" class="t s3_4008">The processor must support for RTM by enumerating CPUID.(EAX=07H,ECX=0):EBX[bit 11] as 1. </span>
<span id="t1h_4008" class="t s6_4008">• </span><span id="t1i_4008" class="t s3_4008">The interruptibility-state field must not indicate blocking by MOV SS (bit 1 in that field must be 0). </span>
<span id="t1j_4008" class="t s5_4008">• </span><span id="t1k_4008" class="t s3_4008">VMCS link pointer. The following checks apply if the field contains a value other than FFFFFFFF_FFFFFFFFH: </span>
<span id="t1l_4008" class="t s3_4008">— </span><span id="t1m_4008" class="t s3_4008">Bits 11:0 must be 0. </span>
<span id="t1n_4008" class="t s3_4008">— </span><span id="t1o_4008" class="t s3_4008">Bits beyond the processor’s physical-address width must be 0. </span>
<span id="t1p_4008" class="t s7_4008">1,2 </span>
<span id="t1q_4008" class="t s3_4008">— </span><span id="t1r_4008" class="t s3_4008">The 4 bytes located in memory referenced by the value of the field (as a physical address) must satisfy the </span>
<span id="t1s_4008" class="t s3_4008">following: </span>
<span id="t1t_4008" class="t s6_4008">• </span><span id="t1u_4008" class="t s3_4008">Bits 30:0 must contain the processor’s VMCS revision identifier (see Section 25.2). </span>
<span id="t1v_4008" class="t s7_4008">3 </span>
<span id="t1w_4008" class="t s6_4008">• </span><span id="t1x_4008" class="t s3_4008">Bit 31 must contain the setting of the “VMCS shadowing” VM-execution control. </span>
<span id="t1y_4008" class="t s7_4008">4 </span>
<span id="t1z_4008" class="t s3_4008">This implies that the </span>
<span id="t20_4008" class="t s3_4008">referenced VMCS is a shadow VMCS (see Section 25.10) if and only if the “VMCS shadowing” VM- </span>
<span id="t21_4008" class="t s3_4008">execution control is 1. </span>
<span id="t22_4008" class="t s8_4008">1. </span><span id="t23_4008" class="t s8_4008">Software can determine a processor’s physical-address width by executing CPUID with 80000008H in EAX. The physical-address </span>
<span id="t24_4008" class="t s8_4008">width is returned in bits 7:0 of EAX. </span>
<span id="t25_4008" class="t s8_4008">2. </span><span id="t26_4008" class="t s8_4008">If IA32_VMX_BASIC[48] is read as 1, this field must not set any bits in the range 63:32; see Appendix A.1. </span>
<span id="t27_4008" class="t s8_4008">3. </span><span id="t28_4008" class="t s8_4008">Earlier versions of this manual specified that the VMCS revision identifier was a 32-bit field. For all processors produced prior to this </span>
<span id="t29_4008" class="t s8_4008">change, bit 31 of the VMCS revision identifier was 0. </span>
<span id="t2a_4008" class="t s8_4008">4. </span><span id="t2b_4008" class="t s8_4008">“VMCS shadowing” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution </span>
<span id="t2c_4008" class="t s8_4008">controls is 0, VM entry functions as if the “VMCS shadowing” VM-execution control were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
