<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-06-08, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="5">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="6">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="7">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="8">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_125&quot; = PERIOD &quot;clk_125_eth&quot; 7900 ps HIGH 50%;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.400</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y63.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y62.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="13" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD&lt;0&gt;/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0/SR" locationPin="OLOGIC_X2Y64.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X101Y92.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.042</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X101Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>0.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X101Y92.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X101Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y92.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.239" period="5.000" constraintValue="5.000" deviceLimit="4.761" freqLimit="210.040" physResource="E2M/delayCtrl0_MapLib_replicate12/REFCLK" logResource="E2M/delayCtrl0_MapLib_replicate12/REFCLK" locationPin="IDELAYCTRL_X2Y1.REFCLK" clockNet="clk_200"/><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/><twPinLimit anchorID="22" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_clk_o&quot; = PERIOD &quot;sysACE_clk_o&quot; 30.200 ns HIGH 50%;" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" locationPin="RAMB18_X3Y10.WRCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" locationPin="RAMB18_X3Y12.RDCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="27" type="MINHIGHPULSE" name="Trpw" slack="29.368" period="30.200" constraintValue="15.100" deviceLimit="0.416" physResource="E2M/EC/sysACE_MPADD&lt;5&gt;/SR" logResource="E2M/EC/sysACE_MPADD_2/SR" locationPin="SLICE_X52Y33.SR" clockNet="E2M/EC/sysACEreset"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_WE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPWE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.646</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathFromToDelay"><twSlack>18.794</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>4.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X65Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>4.646</twTotDel><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="31"><twSlack>2.071</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X65Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.161</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>1.259</twLogDel><twRouteDel>0.812</twRouteDel><twTotDel>2.071</twTotDel><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="32" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_OE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPOE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.709</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>18.731</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X64Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.086</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.623</twLogDel><twRouteDel>2.086</twRouteDel><twTotDel>4.709</twTotDel><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="35"><twSlack>2.100</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X64Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.163</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>0.822</twRouteDel><twTotDel>2.100</twTotDel><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="36" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_MPDATAIN&quot; = FROM &quot;sysACE_MPDATA&quot; TO &quot;sysACE_clk_o&quot; 3.7ns DATAPATHONLY;" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.7 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.641</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.641</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.700</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>sysACE_MPDATA&lt;5&gt;</twComp><twBEL>sysACE_MPDATA&lt;5&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B5/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.417</twLogDel><twRouteDel>2.224</twRouteDel><twTotDel>3.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>0.205</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;1&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.700</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;1&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AJ17.PAD</twSrcSite><twPathDel><twSite>AJ17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>sysACE_MPDATA&lt;1&gt;</twComp><twBEL>sysACE_MPDATA&lt;1&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B1/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.072</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.423</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>3.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI6), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>0.395</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;6&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.305</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.700</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;6&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AF16.PAD</twSrcSite><twPathDel><twSite>AF16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>sysACE_MPDATA&lt;6&gt;</twComp><twBEL>sysACE_MPDATA&lt;6&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B6/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.900</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>1.900</twRouteDel><twTotDel>3.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.7 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X52Y32.D3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="43"><twSlack>0.618</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/sysACEToFifoWrite</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/sysACEToFifoWrite</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X3Y10.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y32.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y32.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACE_state[2]_GND_20_o_Select_819_o1</twBEL><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twLogDel>0.187</twLogDel><twRouteDel>0.431</twRouteDel><twTotDel>0.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X56Y39.A6), 1 path
</twPathRptBanner><twRacePath anchorID="44"><twSlack>0.690</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/sysACE_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/sysACE_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X3Y10.WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/EC/sysACE_state_FSM_FFd2</twComp><twBEL>E2M/EC/sysACE_state_FSM_FFd1_rstpot</twBEL><twBEL>E2M/EC/sysACE_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.188</twLogDel><twRouteDel>0.502</twRouteDel><twTotDel>0.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIADI8), 1 path
</twPathRptBanner><twRacePath anchorID="45"><twSlack>0.719</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;8&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;8&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AJ22.PAD</twSrcSite><twPathDel><twSite>AJ22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>sysACE_MPDATA&lt;8&gt;</twComp><twBEL>sysACE_MPDATA&lt;8&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B8/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.590</twRouteDel><twTotDel>0.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_ref_gtx&quot; = PERIOD &quot;emac_single_clk_ref_gtx&quot; 8 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_phy_rx&quot; = PERIOD &quot;emac_single_clk_phy_rx&quot; 7.5 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>1833</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>380</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.773</twMinPer></twConstHead><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X151Y106.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.727</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.686</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>1.533</twRouteDel><twTotDel>2.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.846</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.567</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.895</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.518</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;3&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.995</twLogDel><twRouteDel>1.523</twRouteDel><twTotDel>2.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X151Y106.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.767</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.646</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.113</twLogDel><twRouteDel>1.533</twRouteDel><twTotDel>2.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.886</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.527</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.113</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.935</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.478</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;3&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>1.523</twRouteDel><twTotDel>2.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X151Y106.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.792</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.621</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>1.533</twRouteDel><twTotDel>2.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.911</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.502</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.960</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.453</twTotPathDel><twClkSkew dest = "0.978" src = "1.030">0.052</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X147Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X148Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y104.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;3&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X151Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X151Y106.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>1.523</twRouteDel><twTotDel>2.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3 (SLICE_X148Y102.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.094</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twDest><twTotPathDel>0.126</twTotPathDel><twClkSkew dest = "0.477" src = "0.445">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X150Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X150Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.104</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X148Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3-In11</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.104</twRouteDel><twTotDel>0.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1 (SLICE_X148Y102.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.094</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>0.126</twTotPathDel><twClkSkew dest = "0.477" src = "0.445">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X150Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X150Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y102.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.105</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X148Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1-In11</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.105</twRouteDel><twTotDel>0.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2 (SLICE_X148Y104.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.113</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2</twDest><twTotPathDel>0.122</twTotPathDel><twClkSkew dest = "0.056" src = "0.047">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X149Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X149Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X148Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>7.4</twPctLog><twPctRoute>92.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" locationPin="RAMB36_X8Y21.CLKARDCLKL" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="75" type="MINLOWPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram&lt;5&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4/CLK" locationPin="SLICE_X148Y99.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram&lt;5&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4/CLK" locationPin="SLICE_X148Y99.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_rd_to_wr&quot; = FROM &quot;tx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="78" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_wr_to_rd&quot; = FROM &quot;tx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="79" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_meta_protect&quot; = FROM &quot;tx_metastable&quot; 5 ns DATAPATHONLY;" ScopeName="">TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>159</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>71</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.065</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X150Y97.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>2.935</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twTotPathDel>2.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X136Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X136Y97.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X150Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X150Y97.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X150Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X150Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync (SLICE_X103Y87.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>3.103</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync</twDest><twTotPathDel>1.897</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X131Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X131Y99.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y87.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y87.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync</twBEL></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>1.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X122Y93.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>3.130</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X126Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X126Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y91.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y91.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y93.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>0.865</twRouteDel><twTotDel>1.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>3.208</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.792</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X126Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X126Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y91.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y91.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;3&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y93.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>0.874</twRouteDel><twTotDel>1.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>3.209</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.791</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X126Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X126Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y91.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y91.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y93.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>0.782</twRouteDel><twTotDel>1.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (SLICE_X130Y99.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="90"><twSlack>0.103</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X131Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X131Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y99.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X127Y96.C5), 1 path
</twPathRptBanner><twRacePath anchorID="91"><twSlack>0.109</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X127Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT91</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X127Y96.A5), 1 path
</twPathRptBanner><twRacePath anchorID="92"><twSlack>0.110</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X127Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y96.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X127Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT71</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="93" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_addr&quot; = FROM &quot;tx_addr_rd&quot; TO &quot;tx_addr_wr&quot; 10 ns;" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.101</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (SLICE_X127Y96.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>7.899</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twTotPathDel>1.946</twTotPathDel><twClkSkew dest = "0.929" src = "1.020">0.091</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y102.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT71</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.408</twRouteDel><twTotDel>1.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X127Y96.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>7.911</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twDest><twTotPathDel>1.934</twTotPathDel><twClkSkew dest = "0.929" src = "1.020">0.091</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y102.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y96.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT81</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>1.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (SLICE_X127Y96.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>8.149</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twTotPathDel>1.696</twTotPathDel><twClkSkew dest = "0.929" src = "1.020">0.091</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y102.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X127Y96.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.156</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X127Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT91</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>1.156</twRouteDel><twTotDel>1.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X130Y100.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="100"><twSlack>0.375</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twClkSkew dest = "0.448" src = "0.435">0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT111</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>5.7</twPctLog><twPctRoute>94.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X126Y100.C6), 1 path
</twPathRptBanner><twRacePath anchorID="101"><twSlack>0.413</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew dest = "0.449" src = "0.435">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT51</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X126Y100.D3), 1 path
</twPathRptBanner><twRacePath anchorID="102"><twSlack>0.448</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "0.449" src = "0.435">0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_rd_addr[11]_GND_16_o_mux_264_OUT61</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>8.2</twPctLog><twPctRoute>91.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_wr_to_rd&quot; = FROM &quot;rx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="104" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_rd_to_wr&quot; = FROM &quot;rx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_phy_rx&quot;  8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.163</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 (SLICE_X147Y105.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>6.837</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twDest><twTotPathDel>1.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y105.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT31</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twLogDel>0.451</twLogDel><twRouteDel>0.712</twRouteDel><twTotDel>1.163</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X147Y105.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>6.868</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twDest><twTotPathDel>1.132</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y106.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y105.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X147Y105.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT111</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>0.594</twRouteDel><twTotDel>1.132</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X144Y104.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>6.910</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twDest><twTotPathDel>1.090</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT51</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.725</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 (SLICE_X144Y104.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="111"><twSlack>0.134</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT101</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.119</twRouteDel><twTotDel>0.134</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X144Y104.C4), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>0.138</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y104.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.101</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT81</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twLogDel>-0.003</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.138</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.2</twPctLog><twPctRoute>102.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (SLICE_X144Y104.B4), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>0.144</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.099</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mmux_wr_rd_addr_gray_sync[11]_GND_18_o_mux_161_OUT61</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twLogDel>-0.001</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.144</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-0.7</twPctLog><twPctRoute>100.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="114" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_meta_protect&quot; = FROM &quot;rx_metastable&quot; 5 ns;" ScopeName="">TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.057</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X146Y104.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>3.943</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twDest><twTotPathDel>0.964</twTotPathDel><twClkSkew dest = "0.969" src = "1.027">0.058</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;_rt</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twLogDel>0.382</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>0.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X146Y104.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>3.979</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twTotPathDel>0.928</twTotPathDel><twClkSkew dest = "0.969" src = "1.027">0.058</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y104.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;_rt</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.462</twRouteDel><twTotDel>0.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X146Y104.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>4.032</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twDest><twTotPathDel>0.875</twTotPathDel><twClkSkew dest = "0.969" src = "1.027">0.058</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y104.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;_rt</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.401</twRouteDel><twTotDel>0.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X147Y104.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="121"><twSlack>0.111</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twDest><twClkSkew dest = "0.056" src = "0.047">0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X147Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X147Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X147Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X147Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X146Y104.A4), 1 path
</twPathRptBanner><twRacePath anchorID="122"><twSlack>0.128</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4</twDest><twClkSkew dest = "0.476" src = "0.441">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.101</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;_rt</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4</twBEL></twPathDel><twLogDel>0.014</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X146Y104.CX), 1 path
</twPathRptBanner><twRacePath anchorID="123"><twSlack>0.131</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2</twDest><twClkSkew dest = "0.476" src = "0.441">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X144Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="124" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_userRunClearToggle&quot; = FROM &quot;userRunClearTogUS&quot; TO &quot;userRunClearTogCS&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.799</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X106Y108.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathFromToDelay"><twSlack>6.201</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>1.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X113Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X113Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y108.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y108.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userLogicReset_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>N711</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userLogicReset_rstpot</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.561</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>1.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X106Y108.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>6.814</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>1.186</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X113Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X113Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y108.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.123</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y108.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_rstpot</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>0.751</twRouteDel><twTotDel>1.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X106Y108.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="129"><twSlack>0.346</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X113Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X113Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y108.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y108.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_glue_set</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_rstpot</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X106Y108.B1), 1 path
</twPathRptBanner><twRacePath anchorID="130"><twSlack>0.565</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X113Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X113Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y108.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y108.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userLogicReset_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y108.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>N711</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X106Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userLogicReset_rstpot</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.463</twRouteDel><twTotDel>0.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="131" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG&quot; = FROM &quot;hard_reset&quot; TO FFS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>8151</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2973</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.892</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_counter_4 (SLICE_X106Y102.D5), 4 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>0.108</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_counter_4</twDest><twTotPathDel>7.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_counter_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X3Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">5.886</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd8</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_counter&lt;4&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT14</twBEL><twBEL>E2M/EC/tx_header_counter_4</twBEL></twPathDel><twLogDel>0.929</twLogDel><twRouteDel>6.963</twRouteDel><twTotDel>7.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>3.669</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_counter_4</twDest><twTotPathDel>4.331</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_counter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.374</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd3</twComp><twBEL>E2M/EC/rx_state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd8</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_counter&lt;4&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT14</twBEL><twBEL>E2M/EC/tx_header_counter_4</twBEL></twPathDel><twLogDel>0.501</twLogDel><twRouteDel>3.830</twRouteDel><twTotDel>4.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>4.659</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_counter_4</twDest><twTotPathDel>3.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_counter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y117.D2</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/userRunClearToggleControllerSide&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT1221_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>N567</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd8</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y102.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_counter&lt;4&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_667_OUT14</twBEL><twBEL>E2M/EC/tx_header_counter_4</twBEL></twPathDel><twLogDel>0.501</twLogDel><twRouteDel>2.840</twRouteDel><twTotDel>3.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_7 (SLICE_X120Y101.D4), 5 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>0.192</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>7.808</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X3Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">4.461</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_packet_payload_71</twComp><twBEL>E2M/EC/GND_20_o_GND_20_o_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y94.D2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT41</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>6.811</twRouteDel><twTotDel>7.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>3.147</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>4.853</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;60&gt;21</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;60&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y102.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;60&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT611</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>N32</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT611</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;69&gt;31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>N565</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT41</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>4.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>3.543</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_7</twDest><twTotPathDel>4.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y118.B3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y94.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y101.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT41</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_7</twBEL></twPathDel><twLogDel>0.501</twLogDel><twRouteDel>3.956</twRouteDel><twTotDel>4.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_5 (SLICE_X120Y101.B5), 5 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>0.281</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_5</twDest><twTotPathDel>7.719</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X3Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X3Y10.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">4.461</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_packet_payload_71</twComp><twBEL>E2M/EC/GND_20_o_GND_20_o_AND_50_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y94.D2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT43</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_5</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>6.722</twRouteDel><twTotDel>7.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>3.236</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_5</twDest><twTotPathDel>4.764</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;60&gt;21</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;60&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y102.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;60&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT611</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>N32</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT611</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;69&gt;31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>N565</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT43</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_5</twBEL></twPathDel><twLogDel>0.637</twLogDel><twRouteDel>4.127</twRouteDel><twTotDel>4.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>3.632</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_5</twDest><twTotPathDel>4.368</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y118.B3</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT&lt;0&gt;2</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y94.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_counter[4]_wide_mux_524_OUT&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT110_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT1102</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y101.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;7&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT43</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_5</twBEL></twPathDel><twLogDel>0.501</twLogDel><twRouteDel>3.867</twRouteDel><twTotDel>4.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay (SLICE_X130Y99.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="150"><twSlack>0.096</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X130Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X130Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X130Y99.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X130Y99.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.101</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync_rt</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay</twBEL></twPathDel><twLogDel>0.014</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5 (SLICE_X133Y107.AX), 1 path
</twPathRptBanner><twRacePath anchorID="151"><twSlack>0.114</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X133Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X133Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X133Y107.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mcount_rd_frames_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5</twBEL></twPathDel><twLogDel>0.065</twLogDel><twRouteDel>0.049</twRouteDel><twTotDel>0.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay (SLICE_X69Y58.AX), 1 path
</twPathRptBanner><twRacePath anchorID="152"><twSlack>0.119</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X69Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="153" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG2&quot; = FROM &quot;hard_reset&quot; TO RAMS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>1329</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>583</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.932</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y8.ADDRBWRADDRU2), 4 paths
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>0.068</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType="RAM">E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twSrc><twDest BELType='RAM'>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X103Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X103Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/oldReadAddress&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_outputMemReadAddressIn81</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ADDRBWRADDRU2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">5.002</twDelInfo><twComp>E2M/EC/outputMemReadAddressIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>7.047</twRouteDel><twTotDel>7.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>1.360</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType="RAM">E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>6.640</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twSrc><twDest BELType='RAM'>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X81Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X81Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/oldReadAddress&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_outputMemReadAddressIn81</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ADDRBWRADDRU2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">5.002</twDelInfo><twComp>E2M/EC/outputMemReadAddressIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>5.755</twRouteDel><twTotDel>6.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>1.419</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType="RAM">E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>6.581</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twSrc><twDest BELType='RAM'>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X81Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X81Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y65.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/oldReadAddress&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_outputMemReadAddressIn81</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y8.ADDRBWRADDRU2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">5.002</twDelInfo><twComp>E2M/EC/outputMemReadAddressIn&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y8.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>5.696</twRouteDel><twTotDel>6.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y47.WEAU0), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>0.068</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y124.B2</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y124.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd8</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y47.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.981</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y47.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>6.883</twRouteDel><twTotDel>7.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y47.WEAU1), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>0.068</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>7.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X107Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X107Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y124.B2</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y124.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd8</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y47.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">5.981</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y47.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>1.049</twLogDel><twRouteDel>6.883</twRouteDel><twTotDel>7.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIBDI1), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="164"><twSlack>0.181</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_1</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_1</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X52Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;5&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>-45.9</twPctLog><twPctRoute>145.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.DIBDI5), 1 path
</twPathRptBanner><twRacePath anchorID="165"><twSlack>0.215</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_5</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_5</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X52Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;5&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_5</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>-38.6</twPctLog><twPctRoute>138.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X3Y10.WREN), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.216</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X52Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y10.WREN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y10.WRCLK</twSite><twDelType>Trckc_WREN</twDelType><twDelInfo twEdge="twRising">-0.206</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>-0.091</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>-42.1</twPctLog><twPctRoute>142.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="167" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG3&quot; = FROM &quot;hard_reset&quot; TO CPUS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.720</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD5), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>2.280</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>5.720</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;5&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.210</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>4.210</twRouteDel><twTotDel>5.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>2.549</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>5.451</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.941</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>3.941</twRouteDel><twTotDel>5.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>2.671</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>5.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y48.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.495</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_VALID</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>0.834</twLogDel><twRouteDel>4.495</twRouteDel><twTotDel>5.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="174"><twSlack>1.586</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y61.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.628</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.6</twPctLog><twPctRoute>102.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
</twPathRptBanner><twRacePath anchorID="175"><twSlack>1.598</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X91Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACGTXCLK</twSite><twDelType>Tmacrem_RESET</twDelType><twDelInfo twEdge="twRising">-0.312</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.214</twLogDel><twRouteDel>1.812</twRouteDel><twTotDel>1.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>-13.4</twPctLog><twPctRoute>113.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="176"><twSlack>1.598</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X91Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>97</twFanCnt><twDelInfo twEdge="twRising">1.812</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacrem_RESET</twDelType><twDelInfo twEdge="twRising">-0.312</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.214</twLogDel><twRouteDel>1.812</twRouteDel><twTotDel>1.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>-13.4</twPctLog><twPctRoute>113.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD4), 1 path
</twPathRptBanner><twRacePath anchorID="177"><twSlack>1.662</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y53.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;4&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.704</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.704</twRouteDel><twTotDel>1.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.5</twPctLog><twPctRoute>102.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="178" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twConstName><twItemCnt>127614</twItemCnt><twErrCntSetup>10</twErrCntSetup><twErrCntEndPt>10</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5376</twEndPtCnt><twPathErrCnt>242</twPathErrCnt><twMinPer>8.728</twMinPer></twConstHead><twPathRptBanner iPaths="1340" iCriticalPaths="61" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X114Y100.A6), 1340 paths
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.364</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>3.967</twTotPathDel><twClkSkew dest = "3.031" src = "3.240">0.209</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X110Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;1&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N895</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>N895</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N895</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT13</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT110</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>3.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.346</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>3.950</twTotPathDel><twClkSkew dest = "3.031" src = "3.239">0.208</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X110Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;4&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N895</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>N895</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N895</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT13</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT110</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>1.413</twLogDel><twRouteDel>2.537</twRouteDel><twTotDel>3.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.342</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_0</twDest><twTotPathDel>3.946</twTotPathDel><twClkSkew dest = "3.031" src = "3.239">0.208</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_0</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X110Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;4&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y95.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;10&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N895</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y97.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>N895</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>N895</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT12</twBEL></twPathDel><twPathDel><twSite>SLICE_X114Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT13</twComp></twPathDel><twPathDel><twSite>SLICE_X114Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT110</twBEL><twBEL>E2M/EC/tx_header_buffer_len_0</twBEL></twPathDel><twLogDel>1.532</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>3.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1349" iCriticalPaths="61" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X109Y94.A5), 1349 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.357</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>3.984</twTotPathDel><twClkSkew dest = "3.055" src = "3.240">0.185</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X110Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;1&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT11</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;6&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT114</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>2.453</twRouteDel><twTotDel>3.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.339</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>3.967</twTotPathDel><twClkSkew dest = "3.055" src = "3.239">0.184</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X110Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;4&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT11</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;6&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT114</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>1.388</twLogDel><twRouteDel>2.579</twRouteDel><twTotDel>3.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.335</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_4</twDest><twTotPathDel>3.963</twTotPathDel><twClkSkew dest = "3.055" src = "3.239">0.184</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X110Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;4&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y95.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;10&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT11</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;6&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT114</twBEL><twBEL>E2M/EC/tx_header_buffer_len_4</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>2.456</twRouteDel><twTotDel>3.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1355" iCriticalPaths="26" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_5 (SLICE_X109Y94.B6), 1355 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.200</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_5</twDest><twTotPathDel>3.827</twTotPathDel><twClkSkew dest = "3.055" src = "3.240">0.185</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X110Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y93.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;1&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;1&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y94.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;6&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT124</twBEL><twBEL>E2M/EC/tx_header_buffer_len_5</twBEL></twPathDel><twLogDel>1.528</twLogDel><twRouteDel>2.299</twRouteDel><twTotDel>3.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.182</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_5</twDest><twTotPathDel>3.810</twTotPathDel><twClkSkew dest = "3.055" src = "3.239">0.184</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X110Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;4&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y94.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;6&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT124</twBEL><twBEL>E2M/EC/tx_header_buffer_len_5</twBEL></twPathDel><twLogDel>1.385</twLogDel><twRouteDel>2.425</twRouteDel><twTotDel>3.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.178</twSlack><twSrc BELType="FF">E2M/EC/tx_max_output_address_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_5</twDest><twTotPathDel>3.806</twTotPathDel><twClkSkew dest = "3.055" src = "3.239">0.184</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.188</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_max_output_address_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X110Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X110Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y94.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;9&gt;</twComp><twBEL>E2M/EC/tx_max_output_address&lt;4&gt;_rt</twBEL><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Madd_n2513[13:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y95.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;10&gt;</twComp><twBEL>E2M/EC/Madd_n2513[13:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/EC/n2513[13:0]&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT162</twComp><twBEL>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y96.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/EC/GND_20_o_BUS_0999_LessThan_648_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y96.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>E2M/EC/tx_read_len&lt;3&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT191</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT19</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y94.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;6&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT124</twBEL><twBEL>E2M/EC/tx_header_buffer_len_5</twBEL></twPathDel><twLogDel>1.504</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>3.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y21.DIADI29), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.025</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_29</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.165</twTotPathDel><twClkSkew dest = "0.593" src = "0.453">-0.140</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_reg_value_29</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X109Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X109Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;31&gt;</twComp><twBEL>E2M/EC/rx_reg_value_29</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y21.DIADI29</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y21.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-60.6</twPctLog><twPctRoute>160.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y21.DIADI19), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_19</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.170</twTotPathDel><twClkSkew dest = "0.593" src = "0.454">-0.139</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_reg_value_19</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X109Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X109Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;19&gt;</twComp><twBEL>E2M/EC/rx_reg_value_19</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y21.DIADI19</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y21.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-58.8</twPctLog><twPctRoute>158.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X5Y21.DIADI25), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.031</twSlack><twSrc BELType="FF">E2M/EC/rx_reg_value_25</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.166</twTotPathDel><twClkSkew dest = "0.593" src = "0.458">-0.135</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_reg_value_25</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X105Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;27&gt;</twComp><twBEL>E2M/EC/rx_reg_value_25</twBEL></twPathDel><twPathDel><twSite>RAMB36_X5Y21.DIADI25</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>E2M/EC/rx_reg_value&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X5Y21.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>-60.2</twPctLog><twPctRoute>160.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="203"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="204" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y63.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="205" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y62.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="206" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD&lt;0&gt;/SR" logResource="E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0/SR" locationPin="OLOGIC_X2Y64.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/></twPinLimitRpt></twConst><twConst anchorID="207" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.416666667 HIGH 50%;</twConstName><twItemCnt>8405646</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>224665</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.984</twMinPer></twConstHead><twPathRptBanner iPaths="119" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16 (SLICE_X108Y199.CE), 119 paths
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twDest><twTotPathDel>11.970</twTotPathDel><twClkSkew dest = "1.618" src = "1.564">-0.054</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X142Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X142Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>11.033</twRouteDel><twTotDel>11.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twDest><twTotPathDel>11.811</twTotPathDel><twClkSkew dest = "1.618" src = "1.561">-0.057</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X138Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>10.874</twRouteDel><twTotDel>11.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twDest><twTotPathDel>11.783</twTotPathDel><twClkSkew dest = "1.618" src = "1.563">-0.055</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X141Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond3_i3_13_reg_24832_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_16</twBEL></twPathDel><twLogDel>0.893</twLogDel><twRouteDel>10.890</twRouteDel><twTotDel>11.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="119" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17 (SLICE_X108Y199.CE), 119 paths
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twDest><twTotPathDel>11.970</twTotPathDel><twClkSkew dest = "1.618" src = "1.564">-0.054</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X142Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X142Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>11.033</twRouteDel><twTotDel>11.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twDest><twTotPathDel>11.811</twTotPathDel><twClkSkew dest = "1.618" src = "1.561">-0.057</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X138Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>10.874</twRouteDel><twTotDel>11.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twDest><twTotPathDel>11.783</twTotPathDel><twClkSkew dest = "1.618" src = "1.563">-0.055</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X141Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond3_i3_13_reg_24832_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_17</twBEL></twPathDel><twLogDel>0.893</twLogDel><twRouteDel>10.890</twRouteDel><twTotDel>11.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="119" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18 (SLICE_X108Y199.CE), 119 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twDest><twTotPathDel>11.970</twTotPathDel><twClkSkew dest = "1.618" src = "1.564">-0.054</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X142Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X142Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_5_reg_24472_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>11.033</twRouteDel><twTotDel>11.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twDest><twTotPathDel>11.811</twTotPathDel><twClkSkew dest = "1.618" src = "1.561">-0.057</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X138Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.240</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_7_reg_24500_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>10.874</twRouteDel><twTotDel>11.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twSrc><twDest BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twDest><twTotPathDel>11.783</twTotPathDel><twClkSkew dest = "1.618" src = "1.563">-0.055</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.115" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.068</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twSrc><twDest BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X141Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond3_i3_13_reg_24832_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y151.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/exitcond2_i3_8_reg_24514_0</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_reg_ppstg_exitcond3_i3_12_reg_24818_pp13_it7_0</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_634_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y151.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/tmp_160_reg_26193&lt;4&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y177.B5</twSite><twDelType>net</twDelType><twFanCnt>131</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_AND_3904_o</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y177.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10358&lt;1&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/GND_39_o_GND_39_o_OR_654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X126Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/ap_CS_fsm__n42267_inv1</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y199.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.908</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/_n42345_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y199.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460&lt;19&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/reg_10460_18</twBEL></twPathDel><twLogDel>0.893</twLogDel><twRouteDel>10.890</twRouteDel><twTotDel>11.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.416666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X3Y13.DIBDI14), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_30</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.219</twTotPathDel><twClkSkew dest = "0.887" src = "0.674">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_30</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X57Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441&lt;31&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_30</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y13.DIBDI14</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y13.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>-45.7</twPctLog><twPctRoute>145.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X3Y13.DIBDI15), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_31</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.219</twTotPathDel><twClkSkew dest = "0.887" src = "0.674">-0.213</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_31</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X57Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441&lt;31&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441_31</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y13.DIBDI15</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/idx_reg_9441&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y13.CLKBWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.100</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>-45.7</twPctLog><twPctRoute>145.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAMB18_X6Y36.DIADI15), 1 path
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441_15</twSrc><twDest BELType="RAM">tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew dest = "0.571" src = "0.418">-0.153</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441_15</twSrc><twDest BELType='RAM'>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X128Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X128Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441&lt;15&gt;</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441_15</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y36.DIADI15</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/idx_reg_9441&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X6Y36.RDCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/supp_u/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">clk_user_interface</twDestClk><twPctLog>-48.5</twPctLog><twPctRoute>148.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="232"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.416666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="233" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="6.909" period="12.000" constraintValue="12.000" deviceLimit="5.091" freqLimit="196.425" physResource="tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[0].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK" locationPin="DSP48_X3Y59.CLK" clockNet="clk_user_interface"/><twPinLimit anchorID="234" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="6.909" period="12.000" constraintValue="12.000" deviceLimit="5.091" freqLimit="196.425" physResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[1].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK" locationPin="DSP48_X2Y4.CLK" clockNet="clk_user_interface"/><twPinLimit anchorID="235" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="6.909" period="12.000" constraintValue="12.000" deviceLimit="5.091" freqLimit="196.425" physResource="tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK" logResource="tm/dut_ParallelDecomposition/OMP_Block[2].ompCore/omp_uut/omp_fsqrt_32ns_32ns_32_16_U34/fsqrt_v7_u/blk00000001/blk00000030/CLK" locationPin="DSP48_X7Y54.CLK" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="236"><twConstRollup name="TS_CLK_200" fullName="TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="4.761" actualRollup="5.455" errors="0" errorRollup="10" items="1" itemsRollup="8533260"/><twConstRollup name="TS_clk_125_eth_i" fullName="TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="8.728" actualRollup="N/A" errors="10" errorRollup="0" items="127614" itemsRollup="0"/><twConstRollup name="TS_clk_user_interface_i" fullName="TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.416666667 HIGH 50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="11.984" actualRollup="N/A" errors="0" errorRollup="0" items="8405646" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="237">1</twUnmetConstCnt><twDataSheet anchorID="238" twNameLen="17"><twSUH2ClkList anchorID="239" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.336</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.237</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.110</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.972</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.428</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.369</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.377</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.282</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.363</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.214</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.952</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.340</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.200</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.299</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.199</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.833</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.693</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.562</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.627</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.641</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.641</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.702</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.702</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.471</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.440</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.588</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.635</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="240" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "4.206" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "4.177" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.684" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="241" twDestWidth="8"><twDest>CLK_200N</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>11.984</twRiseRise><twRiseFall>3.107</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>11.984</twRiseRise><twRiseFall>3.107</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="242" twDestWidth="8"><twDest>CLK_200P</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>11.984</twRiseRise><twRiseFall>3.107</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>11.984</twRiseRise><twRiseFall>3.107</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="243" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>4.613</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>4.613</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>5.720</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="244" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>6.228</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>6.228</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>3.939</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="245"><twErrCnt>10</twErrCnt><twScore>1641</twScore><twSetupScore>1641</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>8544804</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>480296</twConnCnt></twConstCov><twStats anchorID="246"><twMinPer>11.984</twMinPer><twFootnote number="1" /><twMaxFreq>83.445</twMaxFreq><twMaxFromToDel>7.932</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 28 17:01:30 2014 </twTimestamp></twFoot><twClientInfo anchorID="247"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 2622 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
