
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202507090559]     |
 |  Copyright (C) 2012 - 2025 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Jun25_SW_Release, released at Tue Jul  1 03:10:15 2025.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tmp.sv'

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).
Statically elaborating the Verific parse tree.
Elaborating all modules in library 'work'
VERIFIC-INFO [VERI-1018] tmp.sv:77: compiling module 'top'
Running rewriter 'initial-assertions'.
Clearing rewriter list.
VERIFIC-INFO [VERI-1018] tmp.sv:77: compiling module 'top'
VERIFIC-WARNING [VERI-2371] tmp.sv:98: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1220] tmp.sv:99: using initial value of 'rst' since it is never assigned
VERIFIC-INFO [VERI-1018] tmp.sv:2: compiling module 'arb2_with_assertions'
VERIFIC-WARNING [VERI-2371] tmp.sv:91: delay control is not supported for synthesis
Importing module top.
Importing module arb2_with_assertions.

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \arb2_with_assertions

2.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \arb2_with_assertions
Removed 0 unused modules.
Module arb2_with_assertions directly or indirectly contains formal properties -> setting "keep" attribute.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module arb2_with_assertions.
<suppressed ~99 debug messages>
Optimizing module top.
Couldn't topologically sort cells, optimizing module top may take a longer time.

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module arb2_with_assertions.
Optimizing module top.
Couldn't topologically sort cells, optimizing module top may take a longer time.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \arb2_with_assertions..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 223 unused wires.
<suppressed ~12 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module arb2_with_assertions...
Checking module top...
Warning: found logic loop in module top:
    cell $verific$i7$tmp.sv:91$13 ($not) source: tmp.sv:91.17-91.21
      A[0] --> Y[0]
    wire \clk source: tmp.sv:78.5-78.8
Found and reported 1 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module arb2_with_assertions.
Optimizing module top.
Couldn't topologically sort cells, optimizing module top may take a longer time.
<suppressed ~1 debug messages>

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\arb2_with_assertions'.
<suppressed ~6 debug messages>
Finding identical cells in module `\top'.
Removed a total of 2 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \arb2_with_assertions..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \arb2_with_assertions.
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\arb2_with_assertions'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \arb2_with_assertions..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module arb2_with_assertions.
Optimizing module top.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \arb2_with_assertions..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \arb2_with_assertions.
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\arb2_with_assertions'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \arb2_with_assertions..
Finding unused cells or wires in module \top..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module arb2_with_assertions.
Optimizing module top.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \arb2_with_assertions..
Finding unused cells or wires in module \top..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module arb2_with_assertions.
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\arb2_with_assertions'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \arb2_with_assertions..
Finding unused cells or wires in module \top..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== arb2_with_assertions ===

   Number of wires:                 76
   Number of wire bits:             76
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $aldff                          1
     $and                           10
     $assert                        12
     $dff                           31
     $eq                            12
     $mux                            2
     $not                           16

=== top ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  0
   Number of port bits:              0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     arb2_with_assertions            1

=== design hierarchy ===

   top                               1
     arb2_with_assertions            1

   Number of wires:                 82
   Number of wire bits:             82
   Number of public wires:          13
   Number of public wire bits:      13
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $aldff                          1
     $and                           10
     $assert                        12
     $dff                           31
     $eq                            12
     $mux                            2
     $not                           16

2.13. Executing CHECK pass (checking for obvious problems).
Checking module arb2_with_assertions...
Checking module top...
Warning: Wire top.\clk is used but has no driver.
Found and reported 1 problems.

3. Executing ASYNC2SYNC pass.
Replacing arb2_with_assertions.$verific$state_reg$tmp.sv:15$64 ($aldff): ALOAD=\rst, AD=1'0, D=\gnt1, Q=\state

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Executing SMT2 backend.

5.1. Executing BMUXMAP pass.

5.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module arb2_with_assertions.
Creating SMT-LIBv2 representation of module top.

6. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

6.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \arb2_with_assertions

6.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \arb2_with_assertions
Removed 0 unused modules.
Module arb2_with_assertions directly or indirectly contains formal properties -> setting "keep" attribute.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.

7. Executing jny backend.

8. Executing RTLIL backend.
Output filename: ../model/design.il

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 918ff4b864, CPU: user 0.03s system 0.01s, MEM: 36.22 MB peak
Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)
Time spent: 24% 6x opt_expr (0 sec), 21% 5x opt_clean (0 sec), ...
