# Tiny Tapeout project information
project:
  title:        "Audio Tone Generator & FM Transmitter"
  author:       "Rakesh Peter"
  discord:      ""
  description:  "Audio Tone Generator & FM Transmitter"
  language:     "Verilog"
  clock_hz:     50000000  # 50 MHz

  # How many tiles your design occupies? A single tile is about 340x160 uM.
  tiles: "1x1"

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_tone_fm_tx"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "fur_elise_fm_top.v"
    - "melody_rom.v"
    - "melody_sequencer.v"
    - "fm_modulator.v"
    - "audio_tone_generator.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "enable"
  ui[1]: "loop"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "fm_out"
  uo[1]: "audio_out"
  uo[2]: "playing"
  uo[3]: "melody_end"
  uo[4]: "status[0]"
  uo[5]: "status[1]"
  uo[6]: "status[2]"
  uo[7]: "status[3]"

  # Bidirectional pins
  uio[0]: "bidir_out[0]"
  uio[1]: "bidir_out[1]"
  uio[2]: "bidir_out[2]"
  uio[3]: "bidir_out[3]"
  uio[4]: "bidir_out[4]"
  uio[5]: "bidir_out[5]"
  uio[6]: "bidir_out[6]"
  uio[7]: "bidir_out[7]"

# Do not change!
yaml_version: 6
