# fpga-dsp
This is a project trying to implement digital signal processing modules for FPGA using SystemVerilog.

### Reference:
https://github.com/ahmedshahein/DSP-RTL-Lib.git<br />
https://www.hackster.io/whitney-knitter/dsp-for-fpga-simple-fir-filter-in-verilog-91208d

### FIR module (additional images)
<img width="720" src="img/matlab_filter_design.png">
<img width="840" src="img/fir_result.png">