digraph DualPortedMemory {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_DualPortedMemory {
  label="DualPortedMemory"
  URL=""
  bgcolor="#FFF8DC"
  cluster_DualPortedMemory_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_DualPortedMemory_reset [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="reset" rank="0"]
     
cluster_DualPortedMemory_io_imem_address [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_imem_address" rank="0"]
     
cluster_DualPortedMemory_io_dmem_address [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dmem_address" rank="0"]
     
cluster_DualPortedMemory_io_dmem_writedata [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dmem_writedata" rank="0"]
     
cluster_DualPortedMemory_io_dmem_memread [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dmem_memread" rank="0"]
     
cluster_DualPortedMemory_io_dmem_memwrite [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dmem_memwrite" rank="0"]
     
cluster_DualPortedMemory_io_dmem_maskmode [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dmem_maskmode" rank="0"]
     
cluster_DualPortedMemory_io_dmem_sext [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_dmem_sext" rank="0"]
     
cluster_DualPortedMemory_io_imem_instruction [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_imem_instruction" rank="1000"]
     
cluster_DualPortedMemory_io_dmem_readdata [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_dmem_readdata" rank="1000"]
     

struct_cluster_DualPortedMemory_memory [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#DA70D6">
  <TR>
    <TD>Mem memory </TD>
  </TR>
    
<TR><TD>read port _T_3</TD></TR>
            
<TR><TD PORT="_T_3_en">en</TD></TR>
          
<TR><TD PORT="_T_3_addr">addr</TD></TR>
          
<TR><TD PORT="_T_3_data">data</TD></TR>
          
<TR><TD PORT="_T_3_clk">clk</TD></TR>
    
<TR><TD>read port _T_13</TD></TR>
            
<TR><TD PORT="_T_13_en">en</TD></TR>
          
<TR><TD PORT="_T_13_addr">addr</TD></TR>
          
<TR><TD PORT="_T_13_data">data</TD></TR>
          
<TR><TD PORT="_T_13_clk">clk</TD></TR>
    
<TR><TD>read port _T_19</TD></TR>
            
<TR><TD PORT="_T_19_en">en</TD></TR>
          
<TR><TD PORT="_T_19_addr">addr</TD></TR>
          
<TR><TD PORT="_T_19_data">data</TD></TR>
          
<TR><TD PORT="_T_19_clk">clk</TD></TR>
    
<TR><TD>read port _T_23</TD></TR>
            
<TR><TD PORT="_T_23_en">en</TD></TR>
          
<TR><TD PORT="_T_23_addr">addr</TD></TR>
          
<TR><TD PORT="_T_23_data">data</TD></TR>
          
<TR><TD PORT="_T_23_clk">clk</TD></TR>
    
<TR><TD>read port _T_27</TD></TR>
            
<TR><TD PORT="_T_27_en">en</TD></TR>
          
<TR><TD PORT="_T_27_addr">addr</TD></TR>
          
<TR><TD PORT="_T_27_data">data</TD></TR>
          
<TR><TD PORT="_T_27_clk">clk</TD></TR>
    
<TR><TD>read port _T_49</TD></TR>
            
<TR><TD PORT="_T_49_en">en</TD></TR>
          
<TR><TD PORT="_T_49_addr">addr</TD></TR>
          
<TR><TD PORT="_T_49_data">data</TD></TR>
          
<TR><TD PORT="_T_49_clk">clk</TD></TR>
    
<TR><TD>write port _T_62</TD></TR>
            
<TR><TD PORT="_T_62_en">en</TD></TR>
          
<TR><TD PORT="_T_62_addr">addr</TD></TR>
          
<TR><TD PORT="_T_62_data">data</TD></TR>
          
<TR><TD PORT="_T_62_mask">mask</TD></TR>
          
<TR><TD PORT="_T_62_clk">clk</TD></TR>
    
<TR><TD>write port _T_68</TD></TR>
            
<TR><TD PORT="_T_68_en">en</TD></TR>
          
<TR><TD PORT="_T_68_addr">addr</TD></TR>
          
<TR><TD PORT="_T_68_data">data</TD></TR>
          
<TR><TD PORT="_T_68_mask">mask</TD></TR>
          
<TR><TD PORT="_T_68_clk">clk</TD></TR>
    
</TABLE>>];
    
cluster_DualPortedMemory__T [label = "_T" shape="rectangle"]; 

op_gte_264 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > gte </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">65536</TD>
  </TR>
</TABLE>>];
       

mux_1164708828 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1349168354 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_782967209 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_265 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_cat_266 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > cat </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1659970530 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">16777215</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_bits_267 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(7, 7)</TD>
  </TR>
</TABLE>>];
       

mux_1331643459 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_268 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

mux_772953857 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_269 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_and_270 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">255</TD>
  </TR>
</TABLE>>];
       

op_and_271 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">65535</TD>
  </TR>
</TABLE>>];
       

op_bits_272 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(7, 0)</TD>
  </TR>
</TABLE>>];
       

mux_1331643459 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_273 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

mux_772953857 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_274 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_and_275 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">255</TD>
  </TR>
</TABLE>>];
       

op_and_276 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">65535</TD>
  </TR>
</TABLE>>];
       

mux_738207079 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_277 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

op_cat_278 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > cat </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_2042177976 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">65535</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_bits_279 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(15, 15)</TD>
  </TR>
</TABLE>>];
       

mux_1331643459 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_280 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

mux_772953857 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_281 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_and_282 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">255</TD>
  </TR>
</TABLE>>];
       

op_and_283 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">65535</TD>
  </TR>
</TABLE>>];
       

op_bits_284 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(15, 0)</TD>
  </TR>
</TABLE>>];
       

mux_1331643459 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_285 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

mux_772953857 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_286 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_and_287 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">255</TD>
  </TR>
</TABLE>>];
       

op_and_288 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">65535</TD>
  </TR>
</TABLE>>];
       

mux_1331643459 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_289 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

mux_772953857 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_290 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_and_291 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">255</TD>
  </TR>
</TABLE>>];
       

op_and_292 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">65535</TD>
  </TR>
</TABLE>>];
       

mux_1331643459 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_293 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

mux_772953857 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_294 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_and_295 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">255</TD>
  </TR>
</TABLE>>];
       

op_and_296 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">65535</TD>
  </TR>
</TABLE>>];
       

mux_199680188 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

op_bits_297 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(13, 0)</TD>
  </TR>
</TABLE>>];
       

op_shr_298 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > shr </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>2</TD>
  </TR>
</TABLE>>];
       

op_and_299 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_300 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

op_bits_301 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(13, 0)</TD>
  </TR>
</TABLE>>];
       

op_shr_302 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > shr </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>2</TD>
  </TR>
</TABLE>>];
       

op_and_303 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_304 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_305 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

op_eq_306 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_bits_307 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(13, 0)</TD>
  </TR>
</TABLE>>];
       

op_shr_308 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > shr </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>2</TD>
  </TR>
</TABLE>>];
       

op_and_309 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_310 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_311 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

mux_1952335737 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

op_eq_312 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_bits_313 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(13, 0)</TD>
  </TR>
</TABLE>>];
       

op_shr_314 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > shr </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>2</TD>
  </TR>
</TABLE>>];
       

op_and_315 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_969172153 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

op_neq_316 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

op_bits_317 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(13, 0)</TD>
  </TR>
</TABLE>>];
       

op_shr_318 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > shr </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>2</TD>
  </TR>
</TABLE>>];
       

op_and_319 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_320 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

op_bits_321 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(13, 0)</TD>
  </TR>
</TABLE>>];
       

op_shr_322 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > shr </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>2</TD>
  </TR>
</TABLE>>];
       

op_and_323 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_324 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

op_bits_325 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(13, 0)</TD>
  </TR>
</TABLE>>];
       

op_shr_326 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > shr </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>2</TD>
  </TR>
</TABLE>>];
       
cluster_DualPortedMemory_lit327 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="1"]
     

op_bits_328 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(31, 0)</TD>
  </TR>
</TABLE>>];
       

op_or_329 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > or </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_pad_330 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > pad </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_bits_331 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(31, 0)</TD>
  </TR>
</TABLE>>];
       

mux_2084460091 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_332 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

op_pad_333 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > pad </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_334 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_pad_335 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > pad </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_336 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_337 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_pad_338 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > pad </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_339 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_340 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_969172153 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

op_neq_341 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">2</TD>
  </TR>
</TABLE>>];
       

op_bits_342 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > bits </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>(13, 0)</TD>
  </TR>
</TABLE>>];
       

op_shr_343 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > shr </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>2</TD>
  </TR>
</TABLE>>];
       
cluster_DualPortedMemory_lit344 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="1"]
     

  struct_cluster_DualPortedMemory_memory:_T_19_data -> op_and_270:in1
  op_and_296:out -> mux_772953857:in2
  struct_cluster_DualPortedMemory_memory:_T_27_data -> mux_1331643459:in2
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_268:in1
  op_and_337:out -> mux_2084460091:in2
  dummy -> op_not_336:in1
  struct_cluster_DualPortedMemory_memory:_T_19_data -> op_and_287:in1
  cluster_DualPortedMemory_clock -> struct_cluster_DualPortedMemory_memory:_T_23_clk
  cluster_DualPortedMemory_io_dmem_address -> op_shr_343:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_332:in1
  op_eq_306:out -> op_and_304:in2
  op_cat_266:out -> mux_782967209:in1
  cluster_DualPortedMemory_io_dmem_memwrite -> op_and_340:in1
  cluster_DualPortedMemory_clock -> struct_cluster_DualPortedMemory_memory:_T_49_clk
  cluster_DualPortedMemory_io_dmem_memread -> op_and_303:in1
  cluster_DualPortedMemory_clock -> struct_cluster_DualPortedMemory_memory:_T_27_clk
  cluster_DualPortedMemory_io_dmem_sext -> mux_1349168354:select
  op_bits_301:out -> struct_cluster_DualPortedMemory_memory:_T_13_addr
  struct_cluster_DualPortedMemory_memory:_T_23_data -> op_and_271:in1
  cluster_DualPortedMemory_clock -> struct_cluster_DualPortedMemory_memory:_T_68_clk
  op_and_315:out -> struct_cluster_DualPortedMemory_memory:_T_27_en
  mux_1952335737:out -> op_and_310:in2
  op_and_309:out -> struct_cluster_DualPortedMemory_memory:_T_23_en
  op_shr_322:out -> op_bits_321:in1
  cluster_DualPortedMemory_clock -> struct_cluster_DualPortedMemory_memory:_T_3_clk
  cluster_DualPortedMemory_io_dmem_address -> op_shr_302:in1
  op_eq_312:out -> mux_1952335737:select
  op_or_329:out -> op_bits_328:in1
  op_bits_297:out -> struct_cluster_DualPortedMemory_memory:_T_3_addr
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_293:in1
  struct_cluster_DualPortedMemory_memory:_T_19_data -> op_and_275:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_286:in1
  op_shr_326:out -> op_bits_325:in1
  cluster_DualPortedMemory_lit327 -> struct_cluster_DualPortedMemory_memory:_T_62_mask
  op_bits_307:out -> struct_cluster_DualPortedMemory_memory:_T_19_addr
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_280:in1
  op_neq_324:out -> op_and_323:in2
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_316:in1
  op_cat_278:out -> mux_738207079:in1
  mux_199680188:out -> struct_cluster_DualPortedMemory_memory:_T_3_en
  struct_cluster_DualPortedMemory_memory:_T_23_data -> op_and_288:in1
  mux_2084460091:out -> op_bits_331:in1
  cluster_DualPortedMemory_io_dmem_address -> op_shr_322:in1
  mux_1164708828:out -> cluster_DualPortedMemory_io_imem_instruction
  op_bits_267:out -> mux_1659970530:select
  op_neq_341:out -> mux_969172153:select
  op_shr_298:out -> op_bits_297:in1
  op_bits_284:out -> op_cat_278:in2
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_277:in1
  cluster_DualPortedMemory_lit344 -> struct_cluster_DualPortedMemory_memory:_T_68_mask
  op_bits_321:out -> struct_cluster_DualPortedMemory_memory:_T_49_addr
  mux_782967209:out -> mux_1349168354:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_300:in1
  op_neq_305:out -> op_and_304:in1
  op_and_310:out -> op_and_309:in2
  op_and_295:out -> mux_772953857:in1
  mux_1331643459:out -> op_bits_284:in1
  op_pad_333:out -> mux_2084460091:in1
  cluster_DualPortedMemory_io_dmem_address -> op_shr_326:in1
  mux_772953857:out -> mux_1331643459:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_341:in1
  op_shr_308:out -> op_bits_307:in1
  dummy -> op_or_329:in2
  op_bits_325:out -> struct_cluster_DualPortedMemory_memory:_T_62_addr
  cluster_DualPortedMemory_io_dmem_memwrite -> op_and_323:in1
  op_neq_300:out -> op_and_299:in2
  cluster_DualPortedMemory_clock -> struct_cluster_DualPortedMemory_memory:_T_62_clk
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_285:in1
  struct_cluster_DualPortedMemory_memory:_T_19_data -> op_and_291:in1
  struct_cluster_DualPortedMemory_memory:_T_23_data -> op_and_276:in1
  cluster_DualPortedMemory_clock -> struct_cluster_DualPortedMemory_memory:_T_19_clk
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_289:in1
  op_not_339:out -> op_and_337:in2
  op_bits_317:out -> struct_cluster_DualPortedMemory_memory:_T_27_addr
  op_neq_311:out -> op_and_310:in1
  op_and_334:out -> op_pad_333:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_265:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_306:in1
  mux_969172153:out -> op_and_315:in2
  op_eq_332:out -> mux_2084460091:select
  cluster_DualPortedMemory_io_imem_address -> op_shr_298:in1
  mux_1331643459:out -> op_bits_279:in1
  cluster_DualPortedMemory_io_imem_address -> op_gte_264:in1
  op_bits_331:out -> op_pad_330:in1
  op_and_319:out -> struct_cluster_DualPortedMemory_memory:_T_49_en
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_274:in1
  struct_cluster_DualPortedMemory_memory:_T_19_data -> op_and_295:in1
  op_shr_314:out -> op_bits_313:in1
  op_not_336:out -> op_and_334:in2
  op_eq_277:out -> mux_738207079:select
  op_neq_320:out -> op_and_319:in2
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_269:in1
  op_bits_342:out -> struct_cluster_DualPortedMemory_memory:_T_68_addr
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_312:in1
  op_pad_330:out -> op_or_329:in1
  cluster_DualPortedMemory_io_dmem_address -> op_shr_308:in1
  cluster_DualPortedMemory_io_dmem_memread -> op_and_299:in1
  struct_cluster_DualPortedMemory_memory:_T_19_data -> op_and_282:in1
  op_shr_318:out -> op_bits_317:in1
  mux_969172153:out -> op_and_340:in2
  op_and_340:out -> struct_cluster_DualPortedMemory_memory:_T_68_en
  op_and_323:out -> struct_cluster_DualPortedMemory_memory:_T_62_en
  mux_738207079:out -> mux_782967209:in2
  struct_cluster_DualPortedMemory_memory:_T_49_data -> op_pad_338:in1
  op_bits_272:out -> op_cat_266:in2
  mux_2042177976:out -> op_cat_278:in1
  op_pad_338:out -> op_and_337:in1
  mux_1331643459:out -> op_bits_267:in1
  mux_1331643459:out -> op_bits_272:in1
  op_eq_294:out -> mux_772953857:select
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_320:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_305:in1
  cluster_DualPortedMemory_io_dmem_memread -> op_and_309:in1
  op_shr_302:out -> op_bits_301:in1
  op_bits_279:out -> mux_2042177976:select
  cluster_DualPortedMemory_io_dmem_address -> op_shr_314:in1
  op_bits_328:out -> struct_cluster_DualPortedMemory_memory:_T_62_data
  dummy -> op_not_339:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_324:in1
  cluster_DualPortedMemory_io_dmem_address -> op_shr_318:in1
  op_and_303:out -> struct_cluster_DualPortedMemory_memory:_T_19_en
  op_shr_343:out -> op_bits_342:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_281:in1
  struct_cluster_DualPortedMemory_memory:_T_23_data -> op_and_292:in1
  cluster_DualPortedMemory_clock -> struct_cluster_DualPortedMemory_memory:_T_13_clk
  op_and_299:out -> struct_cluster_DualPortedMemory_memory:_T_13_en
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_273:in1
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_290:in1
  cluster_DualPortedMemory_io_dmem_writedata -> struct_cluster_DualPortedMemory_memory:_T_68_data
  struct_cluster_DualPortedMemory_memory:_T_23_data -> op_and_296:in1
  struct_cluster_DualPortedMemory_memory:_T_3_data -> mux_1164708828:in2
  op_and_304:out -> op_and_303:in2
  mux_1659970530:out -> op_cat_266:in1
  mux_1331643459:out -> mux_738207079:in2
  cluster_DualPortedMemory__T -> mux_1164708828:select
  cluster_DualPortedMemory_io_dmem_maskmode -> op_neq_311:in1
  cluster_DualPortedMemory__T -> mux_199680188:select
  cluster_DualPortedMemory_io_dmem_memread -> op_and_315:in1
  op_neq_293:out -> mux_1331643459:select
  op_gte_264:out -> cluster_DualPortedMemory__T
  cluster_DualPortedMemory_io_dmem_maskmode -> op_eq_294:in1
  struct_cluster_DualPortedMemory_memory:_T_23_data -> op_and_283:in1
  op_eq_265:out -> mux_782967209:select
  mux_1331643459:out -> mux_1349168354:in2
  cluster_DualPortedMemory_io_dmem_memwrite -> op_and_319:in1
  op_bits_313:out -> struct_cluster_DualPortedMemory_memory:_T_23_addr
  mux_1349168354:out -> cluster_DualPortedMemory_io_dmem_readdata
  op_pad_335:out -> op_and_334:in1
  struct_cluster_DualPortedMemory_memory:_T_49_data -> op_pad_335:in1
  
  
}
     
}
