// Seed: 596787283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21[1 :-1]
);
  input logic [7:0] id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd12,
    parameter id_4 = 32'd11,
    parameter id_6 = 32'd57
) (
    id_1[id_3 :-1],
    id_2,
    _id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18[1 : ""],
    id_19,
    id_20,
    id_21,
    id_22[id_4 : id_6],
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input logic [7:0] id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input logic [7:0] id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire _id_6;
  inout wire id_5;
  output wire _id_4;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_8,
      id_16,
      id_5,
      id_19,
      id_15,
      id_17,
      id_16,
      id_9,
      id_15,
      id_29,
      id_26,
      id_17,
      id_23,
      id_20,
      id_2,
      id_20,
      id_5,
      id_5,
      id_1
  );
  output wire _id_3;
  input wire id_2;
  input logic [7:0] id_1;
  wire id_30;
endmodule
