entity and_or is
	port (
		a : in bit;
		b : in bit;
		c : out bit
	);
end and_or;

entity not_ent is
	port (
		a : in bit;
		b : out bit
	);
end not;

architecture behaviour_and of and_or is
begin
	and_process : process(a, b)
	begin
		if a = '1' and b = '1' then
			c <= '1';
		else 
			c <= '0';
		end if;
	end process and_process;
end behaviour_and;

architecture behaviour_or of and_or is
begin
	or_process : process(a, b)
	begin
		if a = '0' and b = '0' then
			c <= '0';
		else 
			c <= '1';
		end if;
	end process or_process;
end behaviour_or;

architecture behaviour_not of not_ent is
begin
	not_process : process(a)
	begin
		b <= not a;
	end process not_process;
end behaviour_not;
	
