

================================================================
== Vitis HLS Report for 'SpMV'
================================================================
* Date:           Tue Jan  7 11:33:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       21|     5211|  0.210 us|  52.110 us|   22|  5212|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max   | min | max |                      Type                     |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |grp_SpMV_Pipeline_spmv_loop_internal_fu_109  |SpMV_Pipeline_spmv_loop_internal  |        2|      517|  20.000 ns|  5.170 us|    1|  512|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_loop_external  |       20|     5210|   2 ~ 521|          -|          -|    10|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [SpMV.cpp:15]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numOfRows_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %numOfRows"   --->   Operation 7 'read' 'numOfRows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add7_loc = alloca i64 1"   --->   Operation 8 'alloca' 'add7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [SpMV.cpp:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %values"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %columnIndexes, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %columnIndexes"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %rowPointers, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %rowPointers"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %numOfRows"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %numOfRows, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %numOfCols"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %numOfCols, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 0, i4 %i" [SpMV.cpp:15]   --->   Operation 24 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body" [SpMV.cpp:15]   --->   Operation 25 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [SpMV.cpp:15]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln15 = icmp_eq  i4 %i_1, i4 10" [SpMV.cpp:15]   --->   Operation 27 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln15 = add i4 %i_1, i4 1" [SpMV.cpp:15]   --->   Operation 28 'add' 'add_ln15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.body.split, void %for.end24" [SpMV.cpp:15]   --->   Operation 29 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %i_1" [SpMV.cpp:15]   --->   Operation 30 'zext' 'zext_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %i_1" [SpMV.cpp:15]   --->   Operation 31 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [SpMV.cpp:15]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [SpMV.cpp:15]   --->   Operation 33 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%icmp_ln16 = icmp_ult  i5 %zext_ln15_1, i5 %numOfRows_read" [SpMV.cpp:16]   --->   Operation 34 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc22, void %spmv_loop_internal" [SpMV.cpp:16]   --->   Operation 35 'br' 'br_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln15" [SpMV.cpp:17]   --->   Operation 36 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln17 = store i32 0, i4 %output_r_addr" [SpMV.cpp:17]   --->   Operation 37 'store' 'store_ln17' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%rowPointers_addr = getelementptr i9 %rowPointers, i64 0, i64 %zext_ln15" [SpMV.cpp:19]   --->   Operation 38 'getelementptr' 'rowPointers_addr' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%j = load i4 %rowPointers_addr" [SpMV.cpp:19]   --->   Operation 39 'load' 'j' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%conv_i21 = zext i4 %add_ln15" [SpMV.cpp:15]   --->   Operation 40 'zext' 'conv_i21' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rowPointers_addr_1 = getelementptr i9 %rowPointers, i64 0, i64 %conv_i21" [SpMV.cpp:15]   --->   Operation 41 'getelementptr' 'rowPointers_addr_1' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%rowPointers_load = load i4 %rowPointers_addr_1" [SpMV.cpp:15]   --->   Operation 42 'load' 'rowPointers_load' <Predicate = (!icmp_ln15 & icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [SpMV.cpp:30]   --->   Operation 43 'ret' 'ret_ln30' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%j = load i4 %rowPointers_addr" [SpMV.cpp:19]   --->   Operation 44 'load' 'j' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%rowPointers_load = load i4 %rowPointers_addr_1" [SpMV.cpp:15]   --->   Operation 45 'load' 'rowPointers_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%icmp_ln19 = icmp_ult  i9 %j, i9 %rowPointers_load" [SpMV.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/2] (1.58ns)   --->   "%call_ln19 = call void @SpMV_Pipeline_spmv_loop_internal, i9 %j, i9 %rowPointers_load, i32 %values, i5 %columnIndexes, i32 %vector, i32 %add7_loc" [SpMV.cpp:19]   --->   Operation 47 'call' 'call_ln19' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln19 = call void @SpMV_Pipeline_spmv_loop_internal, i9 %j, i9 %rowPointers_load, i32 %values, i5 %columnIndexes, i32 %vector, i32 %add7_loc" [SpMV.cpp:19]   --->   Operation 48 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%add7_loc_load = load i32 %add7_loc"   --->   Operation 49 'load' 'add7_loc_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.end, void %for.cond7.for.end_crit_edge.split" [SpMV.cpp:19]   --->   Operation 50 'br' 'br_ln19' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln26 = store i32 %add7_loc_load, i4 %output_r_addr" [SpMV.cpp:26]   --->   Operation 51 'store' 'store_ln26' <Predicate = (icmp_ln16 & icmp_ln19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.end" [SpMV.cpp:19]   --->   Operation 52 'br' 'br_ln19' <Predicate = (icmp_ln16 & icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc22" [SpMV.cpp:28]   --->   Operation 53 'br' 'br_ln28' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln15 = store i4 %add_ln15, i4 %i" [SpMV.cpp:15]   --->   Operation 54 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body" [SpMV.cpp:15]   --->   Operation 55 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ values]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ columnIndexes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rowPointers]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ numOfRows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfCols]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111]
numOfRows_read         (read             ) [ 001111]
add7_loc               (alloca           ) [ 001111]
spectopmodule_ln3      (spectopmodule    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
store_ln15             (store            ) [ 000000]
br_ln15                (br               ) [ 000000]
i_1                    (load             ) [ 000000]
icmp_ln15              (icmp             ) [ 001111]
add_ln15               (add              ) [ 000111]
br_ln15                (br               ) [ 000000]
zext_ln15              (zext             ) [ 000000]
zext_ln15_1            (zext             ) [ 000000]
speclooptripcount_ln15 (speclooptripcount) [ 000000]
specloopname_ln15      (specloopname     ) [ 000000]
icmp_ln16              (icmp             ) [ 001111]
br_ln16                (br               ) [ 000000]
output_r_addr          (getelementptr    ) [ 000111]
store_ln17             (store            ) [ 000000]
rowPointers_addr       (getelementptr    ) [ 000100]
conv_i21               (zext             ) [ 000000]
rowPointers_addr_1     (getelementptr    ) [ 000100]
ret_ln30               (ret              ) [ 000000]
j                      (load             ) [ 000010]
rowPointers_load       (load             ) [ 000010]
icmp_ln19              (icmp             ) [ 001011]
call_ln19              (call             ) [ 000000]
add7_loc_load          (load             ) [ 000000]
br_ln19                (br               ) [ 000000]
store_ln26             (store            ) [ 000000]
br_ln19                (br               ) [ 000000]
br_ln28                (br               ) [ 000000]
store_ln15             (store            ) [ 000000]
br_ln15                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="values">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="columnIndexes">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="columnIndexes"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rowPointers">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowPointers"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numOfRows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfRows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numOfCols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfCols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vector">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SpMV_Pipeline_spmv_loop_internal"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add7_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add7_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="numOfRows_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfRows_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_r_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 store_ln26/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rowPointers_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rowPointers_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="9" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="9" slack="0"/>
<pin id="99" dir="1" index="7" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 rowPointers_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="rowPointers_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rowPointers_addr_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_SpMV_Pipeline_spmv_loop_internal_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="9" slack="0"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="0" index="3" bw="32" slack="0"/>
<pin id="114" dir="0" index="4" bw="5" slack="0"/>
<pin id="115" dir="0" index="5" bw="32" slack="0"/>
<pin id="116" dir="0" index="6" bw="32" slack="2"/>
<pin id="117" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln15_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_1_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln15_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln15_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln15_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln15_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln16_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="1"/>
<pin id="157" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="conv_i21_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i21/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln19_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add7_loc_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="4"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add7_loc_load/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln15_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="3"/>
<pin id="176" dir="0" index="1" bw="4" slack="4"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="185" class="1005" name="numOfRows_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="1"/>
<pin id="187" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="numOfRows_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="add7_loc_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2"/>
<pin id="192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add7_loc "/>
</bind>
</comp>

<comp id="199" class="1005" name="add_ln15_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="3"/>
<pin id="201" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln16_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="3"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="208" class="1005" name="output_r_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="3"/>
<pin id="210" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="rowPointers_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rowPointers_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="rowPointers_addr_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rowPointers_addr_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="j_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="1"/>
<pin id="225" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="228" class="1005" name="rowPointers_load_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="1"/>
<pin id="230" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rowPointers_load "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln19_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="2"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="84" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="91" pin="7"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="91" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="129" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="153"><net_src comp="129" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="138" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="168"><net_src comp="91" pin="7"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="91" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="181"><net_src comp="56" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="188"><net_src comp="64" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="193"><net_src comp="60" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="109" pin=6"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="202"><net_src comp="138" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="207"><net_src comp="154" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="70" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="216"><net_src comp="84" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="221"><net_src comp="101" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="226"><net_src comp="91" pin="7"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="231"><net_src comp="91" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="236"><net_src comp="164" pin="2"/><net_sink comp="233" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 5 }
 - Input state : 
	Port: SpMV : values | {3 4 }
	Port: SpMV : columnIndexes | {3 4 }
	Port: SpMV : rowPointers | {2 3 }
	Port: SpMV : numOfRows | {1 }
	Port: SpMV : vector | {3 4 }
  - Chain level:
	State 1
		store_ln15 : 1
	State 2
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		zext_ln15 : 1
		zext_ln15_1 : 1
		icmp_ln16 : 2
		br_ln16 : 3
		output_r_addr : 2
		store_ln17 : 3
		rowPointers_addr : 2
		j : 3
		conv_i21 : 2
		rowPointers_addr_1 : 3
		rowPointers_load : 4
	State 3
		icmp_ln19 : 1
		call_ln19 : 1
	State 4
	State 5
		store_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_SpMV_Pipeline_spmv_loop_internal_fu_109 |    3    |  4.764  |   504   |   258   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln15_fu_132              |    0    |    0    |    0    |    13   |
|   icmp   |               icmp_ln16_fu_154              |    0    |    0    |    0    |    13   |
|          |               icmp_ln19_fu_164              |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln15_fu_138               |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   read   |          numOfRows_read_read_fu_64          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln15_fu_144              |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln15_1_fu_150             |    0    |    0    |    0    |    0    |
|          |               conv_i21_fu_159               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    3    |  4.764  |   504   |   311   |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add7_loc_reg_190     |   32   |
|     add_ln15_reg_199     |    4   |
|         i_reg_178        |    4   |
|     icmp_ln16_reg_204    |    1   |
|     icmp_ln19_reg_233    |    1   |
|         j_reg_223        |    9   |
|  numOfRows_read_reg_185  |    5   |
|   output_r_addr_reg_208  |    4   |
|rowPointers_addr_1_reg_218|    4   |
| rowPointers_addr_reg_213 |    4   |
| rowPointers_load_reg_228 |    9   |
+--------------------------+--------+
|           Total          |   77   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------||---------|
|               grp_access_fu_77              |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|               grp_access_fu_77              |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|               grp_access_fu_91              |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|               grp_access_fu_91              |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_SpMV_Pipeline_spmv_loop_internal_fu_109 |  p1  |   2  |   9  |   18   ||    0    ||    9    |
| grp_SpMV_Pipeline_spmv_loop_internal_fu_109 |  p2  |   2  |   9  |   18   ||    0    ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    Total                    |      |      |      |   116  ||  9.528  ||    0    ||    54   |
|---------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    4   |   504  |   311  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   54   |
|  Register |    -   |    -   |   77   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   14   |   581  |   365  |
+-----------+--------+--------+--------+--------+
