Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Apr 30 19:21:02 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Multiplication_Function_timing_summary_routed.rpt -rpx FPU_Multiplication_Function_timing_summary_routed.rpx
| Design       : FPU_Multiplication_Function
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.056        0.000                      0                  897        0.116        0.000                      0                  897        4.500        0.000                       0                   299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.056        0.000                      0                  606        0.116        0.000                      0                  606        4.500        0.000                       0                   299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.593        0.000                      0                  291        0.626        0.000                      0                  291  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[0])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[0]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_153
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[10])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[10]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_143
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[11])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[11]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_142
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[12])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[12]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_141
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[13])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[13]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_140
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[14])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[14]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_139
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[15])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[15]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_138
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[16])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[16]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_137
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[17])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[17]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_136
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 3.433ns (87.254%)  route 0.501ns (12.746%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 13.401 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    Significands_Multiplication_Funct/P_SgfY_Register/clk_IBUF_BUFG
    SLICE_X10Y88         FDCE                                         r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.361     4.005 r  Significands_Multiplication_Funct/P_SgfY_Register/Q_reg[6]/Q
                         net (fo=2, routed)           0.499     4.505    Significands_Multiplication_Funct/P_Sgf_Mult/A[6]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[18])
                                                      3.072     7.577 r  Significands_Multiplication_Funct/P_Sgf_Mult/Result/PCOUT[18]
                         net (fo=1, routed)           0.002     7.579    Significands_Multiplication_Funct/P_Sgf_Mult/Result_n_135
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.229    13.401    Significands_Multiplication_Funct/P_Sgf_Mult/clk_IBUF_BUFG
    DSP48_X0Y35          DSP48E1                                      r  Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
                         clock pessimism              0.294    13.695    
                         clock uncertainty           -0.035    13.660    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.025    12.635    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  5.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Exp_Update_Function/Exp_Selection_Register/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exp_Update_Function/Exp_F_Register/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.336%)  route 0.064ns (25.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.565     1.407    Exp_Update_Function/Exp_Selection_Register/clk_IBUF_BUFG
    SLICE_X9Y80          FDCE                                         r  Exp_Update_Function/Exp_Selection_Register/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.141     1.548 r  Exp_Update_Function/Exp_Selection_Register/Q_reg[4]/Q
                         net (fo=3, routed)           0.064     1.613    Exp_Update_Function/Exp_Selection_Register/Q_reg_n_0_[4]
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.658 r  Exp_Update_Function/Exp_Selection_Register/Q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.658    Exp_Update_Function/Exp_F_Register/D[4]
    SLICE_X8Y80          FDCE                                         r  Exp_Update_Function/Exp_F_Register/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.834     1.923    Exp_Update_Function/Exp_F_Register/clk_IBUF_BUFG
    SLICE_X8Y80          FDCE                                         r  Exp_Update_Function/Exp_F_Register/Q_reg[4]/C
                         clock pessimism             -0.502     1.420    
    SLICE_X8Y80          FDCE (Hold_fdce_C_D)         0.121     1.541    Exp_Update_Function/Exp_F_Register/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Underflow_Management_State/ExpAdd_Register/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Underflow_Management_State/ExpUnderflow_Register/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.573%)  route 0.107ns (36.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.597     1.439    Underflow_Management_State/ExpAdd_Register/clk_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  Underflow_Management_State/ExpAdd_Register/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.580 f  Underflow_Management_State/ExpAdd_Register/Q_reg[7]/Q
                         net (fo=3, routed)           0.107     1.687    Underflow_Management_State/ExpAdd_Register/Q_reg_n_0_[7]
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.732 r  Underflow_Management_State/ExpAdd_Register/Q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.732    Underflow_Management_State/ExpUnderflow_Register/Q_reg[6]
    SLICE_X6Y85          FDCE                                         r  Underflow_Management_State/ExpUnderflow_Register/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.867     1.956    Underflow_Management_State/ExpUnderflow_Register/clk_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Underflow_Management_State/ExpUnderflow_Register/Q_reg[0]/C
                         clock pessimism             -0.501     1.454    
    SLICE_X6Y85          FDCE (Hold_fdce_C_D)         0.120     1.574    Underflow_Management_State/ExpUnderflow_Register/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Final_Result_Module/IEEE_BitStream_Reg/Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_Result_Module/IEEE_F_R_Reg/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.565     1.407    Final_Result_Module/IEEE_BitStream_Reg/clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  Final_Result_Module/IEEE_BitStream_Reg/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.548 r  Final_Result_Module/IEEE_BitStream_Reg/Q_reg[25]/Q
                         net (fo=1, routed)           0.107     1.656    FSM_FPU_Multiplication/Q[25]
    SLICE_X10Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.701 r  FSM_FPU_Multiplication/Q[25]_i_1/O
                         net (fo=1, routed)           0.000     1.701    Final_Result_Module/IEEE_F_R_Reg/Q_reg[31]_0[25]
    SLICE_X10Y79         FDCE                                         r  Final_Result_Module/IEEE_F_R_Reg/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.833     1.922    Final_Result_Module/IEEE_F_R_Reg/clk_IBUF_BUFG
    SLICE_X10Y79         FDCE                                         r  Final_Result_Module/IEEE_F_R_Reg/Q_reg[25]/C
                         clock pessimism             -0.501     1.420    
    SLICE_X10Y79         FDCE (Hold_fdce_C_D)         0.120     1.540    Final_Result_Module/IEEE_F_R_Reg/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Round_Significand_Function/Sgf_PRound_Reg/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/SGF_RP_REG/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.633%)  route 0.060ns (22.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.567     1.409    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y82         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDCE (Prop_fdce_C_Q)         0.164     1.573 r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[2]/Q
                         net (fo=2, routed)           0.060     1.634    Round_Significand_Function/Sgf_PRound_Reg/Q_reg_n_0_[2]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.679 r  Round_Significand_Function/Sgf_PRound_Reg/Q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.679    First_Normalization_RSignificand/SGF_RP_REG/D[1]
    SLICE_X13Y82         FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.836     1.925    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X13Y82         FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[1]/C
                         clock pessimism             -0.502     1.422    
    SLICE_X13Y82         FDCE (Hold_fdce_C_D)         0.092     1.514    First_Normalization_RSignificand/SGF_RP_REG/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Underflow_Management_State/ExpAdd_Register/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.217%)  route 0.113ns (37.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.597     1.439    Underflow_Management_State/ExpAdd_Register/clk_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  Underflow_Management_State/ExpAdd_Register/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  Underflow_Management_State/ExpAdd_Register/Q_reg[3]/Q
                         net (fo=4, routed)           0.113     1.693    Underflow_Management_State/ExpAdd_Register/Q_reg_n_0_[3]
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.045     1.738 r  Underflow_Management_State/ExpAdd_Register/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.738    AddSub_ExpBias_Funct/Result_Exp/D[5]
    SLICE_X6Y84          FDCE                                         r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.866     1.955    AddSub_ExpBias_Funct/Result_Exp/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]/C
                         clock pessimism             -0.501     1.453    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.120     1.573    AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 First_Normalization_RSignificand/SGF_RP_REG/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.250ns (80.048%)  route 0.062ns (19.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X13Y84         FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[11]/Q
                         net (fo=2, routed)           0.062     1.615    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23][10]
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.724 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.724    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[23]_0[11]
    SLICE_X12Y84         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.838     1.927    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y84         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[11]/C
                         clock pessimism             -0.502     1.424    
    SLICE_X12Y84         FDCE (Hold_fdce_C_D)         0.134     1.558    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 First_Normalization_RSignificand/SGF_RP_REG/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.603%)  route 0.064ns (20.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.570     1.412    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X13Y87         FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141     1.553 r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[22]/Q
                         net (fo=2, routed)           0.064     1.618    Round_Significand_Function/Sgf_Add_Cout/Q_reg[23][21]
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.728 r  Round_Significand_Function/Sgf_Add_Cout/Q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.728    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[23]_0[22]
    SLICE_X12Y87         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.840     1.929    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y87         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[22]/C
                         clock pessimism             -0.503     1.425    
    SLICE_X12Y87         FDCE (Hold_fdce_C_D)         0.134     1.559    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 First_Normalization_RSignificand/SGF_RP_REG/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_Result_Module/IEEE_BitStream_Reg/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.580%)  route 0.108ns (43.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.568     1.410    First_Normalization_RSignificand/SGF_RP_REG/clk_IBUF_BUFG
    SLICE_X13Y83         FDCE                                         r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDCE (Prop_fdce_C_Q)         0.141     1.551 r  First_Normalization_RSignificand/SGF_RP_REG/Q_reg[4]/Q
                         net (fo=2, routed)           0.108     1.660    Final_Result_Module/IEEE_BitStream_Reg/D[4]
    SLICE_X14Y82         FDCE                                         r  Final_Result_Module/IEEE_BitStream_Reg/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.836     1.925    Final_Result_Module/IEEE_BitStream_Reg/clk_IBUF_BUFG
    SLICE_X14Y82         FDCE                                         r  Final_Result_Module/IEEE_BitStream_Reg/Q_reg[4]/C
                         clock pessimism             -0.501     1.423    
    SLICE_X14Y82         FDCE (Hold_fdce_C_D)         0.063     1.486    Final_Result_Module/IEEE_BitStream_Reg/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AddSub_ExpBias_Funct/Result_Exp/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Ov_Register_FCout/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.782%)  route 0.055ns (27.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.597     1.439    AddSub_ExpBias_Funct/Result_Exp/clk_IBUF_BUFG
    SLICE_X6Y84          FDCE                                         r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDCE (Prop_fdce_C_Q)         0.148     1.587 r  AddSub_ExpBias_Funct/Result_Exp/Q_reg[8]/Q
                         net (fo=1, routed)           0.055     1.643    FT_exp_info/Ov_Register_FCout/Q[0]
    SLICE_X7Y84          FDCE                                         r  FT_exp_info/Ov_Register_FCout/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.866     1.955    FT_exp_info/Ov_Register_FCout/clk_IBUF_BUFG
    SLICE_X7Y84          FDCE                                         r  FT_exp_info/Ov_Register_FCout/Q_reg[0]/C
                         clock pessimism             -0.502     1.452    
    SLICE_X7Y84          FDCE (Hold_fdce_C_D)         0.017     1.469    FT_exp_info/Ov_Register_FCout/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Exp_Update_Function/Exp_F_Register/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Final_Result_Module/IEEE_BitStream_Reg/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.268%)  route 0.122ns (42.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.565     1.407    Exp_Update_Function/Exp_F_Register/clk_IBUF_BUFG
    SLICE_X8Y80          FDCE                                         r  Exp_Update_Function/Exp_F_Register/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.571 r  Exp_Update_Function/Exp_F_Register/Q_reg[2]/Q
                         net (fo=2, routed)           0.122     1.694    Final_Result_Module/IEEE_BitStream_Reg/D[25]
    SLICE_X11Y80         FDCE                                         r  Final_Result_Module/IEEE_BitStream_Reg/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.834     1.923    Final_Result_Module/IEEE_BitStream_Reg/clk_IBUF_BUFG
    SLICE_X11Y80         FDCE                                         r  Final_Result_Module/IEEE_BitStream_Reg/Q_reg[25]/C
                         clock pessimism             -0.480     1.442    
    SLICE_X11Y80         FDCE (Hold_fdce_C_D)         0.070     1.512    Final_Result_Module/IEEE_BitStream_Reg/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            1.590         10.000      8.410      DSP48_X0Y35    Significands_Multiplication_Funct/P_Sgf_Mult/Result__0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y82    AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X8Y83    Exp_Update_Function/Exp_NA_Register/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X4Y83    Exponent_load_reg/XMRegister/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y82    Exponent_load_reg/XMRegister/Q_reg[19]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X4Y83    Exponent_load_reg/XMRegister/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y81    Exponent_load_reg/XMRegister/Q_reg[22]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y81    Exponent_load_reg/XMRegister/Q_reg[23]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y81    Exponent_load_reg/XMRegister/Q_reg[24]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y82    AddSub_ExpBias_Funct/Result_Exp/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y84    AddSub_ExpBias_Funct/Result_Exp/Q_reg[5]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y83    AddSub_ExpBias_Funct/Result_Exp/Q_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.490ns (11.947%)  route 3.611ns (88.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.562     7.746    Round_Significand_Function/Sgf_PRound_Reg/AR[0]
    SLICE_X12Y87         FDCE                                         f  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.152    13.325    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y87         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[20]/C
                         clock pessimism              0.277    13.601    
                         clock uncertainty           -0.035    13.566    
    SLICE_X12Y87         FDCE (Recov_fdce_C_CLR)     -0.227    13.339    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.490ns (11.947%)  route 3.611ns (88.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.562     7.746    Round_Significand_Function/Sgf_PRound_Reg/AR[0]
    SLICE_X12Y87         FDCE                                         f  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.152    13.325    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y87         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[21]/C
                         clock pessimism              0.277    13.601    
                         clock uncertainty           -0.035    13.566    
    SLICE_X12Y87         FDCE (Recov_fdce_C_CLR)     -0.227    13.339    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.490ns (11.947%)  route 3.611ns (88.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.562     7.746    Round_Significand_Function/Sgf_PRound_Reg/AR[0]
    SLICE_X12Y87         FDCE                                         f  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.152    13.325    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y87         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[22]/C
                         clock pessimism              0.277    13.601    
                         clock uncertainty           -0.035    13.566    
    SLICE_X12Y87         FDCE (Recov_fdce_C_CLR)     -0.227    13.339    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.490ns (11.947%)  route 3.611ns (88.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.562     7.746    Round_Significand_Function/Sgf_PRound_Reg/AR[0]
    SLICE_X12Y87         FDCE                                         f  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.152    13.325    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y87         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[23]/C
                         clock pessimism              0.277    13.601    
                         clock uncertainty           -0.035    13.566    
    SLICE_X12Y87         FDCE (Recov_fdce_C_CLR)     -0.227    13.339    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.490ns (12.236%)  route 3.515ns (87.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.465     7.649    Round_Significand_Function/Sgf_PRound_Reg/AR[0]
    SLICE_X12Y84         FDCE                                         f  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.149    13.322    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y84         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[10]/C
                         clock pessimism              0.277    13.598    
                         clock uncertainty           -0.035    13.563    
    SLICE_X12Y84         FDCE (Recov_fdce_C_CLR)     -0.227    13.336    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.490ns (12.236%)  route 3.515ns (87.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.465     7.649    Round_Significand_Function/Sgf_PRound_Reg/AR[0]
    SLICE_X12Y84         FDCE                                         f  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.149    13.322    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y84         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[11]/C
                         clock pessimism              0.277    13.598    
                         clock uncertainty           -0.035    13.563    
    SLICE_X12Y84         FDCE (Recov_fdce_C_CLR)     -0.227    13.336    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.490ns (12.236%)  route 3.515ns (87.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.465     7.649    Round_Significand_Function/Sgf_PRound_Reg/AR[0]
    SLICE_X12Y84         FDCE                                         f  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.149    13.322    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y84         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[8]/C
                         clock pessimism              0.277    13.598    
                         clock uncertainty           -0.035    13.563    
    SLICE_X12Y84         FDCE (Recov_fdce_C_CLR)     -0.227    13.336    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Round_Significand_Function/Sgf_PRound_Reg/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 0.490ns (12.236%)  route 3.515ns (87.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 13.322 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.465     7.649    Round_Significand_Function/Sgf_PRound_Reg/AR[0]
    SLICE_X12Y84         FDCE                                         f  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.149    13.322    Round_Significand_Function/Sgf_PRound_Reg/clk_IBUF_BUFG
    SLICE_X12Y84         FDCE                                         r  Round_Significand_Function/Sgf_PRound_Reg/Q_reg[9]/C
                         clock pessimism              0.277    13.598    
                         clock uncertainty           -0.035    13.563    
    SLICE_X12Y84         FDCE (Recov_fdce_C_CLR)     -0.227    13.336    Round_Significand_Function/Sgf_PRound_Reg/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.490ns (12.659%)  route 3.381ns (87.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.332     7.515    Significands_Multiplication_Funct/P_SgfX_Register/AR[0]
    SLICE_X10Y85         FDCE                                         f  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.151    13.324    Significands_Multiplication_Funct/P_SgfX_Register/clk_IBUF_BUFG
    SLICE_X10Y85         FDCE                                         r  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[21]/C
                         clock pessimism              0.277    13.600    
                         clock uncertainty           -0.035    13.565    
    SLICE_X10Y85         FDCE (Recov_fdce_C_CLR)     -0.257    13.308    Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.490ns (12.659%)  route 3.381ns (87.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 13.324 - 10.000 ) 
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.797     0.797 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.255     3.644    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDCE (Prop_fdce_C_Q)         0.393     4.037 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=37, routed)          1.049     5.087    FSM_FPU_Multiplication/state_reg[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.097     5.184 f  FSM_FPU_Multiplication/Q[2]_i_1/O
                         net (fo=112, routed)         2.332     7.515    Significands_Multiplication_Funct/P_SgfX_Register/AR[0]
    SLICE_X10Y85         FDCE                                         f  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.666    10.666 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    12.101    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.151    13.324    Significands_Multiplication_Funct/P_SgfX_Register/clk_IBUF_BUFG
    SLICE_X10Y85         FDCE                                         r  Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[2]/C
                         clock pessimism              0.277    13.600    
                         clock uncertainty           -0.035    13.565    
    SLICE_X10Y85         FDCE (Recov_fdce_C_CLR)     -0.257    13.308    Significands_Multiplication_Funct/P_SgfX_Register/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  5.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            First_Normalization_RSignificand/EXNU_REG/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.378%)  route 0.407ns (68.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.208     2.004    First_Normalization_RSignificand/EXNU_REG/AR[0]
    SLICE_X10Y83         FDCE                                         f  First_Normalization_RSignificand/EXNU_REG/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.926    First_Normalization_RSignificand/EXNU_REG/clk_IBUF_BUFG
    SLICE_X10Y83         FDCE                                         r  First_Normalization_RSignificand/EXNU_REG/Q_reg[0]/C
                         clock pessimism             -0.480     1.445    
    SLICE_X10Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.378    First_Normalization_RSignificand/EXNU_REG/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exp_Update_Function/Exp_NA_Register/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.306%)  route 0.390ns (67.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.191     1.987    Exp_Update_Function/Exp_NA_Register/AR[0]
    SLICE_X8Y83          FDCE                                         f  Exp_Update_Function/Exp_NA_Register/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.837     1.926    Exp_Update_Function/Exp_NA_Register/clk_IBUF_BUFG
    SLICE_X8Y83          FDCE                                         r  Exp_Update_Function/Exp_NA_Register/Q_reg[0]/C
                         clock pessimism             -0.501     1.424    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067     1.357    Exp_Update_Function/Exp_NA_Register/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Exp_R_Reg/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.664%)  route 0.401ns (68.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.202     1.999    FT_exp_info/Exp_R_Reg/AR[0]
    SLICE_X9Y82          FDCE                                         f  FT_exp_info/Exp_R_Reg/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.836     1.925    FT_exp_info/Exp_R_Reg/clk_IBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  FT_exp_info/Exp_R_Reg/Q_reg[1]/C
                         clock pessimism             -0.501     1.423    
    SLICE_X9Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.331    FT_exp_info/Exp_R_Reg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Exp_R_Reg/Q_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.664%)  route 0.401ns (68.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.202     1.999    FT_exp_info/Exp_R_Reg/AR[0]
    SLICE_X9Y82          FDCE                                         f  FT_exp_info/Exp_R_Reg/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.836     1.925    FT_exp_info/Exp_R_Reg/clk_IBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  FT_exp_info/Exp_R_Reg/Q_reg[2]/C
                         clock pessimism             -0.501     1.423    
    SLICE_X9Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.331    FT_exp_info/Exp_R_Reg/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Exp_R_Reg/Q_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.664%)  route 0.401ns (68.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.202     1.999    FT_exp_info/Exp_R_Reg/AR[0]
    SLICE_X9Y82          FDCE                                         f  FT_exp_info/Exp_R_Reg/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.836     1.925    FT_exp_info/Exp_R_Reg/clk_IBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  FT_exp_info/Exp_R_Reg/Q_reg[3]/C
                         clock pessimism             -0.501     1.423    
    SLICE_X9Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.331    FT_exp_info/Exp_R_Reg/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Exp_R_Reg/Q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.664%)  route 0.401ns (68.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.202     1.999    FT_exp_info/Exp_R_Reg/AR[0]
    SLICE_X9Y82          FDCE                                         f  FT_exp_info/Exp_R_Reg/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.836     1.925    FT_exp_info/Exp_R_Reg/clk_IBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  FT_exp_info/Exp_R_Reg/Q_reg[4]/C
                         clock pessimism             -0.501     1.423    
    SLICE_X9Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.331    FT_exp_info/Exp_R_Reg/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Ov_Register_FComp/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.664%)  route 0.401ns (68.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.202     1.999    FT_exp_info/Ov_Register_FComp/AR[0]
    SLICE_X9Y82          FDCE                                         f  FT_exp_info/Ov_Register_FComp/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.836     1.925    FT_exp_info/Ov_Register_FComp/clk_IBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  FT_exp_info/Ov_Register_FComp/Q_reg[0]/C
                         clock pessimism             -0.501     1.423    
    SLICE_X9Y82          FDCE (Remov_fdce_C_CLR)     -0.092     1.331    FT_exp_info/Ov_Register_FComp/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Exp_R_Reg/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.446%)  route 0.405ns (68.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.206     2.003    FT_exp_info/Exp_R_Reg/AR[0]
    SLICE_X9Y81          FDCE                                         f  FT_exp_info/Exp_R_Reg/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.835     1.924    FT_exp_info/Exp_R_Reg/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  FT_exp_info/Exp_R_Reg/Q_reg[0]/C
                         clock pessimism             -0.501     1.422    
    SLICE_X9Y81          FDCE (Remov_fdce_C_CLR)     -0.092     1.330    FT_exp_info/Exp_R_Reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Exp_R_Reg/Q_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.446%)  route 0.405ns (68.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.206     2.003    FT_exp_info/Exp_R_Reg/AR[0]
    SLICE_X9Y81          FDCE                                         f  FT_exp_info/Exp_R_Reg/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.835     1.924    FT_exp_info/Exp_R_Reg/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  FT_exp_info/Exp_R_Reg/Q_reg[5]/C
                         clock pessimism             -0.501     1.422    
    SLICE_X9Y81          FDCE (Remov_fdce_C_CLR)     -0.092     1.330    FT_exp_info/Exp_R_Reg/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FT_exp_info/Exp_R_Reg/Q_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.446%)  route 0.405ns (68.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.569     1.411    FSM_FPU_Multiplication/clk_IBUF_BUFG
    SLICE_X9Y85          FDCE                                         r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDCE (Prop_fdce_C_Q)         0.141     1.552 r  FSM_FPU_Multiplication/FSM_sequential_state_reg_reg[4]/Q
                         net (fo=36, routed)          0.199     1.751    FSM_FPU_Multiplication/state_reg[4]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.796 f  FSM_FPU_Multiplication/Q[8]_i_3/O
                         net (fo=67, routed)          0.206     2.003    FT_exp_info/Exp_R_Reg/AR[0]
    SLICE_X9Y81          FDCE                                         f  FT_exp_info/Exp_R_Reg/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.835     1.924    FT_exp_info/Exp_R_Reg/clk_IBUF_BUFG
    SLICE_X9Y81          FDCE                                         r  FT_exp_info/Exp_R_Reg/Q_reg[6]/C
                         clock pessimism             -0.501     1.422    
    SLICE_X9Y81          FDCE (Remov_fdce_C_CLR)     -0.092     1.330    FT_exp_info/Exp_R_Reg/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.672    





