{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696034597814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696034597827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 18:43:17 2023 " "Processing started: Fri Sep 29 18:43:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696034597827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034597827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world_lab -c hello_world_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world_lab -c hello_world_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034597827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696034599067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696034599067 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_setup_v2.qsys " "Elaborating Platform Designer system entity \"nios_setup_v2.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696034614214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:40 Progress: Loading devkit_hello_world/nios_setup_v2.qsys " "2023.09.29.18:43:40 Progress: Loading devkit_hello_world/nios_setup_v2.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034620715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:41 Progress: Reading input file " "2023.09.29.18:43:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034621800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:41 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.09.29.18:43:41 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034621956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Parameterizing module clk_0 " "2023.09.29.18:43:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Adding key_0 \[altera_avalon_pio 18.1\] " "2023.09.29.18:43:43 Progress: Adding key_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Parameterizing module key_0 " "2023.09.29.18:43:43 Progress: Parameterizing module key_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Adding key_1 \[altera_avalon_pio 18.1\] " "2023.09.29.18:43:43 Progress: Adding key_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Parameterizing module key_1 " "2023.09.29.18:43:43 Progress: Parameterizing module key_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Adding led \[altera_avalon_pio 18.1\] " "2023.09.29.18:43:43 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Parameterizing module led " "2023.09.29.18:43:43 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Adding nios2e \[altera_nios2_gen2 18.1\] " "2023.09.29.18:43:43 Progress: Adding nios2e \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Parameterizing module nios2e " "2023.09.29.18:43:43 Progress: Parameterizing module nios2e" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:43 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2023.09.29.18:43:43 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034623976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:44 Progress: Parameterizing module onchip_memory " "2023.09.29.18:43:44 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034624025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:44 Progress: Adding switch \[altera_avalon_pio 18.1\] " "2023.09.29.18:43:44 Progress: Adding switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034624025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:44 Progress: Parameterizing module switch " "2023.09.29.18:43:44 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034624029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:44 Progress: Adding uart \[altera_avalon_jtag_uart 18.1\] " "2023.09.29.18:43:44 Progress: Adding uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034624035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:44 Progress: Parameterizing module uart " "2023.09.29.18:43:44 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034624076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:44 Progress: Building connections " "2023.09.29.18:43:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034624076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:44 Progress: Parameterizing connections " "2023.09.29.18:43:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034624184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:44 Progress: Validating " "2023.09.29.18:43:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034624189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.29.18:43:46 Progress: Done reading input file " "2023.09.29.18:43:46 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034626757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.key_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup_v2.key_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034629106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup_v2.key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034629106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup_v2.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034629115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2.uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_setup_v2.uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034629115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2: Generating nios_setup_v2 \"nios_setup_v2\" for QUARTUS_SYNTH " "Nios_setup_v2: Generating nios_setup_v2 \"nios_setup_v2\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034630331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_0: Starting RTL generation for module 'nios_setup_v2_key_0' " "Key_0: Starting RTL generation for module 'nios_setup_v2_key_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034638954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_key_0 --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0002_key_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0002_key_0_gen//nios_setup_v2_key_0_component_configuration.pl  --do_build_sim=0  \] " "Key_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_key_0 --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0002_key_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0002_key_0_gen//nios_setup_v2_key_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034638954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_0: Done RTL generation for module 'nios_setup_v2_key_0' " "Key_0: Done RTL generation for module 'nios_setup_v2_key_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034639409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_0: \"nios_setup_v2\" instantiated altera_avalon_pio \"key_0\" " "Key_0: \"nios_setup_v2\" instantiated altera_avalon_pio \"key_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034639417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'nios_setup_v2_led' " "Led: Starting RTL generation for module 'nios_setup_v2_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034639432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_led --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0003_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0003_led_gen//nios_setup_v2_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_v2_led --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0003_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0003_led_gen//nios_setup_v2_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034639432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'nios_setup_v2_led' " "Led: Done RTL generation for module 'nios_setup_v2_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034639801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"nios_setup_v2\" instantiated altera_avalon_pio \"led\" " "Led: \"nios_setup_v2\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034639806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e: \"nios_setup_v2\" instantiated altera_nios2_gen2 \"nios2e\" " "Nios2e: \"nios_setup_v2\" instantiated altera_nios2_gen2 \"nios2e\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034640820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_setup_v2_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_setup_v2_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034640826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_v2_onchip_memory --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0004_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0004_onchip_memory_gen//nios_setup_v2_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_v2_onchip_memory --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0004_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0004_onchip_memory_gen//nios_setup_v2_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034640826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_setup_v2_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_setup_v2_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034641106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios_setup_v2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios_setup_v2\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034641111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios_setup_v2_uart' " "Uart: Starting RTL generation for module 'nios_setup_v2_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034641116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_v2_uart --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0005_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0005_uart_gen//nios_setup_v2_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_v2_uart --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0005_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0005_uart_gen//nios_setup_v2_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034641116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios_setup_v2_uart' " "Uart: Done RTL generation for module 'nios_setup_v2_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034641541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios_setup_v2\" instantiated altera_avalon_jtag_uart \"uart\" " "Uart: \"nios_setup_v2\" instantiated altera_avalon_jtag_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034641562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034646565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034647069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034648167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034649018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034649703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034650229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034650834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_setup_v2\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_setup_v2\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034655147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_setup_v2\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_setup_v2\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034655156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_setup_v2\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_setup_v2\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034655169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_setup_v2_nios2e_cpu' " "Cpu: Starting RTL generation for module 'nios_setup_v2_nios2e_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034655186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_setup_v2_nios2e_cpu --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0008_cpu_gen//nios_setup_v2_nios2e_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_setup_v2_nios2e_cpu --dir=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/itssh/AppData/Local/Temp/alt9630_2703849032943545753.dir/0008_cpu_gen//nios_setup_v2_nios2e_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034655186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:15 (*) Starting Nios II generation " "Cpu: # 2023.09.29 18:44:15 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:15 (*)   Checking for plaintext license. " "Cpu: # 2023.09.29 18:44:15 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.09.29 18:44:16 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.09.29 18:44:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:16 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.09.29 18:44:16 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:16 (*)   Plaintext license not found. " "Cpu: # 2023.09.29 18:44:16 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:16 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.09.29 18:44:16 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:16 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.09.29 18:44:16 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:16 (*)   Creating all objects for CPU " "Cpu: # 2023.09.29 18:44:16 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:18 (*)   Generating RTL from CPU objects " "Cpu: # 2023.09.29 18:44:18 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:18 (*)   Creating plain-text RTL " "Cpu: # 2023.09.29 18:44:18 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.29 18:44:19 (*) Done Nios II generation " "Cpu: # 2023.09.29 18:44:19 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_setup_v2_nios2e_cpu' " "Cpu: Done RTL generation for module 'nios_setup_v2_nios2e_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2e\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2e\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2e_data_master_translator\" " "Nios2e_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2e_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"uart_avalon_jtag_slave_translator\" " "Uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2e_data_master_agent\" " "Nios2e_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2e_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"uart_avalon_jtag_slave_agent\" " "Uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"uart_avalon_jtag_slave_agent_rsp_fifo\" " "Uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AlteraPrj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/AlteraPrj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AlteraPrj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/AlteraPrj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AlteraPrj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/AlteraPrj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034659552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034660568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034660575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup_v2: Done \"nios_setup_v2\" with 28 modules, 40 files " "Nios_setup_v2: Done \"nios_setup_v2\" with 28 modules, 40 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034660575 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_setup_v2.qsys " "Finished elaborating Platform Designer system entity \"nios_setup_v2.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696034661995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/nios_setup_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/nios_setup_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2 " "Found entity 1: nios_setup_v2" {  } { { "nios_setup_v2/synthesis/nios_setup_v2.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/nios_setup_v2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_setup_v2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_irq_mapper " "Found entity 1: nios_setup_v2_irq_mapper" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0 " "Found entity 1: nios_setup_v2_mm_interconnect_0" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_v2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_mux_001" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662439 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_mux" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_v2_mm_interconnect_0_rsp_demux" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_mux_001" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_mux" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_demux_001" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_v2_mm_interconnect_0_cmd_demux" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696034662476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696034662476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_003_default_decode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662476 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_003 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_003" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696034662476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696034662476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_002_default_decode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662486 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_002" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696034662488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696034662488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_001_default_decode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662494 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router_001 " "Found entity 2: nios_setup_v2_mm_interconnect_0_router_001" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_v2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696034662503 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_v2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_v2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696034662504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_v2_mm_interconnect_0_router_default_decode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662506 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_mm_interconnect_0_router " "Found entity 2: nios_setup_v2_mm_interconnect_0_router" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_uart_sim_scfifo_w " "Found entity 1: nios_setup_v2_uart_sim_scfifo_w" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662557 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_uart_scfifo_w " "Found entity 2: nios_setup_v2_uart_scfifo_w" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662557 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_v2_uart_sim_scfifo_r " "Found entity 3: nios_setup_v2_uart_sim_scfifo_r" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662557 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_v2_uart_scfifo_r " "Found entity 4: nios_setup_v2_uart_scfifo_r" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662557 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_v2_uart " "Found entity 5: nios_setup_v2_uart" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_onchip_memory " "Found entity 1: nios_setup_v2_onchip_memory" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e " "Found entity 1: nios_setup_v2_nios2e" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_register_bank_a_module " "Found entity 1: nios_setup_v2_nios2e_cpu_register_bank_a_module" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_v2_nios2e_cpu_register_bank_b_module " "Found entity 2: nios_setup_v2_nios2e_cpu_register_bank_b_module" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_v2_nios2e_cpu_nios2_oci_debug " "Found entity 3: nios_setup_v2_nios2e_cpu_nios2_oci_debug" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_v2_nios2e_cpu_nios2_oci_break " "Found entity 4: nios_setup_v2_nios2e_cpu_nios2_oci_break" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_v2_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: nios_setup_v2_nios2e_cpu_nios2_oci_xbrk" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_setup_v2_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: nios_setup_v2_nios2e_cpu_nios2_oci_dbrk" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_setup_v2_nios2e_cpu_nios2_oci_itrace " "Found entity 7: nios_setup_v2_nios2e_cpu_nios2_oci_itrace" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_setup_v2_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: nios_setup_v2_nios2e_cpu_nios2_oci_td_mode" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_setup_v2_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: nios_setup_v2_nios2e_cpu_nios2_oci_dtrace" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_setup_v2_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_setup_v2_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_setup_v2_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_setup_v2_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_setup_v2_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_setup_v2_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_setup_v2_nios2e_cpu_nios2_oci_fifo " "Found entity 13: nios_setup_v2_nios2e_cpu_nios2_oci_fifo" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_setup_v2_nios2e_cpu_nios2_oci_pib " "Found entity 14: nios_setup_v2_nios2e_cpu_nios2_oci_pib" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_setup_v2_nios2e_cpu_nios2_oci_im " "Found entity 15: nios_setup_v2_nios2e_cpu_nios2_oci_im" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_setup_v2_nios2e_cpu_nios2_performance_monitors " "Found entity 16: nios_setup_v2_nios2e_cpu_nios2_performance_monitors" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_setup_v2_nios2e_cpu_nios2_avalon_reg " "Found entity 17: nios_setup_v2_nios2e_cpu_nios2_avalon_reg" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_setup_v2_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: nios_setup_v2_nios2e_cpu_ociram_sp_ram_module" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_setup_v2_nios2e_cpu_nios2_ocimem " "Found entity 19: nios_setup_v2_nios2e_cpu_nios2_ocimem" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_setup_v2_nios2e_cpu_nios2_oci " "Found entity 20: nios_setup_v2_nios2e_cpu_nios2_oci" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_setup_v2_nios2e_cpu " "Found entity 21: nios_setup_v2_nios2e_cpu" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_debug_slave_sysclk " "Found entity 1: nios_setup_v2_nios2e_cpu_debug_slave_sysclk" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_debug_slave_tck " "Found entity 1: nios_setup_v2_nios2e_cpu_debug_slave_tck" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_debug_slave_wrapper " "Found entity 1: nios_setup_v2_nios2e_cpu_debug_slave_wrapper" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_nios2e_cpu_test_bench " "Found entity 1: nios_setup_v2_nios2e_cpu_test_bench" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_led " "Found entity 1: nios_setup_v2_led" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup_v2/synthesis/submodules/nios_setup_v2_key_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup_v2/synthesis/submodules/nios_setup_v2_key_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_v2_key_0 " "Found entity 1: nios_setup_v2_key_0" {  } { { "nios_setup_v2/synthesis/submodules/nios_setup_v2_key_0.v" "" { Text "C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_key_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.v 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.v" "" { Text "C:/AlteraPrj/devkit_hello_world/hello_world.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696034662650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662650 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/nios_setup_v2.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/nios_setup_v2.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/nios_setup_v2.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/nios_setup_v2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/nios_setup_v2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/nios_setup_v2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_avalon_sc_fifo.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662685 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662686 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_burst_uncompressor.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662702 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_master_agent.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662714 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_master_translator.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662735 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662746 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_slave_translator.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_reset_controller.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_reset_controller.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_reset_synchronizer.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_irq_mapper.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_key_0.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_key_0.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_key_0.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_key_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_key_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_key_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662781 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_led.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_led.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_led.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_led.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662784 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662818 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662823 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662844 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662846 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662856 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662873 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662879 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662882 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662885 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662895 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662912 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662916 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662927 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662935 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662949 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662958 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_test_bench.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_nios2e_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_nios2e_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662975 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_onchip_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_onchip_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662981 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_uart.v C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v " "File \"c:/alteraprj/devkit_hello_world/db/ip/nios_setup_v2/submodules/nios_setup_v2_uart.v\" is a duplicate of already analyzed file \"C:/AlteraPrj/devkit_hello_world/nios_setup_v2/synthesis/submodules/nios_setup_v2_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1696034662990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup_v2/submodules/nios_setup_v2_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup_v2/submodules/nios_setup_v2_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034662994 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY hello_world.v(22) " "Verilog HDL error at hello_world.v(22): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hello_world.v" "" { Text "C:/AlteraPrj/devkit_hello_world/hello_world.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696034663040 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "KEY hello_world.v(23) " "Verilog HDL error at hello_world.v(23): object \"KEY\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hello_world.v" "" { Text "C:/AlteraPrj/devkit_hello_world/hello_world.v" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696034663040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/AlteraPrj/devkit_hello_world/output_files/hello_world_lab.map.smsg " "Generated suppressed messages file C:/AlteraPrj/devkit_hello_world/output_files/hello_world_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034663147 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696034663316 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 29 18:44:23 2023 " "Processing ended: Fri Sep 29 18:44:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696034663316 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696034663316 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696034663316 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034663316 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696034664029 ""}
