#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_9^done_mat_mul_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^done_mat_mul.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_9^done_mat_mul_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_9^done_mat_mul_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n1017311.in[3] (.names)                                                                                                                                                      0.927     1.094
n1017311.out[0] (.names)                                                                                                                                                     0.261     1.355
n1017307.in[3] (.names)                                                                                                                                                      2.361     3.716
n1017307.out[0] (.names)                                                                                                                                                     0.261     3.977
n1017297.in[4] (.names)                                                                                                                                                      2.047     6.024
n1017297.out[0] (.names)                                                                                                                                                     0.261     6.285
matrix_multiplication^done_mat_mul.in[0] (.names)                                                                                                                            0.476     6.761
matrix_multiplication^done_mat_mul.out[0] (.names)                                                                                                                           0.235     6.996
out:matrix_multiplication^done_mat_mul.outpad[0] (.output)                                                                                                                   3.820    10.816
data arrival time                                                                                                                                                                     10.816

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                            0.000     0.000
output external delay                                                                                                                                                        0.000     0.000
data required time                                                                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     0.000
data arrival time                                                                                                                                                                    -10.816
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                     -10.816


#Path 2
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo018671.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li018671.in[0] (.names)                                               9.948     9.948
li018671.out[0] (.names)                                              0.235    10.183
lo018671.D[0] (.latch)                                                0.000    10.183
data arrival time                                                              10.183

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo018671.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.183
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.207


#Path 3
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo018624.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li018624.in[0] (.names)                                               9.948     9.948
li018624.out[0] (.names)                                              0.235    10.183
lo018624.D[0] (.latch)                                                0.000    10.183
data arrival time                                                              10.183

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo018624.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.183
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.207


#Path 4
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo018530.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li018530.in[0] (.names)                                               9.948     9.948
li018530.out[0] (.names)                                              0.235    10.183
lo018530.D[0] (.latch)                                                0.000    10.183
data arrival time                                                              10.183

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo018530.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.183
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.207


#Path 5
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo018718.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li018718.in[0] (.names)                                               9.948     9.948
li018718.out[0] (.names)                                              0.235    10.183
lo018718.D[0] (.latch)                                                0.000    10.183
data arrival time                                                              10.183

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo018718.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.183
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.207


#Path 6
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo018765.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li018765.in[0] (.names)                                               9.948     9.948
li018765.out[0] (.names)                                              0.235    10.183
lo018765.D[0] (.latch)                                                0.000    10.183
data arrival time                                                              10.183

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo018765.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.183
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.207


#Path 7
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo018953.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li018953.in[0] (.names)                                               9.948     9.948
li018953.out[0] (.names)                                              0.235    10.183
lo018953.D[0] (.latch)                                                0.000    10.183
data arrival time                                                              10.183

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo018953.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.183
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.207


#Path 8
Startpoint: matrix_multiplication^reset_28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo182597.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_28.inpad[0] (.input)                       0.000     0.000
li182597.in[0] (.names)                                                9.938     9.938
li182597.out[0] (.names)                                               0.235    10.173
lo182597.D[0] (.latch)                                                 0.000    10.173
data arrival time                                                               10.173

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo182597.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.173
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.196


#Path 9
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo143960.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li143960.in[0] (.names)                                                9.926     9.926
li143960.out[0] (.names)                                               0.235    10.161
lo143960.D[0] (.latch)                                                 0.000    10.161
data arrival time                                                               10.161

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo143960.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.161
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.184


#Path 10
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo143959.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li143959.in[0] (.names)                                                9.926     9.926
li143959.out[0] (.names)                                               0.235    10.161
lo143959.D[0] (.latch)                                                 0.000    10.161
data arrival time                                                               10.161

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo143959.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.161
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.184


#Path 11
Startpoint: matrix_multiplication^reset_2.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^b3_data_delayed_1~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                 0.000     0.000
matrix_multiplication^reset_2.inpad[0] (.input)                                                                                                                                      0.000     0.000
n1087663.in[0] (.names)                                                                                                                                                              5.525     5.525
n1087663.out[0] (.names)                                                                                                                                                             0.235     5.760
n1105282.in[5] (.names)                                                                                                                                                              1.363     7.123
n1105282.out[0] (.names)                                                                                                                                                             0.261     7.384
n899240.in[0] (.names)                                                                                                                                                               2.483     9.867
n899240.out[0] (.names)                                                                                                                                                              0.235    10.102
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^b3_data_delayed_1~5_FF_NODE.D[0] (.latch)                         0.000    10.102
data arrival time                                                                                                                                                                             10.102

clock matrix_multiplication^clk (rise edge)                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                 0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                          0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_10^b3_data_delayed_1~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                    0.000     0.042
cell setup time                                                                                                                                                                     -0.066    -0.024
data required time                                                                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                            -0.024
data arrival time                                                                                                                                                                            -10.102
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                             -10.125


#Path 12
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo000353.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li000353.in[0] (.names)                                               9.865     9.865
li000353.out[0] (.names)                                              0.235    10.100
lo000353.D[0] (.latch)                                                0.000    10.100
data arrival time                                                              10.100

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo000353.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.100
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.124


#Path 13
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo000292.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li000292.in[0] (.names)                                               9.865     9.865
li000292.out[0] (.names)                                              0.235    10.100
lo000292.D[0] (.latch)                                                0.000    10.100
data arrival time                                                              10.100

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo000292.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.100
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.124


#Path 14
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo000170.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li000170.in[0] (.names)                                               9.865     9.865
li000170.out[0] (.names)                                              0.235    10.100
lo000170.D[0] (.latch)                                                0.000    10.100
data arrival time                                                              10.100

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo000170.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.100
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.124


#Path 15
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo000780.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li000780.in[0] (.names)                                               9.865     9.865
li000780.out[0] (.names)                                              0.235    10.100
lo000780.D[0] (.latch)                                                0.000    10.100
data arrival time                                                              10.100

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo000780.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.100
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.124


#Path 16
Startpoint: matrix_multiplication^reset_25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo101974.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_25.inpad[0] (.input)                       0.000     0.000
li101974.in[0] (.names)                                                9.865     9.865
li101974.out[0] (.names)                                               0.235    10.100
lo101974.D[0] (.latch)                                                 0.000    10.100
data arrival time                                                               10.100

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo101974.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.100
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.123


#Path 17
Startpoint: matrix_multiplication^reset_25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo101973.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_25.inpad[0] (.input)                       0.000     0.000
li101973.in[0] (.names)                                                9.865     9.865
li101973.out[0] (.names)                                               0.235    10.100
lo101973.D[0] (.latch)                                                 0.000    10.100
data arrival time                                                               10.100

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo101973.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.100
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.123


#Path 18
Startpoint: matrix_multiplication^reset_25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo101972.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_25.inpad[0] (.input)                       0.000     0.000
li101972.in[0] (.names)                                                9.865     9.865
li101972.out[0] (.names)                                               0.235    10.100
lo101972.D[0] (.latch)                                                 0.000    10.100
data arrival time                                                               10.100

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo101972.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.100
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.123


#Path 19
Startpoint: matrix_multiplication^reset_25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_6.processing_element+pe30^out_b~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_25.inpad[0] (.input)                                                                                                                                                0.000     0.000
n685660.in[0] (.names)                                                                                                                                                                          9.865     9.865
n685660.out[0] (.names)                                                                                                                                                                         0.235    10.100
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_6.processing_element+pe30^out_b~3_FF_NODE.D[0] (.latch)                         0.000    10.100
data arrival time                                                                                                                                                                                        10.100

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_8_6.processing_element+pe30^out_b~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.100
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.123


#Path 20
Startpoint: matrix_multiplication^reset_25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo102113.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_25.inpad[0] (.input)                       0.000     0.000
li102113.in[0] (.names)                                                9.865     9.865
li102113.out[0] (.names)                                               0.235    10.100
lo102113.D[0] (.latch)                                                 0.000    10.100
data arrival time                                                               10.100

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo102113.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.100
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.123


#Path 21
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n441050.in[0] (.names)                                                                                                                                                                          9.842     9.842
n441050.out[0] (.names)                                                                                                                                                                         0.235    10.077
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~5_FF_NODE.D[0] (.latch)                         0.000    10.077
data arrival time                                                                                                                                                                                        10.077

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.077
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.101


#Path 22
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo053609.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
li053609.in[0] (.names)                                               9.842     9.842
li053609.out[0] (.names)                                              0.235    10.077
lo053609.D[0] (.latch)                                                0.000    10.077
data arrival time                                                              10.077

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo053609.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.077
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.101


#Path 23
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6.processing_element+pe23^out_a~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n441500.in[0] (.names)                                                                                                                                                                          9.839     9.839
n441500.out[0] (.names)                                                                                                                                                                         0.235    10.074
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6.processing_element+pe23^out_a~7_FF_NODE.D[0] (.latch)                         0.000    10.074
data arrival time                                                                                                                                                                                        10.074

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_6.processing_element+pe23^out_a~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.074
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.097


#Path 24
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo051495.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
li051495.in[0] (.names)                                               9.839     9.839
li051495.out[0] (.names)                                              0.235    10.074
lo051495.D[0] (.latch)                                                0.000    10.074
data arrival time                                                              10.074

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo051495.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.074
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.097


#Path 25
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo051496.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
li051496.in[0] (.names)                                               9.839     9.839
li051496.out[0] (.names)                                              0.235    10.074
lo051496.D[0] (.latch)                                                0.000    10.074
data arrival time                                                              10.074

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo051496.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.074
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.097


#Path 26
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe13^out_a~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n430485.in[0] (.names)                                                                                                                                                                          9.839     9.839
n430485.out[0] (.names)                                                                                                                                                                         0.235    10.074
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe13^out_a~6_FF_NODE.D[0] (.latch)                         0.000    10.074
data arrival time                                                                                                                                                                                        10.074

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe13^out_a~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.074
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.097


#Path 27
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo053702.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
li053702.in[0] (.names)                                               9.839     9.839
li053702.out[0] (.names)                                              0.235    10.074
lo053702.D[0] (.latch)                                                0.000    10.074
data arrival time                                                              10.074

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo053702.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.074
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.097


#Path 28
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo053703.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
li053703.in[0] (.names)                                               9.839     9.839
li053703.out[0] (.names)                                              0.235    10.074
lo053703.D[0] (.latch)                                                0.000    10.074
data arrival time                                                              10.074

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo053703.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.074
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.097


#Path 29
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo053701.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
li053701.in[0] (.names)                                               9.839     9.839
li053701.out[0] (.names)                                              0.235    10.074
lo053701.D[0] (.latch)                                                0.000    10.074
data arrival time                                                              10.074

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo053701.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.074
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.097


#Path 30
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n441520.in[0] (.names)                                                                                                                                                                          9.839     9.839
n441520.out[0] (.names)                                                                                                                                                                         0.235    10.074
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~7_FF_NODE.D[0] (.latch)                         0.000    10.074
data arrival time                                                                                                                                                                                        10.074

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.074
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.097


#Path 31
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n440815.in[0] (.names)                                                                                                                                                                          9.839     9.839
n440815.out[0] (.names)                                                                                                                                                                         0.235    10.074
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~4_FF_NODE.D[0] (.latch)                         0.000    10.074
data arrival time                                                                                                                                                                                        10.074

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_7.processing_element+pe23^out_a~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.074
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.097


#Path 32
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo053561.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
li053561.in[0] (.names)                                               9.839     9.839
li053561.out[0] (.names)                                              0.235    10.074
lo053561.D[0] (.latch)                                                0.000    10.074
data arrival time                                                              10.074

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo053561.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.074
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.097


#Path 33
Startpoint: matrix_multiplication^reset_1.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo053562.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_1.inpad[0] (.input)                       0.000     0.000
li053562.in[0] (.names)                                               9.839     9.839
li053562.out[0] (.names)                                              0.235    10.074
lo053562.D[0] (.latch)                                                0.000    10.074
data arrival time                                                              10.074

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo053562.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.074
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.097


#Path 34
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                                                                                                                                   0.000     0.000
n274950.in[5] (.names)                                                                                                                                                             9.803     9.803
n274950.out[0] (.names)                                                                                                                                                            0.261    10.064
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~39_FF_NODE.D[0] (.latch)                         0.000    10.064
data arrival time                                                                                                                                                                           10.064

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~39_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.064
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.088


#Path 35
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                                                                                                                                   0.000     0.000
n274955.in[5] (.names)                                                                                                                                                             9.803     9.803
n274955.out[0] (.names)                                                                                                                                                            0.261    10.064
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~23_FF_NODE.D[0] (.latch)                         0.000    10.064
data arrival time                                                                                                                                                                           10.064

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~23_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.064
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.088


#Path 36
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~7_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                                                                                                                                  0.000     0.000
n274960.in[5] (.names)                                                                                                                                                            9.803     9.803
n274960.out[0] (.names)                                                                                                                                                           0.261    10.064
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~7_FF_NODE.D[0] (.latch)                         0.000    10.064
data arrival time                                                                                                                                                                          10.064

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10^row2_shift_reg~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                         -10.064
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -10.088


#Path 37
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~30_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                                                                                                                                    0.000     0.000
n234325.in[3] (.names)                                                                                                                                                             9.826     9.826
n234325.out[0] (.names)                                                                                                                                                            0.235    10.061
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~30_FF_NODE.D[0] (.latch)                         0.000    10.061
data arrival time                                                                                                                                                                           10.061

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~30_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.061
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.085


#Path 38
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~46_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                                                                                                                                    0.000     0.000
n234320.in[3] (.names)                                                                                                                                                             9.826     9.826
n234320.out[0] (.names)                                                                                                                                                            0.235    10.061
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~46_FF_NODE.D[0] (.latch)                         0.000    10.061
data arrival time                                                                                                                                                                           10.061

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~46_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.061
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.085


#Path 39
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~14_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                                                                                                                                    0.000     0.000
n234330.in[3] (.names)                                                                                                                                                             9.826     9.826
n234330.out[0] (.names)                                                                                                                                                            0.235    10.061
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~14_FF_NODE.D[0] (.latch)                         0.000    10.061
data arrival time                                                                                                                                                                           10.061

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~14_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.061
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.085


#Path 40
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~20_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                                                                                                                                    0.000     0.000
n231975.in[3] (.names)                                                                                                                                                             9.826     9.826
n231975.out[0] (.names)                                                                                                                                                            0.235    10.061
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~20_FF_NODE.D[0] (.latch)                         0.000    10.061
data arrival time                                                                                                                                                                           10.061

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~20_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.061
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.085


#Path 41
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo148830.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                       0.000     0.000
li148830.in[0] (.names)                                               9.826     9.826
li148830.out[0] (.names)                                              0.235    10.061
lo148830.D[0] (.latch)                                                0.000    10.061
data arrival time                                                              10.061

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo148830.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.061
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.085


#Path 42
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo148820.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                       0.000     0.000
li148820.in[0] (.names)                                               9.826     9.826
li148820.out[0] (.names)                                              0.235    10.061
lo148820.D[0] (.latch)                                                0.000    10.061
data arrival time                                                              10.061

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo148820.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.061
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.085


#Path 43
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo146670.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                       0.000     0.000
li146670.in[0] (.names)                                               9.826     9.826
li146670.out[0] (.names)                                              0.235    10.061
lo146670.D[0] (.latch)                                                0.000    10.061
data arrival time                                                              10.061

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo146670.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.061
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.085


#Path 44
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo146660.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                       0.000     0.000
li146660.in[0] (.names)                                               9.826     9.826
li146660.out[0] (.names)                                              0.235    10.061
lo146660.D[0] (.latch)                                                0.000    10.061
data arrival time                                                              10.061

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo146660.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.061
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.085


#Path 45
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo144510.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                       0.000     0.000
li144510.in[0] (.names)                                               9.826     9.826
li144510.out[0] (.names)                                              0.235    10.061
lo144510.D[0] (.latch)                                                0.000    10.061
data arrival time                                                              10.061

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo144510.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.061
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.085


#Path 46
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo144500.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                       0.000     0.000
li144500.in[0] (.names)                                               9.826     9.826
li144500.out[0] (.names)                                              0.235    10.061
lo144500.D[0] (.latch)                                                0.000    10.061
data arrival time                                                              10.061

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo144500.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.061
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.085


#Path 47
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~36_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                                                                                                                                    0.000     0.000
n231970.in[3] (.names)                                                                                                                                                             9.826     9.826
n231970.out[0] (.names)                                                                                                                                                            0.235    10.061
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~36_FF_NODE.D[0] (.latch)                         0.000    10.061
data arrival time                                                                                                                                                                           10.061

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~36_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.061
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.085


#Path 48
Startpoint: matrix_multiplication^reset_8.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_8.inpad[0] (.input)                                                                                                                                   0.000     0.000
n231980.in[3] (.names)                                                                                                                                                            9.826     9.826
n231980.out[0] (.names)                                                                                                                                                           0.235    10.061
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~4_FF_NODE.D[0] (.latch)                         0.000    10.061
data arrival time                                                                                                                                                                          10.061

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^row3_shift_reg~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                         -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                         -10.061
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -10.085


#Path 49
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_8.processing_element+pe32^out_b~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                                0.000     0.000
n796115.in[0] (.names)                                                                                                                                                                          9.806     9.806
n796115.out[0] (.names)                                                                                                                                                                         0.235    10.041
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_8.processing_element+pe32^out_b~4_FF_NODE.D[0] (.latch)                         0.000    10.041
data arrival time                                                                                                                                                                                        10.041

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_8.processing_element+pe32^out_b~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.041
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.064


#Path 50
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo123873.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li123873.in[0] (.names)                                                9.806     9.806
li123873.out[0] (.names)                                               0.235    10.041
lo123873.D[0] (.latch)                                                 0.000    10.041
data arrival time                                                               10.041

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo123873.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.041
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.064


#Path 51
Startpoint: matrix_multiplication^reset_28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo179872.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_28.inpad[0] (.input)                       0.000     0.000
li179872.in[0] (.names)                                                9.804     9.804
li179872.out[0] (.names)                                               0.235    10.039
lo179872.D[0] (.latch)                                                 0.000    10.039
data arrival time                                                               10.039

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo179872.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.039
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.063


#Path 52
Startpoint: matrix_multiplication^reset_28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo179871.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_28.inpad[0] (.input)                       0.000     0.000
li179871.in[0] (.names)                                                9.804     9.804
li179871.out[0] (.names)                                               0.235    10.039
lo179871.D[0] (.latch)                                                 0.000    10.039
data arrival time                                                               10.039

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo179871.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.039
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.063


#Path 53
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo151346.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li151346.in[0] (.names)                                                9.803     9.803
li151346.out[0] (.names)                                               0.235    10.038
lo151346.D[0] (.latch)                                                 0.000    10.038
data arrival time                                                               10.038

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo151346.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.038
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.062


#Path 54
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^row2_shift_reg~39_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                                                                                                                                   0.000     0.000
n274970.in[3] (.names)                                                                                                                                                             9.803     9.803
n274970.out[0] (.names)                                                                                                                                                            0.235    10.038
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^row2_shift_reg~39_FF_NODE.D[0] (.latch)                         0.000    10.038
data arrival time                                                                                                                                                                           10.038

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^row2_shift_reg~39_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.038
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.062


#Path 55
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^row2_shift_reg~55_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
input external delay                                                                                                                                                               0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                                                                                                                                   0.000     0.000
n274965.in[3] (.names)                                                                                                                                                             9.803     9.803
n274965.out[0] (.names)                                                                                                                                                            0.235    10.038
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^row2_shift_reg~55_FF_NODE.D[0] (.latch)                         0.000    10.038
data arrival time                                                                                                                                                                           10.038

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^row2_shift_reg~55_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                  0.000     0.042
cell setup time                                                                                                                                                                   -0.066    -0.024
data required time                                                                                                                                                                          -0.024
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          -0.024
data arrival time                                                                                                                                                                          -10.038
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -10.062


#Path 56
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo149186.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li149186.in[0] (.names)                                                9.803     9.803
li149186.out[0] (.names)                                               0.235    10.038
lo149186.D[0] (.latch)                                                 0.000    10.038
data arrival time                                                               10.038

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo149186.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.038
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.062


#Path 57
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo136092.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li136092.in[0] (.names)                                                9.803     9.803
li136092.out[0] (.names)                                               0.235    10.038
lo136092.D[0] (.latch)                                                 0.000    10.038
data arrival time                                                               10.038

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo136092.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.038
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.062


#Path 58
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo138252.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li138252.in[0] (.names)                                                9.803     9.803
li138252.out[0] (.names)                                               0.235    10.038
lo138252.D[0] (.latch)                                                 0.000    10.038
data arrival time                                                               10.038

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo138252.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.038
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.062


#Path 59
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140412.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140412.in[0] (.names)                                                9.803     9.803
li140412.out[0] (.names)                                               0.235    10.038
lo140412.D[0] (.latch)                                                 0.000    10.038
data arrival time                                                               10.038

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140412.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.038
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.062


#Path 60
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10.processing_element+pe13^out_a~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n1059730.in[0] (.names)                                                                                                                                                                          9.802     9.802
n1059730.out[0] (.names)                                                                                                                                                                         0.235    10.037
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10.processing_element+pe13^out_a~5_FF_NODE.D[0] (.latch)                         0.000    10.037
data arrival time                                                                                                                                                                                         10.037

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_10.processing_element+pe13^out_a~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                        -10.037
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -10.060


#Path 61
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140387.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140387.in[0] (.names)                                                9.802     9.802
li140387.out[0] (.names)                                               0.235    10.037
lo140387.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140387.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 62
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo167380.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li167380.in[0] (.names)                                                9.802     9.802
li167380.out[0] (.names)                                               0.235    10.037
lo167380.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo167380.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 63
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140384.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140384.in[0] (.names)                                                9.802     9.802
li140384.out[0] (.names)                                               0.235    10.037
lo140384.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140384.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 64
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140386.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140386.in[0] (.names)                                                9.802     9.802
li140386.out[0] (.names)                                               0.235    10.037
lo140386.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140386.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 65
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140389.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140389.in[0] (.names)                                                9.802     9.802
li140389.out[0] (.names)                                               0.235    10.037
lo140389.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140389.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 66
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140390.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140390.in[0] (.names)                                                9.802     9.802
li140390.out[0] (.names)                                               0.235    10.037
lo140390.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140390.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 67
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140393.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140393.in[0] (.names)                                                9.802     9.802
li140393.out[0] (.names)                                               0.235    10.037
lo140393.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140393.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 68
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140394.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140394.in[0] (.names)                                                9.802     9.802
li140394.out[0] (.names)                                               0.235    10.037
lo140394.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140394.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 69
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140395.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140395.in[0] (.names)                                                9.802     9.802
li140395.out[0] (.names)                                               0.235    10.037
lo140395.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140395.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 70
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140396.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140396.in[0] (.names)                                                9.802     9.802
li140396.out[0] (.names)                                               0.235    10.037
lo140396.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140396.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 71
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140403.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140403.in[0] (.names)                                                9.802     9.802
li140403.out[0] (.names)                                               0.235    10.037
lo140403.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140403.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 72
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140402.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140402.in[0] (.names)                                                9.802     9.802
li140402.out[0] (.names)                                               0.235    10.037
lo140402.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140402.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 73
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140397.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140397.in[0] (.names)                                                9.802     9.802
li140397.out[0] (.names)                                               0.235    10.037
lo140397.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140397.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 74
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140401.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140401.in[0] (.names)                                                9.802     9.802
li140401.out[0] (.names)                                               0.235    10.037
lo140401.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140401.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 75
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140398.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140398.in[0] (.names)                                                9.802     9.802
li140398.out[0] (.names)                                               0.235    10.037
lo140398.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140398.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 76
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140399.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140399.in[0] (.names)                                                9.802     9.802
li140399.out[0] (.names)                                               0.235    10.037
lo140399.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140399.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 77
Startpoint: matrix_multiplication^reset_17.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo140400.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_17.inpad[0] (.input)                       0.000     0.000
li140400.in[0] (.names)                                                9.802     9.802
li140400.out[0] (.names)                                               0.235    10.037
lo140400.D[0] (.latch)                                                 0.000    10.037
data arrival time                                                               10.037

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo140400.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.037
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.060


#Path 78
Startpoint: matrix_multiplication^reset_0.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo019235.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
matrix_multiplication^reset_0.inpad[0] (.input)                       0.000     0.000
li019235.in[0] (.names)                                               9.801     9.801
li019235.out[0] (.names)                                              0.235    10.036
lo019235.D[0] (.latch)                                                0.000    10.036
data arrival time                                                              10.036

clock matrix_multiplication^clk (rise edge)                           0.000     0.000
clock source latency                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                           0.000     0.000
lo019235.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                             -10.036
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -10.059


#Path 79
Startpoint: matrix_multiplication^reset_28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo182409.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_28.inpad[0] (.input)                       0.000     0.000
li182409.in[0] (.names)                                                9.793     9.793
li182409.out[0] (.names)                                               0.235    10.028
lo182409.D[0] (.latch)                                                 0.000    10.028
data arrival time                                                               10.028

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo182409.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.028
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.052


#Path 80
Startpoint: matrix_multiplication^reset_34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo187046.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_34.inpad[0] (.input)                       0.000     0.000
li187046.in[0] (.names)                                                9.790     9.790
li187046.out[0] (.names)                                               0.235    10.025
lo187046.D[0] (.latch)                                                 0.000    10.025
data arrival time                                                               10.025

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo187046.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.025
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.049


#Path 81
Startpoint: matrix_multiplication^reset_34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo187047.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_34.inpad[0] (.input)                       0.000     0.000
li187047.in[0] (.names)                                                9.790     9.790
li187047.out[0] (.names)                                               0.235    10.025
lo187047.D[0] (.latch)                                                 0.000    10.025
data arrival time                                                               10.025

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo187047.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.025
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.049


#Path 82
Startpoint: matrix_multiplication^reset_34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo187048.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_34.inpad[0] (.input)                       0.000     0.000
li187048.in[0] (.names)                                                9.790     9.790
li187048.out[0] (.names)                                               0.235    10.025
lo187048.D[0] (.latch)                                                 0.000    10.025
data arrival time                                                               10.025

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo187048.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.025
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.049


#Path 83
Startpoint: matrix_multiplication^reset_34.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11_4.processing_element+pe03^out_a~15_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                              0.000     0.000
input external delay                                                                                                                                                                              0.000     0.000
matrix_multiplication^reset_34.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n1224310.in[0] (.names)                                                                                                                                                                           9.790     9.790
n1224310.out[0] (.names)                                                                                                                                                                          0.235    10.025
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11_4.processing_element+pe03^out_a~15_FF_NODE.D[0] (.latch)                         0.000    10.025
data arrival time                                                                                                                                                                                          10.025

clock matrix_multiplication^clk (rise edge)                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_11_4.processing_element+pe03^out_a~15_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                                  -0.066    -0.024
data required time                                                                                                                                                                                         -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                         -0.024
data arrival time                                                                                                                                                                                         -10.025
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -10.049


#Path 84
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo127178.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li127178.in[0] (.names)                                                9.789     9.789
li127178.out[0] (.names)                                               0.235    10.024
lo127178.D[0] (.latch)                                                 0.000    10.024
data arrival time                                                               10.024

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo127178.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.024
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.048


#Path 85
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                                0.000     0.000
n851265.in[0] (.names)                                                                                                                                                                          9.789     9.789
n851265.out[0] (.names)                                                                                                                                                                         0.235    10.024
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~4_FF_NODE.D[0] (.latch)                         0.000    10.024
data arrival time                                                                                                                                                                                        10.024

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.048


#Path 86
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe30^out_b~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                                0.000     0.000
n813445.in[0] (.names)                                                                                                                                                                          9.789     9.789
n813445.out[0] (.names)                                                                                                                                                                         0.235    10.024
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe30^out_b~0_FF_NODE.D[0] (.latch)                         0.000    10.024
data arrival time                                                                                                                                                                                        10.024

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.048


#Path 87
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo134807.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li134807.in[0] (.names)                                                9.789     9.789
li134807.out[0] (.names)                                               0.235    10.024
lo134807.D[0] (.latch)                                                 0.000    10.024
data arrival time                                                               10.024

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo134807.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.024
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.048


#Path 88
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo127211.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li127211.in[0] (.names)                                                9.789     9.789
li127211.out[0] (.names)                                               0.235    10.024
lo127211.D[0] (.latch)                                                 0.000    10.024
data arrival time                                                               10.024

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo127211.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.024
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.048


#Path 89
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo134806.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li134806.in[0] (.names)                                                9.789     9.789
li134806.out[0] (.names)                                               0.235    10.024
lo134806.D[0] (.latch)                                                 0.000    10.024
data arrival time                                                               10.024

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo134806.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.024
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.048


#Path 90
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                                0.000     0.000
n850560.in[0] (.names)                                                                                                                                                                          9.786     9.786
n850560.out[0] (.names)                                                                                                                                                                         0.235    10.021
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~1_FF_NODE.D[0] (.latch)                         0.000    10.021
data arrival time                                                                                                                                                                                        10.021

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.021
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.045


#Path 91
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo134666.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li134666.in[0] (.names)                                                9.786     9.786
li134666.out[0] (.names)                                               0.235    10.021
lo134666.D[0] (.latch)                                                 0.000    10.021
data arrival time                                                               10.021

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo134666.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.021
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.045


#Path 92
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo134665.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li134665.in[0] (.names)                                                9.786     9.786
li134665.out[0] (.names)                                               0.235    10.021
lo134665.D[0] (.latch)                                                 0.000    10.021
data arrival time                                                               10.021

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo134665.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.021
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.045


#Path 93
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo128186.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li128186.in[0] (.names)                                                9.786     9.786
li128186.out[0] (.names)                                               0.235    10.021
lo128186.D[0] (.latch)                                                 0.000    10.021
data arrival time                                                               10.021

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo128186.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.021
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.045


#Path 94
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe30^out_b~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                                0.000     0.000
n818160.in[0] (.names)                                                                                                                                                                          9.786     9.786
n818160.out[0] (.names)                                                                                                                                                                         0.235    10.021
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe30^out_b~1_FF_NODE.D[0] (.latch)                         0.000    10.021
data arrival time                                                                                                                                                                                        10.021

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe30^out_b~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.021
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.045


#Path 95
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo143769.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li143769.in[0] (.names)                                                9.786     9.786
li143769.out[0] (.names)                                               0.235    10.021
lo143769.D[0] (.latch)                                                 0.000    10.021
data arrival time                                                               10.021

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo143769.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.021
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.045


#Path 96
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo143768.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li143768.in[0] (.names)                                                9.786     9.786
li143768.out[0] (.names)                                               0.235    10.021
lo143768.D[0] (.latch)                                                 0.000    10.021
data arrival time                                                               10.021

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo143768.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.021
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.045


#Path 97
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : lo123732.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
input external delay                                                   0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                       0.000     0.000
li123732.in[0] (.names)                                                9.786     9.786
li123732.out[0] (.names)                                               0.235    10.021
lo123732.D[0] (.latch)                                                 0.000    10.021
data arrival time                                                               10.021

clock matrix_multiplication^clk (rise edge)                            0.000     0.000
clock source latency                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                            0.000     0.000
lo123732.clk[0] (.latch)                                               0.042     0.042
clock uncertainty                                                      0.000     0.042
cell setup time                                                       -0.066    -0.024
data required time                                                              -0.024
--------------------------------------------------------------------------------------
data required time                                                              -0.024
data arrival time                                                              -10.021
--------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -10.045


#Path 98
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_8.processing_element+pe32^out_b~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                                0.000     0.000
n795410.in[0] (.names)                                                                                                                                                                          9.786     9.786
n795410.out[0] (.names)                                                                                                                                                                         0.235    10.021
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_8.processing_element+pe32^out_b~1_FF_NODE.D[0] (.latch)                         0.000    10.021
data arrival time                                                                                                                                                                                        10.021

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_8.processing_element+pe32^out_b~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.021
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.045


#Path 99
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                                0.000     0.000
n851030.in[0] (.names)                                                                                                                                                                          9.786     9.786
n851030.out[0] (.names)                                                                                                                                                                         0.235    10.021
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~3_FF_NODE.D[0] (.latch)                         0.000    10.021
data arrival time                                                                                                                                                                                        10.021

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_9.processing_element+pe33^out_b~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                       -10.021
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                        -10.045


#Path 100
Startpoint: matrix_multiplication^reset_14.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_10.processing_element+pe33^out_b~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_14.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n896555.in[0] (.names)                                                                                                                                                                           9.786     9.786
n896555.out[0] (.names)                                                                                                                                                                          0.235    10.021
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_10.processing_element+pe33^out_b~8_FF_NODE.D[0] (.latch)                         0.000    10.021
data arrival time                                                                                                                                                                                         10.021

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_48x48_systolic+u_matmul_48x48_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_10.processing_element+pe33^out_b~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                        -10.021
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -10.045


#End of timing report
