/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [3:0] _04_;
  wire [4:0] _05_;
  wire [8:0] _06_;
  reg [6:0] _07_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [29:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _08_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 8'h00;
    else _08_ <= { in_data[56], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _06_[8:6], _02_, _03_[1:0], _06_[2:1] } = _08_;
  assign celloutsig_1_15z = celloutsig_1_0z ? _01_ : _00_;
  assign celloutsig_0_0z = ~(in_data[21] & in_data[27]);
  assign celloutsig_1_0z = ~(in_data[131] & in_data[121]);
  assign celloutsig_0_14z = !(celloutsig_0_10z[2] ? celloutsig_0_7z : 1'h0);
  assign celloutsig_1_5z = ~(_00_ | celloutsig_1_4z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z | celloutsig_1_5z);
  assign celloutsig_0_21z = ~(celloutsig_0_19z | celloutsig_0_6z[4]);
  assign celloutsig_0_11z = ~_02_;
  assign celloutsig_0_29z = celloutsig_0_16z ^ celloutsig_0_6z[2];
  assign celloutsig_0_27z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_22z } + { _02_, _03_[1:0] };
  reg [3:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign { _04_[3:2], _00_, _04_[0] } = _19_;
  reg [4:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 5'h00;
    else _20_ <= in_data[146:142];
  assign { _05_[4:1], _01_ } = _20_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[80:75] / { 1'h1, _03_[0], _06_[2:1], 1'h0, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_9z } / { 1'h1, in_data[15], celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_14z[4:1] / { 1'h1, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_2z[6:1] === in_data[109:104];
  assign celloutsig_1_16z = { _04_[2], _00_, celloutsig_1_13z, celloutsig_1_0z } === { _04_[3:2], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_5z[3:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, _06_[8:6], _02_, _03_[1:0], _06_[2:1] } === { celloutsig_0_5z[4:3], celloutsig_0_3z, celloutsig_0_0z, _06_[8:6], _02_, _03_[1:0], _06_[2:1], 2'h0, celloutsig_0_3z };
  assign celloutsig_0_12z = { _06_[6], _02_, _03_[1] } === { celloutsig_0_5z[1:0], celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_6z[4:0], celloutsig_0_17z } === in_data[49:44];
  assign celloutsig_0_22z = { _07_[6:1], celloutsig_0_0z } === { celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_1_12z = { _05_[3:1], _01_, celloutsig_1_11z, _05_[4:1], _01_, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z } > { in_data[99:96], celloutsig_1_4z, celloutsig_1_10z, _05_[4:1], _01_, _04_[3:2], _00_, _04_[0], _04_[3:2], _00_, _04_[0] };
  assign celloutsig_1_1z = in_data[109:98] > in_data[169:158];
  assign celloutsig_0_16z = { in_data[31:24], celloutsig_0_3z } && { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_27z[2:1], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_21z } && { _06_[8:6], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[95:90], celloutsig_0_0z } < { in_data[37:33], celloutsig_0_0z, 1'h0 };
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[150:144] : in_data[104:98];
  assign celloutsig_0_3z = { in_data[64:53], celloutsig_0_0z, 2'h0, celloutsig_0_0z, 2'h0 } !== { in_data[35:20], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_9z !== { _04_[3:2], _00_, celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:2], celloutsig_0_6z } !== { _06_[6], _02_, _03_[1], celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_10z[1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_16z } !== { 1'h0, celloutsig_0_13z, 1'h0, celloutsig_0_14z };
  assign celloutsig_0_9z = | { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, _06_[8:6], _02_, _03_[1:0], _06_[2:1] };
  assign celloutsig_1_17z = ~^ { in_data[161:151], celloutsig_1_13z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_5z[4:1], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_4z = ^ in_data[174:168];
  assign celloutsig_1_9z = { _04_[3:2], _00_, _04_[0] } >> in_data[184:181];
  assign celloutsig_1_19z = { in_data[186:177], _05_[4:1], _01_, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_16z, _04_[3:2], _00_, _04_[0], celloutsig_1_15z, celloutsig_1_17z } >> { celloutsig_1_2z[5:1], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_16z };
  assign celloutsig_0_30z = { celloutsig_0_5z[5:1], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_0z } >> { celloutsig_0_6z[5:1], celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_1_14z = { in_data[172:171], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z } << { in_data[184:180], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_13z = ~((in_data[97] & celloutsig_1_0z) | celloutsig_1_5z);
  assign celloutsig_0_6z[0] = ~ celloutsig_0_0z;
  assign celloutsig_0_10z[1] = ~ celloutsig_0_8z;
  assign celloutsig_0_6z[5:1] = { _06_[6], _02_, _03_[1:0], _06_[2] } ~^ celloutsig_0_5z[5:1];
  assign { celloutsig_0_10z[0], celloutsig_0_10z[2] } = { celloutsig_0_9z, in_data[36] } ~^ { celloutsig_0_0z, in_data[86] };
  assign _03_[2] = _02_;
  assign _04_[1] = _00_;
  assign _05_[0] = _01_;
  assign { _06_[5:3], _06_[0] } = { _02_, _03_[1:0], 1'h0 };
  assign { out_data[131:128], out_data[125:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
